|oc8051_top
wb_rst_i => wb_rst_i.IN8
wb_clk_i => wb_clk_i.IN8
wbi_adr_o[0] <= iadr_o[0].DB_MAX_OUTPUT_PORT_TYPE
wbi_adr_o[1] <= iadr_o[1].DB_MAX_OUTPUT_PORT_TYPE
wbi_adr_o[2] <= iadr_o[2].DB_MAX_OUTPUT_PORT_TYPE
wbi_adr_o[3] <= iadr_o[3].DB_MAX_OUTPUT_PORT_TYPE
wbi_adr_o[4] <= iadr_o[4].DB_MAX_OUTPUT_PORT_TYPE
wbi_adr_o[5] <= iadr_o[5].DB_MAX_OUTPUT_PORT_TYPE
wbi_adr_o[6] <= iadr_o[6].DB_MAX_OUTPUT_PORT_TYPE
wbi_adr_o[7] <= iadr_o[7].DB_MAX_OUTPUT_PORT_TYPE
wbi_adr_o[8] <= iadr_o[8].DB_MAX_OUTPUT_PORT_TYPE
wbi_adr_o[9] <= iadr_o[9].DB_MAX_OUTPUT_PORT_TYPE
wbi_adr_o[10] <= iadr_o[10].DB_MAX_OUTPUT_PORT_TYPE
wbi_adr_o[11] <= iadr_o[11].DB_MAX_OUTPUT_PORT_TYPE
wbi_adr_o[12] <= iadr_o[12].DB_MAX_OUTPUT_PORT_TYPE
wbi_adr_o[13] <= iadr_o[13].DB_MAX_OUTPUT_PORT_TYPE
wbi_adr_o[14] <= iadr_o[14].DB_MAX_OUTPUT_PORT_TYPE
wbi_adr_o[15] <= iadr_o[15].DB_MAX_OUTPUT_PORT_TYPE
wbi_dat_i[0] => idat_i[0].IN1
wbi_dat_i[1] => idat_i[1].IN1
wbi_dat_i[2] => idat_i[2].IN1
wbi_dat_i[3] => idat_i[3].IN1
wbi_dat_i[4] => idat_i[4].IN1
wbi_dat_i[5] => idat_i[5].IN1
wbi_dat_i[6] => idat_i[6].IN1
wbi_dat_i[7] => idat_i[7].IN1
wbi_dat_i[8] => idat_i[8].IN1
wbi_dat_i[9] => idat_i[9].IN1
wbi_dat_i[10] => idat_i[10].IN1
wbi_dat_i[11] => idat_i[11].IN1
wbi_dat_i[12] => idat_i[12].IN1
wbi_dat_i[13] => idat_i[13].IN1
wbi_dat_i[14] => idat_i[14].IN1
wbi_dat_i[15] => idat_i[15].IN1
wbi_dat_i[16] => idat_i[16].IN1
wbi_dat_i[17] => idat_i[17].IN1
wbi_dat_i[18] => idat_i[18].IN1
wbi_dat_i[19] => idat_i[19].IN1
wbi_dat_i[20] => idat_i[20].IN1
wbi_dat_i[21] => idat_i[21].IN1
wbi_dat_i[22] => idat_i[22].IN1
wbi_dat_i[23] => idat_i[23].IN1
wbi_dat_i[24] => idat_i[24].IN1
wbi_dat_i[25] => idat_i[25].IN1
wbi_dat_i[26] => idat_i[26].IN1
wbi_dat_i[27] => idat_i[27].IN1
wbi_dat_i[28] => idat_i[28].IN1
wbi_dat_i[29] => idat_i[29].IN1
wbi_dat_i[30] => idat_i[30].IN1
wbi_dat_i[31] => idat_i[31].IN1
wbi_stb_o <= <VCC>
wbi_ack_i => iack_i.IN1
wbi_cyc_o <= <VCC>
wbi_err_i => ~NO_FANOUT~
wbd_dat_i[0] => wbd_dat_i[0].IN1
wbd_dat_i[1] => wbd_dat_i[1].IN1
wbd_dat_i[2] => wbd_dat_i[2].IN1
wbd_dat_i[3] => wbd_dat_i[3].IN1
wbd_dat_i[4] => wbd_dat_i[4].IN1
wbd_dat_i[5] => wbd_dat_i[5].IN1
wbd_dat_i[6] => wbd_dat_i[6].IN1
wbd_dat_i[7] => wbd_dat_i[7].IN1
wbd_dat_o[0] <= oc8051_memory_interface:oc8051_memory_interface1.ddat_o
wbd_dat_o[1] <= oc8051_memory_interface:oc8051_memory_interface1.ddat_o
wbd_dat_o[2] <= oc8051_memory_interface:oc8051_memory_interface1.ddat_o
wbd_dat_o[3] <= oc8051_memory_interface:oc8051_memory_interface1.ddat_o
wbd_dat_o[4] <= oc8051_memory_interface:oc8051_memory_interface1.ddat_o
wbd_dat_o[5] <= oc8051_memory_interface:oc8051_memory_interface1.ddat_o
wbd_dat_o[6] <= oc8051_memory_interface:oc8051_memory_interface1.ddat_o
wbd_dat_o[7] <= oc8051_memory_interface:oc8051_memory_interface1.ddat_o
wbd_adr_o[0] <= oc8051_memory_interface:oc8051_memory_interface1.dadr_o
wbd_adr_o[1] <= oc8051_memory_interface:oc8051_memory_interface1.dadr_o
wbd_adr_o[2] <= oc8051_memory_interface:oc8051_memory_interface1.dadr_o
wbd_adr_o[3] <= oc8051_memory_interface:oc8051_memory_interface1.dadr_o
wbd_adr_o[4] <= oc8051_memory_interface:oc8051_memory_interface1.dadr_o
wbd_adr_o[5] <= oc8051_memory_interface:oc8051_memory_interface1.dadr_o
wbd_adr_o[6] <= oc8051_memory_interface:oc8051_memory_interface1.dadr_o
wbd_adr_o[7] <= oc8051_memory_interface:oc8051_memory_interface1.dadr_o
wbd_adr_o[8] <= oc8051_memory_interface:oc8051_memory_interface1.dadr_o
wbd_adr_o[9] <= oc8051_memory_interface:oc8051_memory_interface1.dadr_o
wbd_adr_o[10] <= oc8051_memory_interface:oc8051_memory_interface1.dadr_o
wbd_adr_o[11] <= oc8051_memory_interface:oc8051_memory_interface1.dadr_o
wbd_adr_o[12] <= oc8051_memory_interface:oc8051_memory_interface1.dadr_o
wbd_adr_o[13] <= oc8051_memory_interface:oc8051_memory_interface1.dadr_o
wbd_adr_o[14] <= oc8051_memory_interface:oc8051_memory_interface1.dadr_o
wbd_adr_o[15] <= oc8051_memory_interface:oc8051_memory_interface1.dadr_o
wbd_we_o <= oc8051_memory_interface:oc8051_memory_interface1.dwe_o
wbd_ack_i => wbd_ack_i.IN1
wbd_stb_o <= oc8051_memory_interface:oc8051_memory_interface1.dstb_o
wbd_cyc_o <= oc8051_memory_interface:oc8051_memory_interface1.dstb_o
wbd_err_i => ~NO_FANOUT~
int0_i => int0_i.IN1
int1_i => int1_i.IN1
p0_i[0] => p0_i[0].IN1
p0_i[1] => p0_i[1].IN1
p0_i[2] => p0_i[2].IN1
p0_i[3] => p0_i[3].IN1
p0_i[4] => p0_i[4].IN1
p0_i[5] => p0_i[5].IN1
p0_i[6] => p0_i[6].IN1
p0_i[7] => p0_i[7].IN1
p0_o[0] <= oc8051_sfr:oc8051_sfr1.p0_out
p0_o[1] <= oc8051_sfr:oc8051_sfr1.p0_out
p0_o[2] <= oc8051_sfr:oc8051_sfr1.p0_out
p0_o[3] <= oc8051_sfr:oc8051_sfr1.p0_out
p0_o[4] <= oc8051_sfr:oc8051_sfr1.p0_out
p0_o[5] <= oc8051_sfr:oc8051_sfr1.p0_out
p0_o[6] <= oc8051_sfr:oc8051_sfr1.p0_out
p0_o[7] <= oc8051_sfr:oc8051_sfr1.p0_out
p1_i[0] => p1_i[0].IN1
p1_i[1] => p1_i[1].IN1
p1_i[2] => p1_i[2].IN1
p1_i[3] => p1_i[3].IN1
p1_i[4] => p1_i[4].IN1
p1_i[5] => p1_i[5].IN1
p1_i[6] => p1_i[6].IN1
p1_i[7] => p1_i[7].IN1
p1_o[0] <= oc8051_sfr:oc8051_sfr1.p1_out
p1_o[1] <= oc8051_sfr:oc8051_sfr1.p1_out
p1_o[2] <= oc8051_sfr:oc8051_sfr1.p1_out
p1_o[3] <= oc8051_sfr:oc8051_sfr1.p1_out
p1_o[4] <= oc8051_sfr:oc8051_sfr1.p1_out
p1_o[5] <= oc8051_sfr:oc8051_sfr1.p1_out
p1_o[6] <= oc8051_sfr:oc8051_sfr1.p1_out
p1_o[7] <= oc8051_sfr:oc8051_sfr1.p1_out
p2_i[0] => p2_i[0].IN1
p2_i[1] => p2_i[1].IN1
p2_i[2] => p2_i[2].IN1
p2_i[3] => p2_i[3].IN1
p2_i[4] => p2_i[4].IN1
p2_i[5] => p2_i[5].IN1
p2_i[6] => p2_i[6].IN1
p2_i[7] => p2_i[7].IN1
p2_o[0] <= oc8051_sfr:oc8051_sfr1.p2_out
p2_o[1] <= oc8051_sfr:oc8051_sfr1.p2_out
p2_o[2] <= oc8051_sfr:oc8051_sfr1.p2_out
p2_o[3] <= oc8051_sfr:oc8051_sfr1.p2_out
p2_o[4] <= oc8051_sfr:oc8051_sfr1.p2_out
p2_o[5] <= oc8051_sfr:oc8051_sfr1.p2_out
p2_o[6] <= oc8051_sfr:oc8051_sfr1.p2_out
p2_o[7] <= oc8051_sfr:oc8051_sfr1.p2_out
p3_i[0] => p3_i[0].IN1
p3_i[1] => p3_i[1].IN1
p3_i[2] => p3_i[2].IN1
p3_i[3] => p3_i[3].IN1
p3_i[4] => p3_i[4].IN1
p3_i[5] => p3_i[5].IN1
p3_i[6] => p3_i[6].IN1
p3_i[7] => p3_i[7].IN1
p3_o[0] <= oc8051_sfr:oc8051_sfr1.p3_out
p3_o[1] <= oc8051_sfr:oc8051_sfr1.p3_out
p3_o[2] <= oc8051_sfr:oc8051_sfr1.p3_out
p3_o[3] <= oc8051_sfr:oc8051_sfr1.p3_out
p3_o[4] <= oc8051_sfr:oc8051_sfr1.p3_out
p3_o[5] <= oc8051_sfr:oc8051_sfr1.p3_out
p3_o[6] <= oc8051_sfr:oc8051_sfr1.p3_out
p3_o[7] <= oc8051_sfr:oc8051_sfr1.p3_out
rxd_i => rxd_i.IN1
txd_o <= oc8051_sfr:oc8051_sfr1.txd
t0_i => t0_i.IN1
t1_i => t1_i.IN1
t2_i => t2_i.IN1
t2ex_i => t2ex_i.IN1
ea_in => ea_in.IN1


|oc8051_top|oc8051_decoder:oc8051_decoder1
clk => ram_rd_sel_r[0].CLK
clk => ram_rd_sel_r[1].CLK
clk => ram_rd_sel_r[2].CLK
clk => mem_act[0]~reg0.CLK
clk => mem_act[1]~reg0.CLK
clk => mem_act[2]~reg0.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => op[0].CLK
clk => op[1].CLK
clk => op[2].CLK
clk => op[3].CLK
clk => op[4].CLK
clk => op[5].CLK
clk => op[6].CLK
clk => op[7].CLK
clk => wr_sfr[0].CLK
clk => wr_sfr[1].CLK
clk => src_sel3~reg0.CLK
clk => cy_sel[0]~reg0.CLK
clk => cy_sel[1]~reg0.CLK
clk => psw_set[0]~reg0.CLK
clk => psw_set[1]~reg0.CLK
clk => wr.CLK
clk => alu_op[0].CLK
clk => alu_op[1].CLK
clk => alu_op[2].CLK
clk => alu_op[3].CLK
clk => src_sel2[0]~reg0.CLK
clk => src_sel2[1]~reg0.CLK
clk => src_sel1[0]~reg0.CLK
clk => src_sel1[1]~reg0.CLK
clk => src_sel1[2]~reg0.CLK
clk => ram_wr_sel[0].CLK
clk => ram_wr_sel[1].CLK
clk => ram_wr_sel[2].CLK
rst => ram_rd_sel_r[0].ACLR
rst => ram_rd_sel_r[1].ACLR
rst => ram_rd_sel_r[2].ACLR
rst => mem_act[0]~reg0.PRESET
rst => mem_act[1]~reg0.PRESET
rst => mem_act[2]~reg0.PRESET
rst => state[0].PRESET
rst => state[1].PRESET
rst => op[0].ACLR
rst => op[1].ACLR
rst => op[2].ACLR
rst => op[3].ACLR
rst => op[4].ACLR
rst => op[5].ACLR
rst => op[6].ACLR
rst => op[7].ACLR
rst => wr_sfr[0].ACLR
rst => wr_sfr[1].ACLR
rst => src_sel3~reg0.ACLR
rst => cy_sel[0]~reg0.ACLR
rst => cy_sel[1]~reg0.ACLR
rst => psw_set[0]~reg0.ACLR
rst => psw_set[1]~reg0.ACLR
rst => wr.ACLR
rst => alu_op[0].ACLR
rst => alu_op[1].ACLR
rst => alu_op[2].ACLR
rst => alu_op[3].ACLR
rst => src_sel2[0]~reg0.ACLR
rst => src_sel2[1]~reg0.ACLR
rst => src_sel1[0]~reg0.ACLR
rst => src_sel1[1]~reg0.ACLR
rst => src_sel1[2]~reg0.ACLR
rst => ram_wr_sel[0].ACLR
rst => ram_wr_sel[1].ACLR
rst => ram_wr_sel[2].ACLR
op_in[0] => op_cur.DATAA
op_in[0] => Decoder2.IN7
op_in[0] => op[0].DATAIN
op_in[1] => op_cur.DATAA
op_in[1] => Decoder2.IN6
op_in[1] => op[1].DATAIN
op_in[2] => op_cur.DATAA
op_in[2] => Decoder2.IN5
op_in[2] => op[2].DATAIN
op_in[3] => op_cur.DATAA
op_in[3] => Decoder2.IN4
op_in[3] => op[3].DATAIN
op_in[4] => op_cur.DATAA
op_in[4] => Decoder2.IN3
op_in[4] => op[4].DATAIN
op_in[5] => op_cur.DATAA
op_in[5] => Decoder2.IN2
op_in[5] => op[5].DATAIN
op_in[6] => op_cur.DATAA
op_in[6] => Decoder2.IN1
op_in[6] => op[6].DATAIN
op_in[7] => op_cur.DATAA
op_in[7] => Decoder2.IN0
op_in[7] => op[7].DATAIN
op1_c[0] <= op_cur.DB_MAX_OUTPUT_PORT_TYPE
op1_c[1] <= op_cur.DB_MAX_OUTPUT_PORT_TYPE
op1_c[2] <= op_cur.DB_MAX_OUTPUT_PORT_TYPE
ram_rd_sel_o[0] <= ram_rd_sel_o.DB_MAX_OUTPUT_PORT_TYPE
ram_rd_sel_o[1] <= ram_rd_sel_o.DB_MAX_OUTPUT_PORT_TYPE
ram_rd_sel_o[2] <= ram_rd_sel_o.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_sel_o[0] <= ram_wr_sel_o.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_sel_o[1] <= ram_wr_sel_o.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_sel_o[2] <= ram_wr_sel_o.DB_MAX_OUTPUT_PORT_TYPE
bit_addr <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
wr_o <= wr_o.DB_MAX_OUTPUT_PORT_TYPE
wr_sfr_o[0] <= wr_sfr_o.DB_MAX_OUTPUT_PORT_TYPE
wr_sfr_o[1] <= wr_sfr_o.DB_MAX_OUTPUT_PORT_TYPE
src_sel1[0] <= src_sel1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_sel1[1] <= src_sel1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_sel1[2] <= src_sel1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_sel2[0] <= src_sel2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_sel2[1] <= src_sel2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_sel3 <= src_sel3~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op_o[0] <= alu_op_o.DB_MAX_OUTPUT_PORT_TYPE
alu_op_o[1] <= alu_op_o.DB_MAX_OUTPUT_PORT_TYPE
alu_op_o[2] <= alu_op_o.DB_MAX_OUTPUT_PORT_TYPE
alu_op_o[3] <= alu_op_o.DB_MAX_OUTPUT_PORT_TYPE
psw_set[0] <= psw_set[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_set[1] <= psw_set[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eq => Selector0.IN23
eq => Selector0.IN2
eq => Selector0.IN3
eq => Selector0.IN4
eq => Selector0.IN5
eq => Selector0.IN6
eq => Selector0.IN7
eq => Selector0.IN8
eq => Selector0.IN9
eq => Selector0.IN10
cy_sel[0] <= cy_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cy_sel[1] <= cy_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
comp_sel[0] <= comp_sel.DB_MAX_OUTPUT_PORT_TYPE
comp_sel[1] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
pc_wr <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
pc_sel[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
pc_sel[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
pc_sel[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rd <= rd.DB_MAX_OUTPUT_PORT_TYPE
rmw <= rmw.DB_MAX_OUTPUT_PORT_TYPE
istb <= istb.DB_MAX_OUTPUT_PORT_TYPE
mem_act[0] <= mem_act[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_act[1] <= mem_act[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_act[2] <= mem_act[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wait => op_cur.IN1
mem_wait => op_cur[7].OUTPUTSELECT
mem_wait => op_cur[6].OUTPUTSELECT
mem_wait => op_cur[5].OUTPUTSELECT
mem_wait => op_cur[4].OUTPUTSELECT
mem_wait => op_cur[3].OUTPUTSELECT
mem_wait => op_cur.OUTPUTSELECT
mem_wait => op_cur.OUTPUTSELECT
mem_wait => op_cur.OUTPUTSELECT
mem_wait => always3.IN0
wait_data => state_dec[1].OUTPUTSELECT
wait_data => state_dec[0].OUTPUTSELECT
wait_data => op_cur.IN1
wait_data => alu_op_o.OUTPUTSELECT
wait_data => alu_op_o.OUTPUTSELECT
wait_data => alu_op_o.OUTPUTSELECT
wait_data => alu_op_o.OUTPUTSELECT
wait_data => wr_sfr_o.OUTPUTSELECT
wait_data => wr_sfr_o.OUTPUTSELECT
wait_data => ram_rd_sel_o.OUTPUTSELECT
wait_data => ram_rd_sel_o.OUTPUTSELECT
wait_data => ram_rd_sel_o.OUTPUTSELECT
wait_data => ram_wr_sel_o.OUTPUTSELECT
wait_data => ram_wr_sel_o.OUTPUTSELECT
wait_data => ram_wr_sel_o.OUTPUTSELECT
wait_data => wr_o.OUTPUTSELECT
wait_data => rd.IN1
wait_data => always3.IN1
wait_data => ram_wr_sel[2].ENA
wait_data => ram_wr_sel[1].ENA
wait_data => ram_wr_sel[0].ENA
wait_data => src_sel1[2]~reg0.ENA
wait_data => src_sel1[1]~reg0.ENA
wait_data => src_sel1[0]~reg0.ENA
wait_data => src_sel2[1]~reg0.ENA
wait_data => src_sel2[0]~reg0.ENA
wait_data => alu_op[3].ENA
wait_data => alu_op[2].ENA
wait_data => alu_op[1].ENA
wait_data => alu_op[0].ENA
wait_data => wr.ENA
wait_data => psw_set[1]~reg0.ENA
wait_data => psw_set[0]~reg0.ENA
wait_data => cy_sel[1]~reg0.ENA
wait_data => cy_sel[0]~reg0.ENA
wait_data => src_sel3~reg0.ENA
wait_data => wr_sfr[1].ENA
wait_data => wr_sfr[0].ENA


|oc8051_top|oc8051_alu:oc8051_alu1
clk => clk.IN2
rst => rst.IN2
op_code[0] => Mux0.IN11
op_code[0] => Mux1.IN10
op_code[0] => Mux2.IN10
op_code[0] => Mux3.IN10
op_code[0] => Mux4.IN9
op_code[0] => Mux5.IN9
op_code[0] => Mux6.IN9
op_code[0] => Mux7.IN9
op_code[0] => Mux8.IN10
op_code[0] => Mux9.IN10
op_code[0] => Mux10.IN10
op_code[0] => Mux11.IN10
op_code[0] => Mux12.IN9
op_code[0] => Mux13.IN9
op_code[0] => Mux14.IN9
op_code[0] => Mux15.IN9
op_code[0] => Mux16.IN15
op_code[0] => Mux17.IN15
op_code[0] => Mux18.IN15
op_code[0] => Mux19.IN15
op_code[0] => Mux20.IN14
op_code[0] => Mux21.IN14
op_code[0] => Mux22.IN14
op_code[0] => Mux23.IN14
op_code[0] => Mux24.IN16
op_code[0] => Mux25.IN18
op_code[0] => Mux26.IN17
op_code[0] => Decoder0.IN3
op_code[0] => Decoder1.IN3
op_code[1] => Mux0.IN10
op_code[1] => Mux1.IN9
op_code[1] => Mux2.IN9
op_code[1] => Mux3.IN9
op_code[1] => Mux4.IN8
op_code[1] => Mux5.IN8
op_code[1] => Mux6.IN8
op_code[1] => Mux7.IN8
op_code[1] => Mux8.IN9
op_code[1] => Mux9.IN9
op_code[1] => Mux10.IN9
op_code[1] => Mux11.IN9
op_code[1] => Mux12.IN8
op_code[1] => Mux13.IN8
op_code[1] => Mux14.IN8
op_code[1] => Mux15.IN8
op_code[1] => Mux16.IN14
op_code[1] => Mux17.IN14
op_code[1] => Mux18.IN14
op_code[1] => Mux19.IN14
op_code[1] => Mux20.IN13
op_code[1] => Mux21.IN13
op_code[1] => Mux22.IN13
op_code[1] => Mux23.IN13
op_code[1] => Mux24.IN15
op_code[1] => Mux25.IN17
op_code[1] => Mux26.IN16
op_code[1] => Decoder0.IN2
op_code[1] => Decoder1.IN2
op_code[2] => Mux0.IN9
op_code[2] => Mux1.IN8
op_code[2] => Mux2.IN8
op_code[2] => Mux3.IN8
op_code[2] => Mux4.IN7
op_code[2] => Mux5.IN7
op_code[2] => Mux6.IN7
op_code[2] => Mux7.IN7
op_code[2] => Mux8.IN8
op_code[2] => Mux9.IN8
op_code[2] => Mux10.IN8
op_code[2] => Mux11.IN8
op_code[2] => Mux12.IN7
op_code[2] => Mux13.IN7
op_code[2] => Mux14.IN7
op_code[2] => Mux15.IN7
op_code[2] => Mux16.IN13
op_code[2] => Mux17.IN13
op_code[2] => Mux18.IN13
op_code[2] => Mux19.IN13
op_code[2] => Mux20.IN12
op_code[2] => Mux21.IN12
op_code[2] => Mux22.IN12
op_code[2] => Mux23.IN12
op_code[2] => Mux24.IN14
op_code[2] => Mux25.IN16
op_code[2] => Mux26.IN15
op_code[2] => Decoder0.IN1
op_code[2] => Decoder1.IN1
op_code[3] => Mux0.IN8
op_code[3] => Mux1.IN7
op_code[3] => Mux2.IN7
op_code[3] => Mux3.IN7
op_code[3] => Mux4.IN6
op_code[3] => Mux5.IN6
op_code[3] => Mux6.IN6
op_code[3] => Mux7.IN6
op_code[3] => Mux8.IN7
op_code[3] => Mux9.IN7
op_code[3] => Mux10.IN7
op_code[3] => Mux11.IN7
op_code[3] => Mux12.IN6
op_code[3] => Mux13.IN6
op_code[3] => Mux14.IN6
op_code[3] => Mux15.IN6
op_code[3] => Mux16.IN12
op_code[3] => Mux17.IN12
op_code[3] => Mux18.IN12
op_code[3] => Mux19.IN12
op_code[3] => Mux20.IN11
op_code[3] => Mux21.IN11
op_code[3] => Mux22.IN11
op_code[3] => Mux23.IN11
op_code[3] => Mux24.IN13
op_code[3] => Mux25.IN15
op_code[3] => Mux26.IN14
op_code[3] => Decoder0.IN0
op_code[3] => Decoder1.IN0
src1[0] => src1[0].IN2
src1[1] => src1[1].IN2
src1[2] => src1[2].IN2
src1[3] => src1[3].IN2
src1[4] => src1[4].IN2
src1[5] => src1[5].IN2
src1[6] => src1[6].IN2
src1[7] => src1[7].IN2
src2[0] => src2[0].IN2
src2[1] => src2[1].IN2
src2[2] => src2[2].IN2
src2[3] => src2[3].IN2
src2[4] => src2[4].IN2
src2[5] => src2[5].IN2
src2[6] => src2[6].IN2
src2[7] => src2[7].IN2
src3[0] => Add14.IN15
src3[1] => Add14.IN14
src3[2] => Add14.IN13
src3[3] => Add14.IN12
src3[4] => Add14.IN11
src3[5] => Add14.IN10
src3[6] => Add14.IN9
src3[7] => Add14.IN8
srcCy => always0.IN1
srcCy => Add16.IN5
srcCy => Add18.IN6
srcCy => desCy.IN0
srcCy => desCy.IN0
srcCy => desCy.IN0
srcCy => desCy.IN0
srcCy => desCy.IN0
srcCy => des1.OUTPUTSELECT
srcCy => des1.OUTPUTSELECT
srcCy => des1.OUTPUTSELECT
srcCy => des1.OUTPUTSELECT
srcCy => des1.OUTPUTSELECT
srcCy => des1.OUTPUTSELECT
srcCy => des1.OUTPUTSELECT
srcCy => des1.OUTPUTSELECT
srcCy => des2.OUTPUTSELECT
srcCy => des2.OUTPUTSELECT
srcCy => des2.OUTPUTSELECT
srcCy => des2.OUTPUTSELECT
srcCy => des2.OUTPUTSELECT
srcCy => des2.OUTPUTSELECT
srcCy => des2.OUTPUTSELECT
srcCy => des2.OUTPUTSELECT
srcCy => des1.OUTPUTSELECT
srcCy => des1.OUTPUTSELECT
srcCy => des1.OUTPUTSELECT
srcCy => des1.OUTPUTSELECT
srcCy => des2.OUTPUTSELECT
srcCy => des2.OUTPUTSELECT
srcCy => des2.OUTPUTSELECT
srcCy => des2.OUTPUTSELECT
srcCy => Mux0.IN7
srcCy => Mux7.IN5
srcCy => Mux24.IN12
srcCy => Add1.IN10
srcCy => Add7.IN10
srcCy => Mux24.IN4
srcAc => always0.IN1
srcAc => Mux25.IN14
bit_in => desCy.IN1
bit_in => desCy.IN1
bit_in => desCy.IN1
bit_in => desCy.IN1
bit_in => desCy.IN1
des1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
des1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
des1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
des1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
des1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
des1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
des1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
des1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
des2[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
des2[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
des2[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
des2[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
des2[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
des2[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
des2[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
des2[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
des_acc[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
des_acc[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
des_acc[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
des_acc[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
des_acc[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
des_acc[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
des_acc[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
des_acc[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
desCy <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
desAc <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
desOv <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
sub_result[0] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
sub_result[1] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
sub_result[2] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
sub_result[3] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
sub_result[4] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
sub_result[5] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
sub_result[6] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
sub_result[7] <= Add11.DB_MAX_OUTPUT_PORT_TYPE


|oc8051_top|oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1
clk => tmp_mul[0].CLK
clk => tmp_mul[1].CLK
clk => tmp_mul[2].CLK
clk => tmp_mul[3].CLK
clk => tmp_mul[4].CLK
clk => tmp_mul[5].CLK
clk => tmp_mul[6].CLK
clk => tmp_mul[7].CLK
clk => tmp_mul[8].CLK
clk => tmp_mul[9].CLK
clk => tmp_mul[10].CLK
clk => tmp_mul[11].CLK
clk => tmp_mul[12].CLK
clk => tmp_mul[13].CLK
clk => cycle[0].CLK
clk => cycle[1].CLK
rst => tmp_mul[0].ACLR
rst => tmp_mul[1].ACLR
rst => tmp_mul[2].ACLR
rst => tmp_mul[3].ACLR
rst => tmp_mul[4].ACLR
rst => tmp_mul[5].ACLR
rst => tmp_mul[6].ACLR
rst => tmp_mul[7].ACLR
rst => tmp_mul[8].ACLR
rst => tmp_mul[9].ACLR
rst => tmp_mul[10].ACLR
rst => tmp_mul[11].ACLR
rst => tmp_mul[12].ACLR
rst => tmp_mul[13].ACLR
rst => cycle[0].ACLR
rst => cycle[1].ACLR
enable => cycle[1].ENA
enable => cycle[0].ENA
src1[0] => Mult0.IN9
src1[1] => Mult0.IN8
src1[2] => Mult0.IN7
src1[3] => Mult0.IN6
src1[4] => Mult0.IN5
src1[5] => Mult0.IN4
src1[6] => Mult0.IN3
src1[7] => Mult0.IN2
src2[0] => mul_result1.DATAA
src2[1] => mul_result1.DATAA
src2[2] => mul_result1.DATAB
src2[3] => mul_result1.DATAB
src2[4] => mul_result1.DATAB
src2[5] => mul_result1.DATAB
src2[6] => mul_result1.DATAB
src2[7] => mul_result1.DATAB
des1[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
des1[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
des1[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
des1[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
des1[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
des1[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
des1[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
des1[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
des2[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
des2[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
des2[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
des2[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
des2[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
des2[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
des2[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
des2[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
desOv <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|oc8051_top|oc8051_alu:oc8051_alu1|oc8051_divide:oc8051_div1
clk => tmp_rem[0].CLK
clk => tmp_rem[1].CLK
clk => tmp_rem[2].CLK
clk => tmp_rem[3].CLK
clk => tmp_rem[4].CLK
clk => tmp_rem[5].CLK
clk => tmp_rem[6].CLK
clk => tmp_rem[7].CLK
clk => tmp_div[0].CLK
clk => tmp_div[1].CLK
clk => tmp_div[2].CLK
clk => tmp_div[3].CLK
clk => tmp_div[4].CLK
clk => tmp_div[5].CLK
clk => cycle[0].CLK
clk => cycle[1].CLK
rst => tmp_rem[0].ACLR
rst => tmp_rem[1].ACLR
rst => tmp_rem[2].ACLR
rst => tmp_rem[3].ACLR
rst => tmp_rem[4].ACLR
rst => tmp_rem[5].ACLR
rst => tmp_rem[6].ACLR
rst => tmp_rem[7].ACLR
rst => tmp_div[0].ACLR
rst => tmp_div[1].ACLR
rst => tmp_div[2].ACLR
rst => tmp_div[3].ACLR
rst => tmp_div[4].ACLR
rst => tmp_div[5].ACLR
rst => cycle[0].ACLR
rst => cycle[1].ACLR
enable => cycle[1].ENA
enable => cycle[0].ENA
src1[0] => rem2[0].DATAA
src1[1] => rem2[1].DATAA
src1[2] => rem2[2].DATAA
src1[3] => rem2[3].DATAA
src1[4] => rem2[4].DATAA
src1[5] => rem2[5].DATAA
src1[6] => rem2[6].DATAA
src1[7] => rem2[7].DATAA
src2[0] => ShiftLeft0.IN19
src2[0] => ShiftLeft1.IN19
src2[0] => Equal1.IN7
src2[1] => ShiftLeft0.IN18
src2[1] => ShiftLeft1.IN18
src2[1] => Equal1.IN6
src2[2] => ShiftLeft0.IN17
src2[2] => ShiftLeft1.IN17
src2[2] => Equal1.IN5
src2[3] => ShiftLeft0.IN16
src2[3] => ShiftLeft1.IN16
src2[3] => Equal1.IN4
src2[4] => ShiftLeft0.IN15
src2[4] => ShiftLeft1.IN15
src2[4] => Equal1.IN3
src2[5] => ShiftLeft0.IN14
src2[5] => ShiftLeft1.IN14
src2[5] => Equal1.IN2
src2[6] => ShiftLeft0.IN13
src2[6] => ShiftLeft1.IN13
src2[6] => Equal1.IN1
src2[7] => ShiftLeft0.IN12
src2[7] => ShiftLeft1.IN12
src2[7] => Equal1.IN0
des1[0] <= rem0.DB_MAX_OUTPUT_PORT_TYPE
des1[1] <= rem0.DB_MAX_OUTPUT_PORT_TYPE
des1[2] <= rem0.DB_MAX_OUTPUT_PORT_TYPE
des1[3] <= rem0.DB_MAX_OUTPUT_PORT_TYPE
des1[4] <= rem0.DB_MAX_OUTPUT_PORT_TYPE
des1[5] <= rem0.DB_MAX_OUTPUT_PORT_TYPE
des1[6] <= rem0.DB_MAX_OUTPUT_PORT_TYPE
des1[7] <= rem0.DB_MAX_OUTPUT_PORT_TYPE
des2[0] <= div0.DB_MAX_OUTPUT_PORT_TYPE
des2[1] <= div1.DB_MAX_OUTPUT_PORT_TYPE
des2[2] <= tmp_div[0].DB_MAX_OUTPUT_PORT_TYPE
des2[3] <= tmp_div[1].DB_MAX_OUTPUT_PORT_TYPE
des2[4] <= tmp_div[2].DB_MAX_OUTPUT_PORT_TYPE
des2[5] <= tmp_div[3].DB_MAX_OUTPUT_PORT_TYPE
des2[6] <= tmp_div[4].DB_MAX_OUTPUT_PORT_TYPE
des2[7] <= tmp_div[5].DB_MAX_OUTPUT_PORT_TYPE
desOv <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|oc8051_top|oc8051_ram_top:oc8051_ram_top1
clk => clk.IN1
rst => rst.IN1
rd_addr[0] => Mux4.IN4
rd_addr[0] => Mux4.IN5
rd_addr[0] => bit_select[0].DATAIN
rd_addr[1] => Mux3.IN4
rd_addr[1] => Mux3.IN5
rd_addr[1] => bit_select[1].DATAIN
rd_addr[2] => Mux2.IN4
rd_addr[2] => Mux2.IN5
rd_addr[2] => bit_select[2].DATAIN
rd_addr[3] => rd_addr_m.DATAA
rd_addr[3] => Mux4.IN3
rd_addr[4] => rd_addr_m.DATAA
rd_addr[4] => Mux3.IN3
rd_addr[5] => rd_addr_m.DATAA
rd_addr[5] => Mux2.IN3
rd_addr[6] => rd_addr_m.DATAA
rd_addr[6] => rd_addr_m.DATAB
rd_addr[7] => Mux1.IN3
rd_addr[7] => Mux1.IN4
rd_addr[7] => Mux1.IN5
rd_addr[7] => Decoder0.IN1
rd_addr[7] => Mux2.IN2
rd_addr[7] => Mux3.IN2
rd_addr[7] => Mux4.IN2
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[0] => Mux8.IN3
wr_addr[0] => Mux8.IN4
wr_addr[1] => Mux7.IN3
wr_addr[1] => Mux7.IN4
wr_addr[2] => Mux6.IN3
wr_addr[2] => Mux6.IN4
wr_addr[3] => wr_addr_m.DATAA
wr_addr[3] => Mux8.IN2
wr_addr[4] => wr_addr_m.DATAA
wr_addr[4] => Mux7.IN2
wr_addr[5] => wr_addr_m.DATAA
wr_addr[5] => Mux6.IN2
wr_addr[6] => wr_addr_m.DATAA
wr_addr[6] => wr_addr_m.DATAB
wr_addr[7] => Mux5.IN2
wr_addr[7] => Mux5.IN3
wr_addr[7] => Mux5.IN4
wr_addr[7] => Decoder1.IN0
wr_addr[7] => Mux6.IN1
wr_addr[7] => Mux7.IN1
wr_addr[7] => Mux8.IN1
bit_addr => Mux1.IN2
bit_addr => Decoder0.IN0
bit_addr => Mux2.IN1
bit_addr => Mux3.IN1
bit_addr => Mux4.IN1
bit_addr => bit_addr_r.DATAIN
wr_data[0] => Mux16.IN1
wr_data[0] => Mux16.IN2
wr_data[0] => Mux16.IN3
wr_data[0] => Mux16.IN4
wr_data[0] => Mux16.IN5
wr_data[0] => Mux16.IN6
wr_data[0] => Mux16.IN7
wr_data[0] => Mux16.IN8
wr_data[1] => Mux15.IN1
wr_data[1] => Mux15.IN2
wr_data[1] => Mux15.IN3
wr_data[1] => Mux15.IN4
wr_data[1] => Mux15.IN5
wr_data[1] => Mux15.IN6
wr_data[1] => Mux15.IN7
wr_data[1] => Mux15.IN8
wr_data[2] => Mux14.IN1
wr_data[2] => Mux14.IN2
wr_data[2] => Mux14.IN3
wr_data[2] => Mux14.IN4
wr_data[2] => Mux14.IN5
wr_data[2] => Mux14.IN6
wr_data[2] => Mux14.IN7
wr_data[2] => Mux14.IN8
wr_data[3] => Mux13.IN1
wr_data[3] => Mux13.IN2
wr_data[3] => Mux13.IN3
wr_data[3] => Mux13.IN4
wr_data[3] => Mux13.IN5
wr_data[3] => Mux13.IN6
wr_data[3] => Mux13.IN7
wr_data[3] => Mux13.IN8
wr_data[4] => Mux12.IN1
wr_data[4] => Mux12.IN2
wr_data[4] => Mux12.IN3
wr_data[4] => Mux12.IN4
wr_data[4] => Mux12.IN5
wr_data[4] => Mux12.IN6
wr_data[4] => Mux12.IN7
wr_data[4] => Mux12.IN8
wr_data[5] => Mux11.IN1
wr_data[5] => Mux11.IN2
wr_data[5] => Mux11.IN3
wr_data[5] => Mux11.IN4
wr_data[5] => Mux11.IN5
wr_data[5] => Mux11.IN6
wr_data[5] => Mux11.IN7
wr_data[5] => Mux11.IN8
wr_data[6] => Mux10.IN1
wr_data[6] => Mux10.IN2
wr_data[6] => Mux10.IN3
wr_data[6] => Mux10.IN4
wr_data[6] => Mux10.IN5
wr_data[6] => Mux10.IN6
wr_data[6] => Mux10.IN7
wr_data[6] => Mux10.IN8
wr_data[7] => Mux9.IN1
wr_data[7] => Mux9.IN2
wr_data[7] => Mux9.IN3
wr_data[7] => Mux9.IN4
wr_data[7] => Mux9.IN5
wr_data[7] => Mux9.IN6
wr_data[7] => Mux9.IN7
wr_data[7] => Mux9.IN8
wr => wr.IN1
bit_data_in => Mux9.IN0
bit_data_in => Mux10.IN0
bit_data_in => Mux11.IN0
bit_data_in => Mux12.IN0
bit_data_in => Mux13.IN0
bit_data_in => Mux14.IN0
bit_data_in => Mux15.IN0
bit_data_in => Mux16.IN0
bit_data_out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|oc8051_top|oc8051_ram_top:oc8051_ram_top1|oc8051_ram_256x8_two_bist:oc8051_idata
clk => buff.we_a.CLK
clk => buff.waddr_a[8].CLK
clk => buff.waddr_a[7].CLK
clk => buff.waddr_a[6].CLK
clk => buff.waddr_a[5].CLK
clk => buff.waddr_a[4].CLK
clk => buff.waddr_a[3].CLK
clk => buff.waddr_a[2].CLK
clk => buff.waddr_a[1].CLK
clk => buff.waddr_a[0].CLK
clk => buff.data_a[7].CLK
clk => buff.data_a[6].CLK
clk => buff.data_a[5].CLK
clk => buff.data_a[4].CLK
clk => buff.data_a[3].CLK
clk => buff.data_a[2].CLK
clk => buff.data_a[1].CLK
clk => buff.data_a[0].CLK
clk => rd_data[0]~reg0.CLK
clk => rd_data[1]~reg0.CLK
clk => rd_data[2]~reg0.CLK
clk => rd_data[3]~reg0.CLK
clk => rd_data[4]~reg0.CLK
clk => rd_data[5]~reg0.CLK
clk => rd_data[6]~reg0.CLK
clk => rd_data[7]~reg0.CLK
clk => buff.CLK0
rst => rd_data[0]~reg0.ACLR
rst => rd_data[1]~reg0.ACLR
rst => rd_data[2]~reg0.ACLR
rst => rd_data[3]~reg0.ACLR
rst => rd_data[4]~reg0.ACLR
rst => rd_data[5]~reg0.ACLR
rst => rd_data[6]~reg0.ACLR
rst => rd_data[7]~reg0.ACLR
rd_addr[0] => Equal0.IN15
rd_addr[0] => buff.RADDR
rd_addr[1] => Equal0.IN14
rd_addr[1] => buff.RADDR1
rd_addr[2] => Equal0.IN13
rd_addr[2] => buff.RADDR2
rd_addr[3] => Equal0.IN12
rd_addr[3] => buff.RADDR3
rd_addr[4] => Equal0.IN11
rd_addr[4] => buff.RADDR4
rd_addr[5] => Equal0.IN10
rd_addr[5] => buff.RADDR5
rd_addr[6] => Equal0.IN9
rd_addr[6] => buff.RADDR6
rd_addr[7] => Equal0.IN8
rd_addr[7] => buff.RADDR7
rd_data[0] <= rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => always1.IN1
rd_en => rd_data.OUTPUTSELECT
rd_en => rd_data.OUTPUTSELECT
rd_en => rd_data.OUTPUTSELECT
rd_en => rd_data.OUTPUTSELECT
rd_en => rd_data.OUTPUTSELECT
rd_en => rd_data.OUTPUTSELECT
rd_en => rd_data.OUTPUTSELECT
rd_en => rd_data.OUTPUTSELECT
wr_addr[0] => Equal0.IN7
wr_addr[0] => buff.waddr_a[0].DATAIN
wr_addr[0] => buff.WADDR
wr_addr[1] => Equal0.IN6
wr_addr[1] => buff.waddr_a[1].DATAIN
wr_addr[1] => buff.WADDR1
wr_addr[2] => Equal0.IN5
wr_addr[2] => buff.waddr_a[2].DATAIN
wr_addr[2] => buff.WADDR2
wr_addr[3] => Equal0.IN4
wr_addr[3] => buff.waddr_a[3].DATAIN
wr_addr[3] => buff.WADDR3
wr_addr[4] => Equal0.IN3
wr_addr[4] => buff.waddr_a[4].DATAIN
wr_addr[4] => buff.WADDR4
wr_addr[5] => Equal0.IN2
wr_addr[5] => buff.waddr_a[5].DATAIN
wr_addr[5] => buff.WADDR5
wr_addr[6] => Equal0.IN1
wr_addr[6] => buff.waddr_a[6].DATAIN
wr_addr[6] => buff.WADDR6
wr_addr[7] => Equal0.IN0
wr_addr[7] => buff.waddr_a[7].DATAIN
wr_addr[7] => buff.WADDR7
wr_data[0] => rd_data.DATAB
wr_data[0] => buff.data_a[0].DATAIN
wr_data[0] => buff.DATAIN
wr_data[1] => rd_data.DATAB
wr_data[1] => buff.data_a[1].DATAIN
wr_data[1] => buff.DATAIN1
wr_data[2] => rd_data.DATAB
wr_data[2] => buff.data_a[2].DATAIN
wr_data[2] => buff.DATAIN2
wr_data[3] => rd_data.DATAB
wr_data[3] => buff.data_a[3].DATAIN
wr_data[3] => buff.DATAIN3
wr_data[4] => rd_data.DATAB
wr_data[4] => buff.data_a[4].DATAIN
wr_data[4] => buff.DATAIN4
wr_data[5] => rd_data.DATAB
wr_data[5] => buff.data_a[5].DATAIN
wr_data[5] => buff.DATAIN5
wr_data[6] => rd_data.DATAB
wr_data[6] => buff.data_a[6].DATAIN
wr_data[6] => buff.DATAIN6
wr_data[7] => rd_data.DATAB
wr_data[7] => buff.data_a[7].DATAIN
wr_data[7] => buff.DATAIN7
wr_en => ~NO_FANOUT~
wr => always1.IN1
wr => buff.we_a.DATAIN
wr => buff.WE


|oc8051_top|oc8051_alu_src_sel:oc8051_alu_src_sel1
clk => op3_r[0].CLK
clk => op3_r[1].CLK
clk => op3_r[2].CLK
clk => op3_r[3].CLK
clk => op3_r[4].CLK
clk => op3_r[5].CLK
clk => op3_r[6].CLK
clk => op3_r[7].CLK
clk => op2_r[0].CLK
clk => op2_r[1].CLK
clk => op2_r[2].CLK
clk => op2_r[3].CLK
clk => op2_r[4].CLK
clk => op2_r[5].CLK
clk => op2_r[6].CLK
clk => op2_r[7].CLK
clk => op1_r[0].CLK
clk => op1_r[1].CLK
clk => op1_r[2].CLK
clk => op1_r[3].CLK
clk => op1_r[4].CLK
clk => op1_r[5].CLK
clk => op1_r[6].CLK
clk => op1_r[7].CLK
rst => op3_r[0].ACLR
rst => op3_r[1].ACLR
rst => op3_r[2].ACLR
rst => op3_r[3].ACLR
rst => op3_r[4].ACLR
rst => op3_r[5].ACLR
rst => op3_r[6].ACLR
rst => op3_r[7].ACLR
rst => op2_r[0].ACLR
rst => op2_r[1].ACLR
rst => op2_r[2].ACLR
rst => op2_r[3].ACLR
rst => op2_r[4].ACLR
rst => op2_r[5].ACLR
rst => op2_r[6].ACLR
rst => op2_r[7].ACLR
rst => op1_r[0].ACLR
rst => op1_r[1].ACLR
rst => op1_r[2].ACLR
rst => op1_r[3].ACLR
rst => op1_r[4].ACLR
rst => op1_r[5].ACLR
rst => op1_r[6].ACLR
rst => op1_r[7].ACLR
rd => ~NO_FANOUT~
sel1[0] => Mux8.IN3
sel1[0] => Mux9.IN3
sel1[0] => Mux10.IN3
sel1[0] => Mux11.IN3
sel1[0] => Mux12.IN3
sel1[0] => Mux13.IN3
sel1[0] => Mux14.IN3
sel1[0] => Mux15.IN3
sel1[0] => Mux16.IN10
sel1[1] => Mux8.IN2
sel1[1] => Mux9.IN2
sel1[1] => Mux10.IN2
sel1[1] => Mux11.IN2
sel1[1] => Mux12.IN2
sel1[1] => Mux13.IN2
sel1[1] => Mux14.IN2
sel1[1] => Mux15.IN2
sel1[1] => Mux16.IN9
sel1[2] => Mux8.IN1
sel1[2] => Mux9.IN1
sel1[2] => Mux10.IN1
sel1[2] => Mux11.IN1
sel1[2] => Mux12.IN1
sel1[2] => Mux13.IN1
sel1[2] => Mux14.IN1
sel1[2] => Mux15.IN1
sel1[2] => Mux16.IN8
sel2[0] => Mux0.IN2
sel2[0] => Mux1.IN2
sel2[0] => Mux2.IN2
sel2[0] => Mux3.IN2
sel2[0] => Mux4.IN2
sel2[0] => Mux5.IN2
sel2[0] => Mux6.IN2
sel2[0] => Mux7.IN2
sel2[1] => Mux0.IN1
sel2[1] => Mux1.IN1
sel2[1] => Mux2.IN1
sel2[1] => Mux3.IN1
sel2[1] => Mux4.IN1
sel2[1] => Mux5.IN1
sel2[1] => Mux6.IN1
sel2[1] => Mux7.IN1
sel3 => Decoder0.IN0
acc[0] => Mux7.IN3
acc[0] => Mux8.IN4
acc[1] => Mux6.IN3
acc[1] => Mux9.IN4
acc[2] => Mux5.IN3
acc[2] => Mux10.IN4
acc[3] => Mux4.IN3
acc[3] => Mux11.IN4
acc[4] => Mux3.IN3
acc[4] => Mux12.IN4
acc[5] => Mux2.IN3
acc[5] => Mux13.IN4
acc[6] => Mux1.IN3
acc[6] => Mux14.IN4
acc[7] => Mux0.IN3
acc[7] => Mux15.IN4
ram[0] => Mux7.IN4
ram[0] => Mux8.IN5
ram[1] => Mux6.IN4
ram[1] => Mux9.IN5
ram[2] => Mux5.IN4
ram[2] => Mux10.IN5
ram[3] => Mux4.IN4
ram[3] => Mux11.IN5
ram[4] => Mux3.IN4
ram[4] => Mux12.IN5
ram[5] => Mux2.IN4
ram[5] => Mux13.IN5
ram[6] => Mux1.IN4
ram[6] => Mux14.IN5
ram[7] => Mux0.IN4
ram[7] => Mux15.IN5
pc[0] => Mux8.IN7
pc[1] => Mux9.IN7
pc[2] => Mux10.IN7
pc[3] => Mux11.IN7
pc[4] => Mux12.IN7
pc[5] => Mux13.IN7
pc[6] => Mux14.IN7
pc[7] => Mux15.IN7
pc[8] => src3.DATAB
pc[8] => Mux8.IN6
pc[9] => src3.DATAB
pc[9] => Mux9.IN6
pc[10] => src3.DATAB
pc[10] => Mux10.IN6
pc[11] => src3.DATAB
pc[11] => Mux11.IN6
pc[12] => src3.DATAB
pc[12] => Mux12.IN6
pc[13] => src3.DATAB
pc[13] => Mux13.IN6
pc[14] => src3.DATAB
pc[14] => Mux14.IN6
pc[15] => src3.DATAB
pc[15] => Mux15.IN6
dptr[0] => ~NO_FANOUT~
dptr[1] => ~NO_FANOUT~
dptr[2] => ~NO_FANOUT~
dptr[3] => ~NO_FANOUT~
dptr[4] => ~NO_FANOUT~
dptr[5] => ~NO_FANOUT~
dptr[6] => ~NO_FANOUT~
dptr[7] => ~NO_FANOUT~
dptr[8] => src3.DATAA
dptr[9] => src3.DATAA
dptr[10] => src3.DATAA
dptr[11] => src3.DATAA
dptr[12] => src3.DATAA
dptr[13] => src3.DATAA
dptr[14] => src3.DATAA
dptr[15] => src3.DATAA
op1[0] => op1_r[0].DATAIN
op1[1] => op1_r[1].DATAIN
op1[2] => op1_r[2].DATAIN
op1[3] => op1_r[3].DATAIN
op1[4] => op1_r[4].DATAIN
op1[5] => op1_r[5].DATAIN
op1[6] => op1_r[6].DATAIN
op1[7] => op1_r[7].DATAIN
op2[0] => op2_r[0].DATAIN
op2[1] => op2_r[1].DATAIN
op2[2] => op2_r[2].DATAIN
op2[3] => op2_r[3].DATAIN
op2[4] => op2_r[4].DATAIN
op2[5] => op2_r[5].DATAIN
op2[6] => op2_r[6].DATAIN
op2[7] => op2_r[7].DATAIN
op3[0] => op3_r[0].DATAIN
op3[1] => op3_r[1].DATAIN
op3[2] => op3_r[2].DATAIN
op3[3] => op3_r[3].DATAIN
op3[4] => op3_r[4].DATAIN
op3[5] => op3_r[5].DATAIN
op3[6] => op3_r[6].DATAIN
op3[7] => op3_r[7].DATAIN
src1[0] <= src1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
src1[1] <= src1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
src1[2] <= src1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
src1[3] <= src1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
src1[4] <= src1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
src1[5] <= src1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
src1[6] <= src1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
src1[7] <= src1[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
src2[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
src2[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
src2[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
src2[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
src2[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
src2[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
src2[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
src2[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
src3[0] <= src3.DB_MAX_OUTPUT_PORT_TYPE
src3[1] <= src3.DB_MAX_OUTPUT_PORT_TYPE
src3[2] <= src3.DB_MAX_OUTPUT_PORT_TYPE
src3[3] <= src3.DB_MAX_OUTPUT_PORT_TYPE
src3[4] <= src3.DB_MAX_OUTPUT_PORT_TYPE
src3[5] <= src3.DB_MAX_OUTPUT_PORT_TYPE
src3[6] <= src3.DB_MAX_OUTPUT_PORT_TYPE
src3[7] <= src3.DB_MAX_OUTPUT_PORT_TYPE


|oc8051_top|oc8051_comp:oc8051_comp1
sel[0] => Mux0.IN3
sel[1] => Mux0.IN2
b_in => Mux0.IN4
cy => Mux0.IN5
acc[0] => Equal0.IN7
acc[1] => Equal0.IN6
acc[2] => Equal0.IN5
acc[3] => Equal0.IN4
acc[4] => Equal0.IN3
acc[5] => Equal0.IN2
acc[6] => Equal0.IN1
acc[7] => Equal0.IN0
des[0] => Equal1.IN7
des[1] => Equal1.IN6
des[2] => Equal1.IN5
des[3] => Equal1.IN4
des[4] => Equal1.IN3
des[5] => Equal1.IN2
des[6] => Equal1.IN1
des[7] => Equal1.IN0
eq <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|oc8051_top|oc8051_rom:oc8051_rom1
rst => ea_int~reg0.PRESET
clk => clk.IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => addr[8].IN1
addr[9] => addr[9].IN1
addr[10] => addr[10].IN1
addr[11] => addr[11].IN1
addr[12] => WideOr0.IN0
addr[13] => WideOr0.IN1
addr[14] => WideOr0.IN2
addr[15] => WideOr0.IN3
ea_int <= ea_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[1] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[2] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[3] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[4] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[5] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[6] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[7] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[8] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[9] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[10] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[11] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[12] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[13] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[14] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[15] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[16] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[17] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[18] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[19] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[20] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[21] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[22] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[23] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[24] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[25] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[26] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[27] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[28] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[29] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[30] <= oc8051_altera_rom:oc8051_altera_rom1.q
data_o[31] <= oc8051_altera_rom:oc8051_altera_rom1.q


|oc8051_top|oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|oc8051_top|oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mpa1:auto_generated.address_a[0]
address_a[1] => altsyncram_mpa1:auto_generated.address_a[1]
address_a[2] => altsyncram_mpa1:auto_generated.address_a[2]
address_a[3] => altsyncram_mpa1:auto_generated.address_a[3]
address_a[4] => altsyncram_mpa1:auto_generated.address_a[4]
address_a[5] => altsyncram_mpa1:auto_generated.address_a[5]
address_a[6] => altsyncram_mpa1:auto_generated.address_a[6]
address_a[7] => altsyncram_mpa1:auto_generated.address_a[7]
address_a[8] => altsyncram_mpa1:auto_generated.address_a[8]
address_a[9] => altsyncram_mpa1:auto_generated.address_a[9]
address_a[10] => altsyncram_mpa1:auto_generated.address_a[10]
address_a[11] => altsyncram_mpa1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mpa1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mpa1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mpa1:auto_generated.q_a[1]
q_a[2] <= altsyncram_mpa1:auto_generated.q_a[2]
q_a[3] <= altsyncram_mpa1:auto_generated.q_a[3]
q_a[4] <= altsyncram_mpa1:auto_generated.q_a[4]
q_a[5] <= altsyncram_mpa1:auto_generated.q_a[5]
q_a[6] <= altsyncram_mpa1:auto_generated.q_a[6]
q_a[7] <= altsyncram_mpa1:auto_generated.q_a[7]
q_a[8] <= altsyncram_mpa1:auto_generated.q_a[8]
q_a[9] <= altsyncram_mpa1:auto_generated.q_a[9]
q_a[10] <= altsyncram_mpa1:auto_generated.q_a[10]
q_a[11] <= altsyncram_mpa1:auto_generated.q_a[11]
q_a[12] <= altsyncram_mpa1:auto_generated.q_a[12]
q_a[13] <= altsyncram_mpa1:auto_generated.q_a[13]
q_a[14] <= altsyncram_mpa1:auto_generated.q_a[14]
q_a[15] <= altsyncram_mpa1:auto_generated.q_a[15]
q_a[16] <= altsyncram_mpa1:auto_generated.q_a[16]
q_a[17] <= altsyncram_mpa1:auto_generated.q_a[17]
q_a[18] <= altsyncram_mpa1:auto_generated.q_a[18]
q_a[19] <= altsyncram_mpa1:auto_generated.q_a[19]
q_a[20] <= altsyncram_mpa1:auto_generated.q_a[20]
q_a[21] <= altsyncram_mpa1:auto_generated.q_a[21]
q_a[22] <= altsyncram_mpa1:auto_generated.q_a[22]
q_a[23] <= altsyncram_mpa1:auto_generated.q_a[23]
q_a[24] <= altsyncram_mpa1:auto_generated.q_a[24]
q_a[25] <= altsyncram_mpa1:auto_generated.q_a[25]
q_a[26] <= altsyncram_mpa1:auto_generated.q_a[26]
q_a[27] <= altsyncram_mpa1:auto_generated.q_a[27]
q_a[28] <= altsyncram_mpa1:auto_generated.q_a[28]
q_a[29] <= altsyncram_mpa1:auto_generated.q_a[29]
q_a[30] <= altsyncram_mpa1:auto_generated.q_a[30]
q_a[31] <= altsyncram_mpa1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|oc8051_top|oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated
address_a[0] => altsyncram_66a2:altsyncram1.address_a[0]
address_a[1] => altsyncram_66a2:altsyncram1.address_a[1]
address_a[2] => altsyncram_66a2:altsyncram1.address_a[2]
address_a[3] => altsyncram_66a2:altsyncram1.address_a[3]
address_a[4] => altsyncram_66a2:altsyncram1.address_a[4]
address_a[5] => altsyncram_66a2:altsyncram1.address_a[5]
address_a[6] => altsyncram_66a2:altsyncram1.address_a[6]
address_a[7] => altsyncram_66a2:altsyncram1.address_a[7]
address_a[8] => altsyncram_66a2:altsyncram1.address_a[8]
address_a[9] => altsyncram_66a2:altsyncram1.address_a[9]
address_a[10] => altsyncram_66a2:altsyncram1.address_a[10]
address_a[11] => altsyncram_66a2:altsyncram1.address_a[11]
clock0 => altsyncram_66a2:altsyncram1.clock0
q_a[0] <= altsyncram_66a2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_66a2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_66a2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_66a2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_66a2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_66a2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_66a2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_66a2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_66a2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_66a2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_66a2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_66a2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_66a2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_66a2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_66a2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_66a2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_66a2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_66a2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_66a2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_66a2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_66a2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_66a2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_66a2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_66a2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_66a2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_66a2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_66a2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_66a2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_66a2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_66a2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_66a2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_66a2:altsyncram1.q_a[31]


|oc8051_top|oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated|altsyncram_66a2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_b => ram_block3a0.PORTBRE
wren_b => ram_block3a1.PORTBRE
wren_b => ram_block3a2.PORTBRE
wren_b => ram_block3a3.PORTBRE
wren_b => ram_block3a4.PORTBRE
wren_b => ram_block3a5.PORTBRE
wren_b => ram_block3a6.PORTBRE
wren_b => ram_block3a7.PORTBRE
wren_b => ram_block3a8.PORTBRE
wren_b => ram_block3a9.PORTBRE
wren_b => ram_block3a10.PORTBRE
wren_b => ram_block3a11.PORTBRE
wren_b => ram_block3a12.PORTBRE
wren_b => ram_block3a13.PORTBRE
wren_b => ram_block3a14.PORTBRE
wren_b => ram_block3a15.PORTBRE
wren_b => ram_block3a16.PORTBRE
wren_b => ram_block3a17.PORTBRE
wren_b => ram_block3a18.PORTBRE
wren_b => ram_block3a19.PORTBRE
wren_b => ram_block3a20.PORTBRE
wren_b => ram_block3a21.PORTBRE
wren_b => ram_block3a22.PORTBRE
wren_b => ram_block3a23.PORTBRE
wren_b => ram_block3a24.PORTBRE
wren_b => ram_block3a25.PORTBRE
wren_b => ram_block3a26.PORTBRE
wren_b => ram_block3a27.PORTBRE
wren_b => ram_block3a28.PORTBRE
wren_b => ram_block3a29.PORTBRE
wren_b => ram_block3a30.PORTBRE
wren_b => ram_block3a31.PORTBRE


|oc8051_top|oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_shift_cntr_reg[5].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_data_reg[16].CLK
raw_tck => ram_rom_data_reg[17].CLK
raw_tck => ram_rom_data_reg[18].CLK
raw_tck => ram_rom_data_reg[19].CLK
raw_tck => ram_rom_data_reg[20].CLK
raw_tck => ram_rom_data_reg[21].CLK
raw_tck => ram_rom_data_reg[22].CLK
raw_tck => ram_rom_data_reg[23].CLK
raw_tck => ram_rom_data_reg[24].CLK
raw_tck => ram_rom_data_reg[25].CLK
raw_tck => ram_rom_data_reg[26].CLK
raw_tck => ram_rom_data_reg[27].CLK
raw_tck => ram_rom_data_reg[28].CLK
raw_tck => ram_rom_data_reg[29].CLK
raw_tck => ram_rom_data_reg[30].CLK
raw_tck => ram_rom_data_reg[31].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => ram_rom_addr_reg[11].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[0] => ram_rom_addr_reg[11].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[5].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|oc8051_top|oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|oc8051_top|oc8051_cy_select:oc8051_cy_select1
cy_sel[0] => Mux0.IN3
cy_sel[1] => Mux0.IN2
cy_in => Mux0.IN4
data_in => Mux0.IN5
data_out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|oc8051_top|oc8051_indi_addr:oc8051_indi_addr1
clk => wr_bit_r.CLK
clk => buff[7][0].CLK
clk => buff[7][1].CLK
clk => buff[7][2].CLK
clk => buff[7][3].CLK
clk => buff[7][4].CLK
clk => buff[7][5].CLK
clk => buff[7][6].CLK
clk => buff[7][7].CLK
clk => buff[6][0].CLK
clk => buff[6][1].CLK
clk => buff[6][2].CLK
clk => buff[6][3].CLK
clk => buff[6][4].CLK
clk => buff[6][5].CLK
clk => buff[6][6].CLK
clk => buff[6][7].CLK
clk => buff[5][0].CLK
clk => buff[5][1].CLK
clk => buff[5][2].CLK
clk => buff[5][3].CLK
clk => buff[5][4].CLK
clk => buff[5][5].CLK
clk => buff[5][6].CLK
clk => buff[5][7].CLK
clk => buff[4][0].CLK
clk => buff[4][1].CLK
clk => buff[4][2].CLK
clk => buff[4][3].CLK
clk => buff[4][4].CLK
clk => buff[4][5].CLK
clk => buff[4][6].CLK
clk => buff[4][7].CLK
clk => buff[3][0].CLK
clk => buff[3][1].CLK
clk => buff[3][2].CLK
clk => buff[3][3].CLK
clk => buff[3][4].CLK
clk => buff[3][5].CLK
clk => buff[3][6].CLK
clk => buff[3][7].CLK
clk => buff[2][0].CLK
clk => buff[2][1].CLK
clk => buff[2][2].CLK
clk => buff[2][3].CLK
clk => buff[2][4].CLK
clk => buff[2][5].CLK
clk => buff[2][6].CLK
clk => buff[2][7].CLK
clk => buff[1][0].CLK
clk => buff[1][1].CLK
clk => buff[1][2].CLK
clk => buff[1][3].CLK
clk => buff[1][4].CLK
clk => buff[1][5].CLK
clk => buff[1][6].CLK
clk => buff[1][7].CLK
clk => buff[0][0].CLK
clk => buff[0][1].CLK
clk => buff[0][2].CLK
clk => buff[0][3].CLK
clk => buff[0][4].CLK
clk => buff[0][5].CLK
clk => buff[0][6].CLK
clk => buff[0][7].CLK
rst => wr_bit_r.ACLR
rst => buff[7][0].ACLR
rst => buff[7][1].ACLR
rst => buff[7][2].ACLR
rst => buff[7][3].ACLR
rst => buff[7][4].ACLR
rst => buff[7][5].ACLR
rst => buff[7][6].ACLR
rst => buff[7][7].ACLR
rst => buff[6][0].ACLR
rst => buff[6][1].ACLR
rst => buff[6][2].ACLR
rst => buff[6][3].ACLR
rst => buff[6][4].ACLR
rst => buff[6][5].ACLR
rst => buff[6][6].ACLR
rst => buff[6][7].ACLR
rst => buff[5][0].ACLR
rst => buff[5][1].ACLR
rst => buff[5][2].ACLR
rst => buff[5][3].ACLR
rst => buff[5][4].ACLR
rst => buff[5][5].ACLR
rst => buff[5][6].ACLR
rst => buff[5][7].ACLR
rst => buff[4][0].ACLR
rst => buff[4][1].ACLR
rst => buff[4][2].ACLR
rst => buff[4][3].ACLR
rst => buff[4][4].ACLR
rst => buff[4][5].ACLR
rst => buff[4][6].ACLR
rst => buff[4][7].ACLR
rst => buff[3][0].ACLR
rst => buff[3][1].ACLR
rst => buff[3][2].ACLR
rst => buff[3][3].ACLR
rst => buff[3][4].ACLR
rst => buff[3][5].ACLR
rst => buff[3][6].ACLR
rst => buff[3][7].ACLR
rst => buff[2][0].ACLR
rst => buff[2][1].ACLR
rst => buff[2][2].ACLR
rst => buff[2][3].ACLR
rst => buff[2][4].ACLR
rst => buff[2][5].ACLR
rst => buff[2][6].ACLR
rst => buff[2][7].ACLR
rst => buff[1][0].ACLR
rst => buff[1][1].ACLR
rst => buff[1][2].ACLR
rst => buff[1][3].ACLR
rst => buff[1][4].ACLR
rst => buff[1][5].ACLR
rst => buff[1][6].ACLR
rst => buff[1][7].ACLR
rst => buff[0][0].ACLR
rst => buff[0][1].ACLR
rst => buff[0][2].ACLR
rst => buff[0][3].ACLR
rst => buff[0][4].ACLR
rst => buff[0][5].ACLR
rst => buff[0][6].ACLR
rst => buff[0][7].ACLR
wr_addr[0] => Decoder0.IN7
wr_addr[0] => Equal0.IN15
wr_addr[1] => Decoder0.IN6
wr_addr[1] => Equal0.IN14
wr_addr[2] => Decoder0.IN5
wr_addr[2] => Equal0.IN13
wr_addr[3] => Decoder0.IN4
wr_addr[3] => Equal0.IN12
wr_addr[4] => Decoder0.IN3
wr_addr[4] => Equal0.IN11
wr_addr[5] => Decoder0.IN2
wr_addr[5] => Equal0.IN10
wr_addr[6] => Decoder0.IN1
wr_addr[6] => Equal0.IN9
wr_addr[7] => Decoder0.IN0
wr_addr[7] => Equal0.IN8
data_in[0] => buff.DATAB
data_in[0] => buff.DATAB
data_in[0] => buff.DATAB
data_in[0] => buff.DATAB
data_in[0] => buff.DATAB
data_in[0] => buff.DATAB
data_in[0] => buff.DATAB
data_in[0] => buff.DATAB
data_in[0] => ri_out.DATAB
data_in[1] => buff.DATAB
data_in[1] => buff.DATAB
data_in[1] => buff.DATAB
data_in[1] => buff.DATAB
data_in[1] => buff.DATAB
data_in[1] => buff.DATAB
data_in[1] => buff.DATAB
data_in[1] => buff.DATAB
data_in[1] => ri_out.DATAB
data_in[2] => buff.DATAB
data_in[2] => buff.DATAB
data_in[2] => buff.DATAB
data_in[2] => buff.DATAB
data_in[2] => buff.DATAB
data_in[2] => buff.DATAB
data_in[2] => buff.DATAB
data_in[2] => buff.DATAB
data_in[2] => ri_out.DATAB
data_in[3] => buff.DATAB
data_in[3] => buff.DATAB
data_in[3] => buff.DATAB
data_in[3] => buff.DATAB
data_in[3] => buff.DATAB
data_in[3] => buff.DATAB
data_in[3] => buff.DATAB
data_in[3] => buff.DATAB
data_in[3] => ri_out.DATAB
data_in[4] => buff.DATAB
data_in[4] => buff.DATAB
data_in[4] => buff.DATAB
data_in[4] => buff.DATAB
data_in[4] => buff.DATAB
data_in[4] => buff.DATAB
data_in[4] => buff.DATAB
data_in[4] => buff.DATAB
data_in[4] => ri_out.DATAB
data_in[5] => buff.DATAB
data_in[5] => buff.DATAB
data_in[5] => buff.DATAB
data_in[5] => buff.DATAB
data_in[5] => buff.DATAB
data_in[5] => buff.DATAB
data_in[5] => buff.DATAB
data_in[5] => buff.DATAB
data_in[5] => ri_out.DATAB
data_in[6] => buff.DATAB
data_in[6] => buff.DATAB
data_in[6] => buff.DATAB
data_in[6] => buff.DATAB
data_in[6] => buff.DATAB
data_in[6] => buff.DATAB
data_in[6] => buff.DATAB
data_in[6] => buff.DATAB
data_in[6] => ri_out.DATAB
data_in[7] => buff.DATAB
data_in[7] => buff.DATAB
data_in[7] => buff.DATAB
data_in[7] => buff.DATAB
data_in[7] => buff.DATAB
data_in[7] => buff.DATAB
data_in[7] => buff.DATAB
data_in[7] => buff.DATAB
data_in[7] => ri_out.DATAB
wr => always0.IN1
wr => ri_out.IN1
wr_bit => wr_bit_r.DATAIN
ri_out[0] <= ri_out.DB_MAX_OUTPUT_PORT_TYPE
ri_out[1] <= ri_out.DB_MAX_OUTPUT_PORT_TYPE
ri_out[2] <= ri_out.DB_MAX_OUTPUT_PORT_TYPE
ri_out[3] <= ri_out.DB_MAX_OUTPUT_PORT_TYPE
ri_out[4] <= ri_out.DB_MAX_OUTPUT_PORT_TYPE
ri_out[5] <= ri_out.DB_MAX_OUTPUT_PORT_TYPE
ri_out[6] <= ri_out.DB_MAX_OUTPUT_PORT_TYPE
ri_out[7] <= ri_out.DB_MAX_OUTPUT_PORT_TYPE
sel => Equal0.IN5
sel => Mux0.IN0
sel => Mux1.IN0
sel => Mux2.IN0
sel => Mux3.IN0
sel => Mux4.IN0
sel => Mux5.IN0
sel => Mux6.IN0
sel => Mux7.IN0
bank[0] => Equal0.IN7
bank[0] => Mux0.IN2
bank[0] => Mux1.IN2
bank[0] => Mux2.IN2
bank[0] => Mux3.IN2
bank[0] => Mux4.IN2
bank[0] => Mux5.IN2
bank[0] => Mux6.IN2
bank[0] => Mux7.IN2
bank[1] => Equal0.IN6
bank[1] => Mux0.IN1
bank[1] => Mux1.IN1
bank[1] => Mux2.IN1
bank[1] => Mux3.IN1
bank[1] => Mux4.IN1
bank[1] => Mux5.IN1
bank[1] => Mux6.IN1
bank[1] => Mux7.IN1


|oc8051_top|oc8051_memory_interface:oc8051_memory_interface1
clk => pc_wr_r2.CLK
clk => pc_wr_r.CLK
clk => dack_ir.CLK
clk => rd_addr_r.CLK
clk => imm2_r[0].CLK
clk => imm2_r[1].CLK
clk => imm2_r[2].CLK
clk => imm2_r[3].CLK
clk => imm2_r[4].CLK
clk => imm2_r[5].CLK
clk => imm2_r[6].CLK
clk => imm2_r[7].CLK
clk => imm_r[0].CLK
clk => imm_r[1].CLK
clk => imm_r[2].CLK
clk => imm_r[3].CLK
clk => imm_r[4].CLK
clk => imm_r[5].CLK
clk => imm_r[6].CLK
clk => imm_r[7].CLK
clk => ri_r[0].CLK
clk => ri_r[1].CLK
clk => ri_r[2].CLK
clk => ri_r[3].CLK
clk => ri_r[4].CLK
clk => ri_r[5].CLK
clk => ri_r[6].CLK
clk => ri_r[7].CLK
clk => rn_r[0].CLK
clk => rn_r[1].CLK
clk => rn_r[2].CLK
clk => rn_r[3].CLK
clk => rn_r[4].CLK
clk => ddat_ir[0].CLK
clk => ddat_ir[1].CLK
clk => ddat_ir[2].CLK
clk => ddat_ir[3].CLK
clk => ddat_ir[4].CLK
clk => ddat_ir[5].CLK
clk => ddat_ir[6].CLK
clk => ddat_ir[7].CLK
clk => pc_buf[0].CLK
clk => pc_buf[1].CLK
clk => pc_buf[2].CLK
clk => pc_buf[3].CLK
clk => pc_buf[4].CLK
clk => pc_buf[5].CLK
clk => pc_buf[6].CLK
clk => pc_buf[7].CLK
clk => pc_buf[8].CLK
clk => pc_buf[9].CLK
clk => pc_buf[10].CLK
clk => pc_buf[11].CLK
clk => pc_buf[12].CLK
clk => pc_buf[13].CLK
clk => pc_buf[14].CLK
clk => pc_buf[15].CLK
clk => pc[0]~reg0.CLK
clk => pc[1]~reg0.CLK
clk => pc[2]~reg0.CLK
clk => pc[3]~reg0.CLK
clk => pc[4]~reg0.CLK
clk => pc[5]~reg0.CLK
clk => pc[6]~reg0.CLK
clk => pc[7]~reg0.CLK
clk => pc[8]~reg0.CLK
clk => pc[9]~reg0.CLK
clk => pc[10]~reg0.CLK
clk => pc[11]~reg0.CLK
clk => pc[12]~reg0.CLK
clk => pc[13]~reg0.CLK
clk => pc[14]~reg0.CLK
clk => pc[15]~reg0.CLK
clk => int_ack~reg0.CLK
clk => int_ack_buff.CLK
clk => int_vec_buff[0].CLK
clk => int_vec_buff[1].CLK
clk => int_vec_buff[2].CLK
clk => int_vec_buff[3].CLK
clk => int_vec_buff[4].CLK
clk => int_vec_buff[5].CLK
clk => int_vec_buff[6].CLK
clk => int_vec_buff[7].CLK
clk => int_ack_t.CLK
clk => op_pos[0].CLK
clk => op_pos[1].CLK
clk => op_pos[2].CLK
clk => op3_buff[0].CLK
clk => op3_buff[1].CLK
clk => op3_buff[2].CLK
clk => op3_buff[3].CLK
clk => op3_buff[4].CLK
clk => op3_buff[5].CLK
clk => op3_buff[6].CLK
clk => op3_buff[7].CLK
clk => op2_buff[0].CLK
clk => op2_buff[1].CLK
clk => op2_buff[2].CLK
clk => op2_buff[3].CLK
clk => op2_buff[4].CLK
clk => op2_buff[5].CLK
clk => op2_buff[6].CLK
clk => op2_buff[7].CLK
clk => reti~reg0.CLK
clk => cdone.CLK
clk => cdata[0].CLK
clk => cdata[1].CLK
clk => cdata[2].CLK
clk => cdata[3].CLK
clk => cdata[4].CLK
clk => cdata[5].CLK
clk => cdata[6].CLK
clk => cdata[7].CLK
clk => idat_old[0].CLK
clk => idat_old[1].CLK
clk => idat_old[2].CLK
clk => idat_old[3].CLK
clk => idat_old[4].CLK
clk => idat_old[5].CLK
clk => idat_old[6].CLK
clk => idat_old[7].CLK
clk => idat_old[8].CLK
clk => idat_old[9].CLK
clk => idat_old[10].CLK
clk => idat_old[11].CLK
clk => idat_old[12].CLK
clk => idat_old[13].CLK
clk => idat_old[14].CLK
clk => idat_old[15].CLK
clk => idat_old[16].CLK
clk => idat_old[17].CLK
clk => idat_old[18].CLK
clk => idat_old[19].CLK
clk => idat_old[20].CLK
clk => idat_old[21].CLK
clk => idat_old[22].CLK
clk => idat_old[23].CLK
clk => idat_old[24].CLK
clk => idat_old[25].CLK
clk => idat_old[26].CLK
clk => idat_old[27].CLK
clk => idat_old[28].CLK
clk => idat_old[29].CLK
clk => idat_old[30].CLK
clk => idat_old[31].CLK
clk => idat_cur[0].CLK
clk => idat_cur[1].CLK
clk => idat_cur[2].CLK
clk => idat_cur[3].CLK
clk => idat_cur[4].CLK
clk => idat_cur[5].CLK
clk => idat_cur[6].CLK
clk => idat_cur[7].CLK
clk => idat_cur[8].CLK
clk => idat_cur[9].CLK
clk => idat_cur[10].CLK
clk => idat_cur[11].CLK
clk => idat_cur[12].CLK
clk => idat_cur[13].CLK
clk => idat_cur[14].CLK
clk => idat_cur[15].CLK
clk => idat_cur[16].CLK
clk => idat_cur[17].CLK
clk => idat_cur[18].CLK
clk => idat_cur[19].CLK
clk => idat_cur[20].CLK
clk => idat_cur[21].CLK
clk => idat_cur[22].CLK
clk => idat_cur[23].CLK
clk => idat_cur[24].CLK
clk => idat_cur[25].CLK
clk => idat_cur[26].CLK
clk => idat_cur[27].CLK
clk => idat_cur[28].CLK
clk => idat_cur[29].CLK
clk => idat_cur[30].CLK
clk => idat_cur[31].CLK
clk => dadr_ot[0].CLK
clk => dadr_ot[1].CLK
clk => dadr_ot[2].CLK
clk => dadr_ot[3].CLK
clk => dadr_ot[4].CLK
clk => dadr_ot[5].CLK
clk => dadr_ot[6].CLK
clk => dadr_ot[7].CLK
clk => dadr_ot[8].CLK
clk => dadr_ot[9].CLK
clk => dadr_ot[10].CLK
clk => dadr_ot[11].CLK
clk => dadr_ot[12].CLK
clk => dadr_ot[13].CLK
clk => dadr_ot[14].CLK
clk => dadr_ot[15].CLK
clk => ddat_o[0]~reg0.CLK
clk => ddat_o[1]~reg0.CLK
clk => ddat_o[2]~reg0.CLK
clk => ddat_o[3]~reg0.CLK
clk => ddat_o[4]~reg0.CLK
clk => ddat_o[5]~reg0.CLK
clk => ddat_o[6]~reg0.CLK
clk => ddat_o[7]~reg0.CLK
clk => dstb_o~reg0.CLK
clk => dmem_wait.CLK
clk => dwe_o~reg0.CLK
clk => imem_wait.CLK
clk => istb_t.CLK
clk => iadr_t[0].CLK
clk => iadr_t[1].CLK
clk => iadr_t[2].CLK
clk => iadr_t[3].CLK
clk => iadr_t[4].CLK
clk => iadr_t[5].CLK
clk => iadr_t[6].CLK
clk => iadr_t[7].CLK
clk => iadr_t[8].CLK
clk => iadr_t[9].CLK
clk => iadr_t[10].CLK
clk => iadr_t[11].CLK
clk => iadr_t[12].CLK
clk => iadr_t[13].CLK
clk => iadr_t[14].CLK
clk => iadr_t[15].CLK
clk => rd_ind~reg0.CLK
rst => pc_wr_r2.ACLR
rst => pc_wr_r.ACLR
rst => dack_ir.ACLR
rst => rd_addr_r.ACLR
rst => imm2_r[0].ACLR
rst => imm2_r[1].ACLR
rst => imm2_r[2].ACLR
rst => imm2_r[3].ACLR
rst => imm2_r[4].ACLR
rst => imm2_r[5].ACLR
rst => imm2_r[6].ACLR
rst => imm2_r[7].ACLR
rst => imm_r[0].ACLR
rst => imm_r[1].ACLR
rst => imm_r[2].ACLR
rst => imm_r[3].ACLR
rst => imm_r[4].ACLR
rst => imm_r[5].ACLR
rst => imm_r[6].ACLR
rst => imm_r[7].ACLR
rst => ri_r[0].ACLR
rst => ri_r[1].ACLR
rst => ri_r[2].ACLR
rst => ri_r[3].ACLR
rst => ri_r[4].ACLR
rst => ri_r[5].ACLR
rst => ri_r[6].ACLR
rst => ri_r[7].ACLR
rst => rn_r[0].ACLR
rst => rn_r[1].ACLR
rst => rn_r[2].ACLR
rst => rn_r[3].ACLR
rst => rn_r[4].ACLR
rst => ddat_ir[0].ACLR
rst => ddat_ir[1].ACLR
rst => ddat_ir[2].ACLR
rst => ddat_ir[3].ACLR
rst => ddat_ir[4].ACLR
rst => ddat_ir[5].ACLR
rst => ddat_ir[6].ACLR
rst => ddat_ir[7].ACLR
rst => pc_buf[0].ACLR
rst => pc_buf[1].ACLR
rst => pc_buf[2].ACLR
rst => pc_buf[3].ACLR
rst => pc_buf[4].ACLR
rst => pc_buf[5].ACLR
rst => pc_buf[6].ACLR
rst => pc_buf[7].ACLR
rst => pc_buf[8].ACLR
rst => pc_buf[9].ACLR
rst => pc_buf[10].ACLR
rst => pc_buf[11].ACLR
rst => pc_buf[12].ACLR
rst => pc_buf[13].ACLR
rst => pc_buf[14].ACLR
rst => pc_buf[15].ACLR
rst => pc[0]~reg0.ACLR
rst => pc[1]~reg0.ACLR
rst => pc[2]~reg0.ACLR
rst => pc[3]~reg0.ACLR
rst => pc[4]~reg0.ACLR
rst => pc[5]~reg0.ACLR
rst => pc[6]~reg0.ACLR
rst => pc[7]~reg0.ACLR
rst => pc[8]~reg0.ACLR
rst => pc[9]~reg0.ACLR
rst => pc[10]~reg0.ACLR
rst => pc[11]~reg0.ACLR
rst => pc[12]~reg0.ACLR
rst => pc[13]~reg0.ACLR
rst => pc[14]~reg0.ACLR
rst => pc[15]~reg0.ACLR
rst => int_ack~reg0.ACLR
rst => int_ack_buff.ACLR
rst => int_vec_buff[0].ACLR
rst => int_vec_buff[1].ACLR
rst => int_vec_buff[2].ACLR
rst => int_vec_buff[3].ACLR
rst => int_vec_buff[4].ACLR
rst => int_vec_buff[5].ACLR
rst => int_vec_buff[6].ACLR
rst => int_vec_buff[7].ACLR
rst => int_ack_t.ACLR
rst => op_pos[0].ACLR
rst => op_pos[1].ACLR
rst => op_pos[2].ACLR
rst => op3_buff[0].ACLR
rst => op3_buff[1].ACLR
rst => op3_buff[2].ACLR
rst => op3_buff[3].ACLR
rst => op3_buff[4].ACLR
rst => op3_buff[5].ACLR
rst => op3_buff[6].ACLR
rst => op3_buff[7].ACLR
rst => op2_buff[0].ACLR
rst => op2_buff[1].ACLR
rst => op2_buff[2].ACLR
rst => op2_buff[3].ACLR
rst => op2_buff[4].ACLR
rst => op2_buff[5].ACLR
rst => op2_buff[6].ACLR
rst => op2_buff[7].ACLR
rst => reti~reg0.ACLR
rst => cdone.ACLR
rst => cdata[0].ACLR
rst => cdata[1].ACLR
rst => cdata[2].ACLR
rst => cdata[3].ACLR
rst => cdata[4].ACLR
rst => cdata[5].ACLR
rst => cdata[6].ACLR
rst => cdata[7].ACLR
rst => idat_old[0].ACLR
rst => idat_old[1].ACLR
rst => idat_old[2].ACLR
rst => idat_old[3].ACLR
rst => idat_old[4].ACLR
rst => idat_old[5].ACLR
rst => idat_old[6].ACLR
rst => idat_old[7].ACLR
rst => idat_old[8].ACLR
rst => idat_old[9].ACLR
rst => idat_old[10].ACLR
rst => idat_old[11].ACLR
rst => idat_old[12].ACLR
rst => idat_old[13].ACLR
rst => idat_old[14].ACLR
rst => idat_old[15].ACLR
rst => idat_old[16].ACLR
rst => idat_old[17].ACLR
rst => idat_old[18].ACLR
rst => idat_old[19].ACLR
rst => idat_old[20].ACLR
rst => idat_old[21].ACLR
rst => idat_old[22].ACLR
rst => idat_old[23].ACLR
rst => idat_old[24].ACLR
rst => idat_old[25].ACLR
rst => idat_old[26].ACLR
rst => idat_old[27].ACLR
rst => idat_old[28].ACLR
rst => idat_old[29].ACLR
rst => idat_old[30].ACLR
rst => idat_old[31].ACLR
rst => idat_cur[0].ACLR
rst => idat_cur[1].ACLR
rst => idat_cur[2].ACLR
rst => idat_cur[3].ACLR
rst => idat_cur[4].ACLR
rst => idat_cur[5].ACLR
rst => idat_cur[6].ACLR
rst => idat_cur[7].ACLR
rst => idat_cur[8].ACLR
rst => idat_cur[9].ACLR
rst => idat_cur[10].ACLR
rst => idat_cur[11].ACLR
rst => idat_cur[12].ACLR
rst => idat_cur[13].ACLR
rst => idat_cur[14].ACLR
rst => idat_cur[15].ACLR
rst => idat_cur[16].ACLR
rst => idat_cur[17].ACLR
rst => idat_cur[18].ACLR
rst => idat_cur[19].ACLR
rst => idat_cur[20].ACLR
rst => idat_cur[21].ACLR
rst => idat_cur[22].ACLR
rst => idat_cur[23].ACLR
rst => idat_cur[24].ACLR
rst => idat_cur[25].ACLR
rst => idat_cur[26].ACLR
rst => idat_cur[27].ACLR
rst => idat_cur[28].ACLR
rst => idat_cur[29].ACLR
rst => idat_cur[30].ACLR
rst => idat_cur[31].ACLR
rst => dadr_ot[0].ACLR
rst => dadr_ot[1].ACLR
rst => dadr_ot[2].ACLR
rst => dadr_ot[3].ACLR
rst => dadr_ot[4].ACLR
rst => dadr_ot[5].ACLR
rst => dadr_ot[6].ACLR
rst => dadr_ot[7].ACLR
rst => dadr_ot[8].ACLR
rst => dadr_ot[9].ACLR
rst => dadr_ot[10].ACLR
rst => dadr_ot[11].ACLR
rst => dadr_ot[12].ACLR
rst => dadr_ot[13].ACLR
rst => dadr_ot[14].ACLR
rst => dadr_ot[15].ACLR
rst => ddat_o[0]~reg0.ACLR
rst => ddat_o[1]~reg0.ACLR
rst => ddat_o[2]~reg0.ACLR
rst => ddat_o[3]~reg0.ACLR
rst => ddat_o[4]~reg0.ACLR
rst => ddat_o[5]~reg0.ACLR
rst => ddat_o[6]~reg0.ACLR
rst => ddat_o[7]~reg0.ACLR
rst => dstb_o~reg0.ACLR
rst => dmem_wait.ACLR
rst => dwe_o~reg0.ACLR
rst => imem_wait.ACLR
rst => istb_t.ACLR
rst => iadr_t[0].ACLR
rst => iadr_t[1].ACLR
rst => iadr_t[2].ACLR
rst => iadr_t[3].ACLR
rst => iadr_t[4].ACLR
rst => iadr_t[5].ACLR
rst => iadr_t[6].ACLR
rst => iadr_t[7].ACLR
rst => iadr_t[8].ACLR
rst => iadr_t[9].ACLR
rst => iadr_t[10].ACLR
rst => iadr_t[11].ACLR
rst => iadr_t[12].ACLR
rst => iadr_t[13].ACLR
rst => iadr_t[14].ACLR
rst => iadr_t[15].ACLR
rst => rd_ind~reg0.ACLR
wr_i => wr_o.DATAIN
wr_bit_i => wr_bit_o.DATAIN
rd_sel[0] => Mux0.IN8
rd_sel[0] => Mux1.IN8
rd_sel[0] => Mux2.IN8
rd_sel[0] => Mux3.IN7
rd_sel[0] => Mux4.IN7
rd_sel[0] => Mux5.IN7
rd_sel[0] => Mux6.IN7
rd_sel[0] => Mux7.IN7
rd_sel[0] => Equal0.IN0
rd_sel[0] => Equal1.IN1
rd_sel[1] => Mux0.IN7
rd_sel[1] => Mux1.IN7
rd_sel[1] => Mux2.IN7
rd_sel[1] => Mux3.IN6
rd_sel[1] => Mux4.IN6
rd_sel[1] => Mux5.IN6
rd_sel[1] => Mux6.IN6
rd_sel[1] => Mux7.IN6
rd_sel[1] => Equal0.IN2
rd_sel[1] => Equal1.IN0
rd_sel[2] => Mux0.IN6
rd_sel[2] => Mux1.IN6
rd_sel[2] => Mux2.IN6
rd_sel[2] => Mux3.IN5
rd_sel[2] => Mux4.IN5
rd_sel[2] => Mux5.IN5
rd_sel[2] => Mux6.IN5
rd_sel[2] => Mux7.IN5
rd_sel[2] => Equal0.IN1
rd_sel[2] => Equal1.IN2
wr_sel[0] => Mux8.IN7
wr_sel[0] => Mux9.IN7
wr_sel[0] => Mux10.IN7
wr_sel[0] => Mux11.IN6
wr_sel[0] => Mux12.IN6
wr_sel[0] => Mux13.IN6
wr_sel[0] => Mux14.IN6
wr_sel[0] => Mux15.IN6
wr_sel[0] => Equal2.IN2
wr_sel[0] => Equal3.IN1
wr_sel[1] => Mux8.IN6
wr_sel[1] => Mux9.IN6
wr_sel[1] => Mux10.IN6
wr_sel[1] => Mux11.IN5
wr_sel[1] => Mux12.IN5
wr_sel[1] => Mux13.IN5
wr_sel[1] => Mux14.IN5
wr_sel[1] => Mux15.IN5
wr_sel[1] => Equal2.IN0
wr_sel[1] => Equal3.IN0
wr_sel[2] => Mux8.IN5
wr_sel[2] => Mux9.IN5
wr_sel[2] => Mux10.IN5
wr_sel[2] => Mux11.IN4
wr_sel[2] => Mux12.IN4
wr_sel[2] => Mux13.IN4
wr_sel[2] => Mux14.IN4
wr_sel[2] => Mux15.IN4
wr_sel[2] => Equal2.IN1
wr_sel[2] => Equal3.IN2
pc_wr_sel[0] => pcs_source[7].OUTPUTSELECT
pc_wr_sel[0] => pcs_source[6].OUTPUTSELECT
pc_wr_sel[0] => pcs_source[5].OUTPUTSELECT
pc_wr_sel[0] => pcs_source[4].OUTPUTSELECT
pc_wr_sel[0] => pcs_source[3].OUTPUTSELECT
pc_wr_sel[0] => pcs_source[2].OUTPUTSELECT
pc_wr_sel[0] => pcs_source[1].OUTPUTSELECT
pc_wr_sel[0] => pcs_source[0].OUTPUTSELECT
pc_wr_sel[0] => Mux65.IN3
pc_wr_sel[0] => Mux66.IN3
pc_wr_sel[0] => Mux67.IN3
pc_wr_sel[0] => Mux68.IN3
pc_wr_sel[0] => Mux69.IN3
pc_wr_sel[0] => Mux70.IN4
pc_wr_sel[0] => Mux71.IN4
pc_wr_sel[0] => Mux72.IN4
pc_wr_sel[0] => Mux73.IN4
pc_wr_sel[0] => Mux74.IN4
pc_wr_sel[0] => Mux75.IN4
pc_wr_sel[0] => Mux76.IN4
pc_wr_sel[0] => Mux77.IN4
pc_wr_sel[0] => Mux78.IN4
pc_wr_sel[0] => Mux79.IN4
pc_wr_sel[0] => Mux80.IN4
pc_wr_sel[0] => Equal6.IN0
pc_wr_sel[1] => Mux65.IN2
pc_wr_sel[1] => Mux66.IN2
pc_wr_sel[1] => Mux67.IN2
pc_wr_sel[1] => Mux68.IN2
pc_wr_sel[1] => Mux69.IN2
pc_wr_sel[1] => Mux70.IN3
pc_wr_sel[1] => Mux71.IN3
pc_wr_sel[1] => Mux72.IN3
pc_wr_sel[1] => Mux73.IN3
pc_wr_sel[1] => Mux74.IN3
pc_wr_sel[1] => Mux75.IN3
pc_wr_sel[1] => Mux76.IN3
pc_wr_sel[1] => Mux77.IN3
pc_wr_sel[1] => Mux78.IN3
pc_wr_sel[1] => Mux79.IN3
pc_wr_sel[1] => Mux80.IN3
pc_wr_sel[1] => Equal6.IN2
pc_wr_sel[2] => Mux65.IN1
pc_wr_sel[2] => Mux66.IN1
pc_wr_sel[2] => Mux67.IN1
pc_wr_sel[2] => Mux68.IN1
pc_wr_sel[2] => Mux69.IN1
pc_wr_sel[2] => Mux70.IN2
pc_wr_sel[2] => Mux71.IN2
pc_wr_sel[2] => Mux72.IN2
pc_wr_sel[2] => Mux73.IN2
pc_wr_sel[2] => Mux74.IN2
pc_wr_sel[2] => Mux75.IN2
pc_wr_sel[2] => Mux76.IN2
pc_wr_sel[2] => Mux77.IN2
pc_wr_sel[2] => Mux78.IN2
pc_wr_sel[2] => Mux79.IN2
pc_wr_sel[2] => Mux80.IN2
pc_wr_sel[2] => Equal6.IN1
pc_wr => pc_buf.OUTPUTSELECT
pc_wr => pc_buf.OUTPUTSELECT
pc_wr => pc_buf.OUTPUTSELECT
pc_wr => pc_buf.OUTPUTSELECT
pc_wr => pc_buf.OUTPUTSELECT
pc_wr => pc_buf.OUTPUTSELECT
pc_wr => pc_buf.OUTPUTSELECT
pc_wr => pc_buf.OUTPUTSELECT
pc_wr => pc_buf.OUTPUTSELECT
pc_wr => pc_buf.OUTPUTSELECT
pc_wr => pc_buf.OUTPUTSELECT
pc_wr => pc_buf.OUTPUTSELECT
pc_wr => pc_buf.OUTPUTSELECT
pc_wr => pc_buf.OUTPUTSELECT
pc_wr => pc_wr_r.IN1
pc_wr => pc_buf[1].ENA
pc_wr => pc_buf[0].ENA
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd => imm2[7].OUTPUTSELECT
rd => imm2[6].OUTPUTSELECT
rd => imm2[5].OUTPUTSELECT
rd => imm2[4].OUTPUTSELECT
rd => imm2[3].OUTPUTSELECT
rd => imm2[2].OUTPUTSELECT
rd => imm2[1].OUTPUTSELECT
rd => imm2[0].OUTPUTSELECT
rd => imm[7].OUTPUTSELECT
rd => imm[6].OUTPUTSELECT
rd => imm[5].OUTPUTSELECT
rd => imm[4].OUTPUTSELECT
rd => imm[3].OUTPUTSELECT
rd => imm[2].OUTPUTSELECT
rd => imm[1].OUTPUTSELECT
rd => imm[0].OUTPUTSELECT
rd => always13.IN1
rd => inc_pc.IN1
rd => always16.IN1
rd => op_pos.OUTPUTSELECT
rd => op_pos.OUTPUTSELECT
rd => op_pos.OUTPUTSELECT
rd => always17.IN1
rd => always23.IN1
mem_wait <= mem_wait.DB_MAX_OUTPUT_PORT_TYPE
mem_act[0] => Mux16.IN3
mem_act[0] => Decoder0.IN2
mem_act[0] => Mux17.IN2
mem_act[0] => Mux18.IN2
mem_act[0] => Mux19.IN2
mem_act[0] => Mux20.IN2
mem_act[0] => Mux21.IN2
mem_act[0] => Mux22.IN2
mem_act[0] => Mux23.IN2
mem_act[0] => Mux24.IN2
mem_act[0] => Equal4.IN2
mem_act[1] => Decoder0.IN1
mem_act[1] => Mux25.IN2
mem_act[1] => Mux26.IN2
mem_act[1] => Mux27.IN2
mem_act[1] => Mux28.IN2
mem_act[1] => Mux29.IN2
mem_act[1] => Mux30.IN2
mem_act[1] => Mux31.IN2
mem_act[1] => Mux32.IN2
mem_act[1] => Mux33.IN1
mem_act[1] => Mux34.IN1
mem_act[1] => Mux35.IN1
mem_act[1] => Mux36.IN1
mem_act[1] => Mux37.IN1
mem_act[1] => Mux38.IN1
mem_act[1] => Mux39.IN1
mem_act[1] => Mux40.IN1
mem_act[1] => Equal4.IN1
mem_act[2] => Mux16.IN2
mem_act[2] => Decoder0.IN0
mem_act[2] => Mux17.IN1
mem_act[2] => Mux18.IN1
mem_act[2] => Mux19.IN1
mem_act[2] => Mux20.IN1
mem_act[2] => Mux21.IN1
mem_act[2] => Mux22.IN1
mem_act[2] => Mux23.IN1
mem_act[2] => Mux24.IN1
mem_act[2] => Mux25.IN1
mem_act[2] => Mux26.IN1
mem_act[2] => Mux27.IN1
mem_act[2] => Mux28.IN1
mem_act[2] => Mux29.IN1
mem_act[2] => Mux30.IN1
mem_act[2] => Mux31.IN1
mem_act[2] => Mux32.IN1
mem_act[2] => Mux33.IN0
mem_act[2] => Mux34.IN0
mem_act[2] => Mux35.IN0
mem_act[2] => Mux36.IN0
mem_act[2] => Mux37.IN0
mem_act[2] => Mux38.IN0
mem_act[2] => Mux39.IN0
mem_act[2] => Mux40.IN0
mem_act[2] => Equal4.IN0
istb => istb_o.IN1
wr_o <= wr_i.DB_MAX_OUTPUT_PORT_TYPE
wr_bit_o <= wr_bit_i.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rd_ind <= rd_ind~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_ind <= always4.DB_MAX_OUTPUT_PORT_TYPE
wr_dat[0] <= des1[0].DB_MAX_OUTPUT_PORT_TYPE
wr_dat[1] <= des1[1].DB_MAX_OUTPUT_PORT_TYPE
wr_dat[2] <= des1[2].DB_MAX_OUTPUT_PORT_TYPE
wr_dat[3] <= des1[3].DB_MAX_OUTPUT_PORT_TYPE
wr_dat[4] <= des1[4].DB_MAX_OUTPUT_PORT_TYPE
wr_dat[5] <= des1[5].DB_MAX_OUTPUT_PORT_TYPE
wr_dat[6] <= des1[6].DB_MAX_OUTPUT_PORT_TYPE
wr_dat[7] <= des1[7].DB_MAX_OUTPUT_PORT_TYPE
bit_in => bit_out.DATAA
in_ram[0] => iram_out.DATAA
in_ram[1] => iram_out.DATAA
in_ram[2] => iram_out.DATAA
in_ram[3] => iram_out.DATAA
in_ram[4] => iram_out.DATAA
in_ram[5] => iram_out.DATAA
in_ram[6] => iram_out.DATAA
in_ram[7] => iram_out.DATAA
sfr[0] => iram_out.DATAB
sfr[1] => iram_out.DATAB
sfr[2] => iram_out.DATAB
sfr[3] => iram_out.DATAB
sfr[4] => iram_out.DATAB
sfr[5] => iram_out.DATAB
sfr[6] => iram_out.DATAB
sfr[7] => iram_out.DATAB
sfr_bit => bit_out.DATAB
bit_out <= bit_out.DB_MAX_OUTPUT_PORT_TYPE
iram_out[0] <= iram_out.DB_MAX_OUTPUT_PORT_TYPE
iram_out[1] <= iram_out.DB_MAX_OUTPUT_PORT_TYPE
iram_out[2] <= iram_out.DB_MAX_OUTPUT_PORT_TYPE
iram_out[3] <= iram_out.DB_MAX_OUTPUT_PORT_TYPE
iram_out[4] <= iram_out.DB_MAX_OUTPUT_PORT_TYPE
iram_out[5] <= iram_out.DB_MAX_OUTPUT_PORT_TYPE
iram_out[6] <= iram_out.DB_MAX_OUTPUT_PORT_TYPE
iram_out[7] <= iram_out.DB_MAX_OUTPUT_PORT_TYPE
iadr_o[0] <= iadr_o.DB_MAX_OUTPUT_PORT_TYPE
iadr_o[1] <= iadr_o.DB_MAX_OUTPUT_PORT_TYPE
iadr_o[2] <= iadr_o.DB_MAX_OUTPUT_PORT_TYPE
iadr_o[3] <= iadr_o.DB_MAX_OUTPUT_PORT_TYPE
iadr_o[4] <= iadr_o.DB_MAX_OUTPUT_PORT_TYPE
iadr_o[5] <= iadr_o.DB_MAX_OUTPUT_PORT_TYPE
iadr_o[6] <= iadr_o.DB_MAX_OUTPUT_PORT_TYPE
iadr_o[7] <= iadr_o.DB_MAX_OUTPUT_PORT_TYPE
iadr_o[8] <= iadr_o.DB_MAX_OUTPUT_PORT_TYPE
iadr_o[9] <= iadr_o.DB_MAX_OUTPUT_PORT_TYPE
iadr_o[10] <= iadr_o.DB_MAX_OUTPUT_PORT_TYPE
iadr_o[11] <= iadr_o.DB_MAX_OUTPUT_PORT_TYPE
iadr_o[12] <= iadr_o.DB_MAX_OUTPUT_PORT_TYPE
iadr_o[13] <= iadr_o.DB_MAX_OUTPUT_PORT_TYPE
iadr_o[14] <= iadr_o.DB_MAX_OUTPUT_PORT_TYPE
iadr_o[15] <= iadr_o.DB_MAX_OUTPUT_PORT_TYPE
ea => ea_rom_sel.IN0
ea_int => ea_rom_sel.IN1
op1_out[0] <= op1_out.DB_MAX_OUTPUT_PORT_TYPE
op1_out[1] <= op1_out.DB_MAX_OUTPUT_PORT_TYPE
op1_out[2] <= op1_out.DB_MAX_OUTPUT_PORT_TYPE
op1_out[3] <= op1_out.DB_MAX_OUTPUT_PORT_TYPE
op1_out[4] <= op1_out.DB_MAX_OUTPUT_PORT_TYPE
op1_out[5] <= op1_out.DB_MAX_OUTPUT_PORT_TYPE
op1_out[6] <= op1_out.DB_MAX_OUTPUT_PORT_TYPE
op1_out[7] <= op1_out.DB_MAX_OUTPUT_PORT_TYPE
op2_out[0] <= imm[0].DB_MAX_OUTPUT_PORT_TYPE
op2_out[1] <= imm[1].DB_MAX_OUTPUT_PORT_TYPE
op2_out[2] <= imm[2].DB_MAX_OUTPUT_PORT_TYPE
op2_out[3] <= imm[3].DB_MAX_OUTPUT_PORT_TYPE
op2_out[4] <= imm[4].DB_MAX_OUTPUT_PORT_TYPE
op2_out[5] <= imm[5].DB_MAX_OUTPUT_PORT_TYPE
op2_out[6] <= imm[6].DB_MAX_OUTPUT_PORT_TYPE
op2_out[7] <= imm[7].DB_MAX_OUTPUT_PORT_TYPE
op3_out[0] <= imm2[0].DB_MAX_OUTPUT_PORT_TYPE
op3_out[1] <= imm2[1].DB_MAX_OUTPUT_PORT_TYPE
op3_out[2] <= imm2[2].DB_MAX_OUTPUT_PORT_TYPE
op3_out[3] <= imm2[3].DB_MAX_OUTPUT_PORT_TYPE
op3_out[4] <= imm2[4].DB_MAX_OUTPUT_PORT_TYPE
op3_out[5] <= imm2[5].DB_MAX_OUTPUT_PORT_TYPE
op3_out[6] <= imm2[6].DB_MAX_OUTPUT_PORT_TYPE
op3_out[7] <= imm2[7].DB_MAX_OUTPUT_PORT_TYPE
idat_onchip[0] => idat_cur.DATAB
idat_onchip[1] => idat_cur.DATAB
idat_onchip[2] => idat_cur.DATAB
idat_onchip[3] => idat_cur.DATAB
idat_onchip[4] => idat_cur.DATAB
idat_onchip[5] => idat_cur.DATAB
idat_onchip[6] => idat_cur.DATAB
idat_onchip[7] => idat_cur.DATAB
idat_onchip[8] => idat_cur.DATAB
idat_onchip[9] => idat_cur.DATAB
idat_onchip[10] => idat_cur.DATAB
idat_onchip[11] => idat_cur.DATAB
idat_onchip[12] => idat_cur.DATAB
idat_onchip[13] => idat_cur.DATAB
idat_onchip[14] => idat_cur.DATAB
idat_onchip[15] => idat_cur.DATAB
idat_onchip[16] => idat_cur.DATAB
idat_onchip[17] => idat_cur.DATAB
idat_onchip[18] => idat_cur.DATAB
idat_onchip[19] => idat_cur.DATAB
idat_onchip[20] => idat_cur.DATAB
idat_onchip[21] => idat_cur.DATAB
idat_onchip[22] => idat_cur.DATAB
idat_onchip[23] => idat_cur.DATAB
idat_onchip[24] => idat_cur.DATAB
idat_onchip[25] => idat_cur.DATAB
idat_onchip[26] => idat_cur.DATAB
idat_onchip[27] => idat_cur.DATAB
idat_onchip[28] => idat_cur.DATAB
idat_onchip[29] => idat_cur.DATAB
idat_onchip[30] => idat_cur.DATAB
idat_onchip[31] => idat_cur.DATAB
iack_i => imem_wait.OUTPUTSELECT
iack_i => always12.IN1
iack_i => istb_o.IN1
istb_o <= istb_o.DB_MAX_OUTPUT_PORT_TYPE
idat_i[0] => idat_cur.DATAA
idat_i[1] => idat_cur.DATAA
idat_i[2] => idat_cur.DATAA
idat_i[3] => idat_cur.DATAA
idat_i[4] => idat_cur.DATAA
idat_i[5] => idat_cur.DATAA
idat_i[6] => idat_cur.DATAA
idat_i[7] => idat_cur.DATAA
idat_i[8] => idat_cur.DATAA
idat_i[9] => idat_cur.DATAA
idat_i[10] => idat_cur.DATAA
idat_i[11] => idat_cur.DATAA
idat_i[12] => idat_cur.DATAA
idat_i[13] => idat_cur.DATAA
idat_i[14] => idat_cur.DATAA
idat_i[15] => idat_cur.DATAA
idat_i[16] => idat_cur.DATAA
idat_i[17] => idat_cur.DATAA
idat_i[18] => idat_cur.DATAA
idat_i[19] => idat_cur.DATAA
idat_i[20] => idat_cur.DATAA
idat_i[21] => idat_cur.DATAA
idat_i[22] => idat_cur.DATAA
idat_i[23] => idat_cur.DATAA
idat_i[24] => idat_cur.DATAA
idat_i[25] => idat_cur.DATAA
idat_i[26] => idat_cur.DATAA
idat_i[27] => idat_cur.DATAA
idat_i[28] => idat_cur.DATAA
idat_i[29] => idat_cur.DATAA
idat_i[30] => idat_cur.DATAA
idat_i[31] => idat_cur.DATAA
dadr_o[0] <= dadr_ot[0].DB_MAX_OUTPUT_PORT_TYPE
dadr_o[1] <= dadr_ot[1].DB_MAX_OUTPUT_PORT_TYPE
dadr_o[2] <= dadr_ot[2].DB_MAX_OUTPUT_PORT_TYPE
dadr_o[3] <= dadr_ot[3].DB_MAX_OUTPUT_PORT_TYPE
dadr_o[4] <= dadr_ot[4].DB_MAX_OUTPUT_PORT_TYPE
dadr_o[5] <= dadr_ot[5].DB_MAX_OUTPUT_PORT_TYPE
dadr_o[6] <= dadr_ot[6].DB_MAX_OUTPUT_PORT_TYPE
dadr_o[7] <= dadr_ot[7].DB_MAX_OUTPUT_PORT_TYPE
dadr_o[8] <= dadr_ot[8].DB_MAX_OUTPUT_PORT_TYPE
dadr_o[9] <= dadr_ot[9].DB_MAX_OUTPUT_PORT_TYPE
dadr_o[10] <= dadr_ot[10].DB_MAX_OUTPUT_PORT_TYPE
dadr_o[11] <= dadr_ot[11].DB_MAX_OUTPUT_PORT_TYPE
dadr_o[12] <= dadr_ot[12].DB_MAX_OUTPUT_PORT_TYPE
dadr_o[13] <= dadr_ot[13].DB_MAX_OUTPUT_PORT_TYPE
dadr_o[14] <= dadr_ot[14].DB_MAX_OUTPUT_PORT_TYPE
dadr_o[15] <= dadr_ot[15].DB_MAX_OUTPUT_PORT_TYPE
dwe_o <= dwe_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
dstb_o <= dstb_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
dack_i => dwe_o.OUTPUTSELECT
dack_i => dstb_o.OUTPUTSELECT
dack_i => dmem_wait.OUTPUTSELECT
dack_i => dack_ir.DATAIN
dack_i => ddat_o[7]~reg0.ENA
dack_i => ddat_o[6]~reg0.ENA
dack_i => ddat_o[5]~reg0.ENA
dack_i => ddat_o[4]~reg0.ENA
dack_i => ddat_o[3]~reg0.ENA
dack_i => ddat_o[2]~reg0.ENA
dack_i => ddat_o[1]~reg0.ENA
dack_i => ddat_o[0]~reg0.ENA
dack_i => dadr_ot[15].ENA
dack_i => dadr_ot[14].ENA
dack_i => dadr_ot[13].ENA
dack_i => dadr_ot[12].ENA
dack_i => dadr_ot[11].ENA
dack_i => dadr_ot[10].ENA
dack_i => dadr_ot[9].ENA
dack_i => dadr_ot[8].ENA
dack_i => dadr_ot[7].ENA
dack_i => dadr_ot[6].ENA
dack_i => dadr_ot[5].ENA
dack_i => dadr_ot[4].ENA
dack_i => dadr_ot[3].ENA
dack_i => dadr_ot[2].ENA
dack_i => dadr_ot[1].ENA
dack_i => dadr_ot[0].ENA
dack_i => ddat_ir[7].ENA
dack_i => ddat_ir[6].ENA
dack_i => ddat_ir[5].ENA
dack_i => ddat_ir[4].ENA
dack_i => ddat_ir[3].ENA
dack_i => ddat_ir[2].ENA
dack_i => ddat_ir[1].ENA
dack_i => ddat_ir[0].ENA
ddat_i[0] => ddat_ir[0].DATAIN
ddat_i[1] => ddat_ir[1].DATAIN
ddat_i[2] => ddat_ir[2].DATAIN
ddat_i[3] => ddat_ir[3].DATAIN
ddat_i[4] => ddat_ir[4].DATAIN
ddat_i[5] => ddat_ir[5].DATAIN
ddat_i[6] => ddat_ir[6].DATAIN
ddat_i[7] => ddat_ir[7].DATAIN
ddat_o[0] <= ddat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddat_o[1] <= ddat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddat_o[2] <= ddat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddat_o[3] <= ddat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddat_o[4] <= ddat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddat_o[5] <= ddat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddat_o[6] <= ddat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddat_o[7] <= ddat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intr => int_ack_t.OUTPUTSELECT
intr => int_vec_buff[7].ENA
intr => int_vec_buff[6].ENA
intr => int_vec_buff[5].ENA
intr => int_vec_buff[4].ENA
intr => int_vec_buff[3].ENA
intr => int_vec_buff[2].ENA
intr => int_vec_buff[1].ENA
intr => int_vec_buff[0].ENA
int_v[0] => int_vec_buff[0].DATAIN
int_v[1] => int_vec_buff[1].DATAIN
int_v[2] => int_vec_buff[2].DATAIN
int_v[3] => int_vec_buff[3].DATAIN
int_v[4] => int_vec_buff[4].DATAIN
int_v[5] => int_vec_buff[5].DATAIN
int_v[6] => int_vec_buff[6].DATAIN
int_v[7] => int_vec_buff[7].DATAIN
int_ack <= int_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
des_acc[0] => Mux72.IN8
des_acc[0] => Mux80.IN7
des_acc[0] => Mux80.IN8
des_acc[0] => iadr_t[0].DATAIN
des_acc[1] => Mux71.IN8
des_acc[1] => Mux79.IN7
des_acc[1] => Mux79.IN8
des_acc[1] => iadr_t[1].DATAIN
des_acc[2] => Mux70.IN8
des_acc[2] => Mux78.IN7
des_acc[2] => Mux78.IN8
des_acc[2] => iadr_t[2].DATAIN
des_acc[3] => Mux69.IN8
des_acc[3] => Mux77.IN7
des_acc[3] => Mux77.IN8
des_acc[3] => iadr_t[3].DATAIN
des_acc[4] => Mux68.IN8
des_acc[4] => Mux76.IN7
des_acc[4] => Mux76.IN8
des_acc[4] => iadr_t[4].DATAIN
des_acc[5] => Mux67.IN8
des_acc[5] => Mux75.IN7
des_acc[5] => Mux75.IN8
des_acc[5] => iadr_t[5].DATAIN
des_acc[6] => Mux66.IN8
des_acc[6] => Mux74.IN7
des_acc[6] => Mux74.IN8
des_acc[6] => iadr_t[6].DATAIN
des_acc[7] => Mux65.IN8
des_acc[7] => Mux73.IN7
des_acc[7] => Mux73.IN8
des_acc[7] => iadr_t[7].DATAIN
des1[0] => wr_dat[0].DATAIN
des1[1] => wr_dat[1].DATAIN
des1[2] => wr_dat[2].DATAIN
des1[3] => wr_dat[3].DATAIN
des1[4] => wr_dat[4].DATAIN
des1[5] => wr_dat[5].DATAIN
des1[6] => wr_dat[6].DATAIN
des1[7] => wr_dat[7].DATAIN
des2[0] => Mux72.IN7
des2[0] => iadr_t[8].DATAIN
des2[1] => Mux71.IN7
des2[1] => iadr_t[9].DATAIN
des2[2] => Mux70.IN7
des2[2] => iadr_t[10].DATAIN
des2[3] => Mux69.IN7
des2[3] => iadr_t[11].DATAIN
des2[4] => Mux68.IN7
des2[4] => iadr_t[12].DATAIN
des2[5] => Mux67.IN7
des2[5] => iadr_t[13].DATAIN
des2[6] => Mux66.IN7
des2[6] => iadr_t[14].DATAIN
des2[7] => Mux65.IN7
des2[7] => iadr_t[15].DATAIN
dptr[0] => Mux40.IN3
dptr[1] => Mux39.IN3
dptr[2] => Mux38.IN3
dptr[3] => Mux37.IN3
dptr[4] => Mux36.IN3
dptr[5] => Mux35.IN3
dptr[6] => Mux34.IN3
dptr[7] => Mux33.IN3
dptr[8] => Mux32.IN3
dptr[9] => Mux31.IN3
dptr[10] => Mux30.IN3
dptr[11] => Mux29.IN3
dptr[12] => Mux28.IN3
dptr[13] => Mux27.IN3
dptr[14] => Mux26.IN3
dptr[15] => Mux25.IN3
ri[0] => Mux7.IN4
ri[0] => Mux40.IN2
ri[0] => ri_r[0].DATAIN
ri[1] => Mux6.IN4
ri[1] => Mux39.IN2
ri[1] => ri_r[1].DATAIN
ri[2] => Mux5.IN4
ri[2] => Mux38.IN2
ri[2] => ri_r[2].DATAIN
ri[3] => Mux4.IN4
ri[3] => Mux37.IN2
ri[3] => ri_r[3].DATAIN
ri[4] => Mux3.IN4
ri[4] => Mux36.IN2
ri[4] => ri_r[4].DATAIN
ri[5] => Mux2.IN5
ri[5] => Mux35.IN2
ri[5] => ri_r[5].DATAIN
ri[6] => Mux1.IN5
ri[6] => Mux34.IN2
ri[6] => ri_r[6].DATAIN
ri[7] => Mux0.IN5
ri[7] => Mux33.IN2
ri[7] => ri_r[7].DATAIN
sp[0] => Mux7.IN9
sp[1] => Mux6.IN9
sp[2] => Mux5.IN9
sp[3] => Mux4.IN9
sp[4] => Mux3.IN9
sp[5] => Mux2.IN9
sp[6] => Mux1.IN9
sp[7] => Mux0.IN9
sp_w[0] => Mux15.IN3
sp_w[1] => Mux14.IN3
sp_w[2] => Mux13.IN3
sp_w[3] => Mux12.IN3
sp_w[4] => Mux11.IN3
sp_w[5] => Mux10.IN4
sp_w[6] => Mux9.IN4
sp_w[7] => Mux8.IN4
rn[0] => Mux7.IN8
rn[0] => rn_r[0].DATAIN
rn[1] => Mux6.IN8
rn[1] => rn_r[1].DATAIN
rn[2] => Mux5.IN8
rn[2] => rn_r[2].DATAIN
rn[3] => Mux4.IN8
rn[3] => rn_r[3].DATAIN
rn[4] => Mux3.IN8
rn[4] => rn_r[4].DATAIN
acc[0] => Mux24.IN3
acc[1] => Mux23.IN3
acc[2] => Mux22.IN3
acc[3] => Mux21.IN3
acc[4] => Mux20.IN3
acc[5] => Mux19.IN3
acc[6] => Mux18.IN3
acc[7] => Mux17.IN3
reti <= reti~reg0.DB_MAX_OUTPUT_PORT_TYPE


|oc8051_top|oc8051_sfr:oc8051_sfr1
rst => rst.IN10
clk => clk.IN10
adr0[0] => Equal9.IN7
adr0[0] => WideNand0.IN0
adr0[0] => Decoder0.IN7
adr0[0] => Mux0.IN2
adr0[0] => Mux1.IN2
adr0[0] => Mux2.IN2
adr0[0] => Mux3.IN2
adr0[0] => Mux4.IN2
adr0[0] => Mux5.IN2
adr0[0] => Mux6.IN2
adr0[0] => Mux7.IN2
adr0[0] => Mux8.IN2
adr0[0] => Mux9.IN2
adr0[0] => Mux10.IN2
adr0[0] => Mux11.IN2
adr0[0] => Mux12.IN2
adr0[0] => Equal7.IN7
adr0[0] => Equal11.IN7
adr0[0] => Equal13.IN7
adr0[0] => Equal15.IN2
adr0[1] => Equal9.IN6
adr0[1] => WideNand0.IN1
adr0[1] => Decoder0.IN6
adr0[1] => Mux0.IN1
adr0[1] => Mux1.IN1
adr0[1] => Mux2.IN1
adr0[1] => Mux3.IN1
adr0[1] => Mux4.IN1
adr0[1] => Mux5.IN1
adr0[1] => Mux6.IN1
adr0[1] => Mux7.IN1
adr0[1] => Mux8.IN1
adr0[1] => Mux9.IN1
adr0[1] => Mux10.IN1
adr0[1] => Mux11.IN1
adr0[1] => Mux12.IN1
adr0[1] => Equal7.IN1
adr0[1] => Equal11.IN6
adr0[1] => Equal13.IN6
adr0[1] => Equal15.IN1
adr0[2] => Equal9.IN5
adr0[2] => WideNand0.IN2
adr0[2] => Decoder0.IN5
adr0[2] => Mux0.IN0
adr0[2] => Mux1.IN0
adr0[2] => Mux2.IN0
adr0[2] => Mux3.IN0
adr0[2] => Mux4.IN0
adr0[2] => Mux5.IN0
adr0[2] => Mux6.IN0
adr0[2] => Mux7.IN0
adr0[2] => Mux8.IN0
adr0[2] => Mux9.IN0
adr0[2] => Mux10.IN0
adr0[2] => Mux11.IN0
adr0[2] => Mux12.IN0
adr0[2] => Equal7.IN6
adr0[2] => Equal11.IN5
adr0[2] => Equal13.IN5
adr0[2] => Equal15.IN7
adr0[3] => Equal9.IN4
adr0[3] => Equal10.IN4
adr0[3] => Decoder0.IN4
adr0[3] => Mux13.IN16
adr0[3] => Equal7.IN5
adr0[3] => Equal11.IN4
adr0[3] => Equal13.IN4
adr0[3] => Equal15.IN6
adr0[3] => Equal16.IN4
adr0[4] => Equal9.IN3
adr0[4] => Equal10.IN3
adr0[4] => Decoder0.IN3
adr0[4] => Mux13.IN15
adr0[4] => Equal7.IN4
adr0[4] => Equal11.IN2
adr0[4] => Equal13.IN3
adr0[4] => Equal15.IN5
adr0[4] => Equal16.IN3
adr0[5] => Equal9.IN2
adr0[5] => Equal10.IN2
adr0[5] => Decoder0.IN2
adr0[5] => Mux13.IN14
adr0[5] => Equal7.IN3
adr0[5] => Equal11.IN3
adr0[5] => Equal13.IN2
adr0[5] => Equal15.IN4
adr0[5] => Equal16.IN2
adr0[6] => Equal9.IN1
adr0[6] => Equal10.IN1
adr0[6] => Decoder0.IN1
adr0[6] => Mux13.IN13
adr0[6] => Equal7.IN2
adr0[6] => Equal11.IN1
adr0[6] => Equal13.IN1
adr0[6] => Equal15.IN3
adr0[6] => Equal16.IN1
adr0[7] => Equal9.IN0
adr0[7] => Equal10.IN0
adr0[7] => Decoder0.IN0
adr0[7] => Mux13.IN12
adr0[7] => Equal7.IN0
adr0[7] => Equal11.IN0
adr0[7] => Equal13.IN0
adr0[7] => Equal15.IN0
adr0[7] => Equal16.IN0
adr1[0] => adr1[0].IN10
adr1[1] => adr1[1].IN10
adr1[2] => adr1[2].IN10
adr1[3] => adr1[3].IN10
adr1[4] => adr1[4].IN10
adr1[5] => adr1[5].IN10
adr1[6] => adr1[6].IN10
adr1[7] => adr1[7].IN10
dat0[0] <= dat0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[1] <= dat0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[2] <= dat0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[3] <= dat0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[4] <= dat0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[5] <= dat0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[6] <= dat0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[7] <= dat0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[0] => dat1[0].IN7
dat1[1] => dat1[1].IN7
dat1[2] => dat1[2].IN7
dat1[3] => dat1[3].IN7
dat1[4] => dat1[4].IN7
dat1[5] => dat1[5].IN7
dat1[6] => dat1[6].IN7
dat1[7] => dat1[7].IN7
dat2[0] => dat2[0].IN2
dat2[1] => dat2[1].IN2
dat2[2] => dat2[2].IN2
dat2[3] => dat2[3].IN2
dat2[4] => dat2[4].IN2
dat2[5] => dat2[5].IN2
dat2[6] => dat2[6].IN2
dat2[7] => dat2[7].IN2
bit_in => bit_in.IN7
des_acc[0] => des_acc[0].IN3
des_acc[1] => des_acc[1].IN3
des_acc[2] => des_acc[2].IN3
des_acc[3] => des_acc[3].IN3
des_acc[4] => des_acc[4].IN3
des_acc[5] => des_acc[5].IN3
des_acc[6] => des_acc[6].IN3
des_acc[7] => des_acc[7].IN3
we => we.IN10
wr_bit => wr_bit_r.DATAIN
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sfr[0] => wr_sfr[0].IN2
wr_sfr[1] => wr_sfr[1].IN2
acc[0] <= oc8051_acc:oc8051_acc1.data_out
acc[1] <= oc8051_acc:oc8051_acc1.data_out
acc[2] <= oc8051_acc:oc8051_acc1.data_out
acc[3] <= oc8051_acc:oc8051_acc1.data_out
acc[4] <= oc8051_acc:oc8051_acc1.data_out
acc[5] <= oc8051_acc:oc8051_acc1.data_out
acc[6] <= oc8051_acc:oc8051_acc1.data_out
acc[7] <= oc8051_acc:oc8051_acc1.data_out
ram_wr_sel[0] => ram_wr_sel[0].IN1
ram_wr_sel[1] => ram_wr_sel[1].IN1
ram_wr_sel[2] => ram_wr_sel[2].IN1
ram_rd_sel[0] => ram_rd_sel[0].IN1
ram_rd_sel[1] => ram_rd_sel[1].IN1
ram_rd_sel[2] => ram_rd_sel[2].IN1
sp[0] <= oc8051_sp:oc8051_sp1.sp_out
sp[1] <= oc8051_sp:oc8051_sp1.sp_out
sp[2] <= oc8051_sp:oc8051_sp1.sp_out
sp[3] <= oc8051_sp:oc8051_sp1.sp_out
sp[4] <= oc8051_sp:oc8051_sp1.sp_out
sp[5] <= oc8051_sp:oc8051_sp1.sp_out
sp[6] <= oc8051_sp:oc8051_sp1.sp_out
sp[7] <= oc8051_sp:oc8051_sp1.sp_out
sp_w[0] <= oc8051_sp:oc8051_sp1.sp_w
sp_w[1] <= oc8051_sp:oc8051_sp1.sp_w
sp_w[2] <= oc8051_sp:oc8051_sp1.sp_w
sp_w[3] <= oc8051_sp:oc8051_sp1.sp_w
sp_w[4] <= oc8051_sp:oc8051_sp1.sp_w
sp_w[5] <= oc8051_sp:oc8051_sp1.sp_w
sp_w[6] <= oc8051_sp:oc8051_sp1.sp_w
sp_w[7] <= oc8051_sp:oc8051_sp1.sp_w
bank_sel[0] <= oc8051_psw:oc8051_psw1.bank_sel
bank_sel[1] <= oc8051_psw:oc8051_psw1.bank_sel
desAc => desAc.IN1
desOv => desOv.IN1
srcAc <= oc8051_psw:oc8051_psw1.data_out
cy <= oc8051_psw:oc8051_psw1.data_out
psw_set[0] => psw_set[0].IN1
psw_set[1] => psw_set[1].IN1
rmw => rmw.IN1
comp_sel[0] => Equal0.IN1
comp_sel[0] => Equal3.IN1
comp_sel[0] => Equal6.IN1
comp_sel[1] => Equal0.IN0
comp_sel[1] => Equal3.IN0
comp_sel[1] => Equal6.IN0
comp_wait <= comp_wait.DB_MAX_OUTPUT_PORT_TYPE
p0_out[0] <= oc8051_ports:oc8051_ports1.p0_out
p0_out[1] <= oc8051_ports:oc8051_ports1.p0_out
p0_out[2] <= oc8051_ports:oc8051_ports1.p0_out
p0_out[3] <= oc8051_ports:oc8051_ports1.p0_out
p0_out[4] <= oc8051_ports:oc8051_ports1.p0_out
p0_out[5] <= oc8051_ports:oc8051_ports1.p0_out
p0_out[6] <= oc8051_ports:oc8051_ports1.p0_out
p0_out[7] <= oc8051_ports:oc8051_ports1.p0_out
p0_in[0] => p0_in[0].IN1
p0_in[1] => p0_in[1].IN1
p0_in[2] => p0_in[2].IN1
p0_in[3] => p0_in[3].IN1
p0_in[4] => p0_in[4].IN1
p0_in[5] => p0_in[5].IN1
p0_in[6] => p0_in[6].IN1
p0_in[7] => p0_in[7].IN1
p1_out[0] <= oc8051_ports:oc8051_ports1.p1_out
p1_out[1] <= oc8051_ports:oc8051_ports1.p1_out
p1_out[2] <= oc8051_ports:oc8051_ports1.p1_out
p1_out[3] <= oc8051_ports:oc8051_ports1.p1_out
p1_out[4] <= oc8051_ports:oc8051_ports1.p1_out
p1_out[5] <= oc8051_ports:oc8051_ports1.p1_out
p1_out[6] <= oc8051_ports:oc8051_ports1.p1_out
p1_out[7] <= oc8051_ports:oc8051_ports1.p1_out
p1_in[0] => p1_in[0].IN1
p1_in[1] => p1_in[1].IN1
p1_in[2] => p1_in[2].IN1
p1_in[3] => p1_in[3].IN1
p1_in[4] => p1_in[4].IN1
p1_in[5] => p1_in[5].IN1
p1_in[6] => p1_in[6].IN1
p1_in[7] => p1_in[7].IN1
p2_out[0] <= oc8051_ports:oc8051_ports1.p2_out
p2_out[1] <= oc8051_ports:oc8051_ports1.p2_out
p2_out[2] <= oc8051_ports:oc8051_ports1.p2_out
p2_out[3] <= oc8051_ports:oc8051_ports1.p2_out
p2_out[4] <= oc8051_ports:oc8051_ports1.p2_out
p2_out[5] <= oc8051_ports:oc8051_ports1.p2_out
p2_out[6] <= oc8051_ports:oc8051_ports1.p2_out
p2_out[7] <= oc8051_ports:oc8051_ports1.p2_out
p2_in[0] => p2_in[0].IN1
p2_in[1] => p2_in[1].IN1
p2_in[2] => p2_in[2].IN1
p2_in[3] => p2_in[3].IN1
p2_in[4] => p2_in[4].IN1
p2_in[5] => p2_in[5].IN1
p2_in[6] => p2_in[6].IN1
p2_in[7] => p2_in[7].IN1
p3_out[0] <= oc8051_ports:oc8051_ports1.p3_out
p3_out[1] <= oc8051_ports:oc8051_ports1.p3_out
p3_out[2] <= oc8051_ports:oc8051_ports1.p3_out
p3_out[3] <= oc8051_ports:oc8051_ports1.p3_out
p3_out[4] <= oc8051_ports:oc8051_ports1.p3_out
p3_out[5] <= oc8051_ports:oc8051_ports1.p3_out
p3_out[6] <= oc8051_ports:oc8051_ports1.p3_out
p3_out[7] <= oc8051_ports:oc8051_ports1.p3_out
p3_in[0] => p3_in[0].IN1
p3_in[1] => p3_in[1].IN1
p3_in[2] => p3_in[2].IN1
p3_in[3] => p3_in[3].IN1
p3_in[4] => p3_in[4].IN1
p3_in[5] => p3_in[5].IN1
p3_in[6] => p3_in[6].IN1
p3_in[7] => p3_in[7].IN1
rxd => rxd.IN1
txd <= oc8051_uart:oc8051_uatr1.txd
int_ack => int_ack.IN1
intr <= oc8051_int:oc8051_int1.intr
int0 => int0.IN2
int1 => int1.IN2
int_src[0] <= oc8051_int:oc8051_int1.int_vec
int_src[1] <= oc8051_int:oc8051_int1.int_vec
int_src[2] <= oc8051_int:oc8051_int1.int_vec
int_src[3] <= oc8051_int:oc8051_int1.int_vec
int_src[4] <= oc8051_int:oc8051_int1.int_vec
int_src[5] <= oc8051_int:oc8051_int1.int_vec
int_src[6] <= oc8051_int:oc8051_int1.int_vec
int_src[7] <= oc8051_int:oc8051_int1.int_vec
reti => reti.IN1
t0 => t0.IN1
t1 => t1.IN1
t2 => t2.IN1
t2ex => t2ex.IN1
dptr_hi[0] <= oc8051_dptr:oc8051_dptr1.data_hi
dptr_hi[1] <= oc8051_dptr:oc8051_dptr1.data_hi
dptr_hi[2] <= oc8051_dptr:oc8051_dptr1.data_hi
dptr_hi[3] <= oc8051_dptr:oc8051_dptr1.data_hi
dptr_hi[4] <= oc8051_dptr:oc8051_dptr1.data_hi
dptr_hi[5] <= oc8051_dptr:oc8051_dptr1.data_hi
dptr_hi[6] <= oc8051_dptr:oc8051_dptr1.data_hi
dptr_hi[7] <= oc8051_dptr:oc8051_dptr1.data_hi
dptr_lo[0] <= oc8051_dptr:oc8051_dptr1.data_lo
dptr_lo[1] <= oc8051_dptr:oc8051_dptr1.data_lo
dptr_lo[2] <= oc8051_dptr:oc8051_dptr1.data_lo
dptr_lo[3] <= oc8051_dptr:oc8051_dptr1.data_lo
dptr_lo[4] <= oc8051_dptr:oc8051_dptr1.data_lo
dptr_lo[5] <= oc8051_dptr:oc8051_dptr1.data_lo
dptr_lo[6] <= oc8051_dptr:oc8051_dptr1.data_lo
dptr_lo[7] <= oc8051_dptr:oc8051_dptr1.data_lo
wait_data <= wait_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_acc:oc8051_acc1
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out[0]~reg0.ACLR
rst => data_out[1]~reg0.ACLR
rst => data_out[2]~reg0.ACLR
rst => data_out[3]~reg0.ACLR
rst => data_out[4]~reg0.ACLR
rst => data_out[5]~reg0.ACLR
rst => data_out[6]~reg0.ACLR
rst => data_out[7]~reg0.ACLR
bit_in => acc.DATAB
bit_in => acc.DATAB
bit_in => acc.DATAB
bit_in => acc.DATAB
bit_in => acc.DATAB
bit_in => acc.DATAB
bit_in => acc.DATAB
bit_in => acc.DATAB
data_in[0] => acc.DATAB
data_in[1] => acc.DATAB
data_in[2] => acc.DATAB
data_in[3] => acc.DATAB
data_in[4] => acc.DATAB
data_in[5] => acc.DATAB
data_in[6] => acc.DATAB
data_in[7] => acc.DATAB
data2_in[0] => acc[0].DATAB
data2_in[1] => acc[1].DATAB
data2_in[2] => acc[2].DATAB
data2_in[3] => acc[3].DATAB
data2_in[4] => acc[4].DATAB
data2_in[5] => acc[5].DATAB
data2_in[6] => acc[6].DATAB
data2_in[7] => acc[7].DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr => wr_acc.IN0
wr => wr_bit_acc.IN0
wr_bit => wr_bit_acc.IN1
wr_bit => wr_acc.IN1
wr_addr[0] => Decoder0.IN2
wr_addr[0] => Equal1.IN7
wr_addr[1] => Decoder0.IN1
wr_addr[1] => Equal1.IN6
wr_addr[2] => Decoder0.IN0
wr_addr[2] => Equal1.IN5
wr_addr[3] => Equal1.IN4
wr_addr[3] => Equal3.IN4
wr_addr[4] => Equal1.IN3
wr_addr[4] => Equal3.IN3
wr_addr[5] => Equal1.IN2
wr_addr[5] => Equal3.IN2
wr_addr[6] => Equal1.IN1
wr_addr[6] => Equal3.IN1
wr_addr[7] => Equal1.IN0
wr_addr[7] => Equal3.IN0
p <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
wr_sfr[0] => Equal0.IN0
wr_sfr[0] => Equal2.IN1
wr_sfr[1] => Equal0.IN1
wr_sfr[1] => Equal2.IN0


|oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_b_register:oc8051_b_register
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out[0]~reg0.ACLR
rst => data_out[1]~reg0.ACLR
rst => data_out[2]~reg0.ACLR
rst => data_out[3]~reg0.ACLR
rst => data_out[4]~reg0.ACLR
rst => data_out[5]~reg0.ACLR
rst => data_out[6]~reg0.ACLR
rst => data_out[7]~reg0.ACLR
bit_in => data_out.DATAB
bit_in => data_out.DATAB
bit_in => data_out.DATAB
bit_in => data_out.DATAB
bit_in => data_out.DATAB
bit_in => data_out.DATAB
bit_in => data_out.DATAB
bit_in => data_out.DATAB
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
wr => data_out[0]~reg0.ENA
wr => data_out[7]~reg0.ENA
wr => data_out[6]~reg0.ENA
wr => data_out[5]~reg0.ENA
wr => data_out[4]~reg0.ENA
wr => data_out[3]~reg0.ENA
wr => data_out[2]~reg0.ENA
wr => data_out[1]~reg0.ENA
wr_bit => data_out.OUTPUTSELECT
wr_bit => data_out.OUTPUTSELECT
wr_bit => data_out.OUTPUTSELECT
wr_bit => data_out.OUTPUTSELECT
wr_bit => data_out.OUTPUTSELECT
wr_bit => data_out.OUTPUTSELECT
wr_bit => data_out.OUTPUTSELECT
wr_bit => data_out.OUTPUTSELECT
wr_addr[0] => Decoder0.IN2
wr_addr[0] => Equal0.IN7
wr_addr[1] => Decoder0.IN1
wr_addr[1] => Equal0.IN6
wr_addr[2] => Decoder0.IN0
wr_addr[2] => Equal0.IN5
wr_addr[3] => Equal0.IN4
wr_addr[3] => Equal1.IN4
wr_addr[4] => Equal0.IN3
wr_addr[4] => Equal1.IN3
wr_addr[5] => Equal0.IN2
wr_addr[5] => Equal1.IN2
wr_addr[6] => Equal0.IN1
wr_addr[6] => Equal1.IN1
wr_addr[7] => Equal0.IN0
wr_addr[7] => Equal1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_sp:oc8051_sp1
clk => pop.CLK
clk => sp[0].CLK
clk => sp[1].CLK
clk => sp[2].CLK
clk => sp[3].CLK
clk => sp[4].CLK
clk => sp[5].CLK
clk => sp[6].CLK
clk => sp[7].CLK
rst => pop.ACLR
rst => sp[0].PRESET
rst => sp[1].PRESET
rst => sp[2].PRESET
rst => sp[3].ACLR
rst => sp[4].ACLR
rst => sp[5].ACLR
rst => sp[6].ACLR
rst => sp[7].ACLR
ram_rd_sel[0] => Equal2.IN1
ram_rd_sel[1] => Equal2.IN0
ram_rd_sel[2] => Equal2.IN2
ram_wr_sel[0] => Equal1.IN1
ram_wr_sel[1] => Equal1.IN0
ram_wr_sel[2] => Equal1.IN2
wr_addr[0] => Equal0.IN1
wr_addr[1] => Equal0.IN7
wr_addr[2] => Equal0.IN6
wr_addr[3] => Equal0.IN5
wr_addr[4] => Equal0.IN4
wr_addr[5] => Equal0.IN3
wr_addr[6] => Equal0.IN2
wr_addr[7] => Equal0.IN0
wr => write.IN1
wr_bit => write.IN1
data_in[0] => sp_t[0].DATAB
data_in[0] => sp.DATAB
data_in[1] => sp_t[1].DATAB
data_in[1] => sp.DATAB
data_in[2] => sp_t[2].DATAB
data_in[2] => sp.DATAB
data_in[3] => sp_t[3].DATAB
data_in[3] => sp.DATAB
data_in[4] => sp_t[4].DATAB
data_in[4] => sp.DATAB
data_in[5] => sp_t[5].DATAB
data_in[5] => sp.DATAB
data_in[6] => sp_t[6].DATAB
data_in[6] => sp.DATAB
data_in[7] => sp_t[7].DATAB
data_in[7] => sp.DATAB
sp_out[0] <= sp_out.DB_MAX_OUTPUT_PORT_TYPE
sp_out[1] <= sp_out.DB_MAX_OUTPUT_PORT_TYPE
sp_out[2] <= sp_out.DB_MAX_OUTPUT_PORT_TYPE
sp_out[3] <= sp_out.DB_MAX_OUTPUT_PORT_TYPE
sp_out[4] <= sp_out.DB_MAX_OUTPUT_PORT_TYPE
sp_out[5] <= sp_out.DB_MAX_OUTPUT_PORT_TYPE
sp_out[6] <= sp_out.DB_MAX_OUTPUT_PORT_TYPE
sp_out[7] <= sp_out.DB_MAX_OUTPUT_PORT_TYPE
sp_w[0] <= sp_w.DB_MAX_OUTPUT_PORT_TYPE
sp_w[1] <= sp_w.DB_MAX_OUTPUT_PORT_TYPE
sp_w[2] <= sp_w.DB_MAX_OUTPUT_PORT_TYPE
sp_w[3] <= sp_w.DB_MAX_OUTPUT_PORT_TYPE
sp_w[4] <= sp_w.DB_MAX_OUTPUT_PORT_TYPE
sp_w[5] <= sp_w.DB_MAX_OUTPUT_PORT_TYPE
sp_w[6] <= sp_w.DB_MAX_OUTPUT_PORT_TYPE
sp_w[7] <= sp_w.DB_MAX_OUTPUT_PORT_TYPE


|oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_dptr:oc8051_dptr1
clk => data_lo[0]~reg0.CLK
clk => data_lo[1]~reg0.CLK
clk => data_lo[2]~reg0.CLK
clk => data_lo[3]~reg0.CLK
clk => data_lo[4]~reg0.CLK
clk => data_lo[5]~reg0.CLK
clk => data_lo[6]~reg0.CLK
clk => data_lo[7]~reg0.CLK
clk => data_hi[0]~reg0.CLK
clk => data_hi[1]~reg0.CLK
clk => data_hi[2]~reg0.CLK
clk => data_hi[3]~reg0.CLK
clk => data_hi[4]~reg0.CLK
clk => data_hi[5]~reg0.CLK
clk => data_hi[6]~reg0.CLK
clk => data_hi[7]~reg0.CLK
rst => data_lo[0]~reg0.ACLR
rst => data_lo[1]~reg0.ACLR
rst => data_lo[2]~reg0.ACLR
rst => data_lo[3]~reg0.ACLR
rst => data_lo[4]~reg0.ACLR
rst => data_lo[5]~reg0.ACLR
rst => data_lo[6]~reg0.ACLR
rst => data_lo[7]~reg0.ACLR
rst => data_hi[0]~reg0.ACLR
rst => data_hi[1]~reg0.ACLR
rst => data_hi[2]~reg0.ACLR
rst => data_hi[3]~reg0.ACLR
rst => data_hi[4]~reg0.ACLR
rst => data_hi[5]~reg0.ACLR
rst => data_hi[6]~reg0.ACLR
rst => data_hi[7]~reg0.ACLR
addr[0] => Equal1.IN2
addr[0] => Equal2.IN7
addr[1] => Equal1.IN1
addr[1] => Equal2.IN1
addr[2] => Equal1.IN7
addr[2] => Equal2.IN6
addr[3] => Equal1.IN6
addr[3] => Equal2.IN5
addr[4] => Equal1.IN5
addr[4] => Equal2.IN4
addr[5] => Equal1.IN4
addr[5] => Equal2.IN3
addr[6] => Equal1.IN3
addr[6] => Equal2.IN2
addr[7] => Equal1.IN0
addr[7] => Equal2.IN0
data_in[0] => data_lo.DATAB
data_in[0] => data_hi.DATAB
data_in[0] => data_lo.DATAB
data_in[1] => data_lo.DATAB
data_in[1] => data_hi.DATAB
data_in[1] => data_lo.DATAB
data_in[2] => data_lo.DATAB
data_in[2] => data_hi.DATAB
data_in[2] => data_lo.DATAB
data_in[3] => data_lo.DATAB
data_in[3] => data_hi.DATAB
data_in[3] => data_lo.DATAB
data_in[4] => data_lo.DATAB
data_in[4] => data_hi.DATAB
data_in[4] => data_lo.DATAB
data_in[5] => data_lo.DATAB
data_in[5] => data_hi.DATAB
data_in[5] => data_lo.DATAB
data_in[6] => data_lo.DATAB
data_in[6] => data_hi.DATAB
data_in[6] => data_lo.DATAB
data_in[7] => data_lo.DATAB
data_in[7] => data_hi.DATAB
data_in[7] => data_lo.DATAB
data2_in[0] => data_hi.DATAB
data2_in[1] => data_hi.DATAB
data2_in[2] => data_hi.DATAB
data2_in[3] => data_hi.DATAB
data2_in[4] => data_hi.DATAB
data2_in[5] => data_hi.DATAB
data2_in[6] => data_hi.DATAB
data2_in[7] => data_hi.DATAB
wr => always0.IN1
wr => always0.IN1
wr_sfr[0] => Equal0.IN1
wr_sfr[1] => Equal0.IN0
wr_bit => always0.IN1
wr_bit => always0.IN1
data_hi[0] <= data_hi[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_hi[1] <= data_hi[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_hi[2] <= data_hi[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_hi[3] <= data_hi[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_hi[4] <= data_hi[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_hi[5] <= data_hi[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_hi[6] <= data_hi[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_hi[7] <= data_hi[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_lo[0] <= data_lo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_lo[1] <= data_lo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_lo[2] <= data_lo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_lo[3] <= data_lo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_lo[4] <= data_lo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_lo[5] <= data_lo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_lo[6] <= data_lo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_lo[7] <= data_lo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_psw:oc8051_psw1
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
wr_addr[0] => Decoder0.IN2
wr_addr[0] => Equal0.IN7
wr_addr[1] => Decoder0.IN1
wr_addr[1] => Equal0.IN6
wr_addr[2] => Decoder0.IN0
wr_addr[2] => Equal0.IN5
wr_addr[3] => Equal0.IN4
wr_addr[3] => Equal1.IN4
wr_addr[4] => Equal0.IN2
wr_addr[4] => Equal1.IN2
wr_addr[5] => Equal0.IN3
wr_addr[5] => Equal1.IN3
wr_addr[6] => Equal0.IN1
wr_addr[6] => Equal1.IN1
wr_addr[7] => Equal0.IN0
wr_addr[7] => Equal1.IN0
data_in[0] => ~NO_FANOUT~
data_in[1] => data.DATAB
data_in[2] => data.DATAB
data_in[3] => bank_sel.DATAB
data_in[3] => data.DATAB
data_in[4] => bank_sel.DATAB
data_in[4] => data.DATAB
data_in[5] => data.DATAB
data_in[6] => data.DATAB
data_in[7] => data.DATAB
wr => wr_psw.IN1
wr => always0.IN0
wr => always0.IN0
wr_bit => always0.IN1
wr_bit => always0.IN1
wr_bit => wr_psw.IN1
data_out[0] <= p.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
p => data_out[0].DATAIN
cy_in => data.DATAB
cy_in => data.DATAB
cy_in => data.DATAB
cy_in => data.DATAB
cy_in => data.DATAB
cy_in => data.DATAB
cy_in => data.DATAB
cy_in => data.DATAA
ac_in => data.DATAB
ov_in => data.DATAB
set[0] => Decoder1.IN1
set[1] => Decoder1.IN0
set[1] => data.OUTPUTSELECT
bank_sel[0] <= bank_sel.DB_MAX_OUTPUT_PORT_TYPE
bank_sel[1] <= bank_sel.DB_MAX_OUTPUT_PORT_TYPE


|oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1
clk => p3_out[0]~reg0.CLK
clk => p3_out[1]~reg0.CLK
clk => p3_out[2]~reg0.CLK
clk => p3_out[3]~reg0.CLK
clk => p3_out[4]~reg0.CLK
clk => p3_out[5]~reg0.CLK
clk => p3_out[6]~reg0.CLK
clk => p3_out[7]~reg0.CLK
clk => p2_out[0]~reg0.CLK
clk => p2_out[1]~reg0.CLK
clk => p2_out[2]~reg0.CLK
clk => p2_out[3]~reg0.CLK
clk => p2_out[4]~reg0.CLK
clk => p2_out[5]~reg0.CLK
clk => p2_out[6]~reg0.CLK
clk => p2_out[7]~reg0.CLK
clk => p1_out[0]~reg0.CLK
clk => p1_out[1]~reg0.CLK
clk => p1_out[2]~reg0.CLK
clk => p1_out[3]~reg0.CLK
clk => p1_out[4]~reg0.CLK
clk => p1_out[5]~reg0.CLK
clk => p1_out[6]~reg0.CLK
clk => p1_out[7]~reg0.CLK
clk => p0_out[0]~reg0.CLK
clk => p0_out[1]~reg0.CLK
clk => p0_out[2]~reg0.CLK
clk => p0_out[3]~reg0.CLK
clk => p0_out[4]~reg0.CLK
clk => p0_out[5]~reg0.CLK
clk => p0_out[6]~reg0.CLK
clk => p0_out[7]~reg0.CLK
rst => p3_out[0]~reg0.PRESET
rst => p3_out[1]~reg0.PRESET
rst => p3_out[2]~reg0.PRESET
rst => p3_out[3]~reg0.PRESET
rst => p3_out[4]~reg0.PRESET
rst => p3_out[5]~reg0.PRESET
rst => p3_out[6]~reg0.PRESET
rst => p3_out[7]~reg0.PRESET
rst => p2_out[0]~reg0.PRESET
rst => p2_out[1]~reg0.PRESET
rst => p2_out[2]~reg0.PRESET
rst => p2_out[3]~reg0.PRESET
rst => p2_out[4]~reg0.PRESET
rst => p2_out[5]~reg0.PRESET
rst => p2_out[6]~reg0.PRESET
rst => p2_out[7]~reg0.PRESET
rst => p1_out[0]~reg0.PRESET
rst => p1_out[1]~reg0.PRESET
rst => p1_out[2]~reg0.PRESET
rst => p1_out[3]~reg0.PRESET
rst => p1_out[4]~reg0.PRESET
rst => p1_out[5]~reg0.PRESET
rst => p1_out[6]~reg0.PRESET
rst => p1_out[7]~reg0.PRESET
rst => p0_out[0]~reg0.PRESET
rst => p0_out[1]~reg0.PRESET
rst => p0_out[2]~reg0.PRESET
rst => p0_out[3]~reg0.PRESET
rst => p0_out[4]~reg0.PRESET
rst => p0_out[5]~reg0.PRESET
rst => p0_out[6]~reg0.PRESET
rst => p0_out[7]~reg0.PRESET
bit_in => p0_out.DATAB
bit_in => p0_out.DATAB
bit_in => p0_out.DATAB
bit_in => p0_out.DATAB
bit_in => p0_out.DATAB
bit_in => p0_out.DATAB
bit_in => p0_out.DATAB
bit_in => p0_out.DATAB
bit_in => p1_out.DATAB
bit_in => p1_out.DATAB
bit_in => p1_out.DATAB
bit_in => p1_out.DATAB
bit_in => p1_out.DATAB
bit_in => p1_out.DATAB
bit_in => p1_out.DATAB
bit_in => p1_out.DATAB
bit_in => p2_out.DATAB
bit_in => p2_out.DATAB
bit_in => p2_out.DATAB
bit_in => p2_out.DATAB
bit_in => p2_out.DATAB
bit_in => p2_out.DATAB
bit_in => p2_out.DATAB
bit_in => p2_out.DATAB
bit_in => p3_out.DATAB
bit_in => p3_out.DATAB
bit_in => p3_out.DATAB
bit_in => p3_out.DATAB
bit_in => p3_out.DATAB
bit_in => p3_out.DATAB
bit_in => p3_out.DATAB
bit_in => p3_out.DATAB
data_in[0] => p3_out.DATAB
data_in[0] => p2_out.DATAB
data_in[0] => p1_out.DATAB
data_in[0] => p0_out.DATAB
data_in[1] => p3_out.DATAB
data_in[1] => p2_out.DATAB
data_in[1] => p1_out.DATAB
data_in[1] => p0_out.DATAB
data_in[2] => p3_out.DATAB
data_in[2] => p2_out.DATAB
data_in[2] => p1_out.DATAB
data_in[2] => p0_out.DATAB
data_in[3] => p3_out.DATAB
data_in[3] => p2_out.DATAB
data_in[3] => p1_out.DATAB
data_in[3] => p0_out.DATAB
data_in[4] => p3_out.DATAB
data_in[4] => p2_out.DATAB
data_in[4] => p1_out.DATAB
data_in[4] => p0_out.DATAB
data_in[5] => p3_out.DATAB
data_in[5] => p2_out.DATAB
data_in[5] => p1_out.DATAB
data_in[5] => p0_out.DATAB
data_in[6] => p3_out.DATAB
data_in[6] => p2_out.DATAB
data_in[6] => p1_out.DATAB
data_in[6] => p0_out.DATAB
data_in[7] => p3_out.DATAB
data_in[7] => p2_out.DATAB
data_in[7] => p1_out.DATAB
data_in[7] => p0_out.DATAB
wr => p3_out[0]~reg0.ENA
wr => p0_out[7]~reg0.ENA
wr => p0_out[6]~reg0.ENA
wr => p0_out[5]~reg0.ENA
wr => p0_out[4]~reg0.ENA
wr => p0_out[3]~reg0.ENA
wr => p0_out[2]~reg0.ENA
wr => p0_out[1]~reg0.ENA
wr => p0_out[0]~reg0.ENA
wr => p1_out[7]~reg0.ENA
wr => p1_out[6]~reg0.ENA
wr => p1_out[5]~reg0.ENA
wr => p1_out[4]~reg0.ENA
wr => p1_out[3]~reg0.ENA
wr => p1_out[2]~reg0.ENA
wr => p1_out[1]~reg0.ENA
wr => p1_out[0]~reg0.ENA
wr => p2_out[7]~reg0.ENA
wr => p2_out[6]~reg0.ENA
wr => p2_out[5]~reg0.ENA
wr => p2_out[4]~reg0.ENA
wr => p2_out[3]~reg0.ENA
wr => p2_out[2]~reg0.ENA
wr => p2_out[1]~reg0.ENA
wr => p2_out[0]~reg0.ENA
wr => p3_out[7]~reg0.ENA
wr => p3_out[6]~reg0.ENA
wr => p3_out[5]~reg0.ENA
wr => p3_out[4]~reg0.ENA
wr => p3_out[3]~reg0.ENA
wr => p3_out[2]~reg0.ENA
wr => p3_out[1]~reg0.ENA
wr_bit => p3_out.OUTPUTSELECT
wr_bit => p3_out.OUTPUTSELECT
wr_bit => p3_out.OUTPUTSELECT
wr_bit => p3_out.OUTPUTSELECT
wr_bit => p3_out.OUTPUTSELECT
wr_bit => p3_out.OUTPUTSELECT
wr_bit => p3_out.OUTPUTSELECT
wr_bit => p3_out.OUTPUTSELECT
wr_bit => p2_out.OUTPUTSELECT
wr_bit => p2_out.OUTPUTSELECT
wr_bit => p2_out.OUTPUTSELECT
wr_bit => p2_out.OUTPUTSELECT
wr_bit => p2_out.OUTPUTSELECT
wr_bit => p2_out.OUTPUTSELECT
wr_bit => p2_out.OUTPUTSELECT
wr_bit => p2_out.OUTPUTSELECT
wr_bit => p1_out.OUTPUTSELECT
wr_bit => p1_out.OUTPUTSELECT
wr_bit => p1_out.OUTPUTSELECT
wr_bit => p1_out.OUTPUTSELECT
wr_bit => p1_out.OUTPUTSELECT
wr_bit => p1_out.OUTPUTSELECT
wr_bit => p1_out.OUTPUTSELECT
wr_bit => p1_out.OUTPUTSELECT
wr_bit => p0_out.OUTPUTSELECT
wr_bit => p0_out.OUTPUTSELECT
wr_bit => p0_out.OUTPUTSELECT
wr_bit => p0_out.OUTPUTSELECT
wr_bit => p0_out.OUTPUTSELECT
wr_bit => p0_out.OUTPUTSELECT
wr_bit => p0_out.OUTPUTSELECT
wr_bit => p0_out.OUTPUTSELECT
wr_addr[0] => Decoder0.IN7
wr_addr[0] => Decoder1.IN2
wr_addr[1] => Decoder0.IN6
wr_addr[1] => Decoder1.IN1
wr_addr[2] => Decoder0.IN5
wr_addr[2] => Decoder1.IN0
wr_addr[3] => Decoder0.IN4
wr_addr[3] => Decoder2.IN4
wr_addr[4] => Decoder0.IN3
wr_addr[4] => Decoder2.IN3
wr_addr[5] => Decoder0.IN2
wr_addr[5] => Decoder2.IN2
wr_addr[6] => Decoder0.IN1
wr_addr[6] => Decoder2.IN1
wr_addr[7] => Decoder0.IN0
wr_addr[7] => Decoder2.IN0
p0_out[0] <= p0_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_out[1] <= p0_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_out[2] <= p0_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_out[3] <= p0_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_out[4] <= p0_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_out[5] <= p0_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_out[6] <= p0_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_out[7] <= p0_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_in[0] => p0_data.DATAA
p0_in[1] => p0_data.DATAA
p0_in[2] => p0_data.DATAA
p0_in[3] => p0_data.DATAA
p0_in[4] => p0_data.DATAA
p0_in[5] => p0_data.DATAA
p0_in[6] => p0_data.DATAA
p0_in[7] => p0_data.DATAA
p0_data[0] <= p0_data.DB_MAX_OUTPUT_PORT_TYPE
p0_data[1] <= p0_data.DB_MAX_OUTPUT_PORT_TYPE
p0_data[2] <= p0_data.DB_MAX_OUTPUT_PORT_TYPE
p0_data[3] <= p0_data.DB_MAX_OUTPUT_PORT_TYPE
p0_data[4] <= p0_data.DB_MAX_OUTPUT_PORT_TYPE
p0_data[5] <= p0_data.DB_MAX_OUTPUT_PORT_TYPE
p0_data[6] <= p0_data.DB_MAX_OUTPUT_PORT_TYPE
p0_data[7] <= p0_data.DB_MAX_OUTPUT_PORT_TYPE
p1_out[0] <= p1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_out[1] <= p1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_out[2] <= p1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_out[3] <= p1_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_out[4] <= p1_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_out[5] <= p1_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_out[6] <= p1_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_out[7] <= p1_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_in[0] => p1_data.DATAA
p1_in[1] => p1_data.DATAA
p1_in[2] => p1_data.DATAA
p1_in[3] => p1_data.DATAA
p1_in[4] => p1_data.DATAA
p1_in[5] => p1_data.DATAA
p1_in[6] => p1_data.DATAA
p1_in[7] => p1_data.DATAA
p1_data[0] <= p1_data.DB_MAX_OUTPUT_PORT_TYPE
p1_data[1] <= p1_data.DB_MAX_OUTPUT_PORT_TYPE
p1_data[2] <= p1_data.DB_MAX_OUTPUT_PORT_TYPE
p1_data[3] <= p1_data.DB_MAX_OUTPUT_PORT_TYPE
p1_data[4] <= p1_data.DB_MAX_OUTPUT_PORT_TYPE
p1_data[5] <= p1_data.DB_MAX_OUTPUT_PORT_TYPE
p1_data[6] <= p1_data.DB_MAX_OUTPUT_PORT_TYPE
p1_data[7] <= p1_data.DB_MAX_OUTPUT_PORT_TYPE
p2_out[0] <= p2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_out[1] <= p2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_out[2] <= p2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_out[3] <= p2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_out[4] <= p2_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_out[5] <= p2_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_out[6] <= p2_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_out[7] <= p2_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_in[0] => p2_data.DATAA
p2_in[1] => p2_data.DATAA
p2_in[2] => p2_data.DATAA
p2_in[3] => p2_data.DATAA
p2_in[4] => p2_data.DATAA
p2_in[5] => p2_data.DATAA
p2_in[6] => p2_data.DATAA
p2_in[7] => p2_data.DATAA
p2_data[0] <= p2_data.DB_MAX_OUTPUT_PORT_TYPE
p2_data[1] <= p2_data.DB_MAX_OUTPUT_PORT_TYPE
p2_data[2] <= p2_data.DB_MAX_OUTPUT_PORT_TYPE
p2_data[3] <= p2_data.DB_MAX_OUTPUT_PORT_TYPE
p2_data[4] <= p2_data.DB_MAX_OUTPUT_PORT_TYPE
p2_data[5] <= p2_data.DB_MAX_OUTPUT_PORT_TYPE
p2_data[6] <= p2_data.DB_MAX_OUTPUT_PORT_TYPE
p2_data[7] <= p2_data.DB_MAX_OUTPUT_PORT_TYPE
p3_out[0] <= p3_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_out[1] <= p3_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_out[2] <= p3_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_out[3] <= p3_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_out[4] <= p3_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_out[5] <= p3_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_out[6] <= p3_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_out[7] <= p3_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_in[0] => p3_data.DATAA
p3_in[1] => p3_data.DATAA
p3_in[2] => p3_data.DATAA
p3_in[3] => p3_data.DATAA
p3_in[4] => p3_data.DATAA
p3_in[5] => p3_data.DATAA
p3_in[6] => p3_data.DATAA
p3_in[7] => p3_data.DATAA
p3_data[0] <= p3_data.DB_MAX_OUTPUT_PORT_TYPE
p3_data[1] <= p3_data.DB_MAX_OUTPUT_PORT_TYPE
p3_data[2] <= p3_data.DB_MAX_OUTPUT_PORT_TYPE
p3_data[3] <= p3_data.DB_MAX_OUTPUT_PORT_TYPE
p3_data[4] <= p3_data.DB_MAX_OUTPUT_PORT_TYPE
p3_data[5] <= p3_data.DB_MAX_OUTPUT_PORT_TYPE
p3_data[6] <= p3_data.DB_MAX_OUTPUT_PORT_TYPE
p3_data[7] <= p3_data.DB_MAX_OUTPUT_PORT_TYPE
rmw => p0_data.OUTPUTSELECT
rmw => p0_data.OUTPUTSELECT
rmw => p0_data.OUTPUTSELECT
rmw => p0_data.OUTPUTSELECT
rmw => p0_data.OUTPUTSELECT
rmw => p0_data.OUTPUTSELECT
rmw => p0_data.OUTPUTSELECT
rmw => p0_data.OUTPUTSELECT
rmw => p1_data.OUTPUTSELECT
rmw => p1_data.OUTPUTSELECT
rmw => p1_data.OUTPUTSELECT
rmw => p1_data.OUTPUTSELECT
rmw => p1_data.OUTPUTSELECT
rmw => p1_data.OUTPUTSELECT
rmw => p1_data.OUTPUTSELECT
rmw => p1_data.OUTPUTSELECT
rmw => p2_data.OUTPUTSELECT
rmw => p2_data.OUTPUTSELECT
rmw => p2_data.OUTPUTSELECT
rmw => p2_data.OUTPUTSELECT
rmw => p2_data.OUTPUTSELECT
rmw => p2_data.OUTPUTSELECT
rmw => p2_data.OUTPUTSELECT
rmw => p2_data.OUTPUTSELECT
rmw => p3_data.OUTPUTSELECT
rmw => p3_data.OUTPUTSELECT
rmw => p3_data.OUTPUTSELECT
rmw => p3_data.OUTPUTSELECT
rmw => p3_data.OUTPUTSELECT
rmw => p3_data.OUTPUTSELECT
rmw => p3_data.OUTPUTSELECT
rmw => p3_data.OUTPUTSELECT


|oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_uart:oc8051_uatr1
rst => t1_ow_buf.ACLR
rst => shift_re.ACLR
rst => smod_clk_re.ACLR
rst => rx_sam[0].ACLR
rst => rx_sam[1].ACLR
rst => rxd_r.PRESET
rst => rx_done.PRESET
rst => sbuf_rxd_tmp[0].ACLR
rst => sbuf_rxd_tmp[1].ACLR
rst => sbuf_rxd_tmp[2].ACLR
rst => sbuf_rxd_tmp[3].ACLR
rst => sbuf_rxd_tmp[4].ACLR
rst => sbuf_rxd_tmp[5].ACLR
rst => sbuf_rxd_tmp[6].ACLR
rst => sbuf_rxd_tmp[7].ACLR
rst => sbuf_rxd_tmp[8].ACLR
rst => sbuf_rxd_tmp[9].ACLR
rst => sbuf_rxd_tmp[10].ACLR
rst => sbuf_rxd_tmp[11].ACLR
rst => sbuf_rxd[0].ACLR
rst => sbuf_rxd[1].ACLR
rst => sbuf_rxd[2].ACLR
rst => sbuf_rxd[3].ACLR
rst => sbuf_rxd[4].ACLR
rst => sbuf_rxd[5].ACLR
rst => sbuf_rxd[6].ACLR
rst => sbuf_rxd[7].ACLR
rst => receive.ACLR
rst => re_count[0].ACLR
rst => re_count[1].ACLR
rst => re_count[2].ACLR
rst => re_count[3].ACLR
rst => shift_tr.ACLR
rst => smod_clk_tr.ACLR
rst => tx_done.ACLR
rst => sbuf_txd[0].ACLR
rst => sbuf_txd[1].ACLR
rst => sbuf_txd[2].ACLR
rst => sbuf_txd[3].ACLR
rst => sbuf_txd[4].ACLR
rst => sbuf_txd[5].ACLR
rst => sbuf_txd[6].ACLR
rst => sbuf_txd[7].ACLR
rst => sbuf_txd[8].ACLR
rst => sbuf_txd[9].ACLR
rst => sbuf_txd[10].ACLR
rst => trans.ACLR
rst => tr_count[0].ACLR
rst => tr_count[1].ACLR
rst => tr_count[2].ACLR
rst => tr_count[3].ACLR
rst => txd~reg0.PRESET
rst => pcon[0]~reg0.ACLR
rst => pcon[1]~reg0.ACLR
rst => pcon[2]~reg0.ACLR
rst => pcon[3]~reg0.ACLR
rst => pcon[4]~reg0.ACLR
rst => pcon[5]~reg0.ACLR
rst => pcon[6]~reg0.ACLR
rst => pcon[7]~reg0.ACLR
rst => scon[0]~reg0.ACLR
rst => scon[1]~reg0.ACLR
rst => scon[2]~reg0.ACLR
rst => scon[3]~reg0.ACLR
rst => scon[4]~reg0.ACLR
rst => scon[5]~reg0.ACLR
rst => scon[6]~reg0.ACLR
rst => scon[7]~reg0.ACLR
clk => t1_ow_buf.CLK
clk => shift_re.CLK
clk => smod_clk_re.CLK
clk => rx_sam[0].CLK
clk => rx_sam[1].CLK
clk => rxd_r.CLK
clk => rx_done.CLK
clk => sbuf_rxd_tmp[0].CLK
clk => sbuf_rxd_tmp[1].CLK
clk => sbuf_rxd_tmp[2].CLK
clk => sbuf_rxd_tmp[3].CLK
clk => sbuf_rxd_tmp[4].CLK
clk => sbuf_rxd_tmp[5].CLK
clk => sbuf_rxd_tmp[6].CLK
clk => sbuf_rxd_tmp[7].CLK
clk => sbuf_rxd_tmp[8].CLK
clk => sbuf_rxd_tmp[9].CLK
clk => sbuf_rxd_tmp[10].CLK
clk => sbuf_rxd_tmp[11].CLK
clk => sbuf_rxd[0].CLK
clk => sbuf_rxd[1].CLK
clk => sbuf_rxd[2].CLK
clk => sbuf_rxd[3].CLK
clk => sbuf_rxd[4].CLK
clk => sbuf_rxd[5].CLK
clk => sbuf_rxd[6].CLK
clk => sbuf_rxd[7].CLK
clk => receive.CLK
clk => re_count[0].CLK
clk => re_count[1].CLK
clk => re_count[2].CLK
clk => re_count[3].CLK
clk => shift_tr.CLK
clk => smod_clk_tr.CLK
clk => tx_done.CLK
clk => sbuf_txd[0].CLK
clk => sbuf_txd[1].CLK
clk => sbuf_txd[2].CLK
clk => sbuf_txd[3].CLK
clk => sbuf_txd[4].CLK
clk => sbuf_txd[5].CLK
clk => sbuf_txd[6].CLK
clk => sbuf_txd[7].CLK
clk => sbuf_txd[8].CLK
clk => sbuf_txd[9].CLK
clk => sbuf_txd[10].CLK
clk => trans.CLK
clk => tr_count[0].CLK
clk => tr_count[1].CLK
clk => tr_count[2].CLK
clk => tr_count[3].CLK
clk => txd~reg0.CLK
clk => pcon[0]~reg0.CLK
clk => pcon[1]~reg0.CLK
clk => pcon[2]~reg0.CLK
clk => pcon[3]~reg0.CLK
clk => pcon[4]~reg0.CLK
clk => pcon[5]~reg0.CLK
clk => pcon[6]~reg0.CLK
clk => pcon[7]~reg0.CLK
clk => scon[0]~reg0.CLK
clk => scon[1]~reg0.CLK
clk => scon[2]~reg0.CLK
clk => scon[3]~reg0.CLK
clk => scon[4]~reg0.CLK
clk => scon[5]~reg0.CLK
clk => scon[6]~reg0.CLK
clk => scon[7]~reg0.CLK
bit_in => scon.DATAB
bit_in => scon.DATAB
bit_in => scon.DATAB
bit_in => scon.DATAB
bit_in => scon.DATAB
bit_in => scon.DATAB
bit_in => scon.DATAB
bit_in => scon.DATAB
data_in[0] => scon.DATAB
data_in[0] => sbuf_txd.DATAA
data_in[0] => sbuf_txd.DATAB
data_in[0] => pcon[0]~reg0.DATAIN
data_in[1] => scon.DATAB
data_in[1] => sbuf_txd.DATAA
data_in[1] => sbuf_txd.DATAB
data_in[1] => pcon[1]~reg0.DATAIN
data_in[2] => scon.DATAB
data_in[2] => sbuf_txd.DATAA
data_in[2] => sbuf_txd.DATAB
data_in[2] => pcon[2]~reg0.DATAIN
data_in[3] => scon.DATAB
data_in[3] => sbuf_txd.DATAA
data_in[3] => sbuf_txd.DATAB
data_in[3] => pcon[3]~reg0.DATAIN
data_in[4] => scon.DATAB
data_in[4] => sbuf_txd.DATAA
data_in[4] => sbuf_txd.DATAB
data_in[4] => pcon[4]~reg0.DATAIN
data_in[5] => scon.DATAB
data_in[5] => sbuf_txd.DATAA
data_in[5] => sbuf_txd.DATAB
data_in[5] => pcon[5]~reg0.DATAIN
data_in[6] => scon.DATAB
data_in[6] => sbuf_txd.DATAA
data_in[6] => sbuf_txd.DATAB
data_in[6] => pcon[6]~reg0.DATAIN
data_in[7] => scon.DATAB
data_in[7] => sbuf_txd.DATAA
data_in[7] => sbuf_txd.DATAB
data_in[7] => pcon[7]~reg0.DATAIN
wr_addr[0] => Decoder0.IN2
wr_addr[0] => Equal0.IN7
wr_addr[0] => Equal2.IN3
wr_addr[0] => Equal3.IN3
wr_addr[1] => Decoder0.IN1
wr_addr[1] => Equal0.IN6
wr_addr[1] => Equal2.IN2
wr_addr[1] => Equal3.IN7
wr_addr[2] => Decoder0.IN0
wr_addr[2] => Equal0.IN5
wr_addr[2] => Equal2.IN1
wr_addr[2] => Equal3.IN6
wr_addr[3] => Equal0.IN2
wr_addr[3] => Equal1.IN2
wr_addr[3] => Equal2.IN7
wr_addr[3] => Equal3.IN2
wr_addr[4] => Equal0.IN1
wr_addr[4] => Equal1.IN1
wr_addr[4] => Equal2.IN6
wr_addr[4] => Equal3.IN1
wr_addr[5] => Equal0.IN4
wr_addr[5] => Equal1.IN4
wr_addr[5] => Equal2.IN5
wr_addr[5] => Equal3.IN5
wr_addr[6] => Equal0.IN3
wr_addr[6] => Equal1.IN3
wr_addr[6] => Equal2.IN4
wr_addr[6] => Equal3.IN4
wr_addr[7] => Equal0.IN0
wr_addr[7] => Equal1.IN0
wr_addr[7] => Equal2.IN0
wr_addr[7] => Equal3.IN0
wr => always0.IN0
wr => always0.IN0
wr => always1.IN1
wr => wr_sbuf.IN1
wr_bit => always0.IN1
wr_bit => wr_sbuf.IN1
wr_bit => always0.IN1
wr_bit => always1.IN1
rxd => concat.IN1
rxd => Selector14.IN2
rxd => Selector15.IN2
rxd => rxd_r.DATAB
rxd => rxd_r.DATAB
rxd => sbuf_rxd_tmp.DATAB
rxd => concat.DATAA
rxd => receive.IN1
txd <= txd~reg0.DB_MAX_OUTPUT_PORT_TYPE
intr <= intr.DB_MAX_OUTPUT_PORT_TYPE
brate2 => sc_clk_tr.DATAB
brate2 => sc_clk_re.DATAB
t1_ow => sc_clk_tr.IN1
t1_ow => t1_ow_buf.DATAIN
pres_ow => always2.IN1
pres_ow => always5.IN1
rclk => sc_clk_re.OUTPUTSELECT
tclk => sc_clk_tr.OUTPUTSELECT
scon[0] <= scon[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scon[1] <= scon[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scon[2] <= scon[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scon[3] <= scon[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scon[4] <= scon[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scon[5] <= scon[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scon[6] <= scon[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scon[7] <= scon[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcon[0] <= pcon[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcon[1] <= pcon[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcon[2] <= pcon[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcon[3] <= pcon[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcon[4] <= pcon[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcon[5] <= pcon[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcon[6] <= pcon[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcon[7] <= pcon[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sbuf[0] <= sbuf_rxd[0].DB_MAX_OUTPUT_PORT_TYPE
sbuf[1] <= sbuf_rxd[1].DB_MAX_OUTPUT_PORT_TYPE
sbuf[2] <= sbuf_rxd[2].DB_MAX_OUTPUT_PORT_TYPE
sbuf[3] <= sbuf_rxd[3].DB_MAX_OUTPUT_PORT_TYPE
sbuf[4] <= sbuf_rxd[4].DB_MAX_OUTPUT_PORT_TYPE
sbuf[5] <= sbuf_rxd[5].DB_MAX_OUTPUT_PORT_TYPE
sbuf[6] <= sbuf_rxd[6].DB_MAX_OUTPUT_PORT_TYPE
sbuf[7] <= sbuf_rxd[7].DB_MAX_OUTPUT_PORT_TYPE


|oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_int:oc8051_int1
clk => ie1_buff.CLK
clk => ie0_buff.CLK
clk => tf1_buff.CLK
clk => tf0_buff.CLK
clk => int_lev[0][0].CLK
clk => int_lev[1][0].CLK
clk => int_proc.CLK
clk => isrc[0][0].CLK
clk => isrc[0][1].CLK
clk => isrc[0][2].CLK
clk => isrc[1][0].CLK
clk => isrc[1][1].CLK
clk => isrc[1][2].CLK
clk => int_dept[0].CLK
clk => int_dept[1].CLK
clk => int_vec[0]~reg0.CLK
clk => int_vec[1]~reg0.CLK
clk => int_vec[2]~reg0.CLK
clk => int_vec[3]~reg0.CLK
clk => int_vec[4]~reg0.CLK
clk => int_vec[5]~reg0.CLK
clk => int_vec[6]~reg0.CLK
clk => int_vec[7]~reg0.CLK
clk => tcon_ie1.CLK
clk => tcon_ie0.CLK
clk => tcon_tf0.CLK
clk => tcon_tf1.CLK
clk => tcon_s[0].CLK
clk => tcon_s[1].CLK
clk => tcon_s[2].CLK
clk => tcon_s[3].CLK
clk => ie[0]~reg0.CLK
clk => ie[1]~reg0.CLK
clk => ie[2]~reg0.CLK
clk => ie[3]~reg0.CLK
clk => ie[4]~reg0.CLK
clk => ie[5]~reg0.CLK
clk => ie[6]~reg0.CLK
clk => ie[7]~reg0.CLK
clk => ip[0]~reg0.CLK
clk => ip[1]~reg0.CLK
clk => ip[2]~reg0.CLK
clk => ip[3]~reg0.CLK
clk => ip[4]~reg0.CLK
clk => ip[5]~reg0.CLK
clk => ip[6]~reg0.CLK
clk => ip[7]~reg0.CLK
rst => ie1_buff.ACLR
rst => ie0_buff.ACLR
rst => tf1_buff.ACLR
rst => tf0_buff.ACLR
rst => int_lev[0][0].ACLR
rst => int_lev[1][0].ACLR
rst => int_proc.ACLR
rst => isrc[0][0].ACLR
rst => isrc[0][1].ACLR
rst => isrc[0][2].ACLR
rst => isrc[1][0].ACLR
rst => isrc[1][1].ACLR
rst => isrc[1][2].ACLR
rst => int_dept[0].ACLR
rst => int_dept[1].ACLR
rst => int_vec[0]~reg0.ACLR
rst => int_vec[1]~reg0.ACLR
rst => int_vec[2]~reg0.ACLR
rst => int_vec[3]~reg0.ACLR
rst => int_vec[4]~reg0.ACLR
rst => int_vec[5]~reg0.ACLR
rst => int_vec[6]~reg0.ACLR
rst => int_vec[7]~reg0.ACLR
rst => tcon_ie1.ACLR
rst => tcon_ie0.ACLR
rst => tcon_tf0.ACLR
rst => tcon_tf1.ACLR
rst => tcon_s[0].ACLR
rst => tcon_s[1].ACLR
rst => tcon_s[2].ACLR
rst => tcon_s[3].ACLR
rst => ie[0]~reg0.ACLR
rst => ie[1]~reg0.ACLR
rst => ie[2]~reg0.ACLR
rst => ie[3]~reg0.ACLR
rst => ie[4]~reg0.ACLR
rst => ie[5]~reg0.ACLR
rst => ie[6]~reg0.ACLR
rst => ie[7]~reg0.ACLR
rst => ip[0]~reg0.ACLR
rst => ip[1]~reg0.ACLR
rst => ip[2]~reg0.ACLR
rst => ip[3]~reg0.ACLR
rst => ip[4]~reg0.ACLR
rst => ip[5]~reg0.ACLR
rst => ip[6]~reg0.ACLR
rst => ip[7]~reg0.ACLR
wr_addr[0] => Decoder1.IN2
wr_addr[0] => Equal0.IN5
wr_addr[0] => Equal2.IN7
wr_addr[0] => Equal4.IN7
wr_addr[0] => Equal6.IN4
wr_addr[0] => Equal8.IN3
wr_addr[0] => Equal10.IN2
wr_addr[0] => Equal12.IN3
wr_addr[1] => Decoder1.IN1
wr_addr[1] => Equal0.IN4
wr_addr[1] => Equal2.IN6
wr_addr[1] => Equal4.IN6
wr_addr[1] => Equal6.IN3
wr_addr[1] => Equal8.IN7
wr_addr[1] => Equal10.IN7
wr_addr[1] => Equal12.IN2
wr_addr[2] => Decoder1.IN0
wr_addr[2] => Equal0.IN3
wr_addr[2] => Equal2.IN5
wr_addr[2] => Equal4.IN5
wr_addr[2] => Equal6.IN2
wr_addr[2] => Equal8.IN2
wr_addr[2] => Equal10.IN6
wr_addr[2] => Equal12.IN7
wr_addr[3] => Equal0.IN7
wr_addr[3] => Equal1.IN3
wr_addr[3] => Equal2.IN2
wr_addr[3] => Equal3.IN2
wr_addr[3] => Equal4.IN1
wr_addr[3] => Equal5.IN1
wr_addr[3] => Equal6.IN1
wr_addr[3] => Equal8.IN1
wr_addr[3] => Equal10.IN1
wr_addr[3] => Equal12.IN1
wr_addr[4] => Equal0.IN2
wr_addr[4] => Equal1.IN2
wr_addr[4] => Equal2.IN4
wr_addr[4] => Equal3.IN4
wr_addr[4] => Equal4.IN4
wr_addr[4] => Equal5.IN4
wr_addr[4] => Equal6.IN7
wr_addr[4] => Equal8.IN6
wr_addr[4] => Equal10.IN5
wr_addr[4] => Equal12.IN6
wr_addr[5] => Equal0.IN1
wr_addr[5] => Equal1.IN1
wr_addr[5] => Equal2.IN1
wr_addr[5] => Equal3.IN1
wr_addr[5] => Equal4.IN3
wr_addr[5] => Equal5.IN3
wr_addr[5] => Equal6.IN6
wr_addr[5] => Equal8.IN5
wr_addr[5] => Equal10.IN4
wr_addr[5] => Equal12.IN5
wr_addr[6] => Equal0.IN6
wr_addr[6] => Equal1.IN4
wr_addr[6] => Equal2.IN3
wr_addr[6] => Equal3.IN3
wr_addr[6] => Equal4.IN2
wr_addr[6] => Equal5.IN2
wr_addr[6] => Equal6.IN5
wr_addr[6] => Equal8.IN4
wr_addr[6] => Equal10.IN3
wr_addr[6] => Equal12.IN4
wr_addr[7] => Equal0.IN0
wr_addr[7] => Equal1.IN0
wr_addr[7] => Equal2.IN0
wr_addr[7] => Equal3.IN0
wr_addr[7] => Equal4.IN0
wr_addr[7] => Equal5.IN0
wr_addr[7] => Equal6.IN0
wr_addr[7] => Equal8.IN0
wr_addr[7] => Equal10.IN0
wr_addr[7] => Equal12.IN0
data_in[0] => ip.DATAB
data_in[0] => ie.DATAB
data_in[0] => tcon_s.DATAB
data_in[1] => ip.DATAB
data_in[1] => ie.DATAB
data_in[1] => tcon_ie0.DATAB
data_in[2] => ip.DATAB
data_in[2] => ie.DATAB
data_in[2] => tcon_s.DATAB
data_in[3] => ip.DATAB
data_in[3] => ie.DATAB
data_in[3] => tcon_ie1.DATAB
data_in[4] => ip.DATAB
data_in[4] => ie.DATAB
data_in[4] => tcon_s.DATAB
data_in[5] => ip.DATAB
data_in[5] => ie.DATAB
data_in[5] => tcon_tf0.DATAB
data_in[6] => ip.DATAB
data_in[6] => ie.DATAB
data_in[6] => tcon_s.DATAB
data_in[7] => ip.DATAB
data_in[7] => ie.DATAB
data_in[7] => tcon_tf1.DATAB
bit_in => ip.DATAB
bit_in => ip.DATAB
bit_in => ip.DATAB
bit_in => ip.DATAB
bit_in => ip.DATAB
bit_in => ip.DATAB
bit_in => ip.DATAB
bit_in => ip.DATAB
bit_in => ie.DATAB
bit_in => ie.DATAB
bit_in => ie.DATAB
bit_in => ie.DATAB
bit_in => ie.DATAB
bit_in => ie.DATAB
bit_in => ie.DATAB
bit_in => ie.DATAB
bit_in => tcon_s.DATAB
bit_in => tcon_s.DATAB
bit_in => tcon_s.DATAB
bit_in => tcon_s.DATAB
bit_in => tcon_tf1.DATAB
bit_in => tcon_tf0.DATAB
bit_in => tcon_ie0.DATAB
bit_in => tcon_ie1.DATAB
wr => always2.IN0
wr => always2.IN0
wr_bit => always2.IN1
wr_bit => always2.IN1
tf0 => always4.IN1
tf0 => tf0_buff.DATAIN
tf1 => always3.IN1
tf1 => tf1_buff.DATAIN
t2_int => int_l0[5].IN1
t2_int => int_l1[5].IN1
tr0 <= tcon_s[2].DB_MAX_OUTPUT_PORT_TYPE
tr1 <= tcon_s[3].DB_MAX_OUTPUT_PORT_TYPE
ie0 => always5.IN1
ie0 => ie0_buff.DATAIN
ie0 => always5.IN1
ie0 => always5.IN1
ie1 => always6.IN1
ie1 => ie1_buff.DATAIN
ie1 => always6.IN1
ie1 => always6.IN1
uart_int => int_l0[4].IN1
uart_int => int_l1[4].IN1
intr <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
reti => always7.IN1
int_vec[0] <= int_vec[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vec[1] <= int_vec[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vec[2] <= int_vec[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vec[3] <= int_vec[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vec[4] <= int_vec[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vec[5] <= int_vec[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vec[6] <= int_vec[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vec[7] <= int_vec[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack => always3.IN1
ack => always4.IN1
ack => always5.IN1
ack => always6.IN1
ie[0] <= ie[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ie[1] <= ie[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ie[2] <= ie[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ie[3] <= ie[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ie[4] <= ie[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ie[5] <= ie[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ie[6] <= ie[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ie[7] <= ie[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tcon[0] <= tcon_s[0].DB_MAX_OUTPUT_PORT_TYPE
tcon[1] <= tcon_ie0.DB_MAX_OUTPUT_PORT_TYPE
tcon[2] <= tcon_s[1].DB_MAX_OUTPUT_PORT_TYPE
tcon[3] <= tcon_ie1.DB_MAX_OUTPUT_PORT_TYPE
tcon[4] <= tcon_s[2].DB_MAX_OUTPUT_PORT_TYPE
tcon[5] <= tcon_tf0.DB_MAX_OUTPUT_PORT_TYPE
tcon[6] <= tcon_s[3].DB_MAX_OUTPUT_PORT_TYPE
tcon[7] <= tcon_tf1.DB_MAX_OUTPUT_PORT_TYPE
ip[0] <= ip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[1] <= ip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[2] <= ip[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[3] <= ip[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[4] <= ip[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[5] <= ip[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[6] <= ip[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[7] <= ip[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_tc:oc8051_tc1
clk => t1_buff.CLK
clk => t0_buff.CLK
clk => tf1_1.CLK
clk => th1[0]~reg0.CLK
clk => th1[1]~reg0.CLK
clk => th1[2]~reg0.CLK
clk => th1[3]~reg0.CLK
clk => th1[4]~reg0.CLK
clk => th1[5]~reg0.CLK
clk => th1[6]~reg0.CLK
clk => th1[7]~reg0.CLK
clk => tl1[0]~reg0.CLK
clk => tl1[1]~reg0.CLK
clk => tl1[2]~reg0.CLK
clk => tl1[3]~reg0.CLK
clk => tl1[4]~reg0.CLK
clk => tl1[5]~reg0.CLK
clk => tl1[6]~reg0.CLK
clk => tl1[7]~reg0.CLK
clk => tf1_0.CLK
clk => tf0~reg0.CLK
clk => th0[0]~reg0.CLK
clk => th0[1]~reg0.CLK
clk => th0[2]~reg0.CLK
clk => th0[3]~reg0.CLK
clk => th0[4]~reg0.CLK
clk => th0[5]~reg0.CLK
clk => th0[6]~reg0.CLK
clk => th0[7]~reg0.CLK
clk => tl0[0]~reg0.CLK
clk => tl0[1]~reg0.CLK
clk => tl0[2]~reg0.CLK
clk => tl0[3]~reg0.CLK
clk => tl0[4]~reg0.CLK
clk => tl0[5]~reg0.CLK
clk => tl0[6]~reg0.CLK
clk => tl0[7]~reg0.CLK
clk => tmod[0]~reg0.CLK
clk => tmod[1]~reg0.CLK
clk => tmod[2]~reg0.CLK
clk => tmod[3]~reg0.CLK
clk => tmod[4]~reg0.CLK
clk => tmod[5]~reg0.CLK
clk => tmod[6]~reg0.CLK
clk => tmod[7]~reg0.CLK
rst => t1_buff.ACLR
rst => t0_buff.ACLR
rst => tf1_1.ACLR
rst => th1[0]~reg0.ACLR
rst => th1[1]~reg0.ACLR
rst => th1[2]~reg0.ACLR
rst => th1[3]~reg0.ACLR
rst => th1[4]~reg0.ACLR
rst => th1[5]~reg0.ACLR
rst => th1[6]~reg0.ACLR
rst => th1[7]~reg0.ACLR
rst => tl1[0]~reg0.ACLR
rst => tl1[1]~reg0.ACLR
rst => tl1[2]~reg0.ACLR
rst => tl1[3]~reg0.ACLR
rst => tl1[4]~reg0.ACLR
rst => tl1[5]~reg0.ACLR
rst => tl1[6]~reg0.ACLR
rst => tl1[7]~reg0.ACLR
rst => tf1_0.ACLR
rst => tf0~reg0.ACLR
rst => th0[0]~reg0.ACLR
rst => th0[1]~reg0.ACLR
rst => th0[2]~reg0.ACLR
rst => th0[3]~reg0.ACLR
rst => th0[4]~reg0.ACLR
rst => th0[5]~reg0.ACLR
rst => th0[6]~reg0.ACLR
rst => th0[7]~reg0.ACLR
rst => tl0[0]~reg0.ACLR
rst => tl0[1]~reg0.ACLR
rst => tl0[2]~reg0.ACLR
rst => tl0[3]~reg0.ACLR
rst => tl0[4]~reg0.ACLR
rst => tl0[5]~reg0.ACLR
rst => tl0[6]~reg0.ACLR
rst => tl0[7]~reg0.ACLR
rst => tmod[0]~reg0.ACLR
rst => tmod[1]~reg0.ACLR
rst => tmod[2]~reg0.ACLR
rst => tmod[3]~reg0.ACLR
rst => tmod[4]~reg0.ACLR
rst => tmod[5]~reg0.ACLR
rst => tmod[6]~reg0.ACLR
rst => tmod[7]~reg0.ACLR
data_in[0] => th0.DATAB
data_in[0] => tl0.DATAB
data_in[0] => th1.DATAB
data_in[0] => tl1.DATAB
data_in[0] => tmod[0]~reg0.DATAIN
data_in[1] => th0.DATAB
data_in[1] => tl0.DATAB
data_in[1] => th1.DATAB
data_in[1] => tl1.DATAB
data_in[1] => tmod[1]~reg0.DATAIN
data_in[2] => th0.DATAB
data_in[2] => tl0.DATAB
data_in[2] => th1.DATAB
data_in[2] => tl1.DATAB
data_in[2] => tmod[2]~reg0.DATAIN
data_in[3] => th0.DATAB
data_in[3] => tl0.DATAB
data_in[3] => th1.DATAB
data_in[3] => tl1.DATAB
data_in[3] => tmod[3]~reg0.DATAIN
data_in[4] => th0.DATAB
data_in[4] => tl0.DATAB
data_in[4] => th1.DATAB
data_in[4] => tl1.DATAB
data_in[4] => tmod[4]~reg0.DATAIN
data_in[5] => th0.DATAB
data_in[5] => tl0.DATAB
data_in[5] => th1.DATAB
data_in[5] => tl1.DATAB
data_in[5] => tmod[5]~reg0.DATAIN
data_in[6] => th0.DATAB
data_in[6] => tl0.DATAB
data_in[6] => th1.DATAB
data_in[6] => tl1.DATAB
data_in[6] => tmod[6]~reg0.DATAIN
data_in[7] => th0.DATAB
data_in[7] => tl0.DATAB
data_in[7] => th1.DATAB
data_in[7] => tl1.DATAB
data_in[7] => tmod[7]~reg0.DATAIN
wr_addr[0] => Equal0.IN2
wr_addr[0] => Equal1.IN7
wr_addr[0] => Equal2.IN7
wr_addr[0] => Equal4.IN3
wr_addr[0] => Equal5.IN3
wr_addr[1] => Equal0.IN7
wr_addr[1] => Equal1.IN2
wr_addr[1] => Equal2.IN6
wr_addr[1] => Equal4.IN2
wr_addr[1] => Equal5.IN7
wr_addr[2] => Equal0.IN6
wr_addr[2] => Equal1.IN6
wr_addr[2] => Equal2.IN2
wr_addr[2] => Equal4.IN7
wr_addr[2] => Equal5.IN2
wr_addr[3] => Equal0.IN1
wr_addr[3] => Equal1.IN1
wr_addr[3] => Equal2.IN1
wr_addr[3] => Equal4.IN1
wr_addr[3] => Equal5.IN1
wr_addr[4] => Equal0.IN5
wr_addr[4] => Equal1.IN5
wr_addr[4] => Equal2.IN5
wr_addr[4] => Equal4.IN6
wr_addr[4] => Equal5.IN6
wr_addr[5] => Equal0.IN4
wr_addr[5] => Equal1.IN4
wr_addr[5] => Equal2.IN4
wr_addr[5] => Equal4.IN5
wr_addr[5] => Equal5.IN5
wr_addr[6] => Equal0.IN3
wr_addr[6] => Equal1.IN3
wr_addr[6] => Equal2.IN3
wr_addr[6] => Equal4.IN4
wr_addr[6] => Equal5.IN4
wr_addr[7] => Equal0.IN0
wr_addr[7] => Equal1.IN0
wr_addr[7] => Equal2.IN0
wr_addr[7] => Equal4.IN0
wr_addr[7] => Equal5.IN0
wr => always1.IN0
wr_bit => always1.IN1
ie0 => tc0_add.IN1
ie1 => tc1_add.IN1
tr0 => tc0_add.IN1
tr1 => tc1_add.IN1
tr1 => always1.IN0
t0 => t0_buff.DATAIN
t0 => tc0_add.IN1
t1 => t1_buff.DATAIN
t1 => tc1_add.IN1
tf0 <= tf0~reg0.DB_MAX_OUTPUT_PORT_TYPE
tf1 <= tf1.DB_MAX_OUTPUT_PORT_TYPE
pres_ow => tc0_add.IN1
pres_ow => tc1_add.IN1
pres_ow => always1.IN1
tmod[0] <= tmod[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmod[1] <= tmod[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmod[2] <= tmod[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmod[3] <= tmod[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmod[4] <= tmod[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmod[5] <= tmod[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmod[6] <= tmod[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmod[7] <= tmod[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl0[0] <= tl0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl0[1] <= tl0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl0[2] <= tl0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl0[3] <= tl0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl0[4] <= tl0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl0[5] <= tl0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl0[6] <= tl0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl0[7] <= tl0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th0[0] <= th0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th0[1] <= th0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th0[2] <= th0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th0[3] <= th0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th0[4] <= th0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th0[5] <= th0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th0[6] <= th0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th0[7] <= th0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl1[0] <= tl1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl1[1] <= tl1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl1[2] <= tl1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl1[3] <= tl1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl1[4] <= tl1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl1[5] <= tl1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl1[6] <= tl1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl1[7] <= tl1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th1[0] <= th1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th1[1] <= th1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th1[2] <= th1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th1[3] <= th1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th1[4] <= th1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th1[5] <= th1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th1[6] <= th1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th1[7] <= th1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_tc2:oc8051_tc21
clk => t2_r.CLK
clk => tc2_event.CLK
clk => t2ex_r.CLK
clk => neg_trans.CLK
clk => rcap2h[0]~reg0.CLK
clk => rcap2h[1]~reg0.CLK
clk => rcap2h[2]~reg0.CLK
clk => rcap2h[3]~reg0.CLK
clk => rcap2h[4]~reg0.CLK
clk => rcap2h[5]~reg0.CLK
clk => rcap2h[6]~reg0.CLK
clk => rcap2h[7]~reg0.CLK
clk => rcap2l[0]~reg0.CLK
clk => rcap2l[1]~reg0.CLK
clk => rcap2l[2]~reg0.CLK
clk => rcap2l[3]~reg0.CLK
clk => rcap2l[4]~reg0.CLK
clk => rcap2l[5]~reg0.CLK
clk => rcap2l[6]~reg0.CLK
clk => rcap2l[7]~reg0.CLK
clk => tf2_set.CLK
clk => brate2~reg0.CLK
clk => th2[0]~reg0.CLK
clk => th2[1]~reg0.CLK
clk => th2[2]~reg0.CLK
clk => th2[3]~reg0.CLK
clk => th2[4]~reg0.CLK
clk => th2[5]~reg0.CLK
clk => th2[6]~reg0.CLK
clk => th2[7]~reg0.CLK
clk => tl2[0]~reg0.CLK
clk => tl2[1]~reg0.CLK
clk => tl2[2]~reg0.CLK
clk => tl2[3]~reg0.CLK
clk => tl2[4]~reg0.CLK
clk => tl2[5]~reg0.CLK
clk => tl2[6]~reg0.CLK
clk => tl2[7]~reg0.CLK
clk => t2con[0]~reg0.CLK
clk => t2con[1]~reg0.CLK
clk => t2con[2]~reg0.CLK
clk => t2con[3]~reg0.CLK
clk => t2con[4]~reg0.CLK
clk => t2con[5]~reg0.CLK
clk => t2con[6]~reg0.CLK
clk => t2con[7]~reg0.CLK
rst => t2_r.ACLR
rst => tc2_event.ACLR
rst => t2ex_r.ACLR
rst => neg_trans.ACLR
rst => rcap2h[0]~reg0.ACLR
rst => rcap2h[1]~reg0.ACLR
rst => rcap2h[2]~reg0.ACLR
rst => rcap2h[3]~reg0.ACLR
rst => rcap2h[4]~reg0.ACLR
rst => rcap2h[5]~reg0.ACLR
rst => rcap2h[6]~reg0.ACLR
rst => rcap2h[7]~reg0.ACLR
rst => rcap2l[0]~reg0.ACLR
rst => rcap2l[1]~reg0.ACLR
rst => rcap2l[2]~reg0.ACLR
rst => rcap2l[3]~reg0.ACLR
rst => rcap2l[4]~reg0.ACLR
rst => rcap2l[5]~reg0.ACLR
rst => rcap2l[6]~reg0.ACLR
rst => rcap2l[7]~reg0.ACLR
rst => tf2_set.ACLR
rst => brate2~reg0.ACLR
rst => th2[0]~reg0.ACLR
rst => th2[1]~reg0.ACLR
rst => th2[2]~reg0.ACLR
rst => th2[3]~reg0.ACLR
rst => th2[4]~reg0.ACLR
rst => th2[5]~reg0.ACLR
rst => th2[6]~reg0.ACLR
rst => th2[7]~reg0.ACLR
rst => tl2[0]~reg0.ACLR
rst => tl2[1]~reg0.ACLR
rst => tl2[2]~reg0.ACLR
rst => tl2[3]~reg0.ACLR
rst => tl2[4]~reg0.ACLR
rst => tl2[5]~reg0.ACLR
rst => tl2[6]~reg0.ACLR
rst => tl2[7]~reg0.ACLR
rst => t2con[0]~reg0.ACLR
rst => t2con[1]~reg0.ACLR
rst => t2con[2]~reg0.ACLR
rst => t2con[3]~reg0.ACLR
rst => t2con[4]~reg0.ACLR
rst => t2con[5]~reg0.ACLR
rst => t2con[6]~reg0.ACLR
rst => t2con[7]~reg0.ACLR
wr_addr[0] => Decoder0.IN2
wr_addr[0] => Equal0.IN7
wr_addr[0] => Equal2.IN4
wr_addr[0] => Equal3.IN7
wr_addr[0] => Equal4.IN4
wr_addr[0] => Equal5.IN7
wr_addr[1] => Decoder0.IN1
wr_addr[1] => Equal0.IN6
wr_addr[1] => Equal2.IN7
wr_addr[1] => Equal3.IN6
wr_addr[1] => Equal4.IN3
wr_addr[1] => Equal5.IN3
wr_addr[2] => Decoder0.IN0
wr_addr[2] => Equal0.IN5
wr_addr[2] => Equal2.IN3
wr_addr[2] => Equal3.IN3
wr_addr[2] => Equal4.IN7
wr_addr[2] => Equal5.IN6
wr_addr[3] => Equal0.IN2
wr_addr[3] => Equal1.IN2
wr_addr[3] => Equal2.IN2
wr_addr[3] => Equal3.IN2
wr_addr[3] => Equal4.IN2
wr_addr[3] => Equal5.IN2
wr_addr[4] => Equal0.IN4
wr_addr[4] => Equal1.IN4
wr_addr[4] => Equal2.IN6
wr_addr[4] => Equal3.IN5
wr_addr[4] => Equal4.IN6
wr_addr[4] => Equal5.IN5
wr_addr[5] => Equal0.IN3
wr_addr[5] => Equal1.IN3
wr_addr[5] => Equal2.IN5
wr_addr[5] => Equal3.IN4
wr_addr[5] => Equal4.IN5
wr_addr[5] => Equal5.IN4
wr_addr[6] => Equal0.IN1
wr_addr[6] => Equal1.IN1
wr_addr[6] => Equal2.IN1
wr_addr[6] => Equal3.IN1
wr_addr[6] => Equal4.IN1
wr_addr[6] => Equal5.IN1
wr_addr[7] => Equal0.IN0
wr_addr[7] => Equal1.IN0
wr_addr[7] => Equal2.IN0
wr_addr[7] => Equal3.IN0
wr_addr[7] => Equal4.IN0
wr_addr[7] => Equal5.IN0
data_in[0] => t2con.DATAB
data_in[0] => tl2.DATAB
data_in[0] => th2.DATAB
data_in[0] => rcap2l.DATAB
data_in[0] => rcap2h.DATAB
data_in[1] => t2con.DATAB
data_in[1] => tl2.DATAB
data_in[1] => th2.DATAB
data_in[1] => rcap2l.DATAB
data_in[1] => rcap2h.DATAB
data_in[2] => t2con.DATAB
data_in[2] => tl2.DATAB
data_in[2] => th2.DATAB
data_in[2] => rcap2l.DATAB
data_in[2] => rcap2h.DATAB
data_in[3] => t2con.DATAB
data_in[3] => tl2.DATAB
data_in[3] => th2.DATAB
data_in[3] => rcap2l.DATAB
data_in[3] => rcap2h.DATAB
data_in[4] => t2con.DATAB
data_in[4] => tl2.DATAB
data_in[4] => th2.DATAB
data_in[4] => rcap2l.DATAB
data_in[4] => rcap2h.DATAB
data_in[5] => t2con.DATAB
data_in[5] => tl2.DATAB
data_in[5] => th2.DATAB
data_in[5] => rcap2l.DATAB
data_in[5] => rcap2h.DATAB
data_in[6] => t2con.DATAB
data_in[6] => tl2.DATAB
data_in[6] => th2.DATAB
data_in[6] => rcap2l.DATAB
data_in[6] => rcap2h.DATAB
data_in[7] => t2con.DATAB
data_in[7] => tl2.DATAB
data_in[7] => th2.DATAB
data_in[7] => rcap2l.DATAB
data_in[7] => rcap2h.DATAB
bit_in => t2con.DATAB
bit_in => t2con.DATAB
bit_in => t2con.DATAB
bit_in => t2con.DATAB
bit_in => t2con.DATAB
bit_in => t2con.DATAB
bit_in => t2con.DATAB
bit_in => t2con.DATAB
wr => always0.IN0
wr => always0.IN0
wr_bit => always0.IN1
wr_bit => always0.IN1
t2 => tc2_event.OUTPUTSELECT
t2 => t2_r.OUTPUTSELECT
t2 => always4.IN1
t2ex => neg_trans.OUTPUTSELECT
t2ex => t2ex_r.DATAIN
rclk <= t2con[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tclk <= t2con[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
brate2 <= brate2~reg0.DB_MAX_OUTPUT_PORT_TYPE
tc2_int <= tc2_int.DB_MAX_OUTPUT_PORT_TYPE
pres_ow => run.IN1
t2con[0] <= t2con[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2con[1] <= t2con[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2con[2] <= t2con[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2con[3] <= t2con[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2con[4] <= t2con[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2con[5] <= t2con[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2con[6] <= t2con[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2con[7] <= t2con[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl2[0] <= tl2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl2[1] <= tl2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl2[2] <= tl2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl2[3] <= tl2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl2[4] <= tl2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl2[5] <= tl2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl2[6] <= tl2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl2[7] <= tl2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th2[0] <= th2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th2[1] <= th2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th2[2] <= th2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th2[3] <= th2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th2[4] <= th2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th2[5] <= th2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th2[6] <= th2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
th2[7] <= th2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rcap2l[0] <= rcap2l[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rcap2l[1] <= rcap2l[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rcap2l[2] <= rcap2l[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rcap2l[3] <= rcap2l[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rcap2l[4] <= rcap2l[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rcap2l[5] <= rcap2l[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rcap2l[6] <= rcap2l[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rcap2l[7] <= rcap2l[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rcap2h[0] <= rcap2h[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rcap2h[1] <= rcap2h[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rcap2h[2] <= rcap2h[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rcap2h[3] <= rcap2h[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rcap2h[4] <= rcap2h[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rcap2h[5] <= rcap2h[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rcap2h[6] <= rcap2h[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rcap2h[7] <= rcap2h[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


