# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Problem_4_30_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/MARCO/Altera Projects/Hw4/Problem7 - Pipeline/dff1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity DFF1
# -- Compiling architecture Behavioral of DFF1
# vcom -93 -work work {C:/Users/MARCO/Altera Projects/Hw4/Problem7 - Pipeline/Problem_4_30.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Problem_4_30
# -- Compiling architecture Behavioral of Problem_4_30
# vcom -93 -work work {C:/Users/MARCO/Altera Projects/Hw4/Problem7 - Pipeline/Reg_8.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg_8
# -- Compiling architecture behavioral of Reg_8
# vcom -93 -work work {C:/Users/MARCO/Altera Projects/Hw4/Problem7 - Pipeline/Reg_4.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg_4
# -- Compiling architecture behavioral of Reg_4
# vcom -93 -work work {C:/Users/MARCO/Altera Projects/Hw4/Problem7 - Pipeline/FullAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity FullAdder
# -- Compiling architecture equations of FullAdder
# vcom -93 -work work {C:/Users/MARCO/Altera Projects/Hw4/Problem7 - Pipeline/HalfAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity HalfAdder
# -- Compiling architecture equations of HalfAdder
# 
vsim +altera -do Problem_4_30_run_msim_rtl_vhdl.do -l msim_transcript -gui -t ns work.problem_4_30
# vsim +altera -do Problem_4_30_run_msim_rtl_vhdl.do -l msim_transcript -gui -t ns work.problem_4_30 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.problem_4_30(behavioral)
# Loading work.reg_4(behavioral)
# Loading work.reg_8(behavioral)
# Loading work.dff1(behavioral)
# Loading work.halfadder(equations)
# Loading work.fulladder(equations)
# do Problem_4_30_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/MARCO/Altera Projects/Hw4/Problem7 - Pipeline/dff1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity DFF1
# -- Compiling architecture Behavioral of DFF1
# vcom -93 -work work {C:/Users/MARCO/Altera Projects/Hw4/Problem7 - Pipeline/Problem_4_30.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Problem_4_30
# -- Compiling architecture Behavioral of Problem_4_30
# vcom -93 -work work {C:/Users/MARCO/Altera Projects/Hw4/Problem7 - Pipeline/Reg_8.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg_8
# -- Compiling architecture behavioral of Reg_8
# vcom -93 -work work {C:/Users/MARCO/Altera Projects/Hw4/Problem7 - Pipeline/Reg_4.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg_4
# -- Compiling architecture behavioral of Reg_4
# vcom -93 -work work {C:/Users/MARCO/Altera Projects/Hw4/Problem7 - Pipeline/FullAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity FullAdder
# -- Compiling architecture equations of FullAdder
# vcom -93 -work work {C:/Users/MARCO/Altera Projects/Hw4/Problem7 - Pipeline/HalfAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity HalfAdder
# -- Compiling architecture equations of HalfAdder
# 
do {C:/Users/MARCO/Altera Projects/Hw4/Problem7 - Pipeline/simulation/modelsim/q7.do}
# vsim +altera -do Problem_4_30_run_msim_rtl_vhdl.do -l msim_transcript -gui -t ns work.problem_4_30 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.problem_4_30(behavioral)
# Loading work.reg_4(behavioral)
# Loading work.reg_8(behavioral)
# Loading work.dff1(behavioral)
# Loading work.halfadder(equations)
# Loading work.fulladder(equations)
# do Problem_4_30_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/MARCO/Altera Projects/Hw4/Problem7 - Pipeline/dff1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity DFF1
# -- Compiling architecture Behavioral of DFF1
# vcom -93 -work work {C:/Users/MARCO/Altera Projects/Hw4/Problem7 - Pipeline/Problem_4_30.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Problem_4_30
# -- Compiling architecture Behavioral of Problem_4_30
# vcom -93 -work work {C:/Users/MARCO/Altera Projects/Hw4/Problem7 - Pipeline/Reg_8.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg_8
# -- Compiling architecture behavioral of Reg_8
# vcom -93 -work work {C:/Users/MARCO/Altera Projects/Hw4/Problem7 - Pipeline/Reg_4.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg_4
# -- Compiling architecture behavioral of Reg_4
# vcom -93 -work work {C:/Users/MARCO/Altera Projects/Hw4/Problem7 - Pipeline/FullAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity FullAdder
# -- Compiling architecture equations of FullAdder
# vcom -93 -work work {C:/Users/MARCO/Altera Projects/Hw4/Problem7 - Pipeline/HalfAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity HalfAdder
# -- Compiling architecture equations of HalfAdder
# 
