/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [2:0] _02_;
  reg [4:0] _03_;
  reg [3:0] _04_;
  wire [4:0] _05_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [10:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [19:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[67] ? in_data[88] : in_data[65];
  assign celloutsig_1_2z = celloutsig_1_0z[4] ? celloutsig_1_1z[18] : in_data[96];
  assign celloutsig_0_11z = celloutsig_0_3z ? in_data[59] : celloutsig_0_2z[2];
  assign celloutsig_0_27z = ~(celloutsig_0_11z & celloutsig_0_4z);
  assign celloutsig_0_3z = !(in_data[34] ? celloutsig_0_2z[4] : celloutsig_0_2z[1]);
  assign celloutsig_0_14z = !(celloutsig_0_9z[0] ? in_data[92] : celloutsig_0_3z);
  assign celloutsig_0_15z = !(_00_ ? celloutsig_0_14z : celloutsig_0_7z);
  assign celloutsig_0_19z = !(celloutsig_0_17z ? celloutsig_0_17z : celloutsig_0_18z[1]);
  assign celloutsig_0_21z = !(celloutsig_0_0z ? celloutsig_0_7z : celloutsig_0_2z[5]);
  assign celloutsig_1_7z = ~(celloutsig_1_5z[0] ^ celloutsig_1_6z[0]);
  assign celloutsig_0_7z = ~(in_data[11] ^ celloutsig_0_0z);
  assign celloutsig_0_1z = ~(in_data[87] ^ in_data[95]);
  assign celloutsig_0_17z = ~(celloutsig_0_9z[2] ^ celloutsig_0_9z[1]);
  assign celloutsig_0_22z = ~(_00_ ^ celloutsig_0_3z);
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_21z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _03_ <= 5'h00;
    else _03_ <= { celloutsig_0_11z, celloutsig_0_27z, _02_ };
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _04_ <= 4'h0;
    else _04_ <= { celloutsig_0_2z[6:5], celloutsig_0_1z, celloutsig_0_1z };
  reg [4:0] _23_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _23_ <= 5'h00;
    else _23_ <= in_data[73:69];
  assign { _00_, _05_[3], _01_, _05_[1:0] } = _23_;
  assign celloutsig_0_24z = { in_data[64], celloutsig_0_9z } === { in_data[67], celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_15z };
  assign celloutsig_1_4z = { in_data[182:172], celloutsig_1_2z } < { in_data[178:168], celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_0z[2], celloutsig_1_7z, celloutsig_1_4z } < { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_0_6z = { in_data[61:57], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } < { celloutsig_0_2z[8:3], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_20z = { in_data[41:33], celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_10z, _00_, _05_[3], _01_, _05_[1:0], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_3z, _04_, celloutsig_0_7z, celloutsig_0_4z } < { in_data[7:0], celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_29z = celloutsig_0_6z & ~(celloutsig_0_18z[5]);
  assign celloutsig_0_35z = celloutsig_0_27z & ~(celloutsig_0_0z);
  assign celloutsig_0_12z = _00_ & ~(celloutsig_0_10z[0]);
  assign celloutsig_0_34z = celloutsig_0_27z ? { _03_[2], celloutsig_0_9z, celloutsig_0_33z, celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_29z, celloutsig_0_11z } : { _02_[2], celloutsig_0_25z, _02_, celloutsig_0_20z, _00_, _05_[3], _01_, _05_[1:0] };
  assign celloutsig_1_6z = celloutsig_1_3z ? celloutsig_1_1z[7:5] : { celloutsig_1_5z[10:9], 1'h0 };
  assign celloutsig_0_18z = celloutsig_0_3z ? celloutsig_0_2z[7:2] : { celloutsig_0_10z[1], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_1_0z = - in_data[105:100];
  assign celloutsig_1_3z = celloutsig_1_1z[1] !== celloutsig_1_2z;
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_0z } !== in_data[86:85];
  assign celloutsig_1_18z = { celloutsig_1_0z[1], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_8z } !== { celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_16z = { celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_15z, _00_, _05_[3], _01_, _05_[1:0], celloutsig_0_14z, celloutsig_0_15z } !== { celloutsig_0_2z[8], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z, _00_, _05_[3], _01_, _05_[1:0], celloutsig_0_0z };
  assign celloutsig_0_33z = ^ { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_22z };
  assign celloutsig_0_25z = ^ celloutsig_0_2z[2:0];
  assign celloutsig_1_1z = { in_data[162:149], celloutsig_1_0z } << { in_data[188:175], celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[155:146], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z } << celloutsig_1_1z[16:1];
  assign celloutsig_0_10z = { celloutsig_0_9z[2:1], celloutsig_0_7z } << { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_19z = { celloutsig_1_5z[6:0], celloutsig_1_8z } <<< in_data[112:105];
  assign celloutsig_0_9z = { _01_, _05_[1:0] } <<< { celloutsig_0_2z[1], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_2z = { in_data[77:70], celloutsig_0_0z } <<< { in_data[83:78], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _05_[4], _05_[2] } = { _00_, _01_ };
  assign { out_data[128], out_data[103:96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
