{
    "DESIGN_NAME": "serializer_unit_cell_16",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "CLK",
    "CLOCK_PERIOD": 4.5,
    "DESIGN_IS_CORE": false,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 60 70",
    "FP_IO_MIN_DISTANCE": 1,
    "SYNTH_STRATEGY": "AREA 3",
    "ROUTING_CORES": 4
}