NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v4.sv","mvau_stream_tb_v4.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v4.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[165,0,3,"Module","Module"],[166,0,4,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[167,0,3,"Signals","Signals"],[168,0,5,"aresetn","aresetn"],[169,0,5,"rready","rready"],[170,0,5,"wready","wready"],[171,0,5,"wmem_wready","wmem_wready"],[172,0,5,"in_v","in_v"],[173,0,5,"in_wgt_v","in_wgt_v"],[174,0,5,"weights","weights"],[175,0,5,"in_wgt_packed","in_wgt_packed"],[176,0,5,"in_wgt_um","in_wgt_um"],[177,0,5,"in_mat","in_mat"],[178,0,5,"in_act","in_act"],[179,0,5,"mvau_beh","mvau_beh"],[180,0,5,"out_v","out_v"],[181,0,5,"out","out"],[182,0,5,"out_packed","out_packed"],[183,0,5,"test_count","test_count"],[184,0,5,"latency","latency"],[185,0,5,"sim_start","sim_start"],[186,0,5,"do_comp","do_comp"],[187,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[188,0,0,"CLK_GEN","CLK_GEN"],[189,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[190,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[191,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[192,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[193,0,2,"CALC_LATENCY","CALC_LATENCY"],[194,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[195,0,1,"Input Ready","Input_Ready"]]);