
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 33160 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 343.816 ; gain = 100.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [C:/Users/yo800238/PS2Keyboard/PS2Keyboard.srcs/sources_1/new/top_module.v:23]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard' [C:/Users/yo800238/PS2Keyboard/PS2Keyboard.srcs/sources_1/new/ps2_keyboard.v:23]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard' (1#1) [C:/Users/yo800238/PS2Keyboard/PS2Keyboard.srcs/sources_1/new/ps2_keyboard.v:23]
WARNING: [Synth 8-350] instance 'kbd' of module 'ps2_keyboard' requires 6 connections, but only 5 given [C:/Users/yo800238/PS2Keyboard/PS2Keyboard.srcs/sources_1/new/top_module.v:45]
INFO: [Synth 8-638] synthesizing module 'SegmentDriver' [C:/Users/yo800238/PS2Keyboard/PS2Keyboard.srcs/sources_1/new/SegmentDriver.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/yo800238/PS2Keyboard/PS2Keyboard.srcs/sources_1/new/SegmentDriver.v:30]
INFO: [Synth 8-256] done synthesizing module 'SegmentDriver' (2#1) [C:/Users/yo800238/PS2Keyboard/PS2Keyboard.srcs/sources_1/new/SegmentDriver.v:23]
WARNING: [Synth 8-3848] Net led in module/entity top_module does not have driver. [C:/Users/yo800238/PS2Keyboard/PS2Keyboard.srcs/sources_1/new/top_module.v:27]
INFO: [Synth 8-256] done synthesizing module 'top_module' (3#1) [C:/Users/yo800238/PS2Keyboard/PS2Keyboard.srcs/sources_1/new/top_module.v:23]
WARNING: [Synth 8-3917] design top_module has port scancode_led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port scancode_led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port scancode_led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port scancode_led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design top_module has port anode[2] driven by constant 1
WARNING: [Synth 8-3917] design top_module has port anode[1] driven by constant 1
WARNING: [Synth 8-3917] design top_module has port anode[0] driven by constant 0
WARNING: [Synth 8-3331] design ps2_keyboard has unconnected port clk
WARNING: [Synth 8-3331] design top_module has unconnected port led[3]
WARNING: [Synth 8-3331] design top_module has unconnected port led[2]
WARNING: [Synth 8-3331] design top_module has unconnected port led[1]
WARNING: [Synth 8-3331] design top_module has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 395.984 ; gain = 152.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 395.984 ; gain = 152.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yo800238/PS2Keyboard/PS2Keyboard.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/yo800238/PS2Keyboard/PS2Keyboard.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yo800238/PS2Keyboard/PS2Keyboard.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 708.387 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 708.387 ; gain = 465.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 708.387 ; gain = 465.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 708.387 ; gain = 465.137
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/yo800238/PS2Keyboard/PS2Keyboard.srcs/sources_1/new/ps2_keyboard.v:63]
INFO: [Synth 8-5546] ROM "bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "error" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 708.387 ; gain = 465.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ps2_keyboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               22 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module SegmentDriver 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'kbd/scancode_sr_reg' and it is trimmed from '22' to '21' bits. [C:/Users/yo800238/PS2Keyboard/PS2Keyboard.srcs/sources_1/new/ps2_keyboard.v:40]
INFO: [Synth 8-5587] ROM size for "bcd" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-6014] Unused sequential element kbd/counter_reg was removed.  [C:/Users/yo800238/PS2Keyboard/PS2Keyboard.srcs/sources_1/new/ps2_keyboard.v:63]
WARNING: [Synth 8-3917] design top_module has port scancode_led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port scancode_led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port scancode_led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port scancode_led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design top_module has port anode[2] driven by constant 1
WARNING: [Synth 8-3917] design top_module has port anode[1] driven by constant 1
WARNING: [Synth 8-3917] design top_module has port anode[0] driven by constant 0
WARNING: [Synth 8-3331] design top_module has unconnected port led[3]
WARNING: [Synth 8-3331] design top_module has unconnected port led[2]
WARNING: [Synth 8-3331] design top_module has unconnected port led[1]
WARNING: [Synth 8-3331] design top_module has unconnected port led[0]
WARNING: [Synth 8-3332] Sequential element (kbd/scancode_sr_reg[20]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (kbd/scancode_sr_reg[19]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (kbd/scancode_sr_reg[18]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (kbd/scancode_sr_reg[17]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (kbd/scancode_sr_reg[16]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (kbd/scancode_sr_reg[15]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (kbd/scancode_sr_reg[14]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (kbd/scancode_sr_reg[13]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (kbd/scancode_sr_reg[12]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (kbd/scancode_sr_reg[11]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (kbd/scancode_sr_reg[10]) is unused and will be removed from module top_module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 708.387 ; gain = 465.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 716.383 ; gain = 473.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 716.383 ; gain = 473.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 735.992 ; gain = 492.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 735.992 ; gain = 492.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 735.992 ; gain = 492.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 735.992 ; gain = 492.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 735.992 ; gain = 492.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 735.992 ; gain = 492.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 735.992 ; gain = 492.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     2|
|3     |LUT2  |     5|
|4     |LUT3  |     1|
|5     |LUT4  |    14|
|6     |LUT6  |     5|
|7     |FDRE  |    28|
|8     |IBUF  |     3|
|9     |OBUF  |    20|
|10    |OBUFT |     4|
+------+------+------+

Report Instance Areas: 
+------+----------+--------------+------+
|      |Instance  |Module        |Cells |
+------+----------+--------------+------+
|1     |top       |              |    84|
|2     |  driver0 |SegmentDriver |    16|
|3     |  kbd     |ps2_keyboard  |    28|
+------+----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 735.992 ; gain = 492.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 735.992 ; gain = 180.340
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 735.992 ; gain = 492.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 737.906 ; gain = 507.828
INFO: [Common 17-1381] The checkpoint 'C:/Users/yo800238/PS2Keyboard/PS2Keyboard.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 737.906 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct  2 13:43:11 2024...
