<profile>

<section name = "Vitis HLS Report for 'acti_proc'" level="0">
<item name = "Date">Mon Apr  8 23:46:10 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">dma_ps</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.200 ns, 2.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 923289956842430976, 10.000 ns, 9.2e+09 sec, 2, 923289956842430976, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_matmul_fu_152">matmul, 1, 923289956842413, 10.000 ns, 9.2e+06 sec, 1, 923289956842413, no</column>
<column name="grp_activ_fu_163">activ, 2, 139249, 20.000 ns, 1.392 ms, 2, 139249, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_85_1">0, 923289956842430976, 18 ~ 923289956842431, -, -, 0 ~ 1000, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 178, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">66, 54, 46648, 27493, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 309, -</column>
<column name="Register">-, -, 433, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">10, 3, 10, 12, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_activ_fu_163">activ, 0, 0, 1702, 1734, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="imem_m_axi_U">imem_m_axi, 8, 0, 884, 880, 0</column>
<column name="grp_matmul_fu_152">matmul, 0, 54, 42153, 22884, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 58, 0, 1733, 1699, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln85_fu_187_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln87_fu_205_p2">+, 0, 0, 71, 64, 64</column>
<column name="icmp_ln85_fu_181_p2">icmp, 0, 0, 17, 10, 6</column>
<column name="icmp_ln88_fu_233_p2">icmp, 0, 0, 71, 64, 1</column>
<column name="ap_block_state13_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">101, 20, 1, 20</column>
<column name="imem_blk_n_AR">9, 2, 1, 2</column>
<column name="imem_blk_n_AW">9, 2, 1, 2</column>
<column name="imem_blk_n_B">9, 2, 1, 2</column>
<column name="imem_blk_n_R">9, 2, 1, 2</column>
<column name="imem_blk_n_W">9, 2, 1, 2</column>
<column name="mem_ARADDR">14, 3, 64, 192</column>
<column name="mem_ARLEN">14, 3, 32, 96</column>
<column name="mem_ARVALID">14, 3, 1, 3</column>
<column name="mem_AWADDR">14, 3, 64, 192</column>
<column name="mem_AWLEN">14, 3, 32, 96</column>
<column name="mem_AWVALID">14, 3, 1, 3</column>
<column name="mem_BREADY">14, 3, 1, 3</column>
<column name="mem_RREADY">14, 3, 1, 3</column>
<column name="mem_WDATA">14, 3, 512, 1536</column>
<column name="mem_WSTRB">14, 3, 64, 192</column>
<column name="mem_WVALID">14, 3, 1, 3</column>
<column name="pc_fu_114">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="N_reg_352">13, 0, 13, 0</column>
<column name="abc_reg_330">64, 0, 64, 0</column>
<column name="add_ln85_reg_313">10, 0, 10, 0</column>
<column name="ap_CS_fsm">19, 0, 19, 0</column>
<column name="bAB_reg_370">16, 0, 16, 0</column>
<column name="bA_reg_358">16, 0, 16, 0</column>
<column name="bB_reg_364">16, 0, 16, 0</column>
<column name="grp_activ_fu_163_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_matmul_fu_152_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln85_reg_309">1, 0, 1, 0</column>
<column name="imem_addr_reg_323">64, 0, 64, 0</column>
<column name="insts_read_reg_301">64, 0, 64, 0</column>
<column name="mem_offset_read_reg_295">64, 0, 64, 0</column>
<column name="pc_fu_114">10, 0, 10, 0</column>
<column name="tmp2_reg_348">3, 0, 3, 0</column>
<column name="trunc_ln_reg_318">61, 0, 61, 0</column>
<column name="zext_ln85_reg_340">10, 0, 64, 54</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, acti_proc, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, acti_proc, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, acti_proc, return value</column>
<column name="m_axi_imem_AWVALID">out, 1, m_axi, imem, pointer</column>
<column name="m_axi_imem_AWREADY">in, 1, m_axi, imem, pointer</column>
<column name="m_axi_imem_AWADDR">out, 64, m_axi, imem, pointer</column>
<column name="m_axi_imem_AWID">out, 1, m_axi, imem, pointer</column>
<column name="m_axi_imem_AWLEN">out, 8, m_axi, imem, pointer</column>
<column name="m_axi_imem_AWSIZE">out, 3, m_axi, imem, pointer</column>
<column name="m_axi_imem_AWBURST">out, 2, m_axi, imem, pointer</column>
<column name="m_axi_imem_AWLOCK">out, 2, m_axi, imem, pointer</column>
<column name="m_axi_imem_AWCACHE">out, 4, m_axi, imem, pointer</column>
<column name="m_axi_imem_AWPROT">out, 3, m_axi, imem, pointer</column>
<column name="m_axi_imem_AWQOS">out, 4, m_axi, imem, pointer</column>
<column name="m_axi_imem_AWREGION">out, 4, m_axi, imem, pointer</column>
<column name="m_axi_imem_AWUSER">out, 1, m_axi, imem, pointer</column>
<column name="m_axi_imem_WVALID">out, 1, m_axi, imem, pointer</column>
<column name="m_axi_imem_WREADY">in, 1, m_axi, imem, pointer</column>
<column name="m_axi_imem_WDATA">out, 64, m_axi, imem, pointer</column>
<column name="m_axi_imem_WSTRB">out, 8, m_axi, imem, pointer</column>
<column name="m_axi_imem_WLAST">out, 1, m_axi, imem, pointer</column>
<column name="m_axi_imem_WID">out, 1, m_axi, imem, pointer</column>
<column name="m_axi_imem_WUSER">out, 1, m_axi, imem, pointer</column>
<column name="m_axi_imem_ARVALID">out, 1, m_axi, imem, pointer</column>
<column name="m_axi_imem_ARREADY">in, 1, m_axi, imem, pointer</column>
<column name="m_axi_imem_ARADDR">out, 64, m_axi, imem, pointer</column>
<column name="m_axi_imem_ARID">out, 1, m_axi, imem, pointer</column>
<column name="m_axi_imem_ARLEN">out, 8, m_axi, imem, pointer</column>
<column name="m_axi_imem_ARSIZE">out, 3, m_axi, imem, pointer</column>
<column name="m_axi_imem_ARBURST">out, 2, m_axi, imem, pointer</column>
<column name="m_axi_imem_ARLOCK">out, 2, m_axi, imem, pointer</column>
<column name="m_axi_imem_ARCACHE">out, 4, m_axi, imem, pointer</column>
<column name="m_axi_imem_ARPROT">out, 3, m_axi, imem, pointer</column>
<column name="m_axi_imem_ARQOS">out, 4, m_axi, imem, pointer</column>
<column name="m_axi_imem_ARREGION">out, 4, m_axi, imem, pointer</column>
<column name="m_axi_imem_ARUSER">out, 1, m_axi, imem, pointer</column>
<column name="m_axi_imem_RVALID">in, 1, m_axi, imem, pointer</column>
<column name="m_axi_imem_RREADY">out, 1, m_axi, imem, pointer</column>
<column name="m_axi_imem_RDATA">in, 64, m_axi, imem, pointer</column>
<column name="m_axi_imem_RLAST">in, 1, m_axi, imem, pointer</column>
<column name="m_axi_imem_RID">in, 1, m_axi, imem, pointer</column>
<column name="m_axi_imem_RUSER">in, 1, m_axi, imem, pointer</column>
<column name="m_axi_imem_RRESP">in, 2, m_axi, imem, pointer</column>
<column name="m_axi_imem_BVALID">in, 1, m_axi, imem, pointer</column>
<column name="m_axi_imem_BREADY">out, 1, m_axi, imem, pointer</column>
<column name="m_axi_imem_BRESP">in, 2, m_axi, imem, pointer</column>
<column name="m_axi_imem_BID">in, 1, m_axi, imem, pointer</column>
<column name="m_axi_imem_BUSER">in, 1, m_axi, imem, pointer</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 512, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 512, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
