Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:/gpu_test_v3_1122_20110621/gpu_test_20110813/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to D:/gpu_test_v3_1122_20110621/gpu_test_20110813/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : off
Reduce Control Sets                : off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : top.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "./Z_buffer.v" in library work
Compiling verilog file "./vertex_color_fifo.v" in library work
Module <Z_buffer> compiled
Compiling verilog file "./tri_texture_fifo.v" in library work
Module <vertex_color_fifo> compiled
Compiling verilog file "./tri_raster_fifo.v" in library work
Module <tri_texture_fifo> compiled
Compiling verilog file "tri_area_fifo.v" in library work
Module <tri_raster_fifo> compiled
Compiling verilog file "./Tex_buffer.v" in library work
Module <tri_area_fifo> compiled
Compiling verilog file "./recip.v" in library work
Module <Tex_buffer> compiled
Compiling verilog file "./float18_mult_translation.v" in library work
Module <recip> compiled
Compiling verilog file "./float18_fix_conv_z.v" in library work
Module <float18_mult_translation> compiled
Compiling verilog file "./float18_fix_conv_y.v" in library work
Module <float18_fix_conv_z> compiled
Compiling verilog file "./float18_fix_conv_x.v" in library work
Module <float18_fix_conv_y> compiled
Compiling verilog file "./float18_add_translation.v" in library work
Module <float18_fix_conv_x> compiled
Compiling verilog file "./dist_ram_2port_1clk_translation.v" in library work
Module <float18_add_translation> compiled
Compiling verilog file "v_sync.v" in library work
Module <dist_ram_2port_1clk_translation> compiled
Compiling verilog file "tri_z_buffer.v" in library work
Module <v_sync> compiled
Compiling verilog file "tri_vertex_color.v" in library work
Module <tri_z_buffer> compiled
Compiling verilog file "tri_texture_map.v" in library work
Module <tri_vertex_color> compiled
Compiling verilog file "tri_raster.v" in library work
Module <tri_texture_map> compiled
Compiling verilog file "./ila4.v" in library work
Module <tri_raster> compiled
Compiling verilog file "./ila3.v" in library work
Module <ila4> compiled
Compiling verilog file "./ila1.v" in library work
Module <ila3> compiled
Compiling verilog file "iic_init.v" in library work
Module <ila1> compiled
Compiling verilog include file "iic_init_mode.v"
Compiling verilog file "./icon1.v" in library work
Module <iic_init> compiled
Compiling verilog file "h_sync.v" in library work
Module <icon1> compiled
Compiling verilog file "./float32to18model.v" in library work
Module <h_sync> compiled
Compiling verilog file "./float18_div_translation.v" in library work
Module <float32to18model> compiled
Compiling verilog file "./fifo_translation.v" in library work
Module <float18_div_translation> compiled
Compiling verilog file "./fifo_linecreator.v" in library work
Module <fifo_translation> compiled
Compiling verilog file "dvi_out.v" in library work
Module <fifo_linecreator> compiled
Compiling verilog file "./buffer_RAM.v" in library work
Module <dvi_out> compiled
Compiling verilog file "raster_sys.v" in library work
Module <buffer_RAM> compiled
Module <raster_sys> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 
Compiling vhdl file "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/gpu_pkg.vhd" in Library work.
Architecture gpu_pkg of Entity gpu_pkg is up to date.
Compiling vhdl file "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/convers_float18_b.vhd" in Library work.
Architecture hdl of Entity convers_float18_b is up to date.
Compiling vhdl file "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/matrix_mult4x4.vhd" in Library work.
Architecture hdl of Entity matrix_mult4x4 is up to date.
Compiling vhdl file "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/float32_float18_conv_9.vhd" in Library work.
Architecture behavioral of Entity float32to18 is up to date.
Compiling vhdl file "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/matrix_transformation.vhd" in Library work.
Architecture hdl of Entity matrix_transformation is up to date.
Compiling vhdl file "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/line_creator.vhd" in Library work.
Architecture behavioral of Entity line_creator is up to date.
Compiling vhdl file "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/cpu_0/hdl/cpu_0.vhd" in Library work.
Architecture structure of Entity cpu_0 is up to date.
Compiling vhdl file "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/FIFOTODVI.vhd" in Library work.
Entity <fifotodvi> compiled.
Entity <fifotodvi> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/top.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cpu_0> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <FIFOTODVI> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <float32to18> in library <work> (architecture <behavioral>) with generics.
	NUM_OF_ENTRIES = 9

Analyzing hierarchy for entity <matrix_transformation> in library <work> (architecture <hdl>) with generics.
	DIV_LATENCY = 16
	FIFO_AEMPTY_THRESH = 7
	FIFO_AFULL_THRESH = 8
	FIFO_DEPTH = 16
	FIFO_FALL_THROUGH = 0
	FIFO_WIDTH = 90
	MATRIX_MULT_LATENCY = 4
	NORMALIZE = 0

Analyzing hierarchy for entity <line_creator> in library <work> (architecture <behavioral>) with generics.
	X_PIX_WIDTH = 320
	Y_PIX_WIDTH = 240

Analyzing hierarchy for module <raster_sys> in library <work>.

Analyzing hierarchy for entity <matrix_mult4x4> in library <work> (architecture <hdl>).

Analyzing hierarchy for entity <convers_float18_b> in library <work> (architecture <hdl>).

Analyzing hierarchy for module <tri_raster> in library <work>.

Analyzing hierarchy for module <tri_z_buffer> in library <work>.

Analyzing hierarchy for module <tri_vertex_color> in library <work>.

Analyzing hierarchy for module <tri_texture_map> in library <work>.

Analyzing hierarchy for module <iic_init> in library <work> with parameters.
	ACK = "1"
	AD9980_ADDR = "1001100"
	CH7301_ADDR = "1110110"
	CLK_FALL = "011"
	CLK_RATE_MHZ = "00000000000000000000000011001000"
	CLK_RISE = "101"
	DATA0_H21 = "00001001"
	DATA0_H33 = "00001000"
	DATA0_H34 = "00010110"
	DATA0_H36 = "01100000"
	DATA0_H49 = "11000000"
	DATA1_H01 = "01000010"
	DATA1_H02 = "00000000"
	DATA1_H03 = "01100000"
	DATA1_H04 = "10000000"
	DATA1_H12 = "10011000"
	DATA1_H13 = "00100000"
	DATA1_H14 = "10011100"
	DATA1_H19 = "00000100"
	DATA1_H1A = "00111100"
	DATA1_H1E = "10100100"
	DATA1_H1F = "00010100"
	DATA1_H20 = "00000001"
	IDLE = "000"
	INIT = "001"
	INIT_NUM = "00000000000000000000000000010000"
	REG0_H21 = "00100001"
	REG0_H33 = "00110011"
	REG0_H34 = "00110100"
	REG0_H36 = "00110110"
	REG0_H49 = "01001001"
	REG1_H01 = "00000001"
	REG1_H02 = "00000010"
	REG1_H03 = "00000011"
	REG1_H04 = "00000100"
	REG1_H12 = "00010010"
	REG1_H13 = "00010011"
	REG1_H14 = "00010100"
	REG1_H19 = "00011001"
	REG1_H1A = "00011010"
	REG1_H1E = "00011110"
	REG1_H1F = "00011111"
	REG1_H20 = "00100000"
	SCK_PERIOD_US = "00000000000000000000000000011110"
	SDA_BUFFER_MSB = "00000000000000000000000000011011"
	SETUP = "100"
	START = "010"
	START_BIT = "1"
	STOP_BIT = "0"
	TRANSITION_CYCLE = "00000000000000000000101110111000"
	TRANSITION_CYCLE_MSB = "00000000000000000000000000001011"
	WAIT = "110"
	WRITE = "0"

Analyzing hierarchy for module <h_sync> in library <work> with parameters.
	ACTIVE_VIDEO = "00000000000000000000001010000000"
	Ap = "01000"
	BACK_PORCH = "00000000000000000000000000110000"
	Bp = "00100"
	FRONT_PORCH = "00000000000000000000000000010000"
	Fp = "10000"
	IDLE = "00001"
	PULSE_LENGTH = "00000000000000000000000001100000"
	Sp = "00010"

Analyzing hierarchy for module <v_sync> in library <work> with parameters.
	ACTIVE_VIDEO = "00000000000000000000000111100000"
	Ap = "01000"
	BACK_PORCH = "00000000000000000000000000011111"
	Bp = "00100"
	FRONT_PORCH = "00000000000000000000000000001011"
	Fp = "10000"
	IDLE = "00001"
	PULSE_LENGTH = "00000000000000000000000000000010"
	Sp = "00010"

Analyzing hierarchy for module <dvi_out> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <push[4].push_buttons_5_bit> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <push[4].push_buttons_5_bit> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <push[4].push_buttons_5_bit> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <push[4].push_buttons_5_bit> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <push[4].push_buttons_5_bit> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <push[4].push_buttons_5_bit> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <push[3].push_buttons_5_bit> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <push[3].push_buttons_5_bit> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <push[3].push_buttons_5_bit> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <push[3].push_buttons_5_bit> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <push[3].push_buttons_5_bit> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <push[3].push_buttons_5_bit> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <push[2].push_buttons_5_bit> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <push[2].push_buttons_5_bit> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <push[2].push_buttons_5_bit> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <push[2].push_buttons_5_bit> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <push[2].push_buttons_5_bit> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <push[2].push_buttons_5_bit> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <push[1].push_buttons_5_bit> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <push[1].push_buttons_5_bit> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <push[1].push_buttons_5_bit> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <push[1].push_buttons_5_bit> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <push[1].push_buttons_5_bit> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <push[1].push_buttons_5_bit> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <push[0].push_buttons_5_bit> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <push[0].push_buttons_5_bit> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <push[0].push_buttons_5_bit> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <push[0].push_buttons_5_bit> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <push[0].push_buttons_5_bit> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <push[0].push_buttons_5_bit> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <FLASH[15].iobuf_0> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <FLASH[15].iobuf_0> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <FLASH[15].iobuf_0> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <FLASH[15].iobuf_0> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <FLASH[15].iobuf_0> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <FLASH[15].iobuf_0> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <FLASH[14].iobuf_0> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <FLASH[14].iobuf_0> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <FLASH[14].iobuf_0> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <FLASH[14].iobuf_0> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <FLASH[14].iobuf_0> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <FLASH[14].iobuf_0> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <FLASH[13].iobuf_0> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <FLASH[13].iobuf_0> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <FLASH[13].iobuf_0> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <FLASH[13].iobuf_0> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <FLASH[13].iobuf_0> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <FLASH[13].iobuf_0> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <FLASH[12].iobuf_0> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <FLASH[12].iobuf_0> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <FLASH[12].iobuf_0> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <FLASH[12].iobuf_0> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <FLASH[12].iobuf_0> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <FLASH[12].iobuf_0> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <FLASH[11].iobuf_0> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <FLASH[11].iobuf_0> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <FLASH[11].iobuf_0> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <FLASH[11].iobuf_0> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <FLASH[11].iobuf_0> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <FLASH[11].iobuf_0> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <FLASH[10].iobuf_0> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <FLASH[10].iobuf_0> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <FLASH[10].iobuf_0> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <FLASH[10].iobuf_0> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <FLASH[10].iobuf_0> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <FLASH[10].iobuf_0> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <FLASH[9].iobuf_0> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <FLASH[9].iobuf_0> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <FLASH[9].iobuf_0> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <FLASH[9].iobuf_0> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <FLASH[9].iobuf_0> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <FLASH[9].iobuf_0> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <FLASH[8].iobuf_0> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <FLASH[8].iobuf_0> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <FLASH[8].iobuf_0> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <FLASH[8].iobuf_0> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <FLASH[8].iobuf_0> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <FLASH[8].iobuf_0> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <FLASH[7].iobuf_0> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <FLASH[7].iobuf_0> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <FLASH[7].iobuf_0> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <FLASH[7].iobuf_0> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <FLASH[7].iobuf_0> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <FLASH[7].iobuf_0> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <FLASH[6].iobuf_0> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <FLASH[6].iobuf_0> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <FLASH[6].iobuf_0> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <FLASH[6].iobuf_0> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <FLASH[6].iobuf_0> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <FLASH[6].iobuf_0> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <FLASH[5].iobuf_0> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <FLASH[5].iobuf_0> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <FLASH[5].iobuf_0> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <FLASH[5].iobuf_0> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <FLASH[5].iobuf_0> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <FLASH[5].iobuf_0> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <FLASH[4].iobuf_0> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <FLASH[4].iobuf_0> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <FLASH[4].iobuf_0> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <FLASH[4].iobuf_0> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <FLASH[4].iobuf_0> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <FLASH[4].iobuf_0> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <FLASH[3].iobuf_0> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <FLASH[3].iobuf_0> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <FLASH[3].iobuf_0> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <FLASH[3].iobuf_0> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <FLASH[3].iobuf_0> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <FLASH[3].iobuf_0> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <FLASH[2].iobuf_0> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <FLASH[2].iobuf_0> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <FLASH[2].iobuf_0> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <FLASH[2].iobuf_0> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <FLASH[2].iobuf_0> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <FLASH[2].iobuf_0> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <FLASH[1].iobuf_0> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <FLASH[1].iobuf_0> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <FLASH[1].iobuf_0> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <FLASH[1].iobuf_0> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <FLASH[1].iobuf_0> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <FLASH[1].iobuf_0> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <FLASH[0].iobuf_0> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <FLASH[0].iobuf_0> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <FLASH[0].iobuf_0> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <FLASH[0].iobuf_0> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <FLASH[0].iobuf_0> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <FLASH[0].iobuf_0> in unit <top>.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <cpu_0> in library <work> (Architecture <structure>).
Entity <cpu_0> analyzed. Unit <cpu_0> generated.

Analyzing Entity <FIFOTODVI> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/FIFOTODVI.vhd" line 825: Unconnected output port 'underflow_9' of component 'float32to18'.
WARNING:Xst:753 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/FIFOTODVI.vhd" line 825: Unconnected output port 'overflow_9' of component 'float32to18'.
Entity <FIFOTODVI> analyzed. Unit <FIFOTODVI> generated.

Analyzing generic Entity <float32to18> in library <work> (Architecture <behavioral>).
	NUM_OF_ENTRIES = 9
WARNING:Xst:2211 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/float32_float18_conv_9.vhd" line 76: Instantiating black box module <float32to18model>.
WARNING:Xst:2211 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/float32_float18_conv_9.vhd" line 76: Instantiating black box module <float32to18model>.
WARNING:Xst:2211 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/float32_float18_conv_9.vhd" line 76: Instantiating black box module <float32to18model>.
WARNING:Xst:2211 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/float32_float18_conv_9.vhd" line 76: Instantiating black box module <float32to18model>.
WARNING:Xst:2211 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/float32_float18_conv_9.vhd" line 76: Instantiating black box module <float32to18model>.
WARNING:Xst:2211 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/float32_float18_conv_9.vhd" line 76: Instantiating black box module <float32to18model>.
WARNING:Xst:2211 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/float32_float18_conv_9.vhd" line 76: Instantiating black box module <float32to18model>.
WARNING:Xst:2211 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/float32_float18_conv_9.vhd" line 76: Instantiating black box module <float32to18model>.
WARNING:Xst:2211 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/float32_float18_conv_9.vhd" line 76: Instantiating black box module <float32to18model>.
Entity <float32to18> analyzed. Unit <float32to18> generated.

Analyzing generic Entity <matrix_transformation> in library <work> (Architecture <hdl>).
	DIV_LATENCY = 16
	FIFO_AEMPTY_THRESH = 7
	FIFO_AFULL_THRESH = 8
	FIFO_DEPTH = 16
	FIFO_FALL_THROUGH = 0
	FIFO_WIDTH = 90
	MATRIX_MULT_LATENCY = 4
	NORMALIZE = 0
Entity <matrix_transformation> analyzed. Unit <matrix_transformation> generated.

Analyzing Entity <matrix_mult4x4> in library <work> (Architecture <hdl>).
WARNING:Xst:753 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/matrix_mult4x4.vhd" line 173: Unconnected output port 'operation_rfd' of component 'float18_mult_translation'.
WARNING:Xst:2211 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/matrix_mult4x4.vhd" line 173: Instantiating black box module <float18_mult_translation>.
WARNING:Xst:753 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/matrix_mult4x4.vhd" line 186: Unconnected output port 'operation_rfd' of component 'float18_mult_translation'.
WARNING:Xst:2211 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/matrix_mult4x4.vhd" line 186: Instantiating black box module <float18_mult_translation>.
WARNING:Xst:753 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/matrix_mult4x4.vhd" line 199: Unconnected output port 'operation_rfd' of component 'float18_mult_translation'.
WARNING:Xst:2211 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/matrix_mult4x4.vhd" line 199: Instantiating black box module <float18_mult_translation>.
WARNING:Xst:753 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/matrix_mult4x4.vhd" line 212: Unconnected output port 'operation_rfd' of component 'float18_mult_translation'.
WARNING:Xst:2211 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/matrix_mult4x4.vhd" line 212: Instantiating black box module <float18_mult_translation>.
WARNING:Xst:753 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/matrix_mult4x4.vhd" line 225: Unconnected output port 'operation_rfd' of component 'float18_add_translation'.
WARNING:Xst:2211 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/matrix_mult4x4.vhd" line 225: Instantiating black box module <float18_add_translation>.
WARNING:Xst:753 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/matrix_mult4x4.vhd" line 238: Unconnected output port 'operation_rfd' of component 'float18_add_translation'.
WARNING:Xst:2211 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/matrix_mult4x4.vhd" line 238: Instantiating black box module <float18_add_translation>.
WARNING:Xst:753 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/matrix_mult4x4.vhd" line 252: Unconnected output port 'operation_rfd' of component 'float18_add_translation'.
WARNING:Xst:2211 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/matrix_mult4x4.vhd" line 252: Instantiating black box module <float18_add_translation>.
Entity <matrix_mult4x4> analyzed. Unit <matrix_mult4x4> generated.

Analyzing generic Entity <line_creator> in library <work> (Architecture <behavioral>).
	X_PIX_WIDTH = 320
	Y_PIX_WIDTH = 240
INFO:Xst:2679 - Register <rslt_state> in unit <line_creator> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rslt_x1_dely> in unit <line_creator> has a constant value of 000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rslt_y1_dely> in unit <line_creator> has a constant value of 00000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rslt_x2_dely> in unit <line_creator> has a constant value of 000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rslt_y2_dely> in unit <line_creator> has a constant value of 00000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rslt_valid_delay> in unit <line_creator> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <line_creator> analyzed. Unit <line_creator> generated.

Analyzing Entity <convers_float18_b> in library <work> (Architecture <hdl>).
WARNING:Xst:753 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/convers_float18_b.vhd" line 148: Unconnected output port 'operation_rfd' of component 'float18_fix_conv_x'.
WARNING:Xst:753 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/convers_float18_b.vhd" line 148: Unconnected output port 'overflow' of component 'float18_fix_conv_x'.
WARNING:Xst:753 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/convers_float18_b.vhd" line 148: Unconnected output port 'invalid_op' of component 'float18_fix_conv_x'.
WARNING:Xst:2211 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/convers_float18_b.vhd" line 148: Instantiating black box module <float18_fix_conv_x>.
WARNING:Xst:753 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/convers_float18_b.vhd" line 166: Unconnected output port 'operation_rfd' of component 'float18_fix_conv_y'.
WARNING:Xst:753 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/convers_float18_b.vhd" line 166: Unconnected output port 'overflow' of component 'float18_fix_conv_y'.
WARNING:Xst:753 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/convers_float18_b.vhd" line 166: Unconnected output port 'invalid_op' of component 'float18_fix_conv_y'.
WARNING:Xst:2211 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/convers_float18_b.vhd" line 166: Instantiating black box module <float18_fix_conv_y>.
WARNING:Xst:753 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/convers_float18_b.vhd" line 183: Unconnected output port 'operation_rfd' of component 'float18_fix_conv_z'.
WARNING:Xst:753 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/convers_float18_b.vhd" line 183: Unconnected output port 'overflow' of component 'float18_fix_conv_z'.
WARNING:Xst:753 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/convers_float18_b.vhd" line 183: Unconnected output port 'invalid_op' of component 'float18_fix_conv_z'.
WARNING:Xst:2211 - "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/convers_float18_b.vhd" line 183: Instantiating black box module <float18_fix_conv_z>.
Entity <convers_float18_b> analyzed. Unit <convers_float18_b> generated.

Analyzing module <raster_sys> in library <work>.
WARNING:Xst:2211 - "./icon1.v" line 806: Instantiating black box module <icon1>.
WARNING:Xst:2211 - "./ila1.v" line 812: Instantiating black box module <ila1>.
WARNING:Xst:2211 - "./ila4.v" line 827: Instantiating black box module <ila4>.
WARNING:Xst:2211 - "./ila3.v" line 834: Instantiating black box module <ila3>.
Module <raster_sys> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  4.0000000000000000" for instance <inst_CLKDLL> in unit <raster_sys>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <inst_CLKDLL> in unit <raster_sys>.
    Set user-defined property "FACTORY_JF =  C080" for instance <inst_CLKDLL> in unit <raster_sys>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <inst_CLKDLL> in unit <raster_sys>.
Analyzing module <tri_raster> in library <work>.
WARNING:Xst:2211 - "./recip.v" line 410: Instantiating black box module <recip>.
Module <tri_raster> is correct for synthesis.
 
Analyzing module <tri_z_buffer> in library <work>.
Module <tri_z_buffer> is correct for synthesis.
 
Analyzing module <tri_vertex_color> in library <work>.
Module <tri_vertex_color> is correct for synthesis.
 
Analyzing module <tri_texture_map> in library <work>.
Module <tri_texture_map> is correct for synthesis.
 
Analyzing module <iic_init> in library <work>.
	ACK = 1'b1
	AD9980_ADDR = 7'b1001100
	CH7301_ADDR = 7'b1110110
	CLK_FALL = 3'b011
	CLK_RATE_MHZ = 32'sb00000000000000000000000011001000
	CLK_RISE = 3'b101
	DATA0_H21 = 8'b00001001
	DATA0_H33 = 8'b00001000
	DATA0_H34 = 8'b00010110
	DATA0_H36 = 8'b01100000
	DATA0_H49 = 8'b11000000
	DATA1_H01 = 8'b01000010
	DATA1_H02 = 8'b00000000
	DATA1_H03 = 8'b01100000
	DATA1_H04 = 8'b10000000
	DATA1_H12 = 8'b10011000
	DATA1_H13 = 8'b00100000
	DATA1_H14 = 8'b10011100
	DATA1_H19 = 8'b00000100
	DATA1_H1A = 8'b00111100
	DATA1_H1E = 8'b10100100
	DATA1_H1F = 8'b00010100
	DATA1_H20 = 8'b00000001
	IDLE = 3'b000
	INIT = 3'b001
	INIT_NUM = 32'sb00000000000000000000000000010000
	REG0_H21 = 8'b00100001
	REG0_H33 = 8'b00110011
	REG0_H34 = 8'b00110100
	REG0_H36 = 8'b00110110
	REG0_H49 = 8'b01001001
	REG1_H01 = 8'b00000001
	REG1_H02 = 8'b00000010
	REG1_H03 = 8'b00000011
	REG1_H04 = 8'b00000100
	REG1_H12 = 8'b00010010
	REG1_H13 = 8'b00010011
	REG1_H14 = 8'b00010100
	REG1_H19 = 8'b00011001
	REG1_H1A = 8'b00011010
	REG1_H1E = 8'b00011110
	REG1_H1F = 8'b00011111
	REG1_H20 = 8'b00100000
	SCK_PERIOD_US = 32'sb00000000000000000000000000011110
	SDA_BUFFER_MSB = 32'sb00000000000000000000000000011011
	SETUP = 3'b100
	START = 3'b010
	START_BIT = 1'b1
	STOP_BIT = 1'b0
	TRANSITION_CYCLE = 32'sb00000000000000000000101110111000
	TRANSITION_CYCLE_MSB = 32'sb00000000000000000000000000001011
	WAIT = 3'b110
	WRITE = 1'b0
Module <iic_init> is correct for synthesis.
 
Analyzing module <h_sync> in library <work>.
	ACTIVE_VIDEO = 32'sb00000000000000000000001010000000
	Ap = 5'b01000
	BACK_PORCH = 32'sb00000000000000000000000000110000
	Bp = 5'b00100
	FRONT_PORCH = 32'sb00000000000000000000000000010000
	Fp = 5'b10000
	IDLE = 5'b00001
	PULSE_LENGTH = 32'sb00000000000000000000000001100000
	Sp = 5'b00010
Module <h_sync> is correct for synthesis.
 
Analyzing module <v_sync> in library <work>.
	ACTIVE_VIDEO = 32'sb00000000000000000000000111100000
	Ap = 5'b01000
	BACK_PORCH = 32'sb00000000000000000000000000011111
	Bp = 5'b00100
	FRONT_PORCH = 32'sb00000000000000000000000000001011
	Fp = 5'b10000
	IDLE = 5'b00001
	PULSE_LENGTH = 32'sb00000000000000000000000000000010
	Sp = 5'b00010
Module <v_sync> is correct for synthesis.
 
Analyzing module <dvi_out> in library <work>.
Module <dvi_out> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <D_DVI_H> in unit <dvi_out>.
    Set user-defined property "INIT =  0" for instance <D_DVI_V> in unit <dvi_out>.
    Set user-defined property "INIT =  0" for instance <D_DVI_DE> in unit <dvi_out>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <DVI_XCLK_P> in unit <dvi_out>.
    Set user-defined property "INIT =  0" for instance <DVI_XCLK_P> in unit <dvi_out>.
    Set user-defined property "SRTYPE =  SYNC" for instance <DVI_XCLK_P> in unit <dvi_out>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <DVI_XCLK_N> in unit <dvi_out>.
    Set user-defined property "INIT =  0" for instance <DVI_XCLK_N> in unit <dvi_out>.
    Set user-defined property "SRTYPE =  SYNC" for instance <DVI_XCLK_N> in unit <dvi_out>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <DVI_D0> in unit <dvi_out>.
    Set user-defined property "INIT =  0" for instance <DVI_D0> in unit <dvi_out>.
    Set user-defined property "SRTYPE =  SYNC" for instance <DVI_D0> in unit <dvi_out>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <DVI_D1> in unit <dvi_out>.
    Set user-defined property "INIT =  0" for instance <DVI_D1> in unit <dvi_out>.
    Set user-defined property "SRTYPE =  SYNC" for instance <DVI_D1> in unit <dvi_out>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <DVI_D2> in unit <dvi_out>.
    Set user-defined property "INIT =  0" for instance <DVI_D2> in unit <dvi_out>.
    Set user-defined property "SRTYPE =  SYNC" for instance <DVI_D2> in unit <dvi_out>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <DVI_D3> in unit <dvi_out>.
    Set user-defined property "INIT =  0" for instance <DVI_D3> in unit <dvi_out>.
    Set user-defined property "SRTYPE =  SYNC" for instance <DVI_D3> in unit <dvi_out>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <DVI_D4> in unit <dvi_out>.
    Set user-defined property "INIT =  0" for instance <DVI_D4> in unit <dvi_out>.
    Set user-defined property "SRTYPE =  SYNC" for instance <DVI_D4> in unit <dvi_out>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <DVI_D5> in unit <dvi_out>.
    Set user-defined property "INIT =  0" for instance <DVI_D5> in unit <dvi_out>.
    Set user-defined property "SRTYPE =  SYNC" for instance <DVI_D5> in unit <dvi_out>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <DVI_D6> in unit <dvi_out>.
    Set user-defined property "INIT =  0" for instance <DVI_D6> in unit <dvi_out>.
    Set user-defined property "SRTYPE =  SYNC" for instance <DVI_D6> in unit <dvi_out>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <DVI_D7> in unit <dvi_out>.
    Set user-defined property "INIT =  0" for instance <DVI_D7> in unit <dvi_out>.
    Set user-defined property "SRTYPE =  SYNC" for instance <DVI_D7> in unit <dvi_out>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <DVI_D8> in unit <dvi_out>.
    Set user-defined property "INIT =  0" for instance <DVI_D8> in unit <dvi_out>.
    Set user-defined property "SRTYPE =  SYNC" for instance <DVI_D8> in unit <dvi_out>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <DVI_D9> in unit <dvi_out>.
    Set user-defined property "INIT =  0" for instance <DVI_D9> in unit <dvi_out>.
    Set user-defined property "SRTYPE =  SYNC" for instance <DVI_D9> in unit <dvi_out>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <DVI_D10> in unit <dvi_out>.
    Set user-defined property "INIT =  0" for instance <DVI_D10> in unit <dvi_out>.
    Set user-defined property "SRTYPE =  SYNC" for instance <DVI_D10> in unit <dvi_out>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <DVI_D11> in unit <dvi_out>.
    Set user-defined property "INIT =  0" for instance <DVI_D11> in unit <dvi_out>.
    Set user-defined property "SRTYPE =  SYNC" for instance <DVI_D11> in unit <dvi_out>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <iic_init>.
    Related source file is "iic_init.v".
    Found finite state machine <FSM_0> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | Reset_n (negative)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Done>.
    Found 32-bit up counter for signal <bit_count>.
    Found 12-bit up counter for signal <cycle_count>.
    Found 1-bit register for signal <SCL_out>.
    Found 28-bit register for signal <SDA_BUFFER>.
    Found 1-bit register for signal <SDA_out>.
    Found 5-bit up counter for signal <write_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  31 D-type flip-flop(s).
Unit <iic_init> synthesized.


Synthesizing Unit <h_sync>.
    Related source file is "h_sync.v".
WARNING:Xst:653 - Signal <TOTAL_COUNT> is used but never assigned. This sourceless signal will be automatically connected to value 1100100000.
WARNING:Xst:653 - Signal <BLANK_MIN> is used but never assigned. This sourceless signal will be automatically connected to value 0010010000.
WARNING:Xst:653 - Signal <BLANK_MAX> is used but never assigned. This sourceless signal will be automatically connected to value 1100010000.
    Found finite state machine <FSM_1> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <vsync_rst>.
    Found 12-bit subtractor for signal <$sub0000> created at line 42.
    Found 10-bit up counter for signal <ap_cnt>.
    Found 10-bit comparator greatequal for signal <blank$cmp_ge0000> created at line 48.
    Found 10-bit comparator less for signal <blank$cmp_lt0000> created at line 48.
    Found 10-bit up counter for signal <count_i>.
    Found 12-bit comparator equal for signal <gate$cmp_eq0000> created at line 47.
    Found 10-bit comparator less for signal <sync_n$cmp_lt0000> created at line 49.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <h_sync> synthesized.


Synthesizing Unit <v_sync>.
    Related source file is "v_sync.v".
WARNING:Xst:647 - Input <v_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <TOTAL_COUNT> is used but never assigned. This sourceless signal will be automatically connected to value 1000001100.
WARNING:Xst:653 - Signal <BLANK_MIN> is used but never assigned. This sourceless signal will be automatically connected to value 0000100001.
WARNING:Xst:653 - Signal <BLANK_MAX> is used but never assigned. This sourceless signal will be automatically connected to value 1000000001.
    Found finite state machine <FSM_2> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | clk_pos (positive)                             |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit subtractor for signal <$sub0000> created at line 57.
    Found 10-bit up counter for signal <ap_cnt>.
    Found 10-bit comparator greatequal for signal <blank$cmp_ge0000> created at line 63.
    Found 10-bit comparator less for signal <blank$cmp_lt0000> created at line 63.
    Found 1-bit register for signal <clk_hsync_d>.
    Found 1-bit register for signal <clk_neg>.
    Found 1-bit register for signal <clk_pos>.
    Found 10-bit up counter for signal <count_i>.
    Found 12-bit comparator equal for signal <gate$cmp_eq0000> created at line 62.
    Found 10-bit comparator less for signal <sync_n$cmp_lt0000> created at line 64.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <v_sync> synthesized.


Synthesizing Unit <cpu_0>.
    Related source file is "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/cpu_0/hdl/cpu_0.vhd".
Unit <cpu_0> synthesized.


Synthesizing Unit <float32to18>.
    Related source file is "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/float32_float18_conv_9.vhd".
Unit <float32to18> synthesized.


Synthesizing Unit <matrix_mult4x4>.
    Related source file is "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/matrix_mult4x4.vhd".
WARNING:Xst:646 - Signal <sdata> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mult3_underflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mult3_overflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mult3_invalid_op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mult2_underflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mult2_overflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mult2_invalid_op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mult1_underflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mult1_overflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mult1_invalid_op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mult0_underflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mult0_overflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mult0_invalid_op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_2_3_underflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_2_3_overflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_2_3_invalid_op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_0_1_underflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_0_1_overflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_0_1_invalid_op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_0_1_2_3_underflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_0_1_2_3_overflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_0_1_2_3_invalid_op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <mult1_en> equivalent to <mult0_en> has been removed
    Register <mult2_en> equivalent to <mult0_en> has been removed
    Register <mult3_en> equivalent to <mult0_en> has been removed
    Found 1-bit register for signal <vector_pop>.
    Found 1-bit register for signal <rslt_valid>.
    Found 18-bit register for signal <add_0_1_2_3_data1>.
    Found 18-bit register for signal <add_0_1_2_3_data2>.
    Found 1-bit register for signal <add_0_1_2_3_en>.
    Found 18-bit register for signal <add_0_1_data1>.
    Found 18-bit register for signal <add_0_1_data2>.
    Found 1-bit register for signal <add_0_1_en>.
    Found 18-bit register for signal <add_2_3_data1>.
    Found 18-bit register for signal <add_2_3_data2>.
    Found 1-bit register for signal <add_2_3_en>.
    Found 1-bit register for signal <fifo_rdy>.
    Found 1-bit register for signal <fifo_rdy_dly>.
    Found 4-bit up counter for signal <matrix_raddr>.
    Found 18-bit register for signal <mult0_data1>.
    Found 18-bit register for signal <mult0_data2>.
    Found 1-bit register for signal <mult0_en>.
    Found 18-bit register for signal <mult1_data1>.
    Found 18-bit register for signal <mult1_data2>.
    Found 18-bit register for signal <mult2_data1>.
    Found 18-bit register for signal <mult2_data2>.
    Found 18-bit register for signal <mult3_data1>.
    Found 18-bit register for signal <mult3_data2>.
    Found 2-bit up counter for signal <rslt_cnt>.
    Found 72-bit register for signal <rslt_data_i>.
    Found 2-bit register for signal <vector_pop_cnt>.
    Found 2-bit adder for signal <vector_pop_cnt$addsub0000> created at line 297.
    Found 1-bit register for signal <vector_state<0>>.
    Summary:
	inferred   2 Counter(s).
	inferred 335 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <matrix_mult4x4> synthesized.


Synthesizing Unit <convers_float18_b>.
    Related source file is "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/convers_float18_b.vhd".
WARNING:Xst:1780 - Signal <rslt_data_i_y> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rslt_data_i_x> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rslt_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flo_to_fix2_underflow> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flo_to_fix2_rslt<12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flo_to_fix2_rdy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flo_to_fix2_overflow> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flo_to_fix2_invalid_op> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flo_to_fix1_underflow> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flo_to_fix1_rslt<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flo_to_fix1_rdy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flo_to_fix1_overflow> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flo_to_fix1_invalid_op> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flo_to_fix0_underflow> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flo_to_fix0_rslt<9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flo_to_fix0_overflow> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flo_to_fix0_invalid_op> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <vector_pop> equivalent to <fifo_rdy> has been removed
    Register <flo_to_fix1_en> equivalent to <flo_to_fix0_en> has been removed
    Register <flo_to_fix2_en> equivalent to <flo_to_fix0_en> has been removed
    Found 1-bit register for signal <fifo_rdy>.
    Found 1-bit register for signal <fifo_rdy_dly>.
    Found 18-bit register for signal <flo_to_fix0_data>.
    Found 1-bit register for signal <flo_to_fix0_en>.
    Found 18-bit register for signal <flo_to_fix1_data>.
    Found 18-bit register for signal <flo_to_fix2_data>.
    Found 1-bit register for signal <vector_state<0>>.
    Summary:
	inferred  58 D-type flip-flop(s).
Unit <convers_float18_b> synthesized.


Synthesizing Unit <tri_raster>.
    Related source file is "tri_raster.v".
WARNING:Xst:646 - Signal <v2_wack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v2_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v1_wack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v1_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v0_wack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v0_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sfifo_aemp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rfd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pix_addr_d0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <area_wack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <area_lock> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <area_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <area_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <v0_pop> equivalent to <area_pop> has been removed
    Register <v1_pop> equivalent to <area_pop> has been removed
    Register <v2_pop> equivalent to <area_pop> has been removed
    Register <v0_push> equivalent to <area_push> has been removed
    Register <v1_push> equivalent to <area_push> has been removed
    Register <v2_push> equivalent to <area_push> has been removed
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 7                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_i (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 9-bit latch for signal <minx>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 9-bit latch for signal <maxx>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <maxy>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <miny>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:643 - "tri_raster.v" line 408: The result of a 21x18-bit multiplication is partially used. Only the 21 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "tri_raster.v" line 407: The result of a 21x18-bit multiplication is partially used. Only the 21 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "tri_raster.v" line 255: The result of a 10x10-bit multiplication is partially used. Only the 18 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "tri_raster.v" line 253: The result of a 10x10-bit multiplication is partially used. Only the 18 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "tri_raster.v" line 251: The result of a 10x10-bit multiplication is partially used. Only the 18 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 1-bit register for signal <valid_pix_o>.
    Found 299-bit register for signal <pix_data_o>.
    Found 1-bit register for signal <area_pop>.
    Found 1-bit register for signal <area_push>.
    Found 6-bit register for signal <cnt>.
    Found 6-bit adder for signal <cnt$addsub0000> created at line 353.
    Found 10-bit subtractor for signal <dtx0$addsub0000> created at line 234.
    Found 10-bit subtractor for signal <dtx1$addsub0000> created at line 235.
    Found 10-bit subtractor for signal <dtx2$addsub0000> created at line 236.
    Found 9-bit subtractor for signal <dty0$addsub0000> created at line 237.
    Found 9-bit subtractor for signal <dty1$addsub0000> created at line 238.
    Found 9-bit subtractor for signal <dty2$addsub0000> created at line 239.
    Found 10-bit register for signal <dx0>.
    Found 10-bit subtractor for signal <dx0$sub0000> created at line 217.
    Found 10-bit adder for signal <dx0$sub0001> created at line 217.
    Found 10-bit register for signal <dx1>.
    Found 10-bit subtractor for signal <dx1$sub0000> created at line 219.
    Found 10-bit adder for signal <dx1$sub0001> created at line 219.
    Found 10-bit register for signal <dx2>.
    Found 10-bit subtractor for signal <dx2$sub0000> created at line 221.
    Found 10-bit adder for signal <dx2$sub0001> created at line 221.
    Found 9-bit register for signal <dy0>.
    Found 9-bit subtractor for signal <dy0$sub0000> created at line 218.
    Found 9-bit register for signal <dy1>.
    Found 9-bit subtractor for signal <dy1$sub0000> created at line 220.
    Found 9-bit register for signal <dy2>.
    Found 9-bit subtractor for signal <dy2$sub0000> created at line 222.
    Found 18-bit register for signal <ex0>.
    Found 18-bit adder for signal <ex0$add0000> created at line 355.
    Found 18-bit register for signal <ex1>.
    Found 18-bit adder for signal <ex1$add0000> created at line 356.
    Found 18-bit register for signal <ex2>.
    Found 18-bit adder for signal <ex2$add0000> created at line 357.
    Found 9-bit comparator greatequal for signal <maxx$cmp_ge0000> created at line 286.
    Found 9-bit comparator greatequal for signal <maxx$cmp_ge0001> created at line 287.
    Found 9-bit comparator greatequal for signal <maxx$cmp_ge0002> created at line 290.
    Found 8-bit comparator greatequal for signal <maxy$cmp_ge0000> created at line 298.
    Found 8-bit comparator greatequal for signal <maxy$cmp_ge0001> created at line 299.
    Found 8-bit comparator greatequal for signal <maxy$cmp_ge0002> created at line 302.
    Found 9-bit comparator lessequal for signal <minx$cmp_le0000> created at line 274.
    Found 9-bit comparator lessequal for signal <minx$cmp_le0001> created at line 275.
    Found 9-bit comparator lessequal for signal <minx$cmp_le0002> created at line 278.
    Found 8-bit comparator lessequal for signal <miny$cmp_le0000> created at line 310.
    Found 8-bit comparator lessequal for signal <miny$cmp_le0001> created at line 311.
    Found 8-bit comparator lessequal for signal <miny$cmp_le0002> created at line 314.
    Found 19-bit comparator less for signal <pix_data_o$cmp_lt0000> created at line 362.
    Found 19-bit comparator less for signal <pix_data_o$cmp_lt0001> created at line 362.
    Found 19-bit comparator less for signal <pix_data_o$cmp_lt0002> created at line 362.
    Found 1-bit register for signal <rastd_req>.
    Found 1-bit register for signal <start>.
    Found 9-bit comparator equal for signal <state$cmp_eq0001> created at line 389.
    Found 8-bit comparator equal for signal <state$cmp_eq0002> created at line 389.
    Found 19-bit comparator greatequal for signal <state$cmp_ge0000> created at line 362.
    Found 19-bit comparator greatequal for signal <state$cmp_ge0001> created at line 362.
    Found 19-bit comparator greatequal for signal <state$cmp_ge0002> created at line 362.
    Found 9-bit register for signal <tempx>.
    Found 9-bit adder for signal <tempx$addsub0000> created at line 395.
    Found 8-bit register for signal <tempy>.
    Found 8-bit adder for signal <tempy$addsub0000> created at line 393.
    Found 10x10-bit multiplier for signal <tmpex00$mult0001> created at line 251.
    Found 9x9-bit multiplier for signal <tmpex01$mult0000> created at line 252.
    Found 10x10-bit multiplier for signal <tmpex10$mult0001> created at line 253.
    Found 9x9-bit multiplier for signal <tmpex11$mult0000> created at line 254.
    Found 10x10-bit multiplier for signal <tmpex20$mult0001> created at line 255.
    Found 9x9-bit multiplier for signal <tmpex21$mult0000> created at line 256.
    Found 21x18-bit multiplier for signal <u_param$mult0001> created at line 407.
    Found 21x18-bit multiplier for signal <v_param$mult0001> created at line 408.
    Found 9-bit register for signal <x0_tmp>.
    Found 9-bit register for signal <x1_tmp>.
    Found 9-bit register for signal <x2_tmp>.
    Found 8-bit register for signal <y0_tmp>.
    Found 8-bit register for signal <y1_tmp>.
    Found 8-bit register for signal <y2_tmp>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 489 D-type flip-flop(s).
	inferred  21 Adder/Subtractor(s).
	inferred   8 Multiplier(s).
	inferred  20 Comparator(s).
Unit <tri_raster> synthesized.


Synthesizing Unit <tri_z_buffer>.
    Related source file is "tri_z_buffer.v".
WARNING:Xst:646 - Signal <v0_wack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v0_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v0_aemp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <new_z_value_reg<37:36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <new_z_value_reg<19:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addry_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_i (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <valid_pix_o>.
    Found 299-bit register for signal <pix_data_o>.
    Found 17-bit register for signal <addra>.
    Found 17-bit adder for signal <addra$addsub0000> created at line 105.
    Found 17-bit adder for signal <addrb>.
    Found 8x9-bit multiplier for signal <addry_in>.
    Found 16-bit register for signal <dina>.
    Found 38-bit adder for signal <new_z_value_reg>.
    Found 38-bit adder for signal <new_z_value_reg$addsub0000> created at line 197.
    Found 16-bit comparator greater for signal <pix_data_o$cmp_gt0000> created at line 143.
    Found 1-bit register for signal <pix_req>.
    Found 16-bit comparator lessequal for signal <state$cmp_le0000> created at line 143.
    Found 9-bit register for signal <tempx>.
    Found 8-bit register for signal <tempy>.
    Found 21-bit register for signal <u_param>.
    Found 21x17-bit multiplier for signal <u_z10>.
    Found 1-bit register for signal <v0_pop>.
    Found 1-bit register for signal <v0_push>.
    Found 21-bit register for signal <v_param>.
    Found 21x17-bit multiplier for signal <v_z20>.
    Found 1-bit register for signal <wea>.
    Found 16-bit register for signal <z0_value>.
    Found 17-bit subtractor for signal <z10>.
    Found 16-bit register for signal <z1_value>.
    Found 17-bit subtractor for signal <z20>.
    Found 16-bit register for signal <z2_value>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 444 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   3 Multiplier(s).
	inferred   2 Comparator(s).
Unit <tri_z_buffer> synthesized.


Synthesizing Unit <tri_vertex_color>.
    Related source file is "tri_vertex_color.v".
WARNING:Xst:646 - Signal <v0_wack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v0_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v0_dout<281:250>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v0_dout<225:218>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v0_dout<201:170>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v0_dout<145:138>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v0_dout<121:90>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v0_dout<65:58>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v0_aemp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <red_reg<28>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <red_reg<19:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <green_reg<28>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <green_reg<19:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <blue_reg<28>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <blue_reg<19:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ty_reg<28>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ty_reg<19:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Tx_reg<28>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Tx_reg<19:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 86 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_i (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:643 - "tri_vertex_color.v" line 170: The result of a 22x9-bit multiplication is partially used. Only the 29 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "tri_vertex_color.v" line 169: The result of a 22x9-bit multiplication is partially used. Only the 29 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "tri_vertex_color.v" line 168: The result of a 22x9-bit multiplication is partially used. Only the 29 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "tri_vertex_color.v" line 167: The result of a 22x9-bit multiplication is partially used. Only the 29 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "tri_vertex_color.v" line 166: The result of a 22x9-bit multiplication is partially used. Only the 29 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "tri_vertex_color.v" line 165: The result of a 22x9-bit multiplication is partially used. Only the 29 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "tri_vertex_color.v" line 164: The result of a 22x9-bit multiplication is partially used. Only the 29 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "tri_vertex_color.v" line 163: The result of a 22x9-bit multiplication is partially used. Only the 29 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "tri_vertex_color.v" line 162: The result of a 22x9-bit multiplication is partially used. Only the 29 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "tri_vertex_color.v" line 161: The result of a 22x9-bit multiplication is partially used. Only the 29 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 1-bit register for signal <valid_pix_o>.
    Found 57-bit register for signal <pix_data_o>.
    Found 8-bit register for signal <b0>.
    Found 8-bit register for signal <b1>.
    Found 8-bit register for signal <b2>.
    Found 9-bit subtractor for signal <blue10>.
    Found 9-bit subtractor for signal <blue20>.
    Found 29-bit adder for signal <blue_reg>.
    Found 29-bit adder for signal <blue_reg$addsub0000> created at line 212.
    Found 8-bit register for signal <g0>.
    Found 8-bit register for signal <g1>.
    Found 8-bit register for signal <g2>.
    Found 9-bit subtractor for signal <green10>.
    Found 9-bit subtractor for signal <green20>.
    Found 29-bit adder for signal <green_reg>.
    Found 29-bit adder for signal <green_reg$addsub0000> created at line 211.
    Found 1-bit register for signal <pix_req>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 9-bit subtractor for signal <red10>.
    Found 9-bit subtractor for signal <red20>.
    Found 29-bit adder for signal <red_reg>.
    Found 29-bit adder for signal <red_reg$addsub0000> created at line 210.
    Found 9-bit register for signal <tempx>.
    Found 8-bit register for signal <tempy>.
    Found 8-bit register for signal <Tx0>.
    Found 8-bit register for signal <Tx1>.
    Found 9-bit subtractor for signal <Tx10>.
    Found 8-bit register for signal <Tx2>.
    Found 9-bit subtractor for signal <Tx20>.
    Found 29-bit adder for signal <Tx_reg>.
    Found 29-bit adder for signal <Tx_reg$addsub0000> created at line 213.
    Found 8-bit register for signal <Ty0>.
    Found 8-bit register for signal <Ty1>.
    Found 9-bit subtractor for signal <Ty10>.
    Found 8-bit register for signal <Ty2>.
    Found 9-bit subtractor for signal <Ty20>.
    Found 29-bit adder for signal <Ty_reg>.
    Found 29-bit adder for signal <Ty_reg$addsub0000> created at line 214.
    Found 22x9-bit multiplier for signal <u_blue10$mult0001> created at line 165.
    Found 22x9-bit multiplier for signal <u_green10$mult0001> created at line 163.
    Found 21-bit register for signal <u_param>.
    Found 22x9-bit multiplier for signal <u_red10$mult0001> created at line 161.
    Found 22x9-bit multiplier for signal <u_Tx10$mult0001> created at line 167.
    Found 22x9-bit multiplier for signal <u_Ty10$mult0001> created at line 169.
    Found 1-bit register for signal <v0_pop>.
    Found 1-bit register for signal <v0_push>.
    Found 22x9-bit multiplier for signal <v_blue20$mult0001> created at line 166.
    Found 22x9-bit multiplier for signal <v_green20$mult0001> created at line 164.
    Found 21-bit register for signal <v_param>.
    Found 22x9-bit multiplier for signal <v_red20$mult0001> created at line 162.
    Found 22x9-bit multiplier for signal <v_Tx20$mult0001> created at line 168.
    Found 22x9-bit multiplier for signal <v_Ty20$mult0001> created at line 170.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 240 D-type flip-flop(s).
	inferred  20 Adder/Subtractor(s).
	inferred  10 Multiplier(s).
Unit <tri_vertex_color> synthesized.


Synthesizing Unit <tri_texture_map>.
    Related source file is "tri_texture_map.v".
WARNING:Xst:653 - Signal <wea> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <v0_wack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v0_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v0_aemp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tempy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tempx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dina> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
WARNING:Xst:653 - Signal <addra> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
WARNING:Xst:646 - Signal <Ty<7:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_i (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <valid_pix_o>.
    Found 41-bit register for signal <pix_data_o>.
    Found 12-bit adder for signal <addrb>.
    Found 1-bit register for signal <pix_req>.
    Found 8-bit register for signal <Tx>.
    Found 8-bit register for signal <Ty>.
    Found 1-bit register for signal <v0_pop>.
    Found 1-bit register for signal <v0_push>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  61 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <tri_texture_map> synthesized.


Synthesizing Unit <dvi_out>.
    Related source file is "dvi_out.v".
Unit <dvi_out> synthesized.


Synthesizing Unit <matrix_transformation>.
    Related source file is "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/matrix_transformation.vhd".
WARNING:Xst:647 - Input <eof> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <divz_underflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <divz_rdy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <divz_overflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <divz_invalid_op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <divz_divide_by_zero> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <divy_underflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <divy_rdy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <divy_overflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <divy_invalid_op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <divy_divide_by_zero> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <divx_underflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <divx_overflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <divx_invalid_op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <divx_divide_by_zero> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <divc_pipe_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 128-bit register for signal <color_pipe_dly>.
    Found 128-bit register for signal <Tx_pipe_dly>.
    Found 128-bit register for signal <Ty_pipe_dly>.
    Summary:
	inferred 384 D-type flip-flop(s).
Unit <matrix_transformation> synthesized.


Synthesizing Unit <line_creator>.
    Related source file is "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/line_creator.vhd".
WARNING:Xst:647 - Input <eof> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rslt_y2_dely> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rslt_y1_dely> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rslt_x2_dely> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rslt_x1_dely> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rslt_valid_delay> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rslt_state<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <almost_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <almost_empty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ty_out<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Tx_out<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <color_out>.
    Found 32-bit register for signal <color_pipe_dly>.
    Found 9-bit register for signal <rslt_x0_dely>.
    Found 8-bit register for signal <rslt_y0_dely>.
    Found 16-bit register for signal <rslt_z0_dely>.
    Found 32-bit register for signal <Tx_out>.
    Found 32-bit register for signal <Tx_pipe_dly>.
    Found 32-bit register for signal <Ty_out>.
    Found 32-bit register for signal <Ty_pipe_dly>.
    Found 1-bit register for signal <valid_out_delay>.
    Summary:
	inferred 226 D-type flip-flop(s).
Unit <line_creator> synthesized.


Synthesizing Unit <raster_sys>.
    Related source file is "raster_sys.v".
WARNING:Xst:647 - Input <background> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <zbt_clk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wea> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_hsync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ver_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_d0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v0_wack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v0_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v0_count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v0_aemp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sys_clk_lock> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sys_clk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ready_pix_param> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pixcel_row<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pixcel_col<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addra> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <sta_rv> of Case statement line 256 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <sta_rv> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_7> for signal <sta_rv>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 19                                             |
    | Inputs             | 1                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | pix_ready_raster (positive)                    |
    | Reset              | nrst_done (negative)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:643 - "raster_sys.v" line 565: The result of a 9x9-bit multiplication is partially used. Only the 17 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "raster_sys.v" line 383: The result of a 10x9-bit multiplication is partially used. Only the 18 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "raster_sys.v" line 382: The result of a 10x9-bit multiplication is partially used. Only the 18 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 19-bit subtractor for signal <$sub0000> created at line 387.
    Found 17-bit register for signal <addra_buf>.
    Found 17-bit adder for signal <addra_buf$share0000> created at line 595.
    Found 17-bit register for signal <addrb_buf>.
    Found 17-bit adder for signal <addrb_buf$add0000> created at line 568.
    Found 8x9-bit multiplier for signal <addry_in>.
    Found 9x9-bit multiplier for signal <addry_out$mult0001> created at line 565.
    Found 17-bit register for signal <area>.
    Found 17-bit register for signal <area_reg>.
    Found 17-bit subtractor for signal <area_reg$mux0000>.
    Found 24-bit register for signal <dina_buf>.
    Found 4-bit up counter for signal <eof_cnt>.
    Found 1-bit register for signal <eof_d0>.
    Found 1-bit register for signal <eof_d1>.
    Found 1-bit register for signal <eof_d10>.
    Found 1-bit register for signal <eof_d11>.
    Found 1-bit register for signal <eof_d12>.
    Found 1-bit register for signal <eof_d13>.
    Found 1-bit register for signal <eof_d14>.
    Found 1-bit register for signal <eof_d2>.
    Found 1-bit register for signal <eof_d3>.
    Found 1-bit register for signal <eof_d4>.
    Found 1-bit register for signal <eof_d5>.
    Found 1-bit register for signal <eof_d6>.
    Found 1-bit register for signal <eof_d7>.
    Found 1-bit register for signal <eof_d8>.
    Found 1-bit register for signal <eof_d9>.
    Found 18-bit register for signal <m1>.
    Found 10x9-bit multiplier for signal <m1$mult0001> created at line 382.
    Found 18-bit register for signal <m2>.
    Found 10x9-bit multiplier for signal <m2$mult0001> created at line 383.
    Found 97-bit register for signal <pix_data_v0>.
    Found 97-bit register for signal <pix_data_v1>.
    Found 97-bit register for signal <pix_data_v2>.
    Found 1-bit register for signal <pix_valid_sys>.
    Found 9-bit register for signal <pix_x>.
    Found 8-bit register for signal <pix_y>.
    Found 1-bit register for signal <ras_en>.
    Found 1-bit register for signal <rastd_req>.
    Found 1-bit register for signal <set_valid>.
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <v0_pop>.
    Found 1-bit register for signal <v0_push>.
    Found 97-bit register for signal <v0_r>.
    Found 97-bit register for signal <v0_reg>.
    Found 17-bit comparator equal for signal <v0_reg$cmp_eq0000>.
    Found 17-bit comparator equal for signal <v0_reg$cmp_eq0001>.
    Found 17-bit comparator equal for signal <v0_reg$cmp_eq0002>.
    Found 10-bit register for signal <v1>.
    Found 10-bit subtractor for signal <v1$mux0000>.
    Found 97-bit register for signal <v1_r>.
    Found 97-bit register for signal <v1_reg>.
    Found 20-bit comparator greater for signal <v1_reg$cmp_gt0000> created at line 402.
    Found 9-bit register for signal <v2>.
    Found 9-bit subtractor for signal <v2$mux0000>.
    Found 97-bit register for signal <v2_r>.
    Found 97-bit register for signal <v2_reg>.
    Found 10-bit register for signal <v3>.
    Found 10-bit subtractor for signal <v3$mux0000>.
    Found 9-bit register for signal <v4>.
    Found 9-bit subtractor for signal <v4$mux0000>.
    Found 1-bit register for signal <valid>.
    Found 1-bit register for signal <vga_eof_meta>.
    Found 1-bit register for signal <vga_eof_sync>.
    Found 1-bit register for signal <vga_eof_sync_d>.
    Found 1-bit register for signal <wea_buf>.
    Found 9-bit register for signal <x0_l>.
    Found 9-bit register for signal <x0_tmp>.
    Found 9-bit register for signal <x1_l>.
    Found 9-bit register for signal <x2_l>.
    Found 8-bit register for signal <y0_l>.
    Found 8-bit register for signal <y0_tmp>.
    Found 8-bit comparator lessequal for signal <y0_tmp$cmp_le0000> created at line 344.
    Found 8-bit comparator lessequal for signal <y0_tmp$cmp_le0001> created at line 345.
    Found 8-bit comparator lessequal for signal <y0_tmp$cmp_le0002> created at line 360.
    Found 8-bit register for signal <y1_l>.
    Found 8-bit register for signal <y2_l>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 1151 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
	inferred   7 Comparator(s).
Unit <raster_sys> synthesized.


Synthesizing Unit <FIFOTODVI>.
    Related source file is "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/FIFOTODVI.vhd".
WARNING:Xst:647 - Input <vga_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <zmax_float18> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <z_clipping> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <y_clipping> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <y1_line_creator> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <y0_line_creator> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <x_clipping> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <x1_line_creator> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <x0_line_creator> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wr_ack4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wr_ack3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wr_ack2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wr_ack1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wr_ack0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <w_view> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <w_screen> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vsync_n_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_vsync_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_valid_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_rpop> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_req> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_rempty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_red> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_rdata> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_rafull> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_hsync_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_green> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_fifo_afull> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_eof_sync_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_eof_sync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_eof_meta> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_eof> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_data_val> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_blue> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_afull> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_clipping> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <valid4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <valid3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <valid2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <valid1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <valid0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <test_pop4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <test_pop3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <test_pop2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <test_pop1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <test_pop0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <test_data4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <test_data3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <test_data2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <test_data1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <test_data0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <red_value_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prog_full4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prog_full3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prog_full2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prog_full1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prog_full0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prog_empty4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prog_empty3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prog_empty2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prog_empty1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prog_empty0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pixel_full_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pixel_empty_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pixel_afull_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pixel_aempty_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pix_ready_clipping> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <monitor_data6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <monitor_data5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <monitor_data4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <monitor_data3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <monitor_data2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <monitor_data1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <monitor_data0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jiance> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ila_0_trig3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ila_0_trig2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ila_0_trig1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ila_0_trig0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hsync_n_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ground> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <green_value_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gpu_wpush> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gpu_wdata> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gpu_wafull> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gpu_rnw> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gpu_req> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gpu_afull> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gpu_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <full4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <full3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <full2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <full1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <full0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <float18_out_val_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <empty4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <empty3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <empty2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <empty1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <empty0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <color_line_creator> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <color_clipping> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <blue_value_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Ty_line_creator> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Ty_clipping> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Tx_line_creator> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Tx_clipping> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MONITOR_GPU> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 96-bit register for signal <color_dly>.
    Found 6-bit register for signal <matrix_sel_dly>.
    Found 12-bit register for signal <matrix_waddr_dly>.
    Found 3-bit register for signal <matrix_we_dly>.
    Found 3-bit register for signal <pix_valid_dly>.
    Found 96-bit register for signal <Tx_dly>.
    Found 96-bit register for signal <Ty_dly>.
    Summary:
	inferred 312 D-type flip-flop(s).
Unit <FIFOTODVI> synthesized.


Synthesizing Unit <top>.
    Related source file is "D:/gpu_test_v3_1122_20110621/gpu_test_20110813/top.vhd".
WARNING:Xst:2565 - Inout <fpga_0_IIC_EEPROM_Scl_pin> is never assigned.
WARNING:Xst:647 - Input <dvi_reset_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <fpga_0_IIC_EEPROM_Sda_pin> is never assigned.
WARNING:Xst:1780 - Signal <zbt_wen_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <zbt_wdata_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <zbt_ts_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <zbt_rdata_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <zbt_oen_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <zbt_cen_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <zbt_addr_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <z_in_test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <y_screen> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <y_in_test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <y1_buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <y0_buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <x_screen> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <x_in_test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <x1_buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <x0_buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <write_cmd_count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <w_in_test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <video_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_clk_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vdd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_screen> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sys_clk_125> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reset_0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pix_valid_test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pix_ready_test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <locked> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gnd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dvi_vsync_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dvi_hsync_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dvi_data_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dvi_data2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dvi_data1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <double_vga_clk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cpu_write_staue> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cpu_we> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <cpu_wdone> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <cpu_wdata> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cpu_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <cpu_rdata> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000000000000000.
WARNING:Xst:653 - Signal <cpu_dval> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <cpu_addr_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cpu_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <color_test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <color_screen> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <color> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IIC_EEPROM_Sda_T_pin> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IIC_EEPROM_Sda_O_pin> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <IIC_EEPROM_Sda_I_pin> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <IIC_EEPROM_Scl_T_pin> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IIC_EEPROM_Scl_O_pin> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <IIC_EEPROM_Scl_I_pin> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 25
 10x10-bit multiplier                                  : 3
 10x9-bit multiplier                                   : 2
 21x17-bit multiplier                                  : 2
 21x18-bit multiplier                                  : 2
 22x9-bit multiplier                                   : 10
 8x9-bit multiplier                                    : 2
 9x9-bit multiplier                                    : 4
# Adders/Subtractors                                   : 62
 10-bit adder                                          : 3
 10-bit subtractor                                     : 8
 12-bit adder                                          : 1
 12-bit subtractor                                     : 2
 17-bit adder                                          : 4
 17-bit subtractor                                     : 3
 18-bit adder                                          : 3
 19-bit subtractor                                     : 1
 2-bit adder                                           : 4
 29-bit adder                                          : 10
 38-bit adder                                          : 2
 6-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 18
# Counters                                             : 15
 10-bit up counter                                     : 4
 12-bit up counter                                     : 1
 2-bit up counter                                      : 4
 32-bit up counter                                     : 1
 4-bit up counter                                      : 4
 5-bit up counter                                      : 1
# Registers                                            : 605
 1-bit register                                        : 387
 10-bit register                                       : 5
 16-bit register                                       : 5
 17-bit register                                       : 5
 18-bit register                                       : 64
 2-bit register                                        : 7
 21-bit register                                       : 4
 24-bit register                                       : 1
 28-bit register                                       : 1
 299-bit register                                      : 2
 32-bit register                                       : 63
 4-bit register                                        : 3
 41-bit register                                       : 1
 57-bit register                                       : 1
 6-bit register                                        : 1
 8-bit register                                        : 29
 9-bit register                                        : 17
 97-bit register                                       : 9
# Latches                                              : 4
 8-bit latch                                           : 2
 9-bit latch                                           : 2
# Comparators                                          : 37
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 4
 12-bit comparator equal                               : 2
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator equal                               : 3
 19-bit comparator greatequal                          : 3
 19-bit comparator less                                : 3
 20-bit comparator greater                             : 1
 8-bit comparator equal                                : 1
 8-bit comparator greatequal                           : 3
 8-bit comparator lessequal                            : 6
 9-bit comparator equal                                : 1
 9-bit comparator greatequal                           : 3
 9-bit comparator lessequal                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <test/raster_sys_0/sta_rv/FSM> on signal <sta_rv[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0011
 0011  | 0010
 0100  | 0110
 0101  | 0111
 0110  | 0101
 0111  | 0100
 1000  | 1100
 1001  | 1101
 1010  | 1111
 1011  | 1110
 1100  | 1010
 1101  | 1011
 1110  | 1001
 1111  | 1000
-------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <test/raster_sys_0/inst_tri_texture_map/state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0010  | 001
 0011  | 011
 0100  | 010
 0101  | 110
-------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <test/raster_sys_0/inst_tri_vertex_color/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <test/raster_sys_0/inst_tri_z_buffer/state/FSM> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <test/raster_sys_0/inst_tri_rast/state/FSM> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <test/raster_sys_0/v_sync_inst/cur_state/FSM> on signal <cur_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00100 | 001
 00010 | 011
 01000 | 010
 10000 | 110
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <test/raster_sys_0/h_sync_inst/cur_state/FSM> on signal <cur_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 011
 01000 | 010
 10000 | 110
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <test/raster_sys_0/iic_init_inst/c_state/FSM> on signal <c_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 001
 001   | 000
 010   | 011
 011   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Loading device for application Rf_Device from file '5vlx110t.nph' in environment C:\Xilinx\10.1\ISE.
Reading core <microblaze_0_wrapper.ngc>.
Reading core <mb_plb_wrapper.ngc>.
Reading core <ilmb_wrapper.ngc>.
Reading core <dlmb_wrapper.ngc>.
Reading core <dlmb_cntlr_wrapper.ngc>.
Reading core <ilmb_cntlr_wrapper.ngc>.
Reading core <lmb_bram_wrapper.ngc>.
Reading core <rs232_uart_1_wrapper.ngc>.
Reading core <push_buttons_5bit_wrapper.ngc>.
Reading core <iic_eeprom_wrapper.ngc>.
Reading core <ddr2_sdram_wrapper.ngc>.
Reading core <sysace_compactflash_wrapper.ngc>.
Reading core <clock_generator_0_wrapper.ngc>.
Reading core <debug_module_wrapper.ngc>.
Reading core <proc_sys_reset_0_wrapper.ngc>.
Reading core <register_control_0_wrapper.ngc>.
Reading core <float32to18model.ngc>.
Reading core <dist_ram_2port_1clk_translation.ngc>.
Reading core <float18_mult_translation.ngc>.
Reading core <float18_add_translation.ngc>.
Reading core <float18_fix_conv_x.ngc>.
Reading core <float18_fix_conv_y.ngc>.
Reading core <float18_fix_conv_z.ngc>.
Reading core <Z_buffer.ngc>.
Reading core <vertex_color_fifo.ngc>.
Reading core <Tex_buffer.ngc>.
Reading core <tri_texture_fifo.ngc>.
Reading core <tri_raster_fifo.ngc>.
Reading core <tri_area_fifo.ngc>.
Reading core <recip.ngc>.
Reading core <fifo_translation.ngc>.
Reading core <fifo_linecreator.ngc>.
Reading core <buffer_RAM.ngc>.
Reading core <icon1.ngc>.
Reading core <ila1.ngc>.
Reading core <ila4.ngc>.
Reading core <ila3.ngc>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <push_buttons_5bit_wrapper> for timing and area information for instance <Push_Buttons_5Bit>.
Loading core <iic_eeprom_wrapper> for timing and area information for instance <IIC_EEPROM>.
Loading core <ddr2_sdram_wrapper> for timing and area information for instance <DDR2_SDRAM>.
Loading core <sysace_compactflash_wrapper> for timing and area information for instance <SysACE_CompactFlash>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <register_control_0_wrapper> for timing and area information for instance <register_control_0>.
Loading core <float32to18model> for timing and area information for instance <gen1[0].float32_float18>.
Loading core <float32to18model> for timing and area information for instance <gen1[1].float32_float18>.
Loading core <float32to18model> for timing and area information for instance <gen1[2].float32_float18>.
Loading core <float32to18model> for timing and area information for instance <gen1[3].float32_float18>.
Loading core <float32to18model> for timing and area information for instance <gen1[4].float32_float18>.
Loading core <float32to18model> for timing and area information for instance <gen1[5].float32_float18>.
Loading core <float32to18model> for timing and area information for instance <gen1[6].float32_float18>.
Loading core <float32to18model> for timing and area information for instance <gen1[7].float32_float18>.
Loading core <float32to18model> for timing and area information for instance <gen1[8].float32_float18>.
Loading core <dist_ram_2port_1clk_translation> for timing and area information for instance <matrix_ram_0>.
Loading core <float18_mult_translation> for timing and area information for instance <mult_0>.
Loading core <float18_mult_translation> for timing and area information for instance <mult_1>.
Loading core <float18_mult_translation> for timing and area information for instance <mult_2>.
Loading core <float18_mult_translation> for timing and area information for instance <mult_3>.
Loading core <float18_add_translation> for timing and area information for instance <adder_0_1>.
Loading core <float18_add_translation> for timing and area information for instance <adder_2_3>.
Loading core <float18_add_translation> for timing and area information for instance <adder_0_1_2_3>.
Loading core <float18_fix_conv_x> for timing and area information for instance <float18_fix_convx>.
Loading core <float18_fix_conv_y> for timing and area information for instance <float18_fix_convy>.
Loading core <float18_fix_conv_z> for timing and area information for instance <float18_fix_convz>.
Loading core <Z_buffer> for timing and area information for instance <inst_Z_buffer>.
Loading core <vertex_color_fifo> for timing and area information for instance <inst_z_buffer_fifo>.
Loading core <vertex_color_fifo> for timing and area information for instance <inst_vertex_color_fifo>.
Loading core <Tex_buffer> for timing and area information for instance <inst_Tex_buffer>.
Loading core <tri_texture_fifo> for timing and area information for instance <inst_tri_texture_fifo>.
Loading core <tri_raster_fifo> for timing and area information for instance <inst_raster_fifo_v0>.
Loading core <tri_raster_fifo> for timing and area information for instance <inst_raster_fifo_v1>.
Loading core <tri_raster_fifo> for timing and area information for instance <inst_raster_fifo_v2>.
Loading core <tri_area_fifo> for timing and area information for instance <inst_tri_area_fifo>.
Loading core <recip> for timing and area information for instance <recip_inst>.
Loading core <fifo_translation> for timing and area information for instance <pix_fifo_0>.
Loading core <fifo_linecreator> for timing and area information for instance <pix_fifo_0>.
Loading core <tri_raster_fifo> for timing and area information for instance <inst_raster_fifo_v0>.
Loading core <buffer_RAM> for timing and area information for instance <inst0_buffer_RAM>.
Loading core <icon1> for timing and area information for instance <icon1_inst>.
Loading core <ila1> for timing and area information for instance <ila1_inst>.
Loading core <ila4> for timing and area information for instance <ila4_inst>.
Loading core <ila3> for timing and area information for instance <ila3_inst>.

Synthesizing (advanced) Unit <raster_sys>.
	Multiplier <Mmult_addry_out_mult0001> in block <raster_sys> and adder/subtractor <Madd_addrb_buf_add0000> in block <raster_sys> are combined into a MAC<Maddsub_addry_out_mult0001>.
	The following registers are also absorbed by the MAC: <addrb_buf> in block <raster_sys>.
	Found pipelined multiplier on signal <addry_in>:
		- 1 pipeline level(s) found in a register on signal <pix_y>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <m1_mult0001>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <v1>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <v4>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <m2_mult0001>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <v3>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <v2>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_addry_in by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_m1_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_m2_mult0001 by adding 1 register level(s).
Unit <raster_sys> synthesized (advanced).

Synthesizing (advanced) Unit <recip_inst>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal fractional<19> may hinder XST clustering optimizations.
Unit <recip_inst> synthesized (advanced).

Synthesizing (advanced) Unit <tri_raster>.
	Found pipelined multiplier on signal <tmpex21_mult0000>:
		- 1 pipeline level(s) found in a register on signal <dy2>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <tmpex11_mult0000>:
		- 1 pipeline level(s) found in a register on signal <dy1>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <tmpex01_mult0000>:
		- 1 pipeline level(s) found in a register on signal <dy0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <v_param>:
		- 1 pipeline level(s) found in a register on signal <ex0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <tmpex20_mult0001>:
		- 1 pipeline level(s) found in a register on signal <dx2>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <u_param>:
		- 1 pipeline level(s) found in a register on signal <ex2>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <tmpex10_mult0001>:
		- 1 pipeline level(s) found in a register on signal <dx1>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <tmpex00_mult0001>:
		- 1 pipeline level(s) found in a register on signal <dx0>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_tmpex21_mult0000 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_tmpex11_mult0000 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_tmpex01_mult0000 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_v_param_mult0001 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_tmpex20_mult0001 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_u_param_mult0001 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_tmpex10_mult0001 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_tmpex00_mult0001 by adding 2 register level(s).
Unit <tri_raster> synthesized (advanced).

Synthesizing (advanced) Unit <tri_vertex_color>.
	Found pipelined multiplier on signal <u_Ty10>:
		- 1 pipeline level(s) found in a register on signal <u_param>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <v_Ty20>:
		- 1 pipeline level(s) found in a register on signal <v_param>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <v_Tx20>:
		- 1 pipeline level(s) found in a register on signal <v_param>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <u_Tx10>:
		- 1 pipeline level(s) found in a register on signal <u_param>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <v_blue20>:
		- 1 pipeline level(s) found in a register on signal <v_param>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <u_blue10>:
		- 1 pipeline level(s) found in a register on signal <u_param>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <v_green20>:
		- 1 pipeline level(s) found in a register on signal <v_param>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <v_red20>:
		- 1 pipeline level(s) found in a register on signal <v_param>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <u_green10>:
		- 1 pipeline level(s) found in a register on signal <u_param>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <u_red10>:
		- 1 pipeline level(s) found in a register on signal <u_param>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_u_Ty10_mult0001 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_v_Ty20_mult0001 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_v_Tx20_mult0001 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_u_Tx10_mult0001 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_v_blue20_mult0001 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_u_blue10_mult0001 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_v_green20_mult0001 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_v_red20_mult0001 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_u_green10_mult0001 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_u_red10_mult0001 by adding 2 register level(s).
Unit <tri_vertex_color> synthesized (advanced).

Synthesizing (advanced) Unit <tri_z_buffer>.
	Multiplier <Mmult_addry_in> in block <tri_z_buffer> and adder/subtractor <Madd_addrb> in block <tri_z_buffer> are combined into a MAC<Maddsub_addry_in>.
	The following registers are also absorbed by the MAC: <tempy> in block <tri_z_buffer>, <tempx> in block <tri_z_buffer>.
	Found pipelined multiplier on signal <v_z20>:
		- 1 pipeline level(s) found in a register on signal <v_param>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <u_z10>:
		- 1 pipeline level(s) found in a register on signal <u_param>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_v_z20 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_u_z10 by adding 2 register level(s).
Unit <tri_z_buffer> synthesized (advanced).
WARNING:Xst:1710 - FF/Latch <SDA_BUFFER_0> (without init value) has a constant value of 0 in block <iic_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Ty_6> of sequential type is unconnected in block <tri_texture_map>.
WARNING:Xst:2677 - Node <Ty_7> of sequential type is unconnected in block <tri_texture_map>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_8> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_9> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_10> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_11> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_12> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_13> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_14> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_15> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_16> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_17> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_18> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_19> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_20> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_21> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_22> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_23> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_24> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_25> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_26> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_27> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_28> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_29> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_30> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_pipe_dly_31> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_8> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_9> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_10> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_11> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_12> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_13> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_14> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_15> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_16> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_17> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_18> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_19> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_20> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_21> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_22> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_23> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_24> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_25> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_26> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_27> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_28> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_29> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_30> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_pipe_dly_31> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_8> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_9> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_10> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_11> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_12> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_13> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_14> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_15> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_16> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_17> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_18> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_19> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_20> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_21> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_22> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_23> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_24> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_25> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_26> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_27> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_28> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_29> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_30> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Tx_out_31> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_8> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_9> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_10> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_11> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_12> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_13> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_14> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_15> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_16> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_17> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_18> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_19> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_20> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_21> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_22> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_23> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_24> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_25> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_26> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_27> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_28> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_29> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_30> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:2677 - Node <Ty_out_31> of sequential type is unconnected in block <line_creator>.
WARNING:Xst:1710 - FF/Latch <rslt_z0_dely_12> (without init value) has a constant value of 0 in block <line_creator_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rslt_z0_dely_13> (without init value) has a constant value of 0 in block <line_creator_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rslt_z0_dely_14> (without init value) has a constant value of 0 in block <line_creator_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rslt_z0_dely_15> (without init value) has a constant value of 0 in block <line_creator_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Done> of sequential type is unconnected in block <iic_init_inst>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 2
 8x9-to-17-bit MAC                                     : 1
 9x9-to-17-bit MAC                                     : 1
# Multipliers                                          : 23
 10x10-bit registered multiplier                       : 3
 10x9-bit registered multiplier                        : 2
 21x17-bit registered multiplier                       : 2
 21x18-bit registered multiplier                       : 2
 22x9-bit registered multiplier                        : 10
 8x9-bit registered multiplier                         : 1
 9x9-bit registered multiplier                         : 3
# Adders/Subtractors                                   : 60
 10-bit adder                                          : 3
 10-bit subtractor                                     : 8
 12-bit adder                                          : 1
 12-bit subtractor                                     : 2
 17-bit adder                                          : 2
 17-bit subtractor                                     : 3
 18-bit adder                                          : 3
 19-bit subtractor                                     : 1
 2-bit adder                                           : 4
 28-bit adder                                          : 10
 36-bit adder                                          : 2
 6-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 18
# Counters                                             : 15
 10-bit up counter                                     : 4
 12-bit up counter                                     : 1
 2-bit up counter                                      : 4
 32-bit up counter                                     : 1
 4-bit up counter                                      : 4
 5-bit up counter                                      : 1
# Registers                                            : 5563
 Flip-Flops                                            : 5563
# Latches                                              : 4
 8-bit latch                                           : 2
 9-bit latch                                           : 2
# Comparators                                          : 37
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 4
 12-bit comparator equal                               : 2
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator equal                               : 3
 19-bit comparator greatequal                          : 3
 19-bit comparator less                                : 3
 20-bit comparator greater                             : 1
 8-bit comparator equal                                : 1
 8-bit comparator greatequal                           : 3
 8-bit comparator lessequal                            : 6
 9-bit comparator equal                                : 1
 9-bit comparator greatequal                           : 3
 9-bit comparator lessequal                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <ex1_0> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex1_1> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex1_2> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex1_3> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex1_4> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex1_5> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex1_6> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex1_7> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex1_8> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex1_9> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex1_10> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex1_11> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex1_12> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex1_13> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex1_14> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex1_15> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex1_16> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex0_0> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex0_1> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex0_2> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex0_3> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex0_4> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex0_5> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex0_6> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex0_7> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex0_8> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex0_9> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex0_10> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex0_11> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex0_12> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex0_13> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex0_14> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex0_15> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex0_16> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex2_0> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex2_1> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex2_2> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex2_3> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex2_4> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex2_5> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex2_6> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex2_7> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex2_8> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex2_9> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex2_10> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex2_11> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex2_12> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex2_13> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex2_14> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex2_15> of sequential type is unconnected in block <tri_raster>.
WARNING:Xst:2677 - Node <ex2_16> of sequential type is unconnected in block <tri_raster>.

Optimizing unit <top> ...

Optimizing unit <iic_init> ...

Optimizing unit <matrix_mult4x4> ...

Optimizing unit <convers_float18_b> ...

Optimizing unit <tri_z_buffer> ...

Optimizing unit <tri_vertex_color> ...

Optimizing unit <tri_texture_map> ...

Optimizing unit <dvi_out> ...

Optimizing unit <tri_raster> ...

Optimizing unit <matrix_transformation> ...

Optimizing unit <line_creator> ...

Optimizing unit <raster_sys> ...

Optimizing unit <FIFOTODVI> ...
WARNING:Xst:1710 - FF/Latch <test/line_creator_0/rslt_z0_dely_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <test/line_creator_0/rslt_z0_dely_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <test/line_creator_0/rslt_z0_dely_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <test/line_creator_0/rslt_z0_dely_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <test/raster_sys_0/iic_init_inst/Done> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 25.
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_17> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_17_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_19> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_19_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following 2 FFs/Latches : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13_1> <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13_2> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_29> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_29_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_25> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_25_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_16> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_16_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_23> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_23_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_12> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_12_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_28> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_28_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_5> in Unit <Inst_cpu_0/DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/Rst_tocore_4> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <Inst_cpu_0/DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <Inst_cpu_0/DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <Inst_cpu_0/DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <Inst_cpu_0/DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_0> in Unit <Inst_cpu_0/DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_0_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_2> in Unit <Inst_cpu_0/DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <Inst_cpu_0/DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_1> in Unit <Inst_cpu_0/DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_1_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <Inst_cpu_0/mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <Inst_cpu_0/mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <Inst_cpu_0/mb_plb> is equivalent to the following 9 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[41].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[19].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[40].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[18].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[38].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[16].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[36].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[14].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[34].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[12].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[33].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[11].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[41].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[19].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[40].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[18].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[39].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[17].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[42].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[20].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[37].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[15].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[35].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[13].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[33].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[11].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[40].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[18].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[39].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[17].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[38].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[16].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[36].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[14].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[34].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[12].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[41].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[19].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[39].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[17].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[42].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[20].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[37].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[15].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[38].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[16].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Data_Flow_I/FPU_I/mem_Exp_absAsubB_2_8> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Data_Flow_I/FPU_I/mem_Exp_absAsubB_2_8_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[42].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[20].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[37].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[15].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[35].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[13].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[33].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[11].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[40].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[18].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[38].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[16].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[36].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[14].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[36].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[14].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[34].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[12].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[41].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[19].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[39].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[17].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[42].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[20].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[37].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[15].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[35].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[13].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[34].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[12].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Data_Flow_I/FPU_I/mem_absAgtB_2_0> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Data_Flow_I/FPU_I/mem_absAgtB_2_0_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[35].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[13].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[33].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[11].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_25> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_25_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_16> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_16_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_17> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_17_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_28> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_28_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_29> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_29_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_12> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_12_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following 2 FFs/Latches : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13_1> <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13_2> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_23> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_23_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_1> 
INFO:Xst:2260 - The FF/Latch <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_19> in Unit <Inst_cpu_0/register_control_0> is equivalent to the following FF/Latch : <register_control_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_19_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <Inst_cpu_0/DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_5> in Unit <Inst_cpu_0/DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/Rst_tocore_4> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <Inst_cpu_0/DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_0> in Unit <Inst_cpu_0/DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_0_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <Inst_cpu_0/DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <Inst_cpu_0/DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <Inst_cpu_0/DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_2> in Unit <Inst_cpu_0/DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_1> in Unit <Inst_cpu_0/DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_1_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <Inst_cpu_0/mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <Inst_cpu_0/mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <Inst_cpu_0/mb_plb> is equivalent to the following 9 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[35].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[13].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[33].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[11].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[41].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[19].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[39].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[17].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[37].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[15].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[42].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[20].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[38].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[16].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[38].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[16].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[36].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[14].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Data_Flow_I/FPU_I/mem_Exp_absAsubB_2_8> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Data_Flow_I/FPU_I/mem_Exp_absAsubB_2_8_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[34].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[12].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[41].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[19].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[41].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[19].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[39].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[17].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[37].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[15].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[42].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[20].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[35].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[13].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[36].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[14].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[34].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[12].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[40].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[18].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[39].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[17].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[39].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[17].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[42].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[20].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[37].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[15].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[35].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[13].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[33].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[11].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[33].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[11].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[40].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[18].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[38].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[16].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[36].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[14].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[42].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[20].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[37].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[15].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[35].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[13].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[33].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[11].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[41].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[19].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[40].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[18].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[40].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[18].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[38].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[16].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[36].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[14].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[34].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[12].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Data_Flow_I/FPU_I/mem_absAgtB_2_0> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Data_Flow_I/FPU_I/mem_absAgtB_2_0_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[34].PC_Buffer_FDRE> in Unit <Inst_cpu_0/microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[12].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 

Final Macro Processing ...

Processing Unit <top> :
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_0>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_1>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_2>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_3>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_4>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_5>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_6>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_7>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_8>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_9>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_10>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_11>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_12>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_13>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_14>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_15>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_16>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_17>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_18>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_19>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_20>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_21>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_22>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_23>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_24>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_25>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_26>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_27>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_28>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_29>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_30>.
	Found 4-bit shift register for signal <test/world_translation_0/Tx_pipe_dly_3_31>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_0>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_1>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_2>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_3>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_4>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_5>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_6>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_7>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_8>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_9>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_10>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_11>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_12>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_13>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_14>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_15>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_16>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_17>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_18>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_19>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_20>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_21>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_22>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_23>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_24>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_25>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_26>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_27>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_28>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_29>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_30>.
	Found 4-bit shift register for signal <test/world_translation_0/color_pipe_dly_3_31>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_0>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_1>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_2>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_3>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_4>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_5>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_6>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_7>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_8>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_9>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_10>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_11>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_12>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_13>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_14>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_15>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_16>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_17>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_18>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_19>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_20>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_21>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_22>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_23>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_24>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_25>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_26>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_27>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_28>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_29>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_30>.
	Found 4-bit shift register for signal <test/world_translation_0/Ty_pipe_dly_3_31>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_0>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_1>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_2>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_3>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_4>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_5>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_6>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_7>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_8>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_9>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_10>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_11>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_12>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_13>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_14>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_15>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_16>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_17>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_18>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_19>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_20>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_21>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_22>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_23>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_24>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_25>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_26>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_27>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_28>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_29>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_30>.
	Found 4-bit shift register for signal <test/view_translation_0/Tx_pipe_dly_3_31>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_0>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_1>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_2>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_3>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_4>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_5>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_6>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_7>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_8>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_9>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_10>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_11>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_12>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_13>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_14>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_15>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_16>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_17>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_18>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_19>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_20>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_21>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_22>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_23>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_24>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_25>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_26>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_27>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_28>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_29>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_30>.
	Found 4-bit shift register for signal <test/view_translation_0/color_pipe_dly_3_31>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_0>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_1>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_2>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_3>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_4>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_5>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_6>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_7>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_8>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_9>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_10>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_11>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_12>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_13>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_14>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_15>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_16>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_17>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_18>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_19>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_20>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_21>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_22>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_23>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_24>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_25>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_26>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_27>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_28>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_29>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_30>.
	Found 4-bit shift register for signal <test/view_translation_0/Ty_pipe_dly_3_31>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_0>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_1>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_2>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_3>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_4>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_5>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_6>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_7>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_8>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_9>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_10>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_11>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_12>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_13>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_14>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_15>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_16>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_17>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_18>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_19>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_20>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_21>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_22>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_23>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_24>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_25>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_26>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_27>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_28>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_29>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_30>.
	Found 4-bit shift register for signal <test/projection_translation_0/Tx_pipe_dly_3_31>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_0>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_1>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_2>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_3>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_4>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_5>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_6>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_7>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_8>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_9>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_10>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_11>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_12>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_13>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_14>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_15>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_16>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_17>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_18>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_19>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_20>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_21>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_22>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_23>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_24>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_25>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_26>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_27>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_28>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_29>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_30>.
	Found 4-bit shift register for signal <test/projection_translation_0/color_pipe_dly_3_31>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_0>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_1>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_2>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_3>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_4>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_5>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_6>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_7>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_8>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_9>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_10>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_11>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_12>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_13>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_14>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_15>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_16>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_17>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_18>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_19>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_20>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_21>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_22>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_23>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_24>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_25>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_26>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_27>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_28>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_29>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_30>.
	Found 4-bit shift register for signal <test/projection_translation_0/Ty_pipe_dly_3_31>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_0>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_1>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_2>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_3>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_4>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_5>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_6>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_7>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_8>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_9>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_10>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_11>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_12>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_13>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_14>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_15>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_16>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_17>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_18>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_19>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_20>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_21>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_22>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_23>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_24>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_25>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_26>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_27>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_28>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_29>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_30>.
	Found 4-bit shift register for signal <test/screen_translation_0/Tx_pipe_dly_3_31>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_0>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_1>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_2>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_3>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_4>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_5>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_6>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_7>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_8>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_9>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_10>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_11>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_12>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_13>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_14>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_15>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_16>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_17>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_18>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_19>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_20>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_21>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_22>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_23>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_24>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_25>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_26>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_27>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_28>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_29>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_30>.
	Found 4-bit shift register for signal <test/screen_translation_0/color_pipe_dly_3_31>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_0>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_1>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_2>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_3>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_4>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_5>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_6>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_7>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_8>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_9>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_10>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_11>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_12>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_13>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_14>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_15>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_16>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_17>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_18>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_19>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_20>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_21>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_22>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_23>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_24>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_25>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_26>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_27>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_28>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_29>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_30>.
	Found 4-bit shift register for signal <test/screen_translation_0/Ty_pipe_dly_3_31>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4092
 Flip-Flops                                            : 4092
# Shift Registers                                      : 384
 4-bit shift register                                  : 384

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 175

Cell Usage :
# BELS                             : 22359
#      BUF                         : 7
#      GND                         : 87
#      INV                         : 237
#      LUT1                        : 656
#      LUT2                        : 2744
#      LUT3                        : 2528
#      LUT4                        : 2328
#      LUT5                        : 1909
#      LUT6                        : 4902
#      LUT6_2                      : 31
#      MULT_AND                    : 12
#      MUXCY                       : 3145
#      MUXCY_L                     : 452
#      MUXF5                       : 120
#      MUXF6                       : 1
#      MUXF7                       : 445
#      MUXF8                       : 26
#      VCC                         : 80
#      XORCY                       : 2649
# FlipFlops/Latches                : 16513
#      FD                          : 3095
#      FD_1                        : 11
#      FDC                         : 720
#      FDC_1                       : 5
#      FDCE                        : 2321
#      FDCP                        : 3
#      FDCPE                       : 24
#      FDE                         : 2611
#      FDE_1                       : 5
#      FDP                         : 216
#      FDPE                        : 162
#      FDR                         : 2316
#      FDR_1                       : 3
#      FDRE                        : 3462
#      FDRE_1                      : 1
#      FDRS                        : 304
#      FDRSE                       : 397
#      FDRSE_1                     : 136
#      FDS                         : 355
#      FDS_1                       : 2
#      FDSE                        : 97
#      IDDR_2CLK                   : 72
#      LDC                         : 35
#      ODDR                        : 160
# RAMS                             : 453
#      RAM32M                      : 16
#      RAM32X1D                    : 288
#      RAMB16                      : 11
#      RAMB18                      : 10
#      RAMB18SDP                   : 12
#      RAMB36_EXP                  : 93
#      RAMB36SDP_EXP               : 23
# Shift Registers                  : 892
#      SRL16                       : 181
#      SRL16E                      : 53
#      SRLC16E                     : 527
#      SRLC32E                     : 131
# Clock Buffers                    : 15
#      BUFG                        : 14
#      BUFGP                       : 1
# IO Buffers                       : 161
#      IBUF                        : 3
#      IBUFG                       : 1
#      IOBUF                       : 85
#      IOBUFDS                     : 8
#      OBUF                        : 62
#      OBUFDS                      : 2
# DLLs                             : 1
#      CLKDLL                      : 1
# DSPs                             : 45
#      DSP48E                      : 45
# Others                           : 94
#      BSCAN_VIRTEX5               : 2
#      BUFIO                       : 8
#      IDELAYCTRL                  : 3
#      IODELAY                     : 80
#      PLL_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:           16423  out of  69120    23%  
 Number of Slice LUTs:                16867  out of  69120    24%  
    Number used as Logic:             15335  out of  69120    22%  
    Number used as Memory:             1532  out of  17920     8%  
       Number used as RAM:              640
       Number used as SRL:              892

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  27547
   Number with an unused Flip Flop:   11124  out of  27547    40%  
   Number with an unused LUT:         10680  out of  27547    38%  
   Number of fully used LUT-FF pairs:  5743  out of  27547    20%  
   Number of unique control sets:      1243

IO Utilization: 
 Number of IOs:                         175
 Number of bonded IOBs:                  80  out of    640    12%  
    IOB Flip Flops/Latches:              90

Specific Feature Utilization:
 Number of Block RAM/FIFO:              133  out of    148    89%  
    Number using Block RAM only:        133
 Number of BUFG/BUFGCTRLs:               15  out of     32    46%  
 Number of DSP48Es:                      45  out of     64    70%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------+---------------------------------------------------------+-------+
Clock Signal                                                       | Clock buffer(FF name)                                   | Load  |
-------------------------------------------------------------------+---------------------------------------------------------+-------+
Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<2>     | BUFG                                                    | 5718  |
Inst_cpu_0/debug_module/debug_module/drck_i                        | BUFG                                                    | 202   |
Inst_cpu_0/debug_module/debug_module/update1                       | BUFG                                                    | 32    |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                          | BUFGP                                                   | 92    |
Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0>     | BUFG                                                    | 1960  |
Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1>     | BUFG                                                    | 315   |
sys_clk_pin                                                        | test/raster_sys_0/inst_CLKDLL:CLK0                      | 8267  |
test/raster_sys_0/icon1_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL| BUFG                                                    | 362   |
test/raster_sys_0/icon1_inst/U0/iUPDATE_OUT                        | NONE(test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD)| 1     |
test/raster_sys_0/v0_push1                                         | BUFG                                                    | 257   |
test/raster_sys_0/v0_pop1                                          | BUFG                                                    | 181   |
test/raster_sys_0/set_valid1                                       | BUFG                                                    | 332   |
sys_clk_pin                                                        | test/raster_sys_0/inst_CLKDLL:CLKDV                     | 67    |
test/raster_sys_0/inst_tri_rast/start1                             | BUFG                                                    | 34    |
-------------------------------------------------------------------+---------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                       | Buffer(FF name)                                                                                                                                                                            | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
reset_1(test/raster_sys_0/iic_init_inst/Reset_n_inv1_INV_0:O)                                                                                                                                                                                                                                        | NONE(test/screen_translation_0/translation_matrix/rslt_data_i_31)                                                                                                                          | 2273  |
test/raster_sys_0/inst0_buffer_RAM/BU2/dbiterr(test/raster_sys_0/inst0_buffer_RAM/BU2/XST_GND:G)                                                                                                                                                                                                     | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                                                         | 172   |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/dbiterr(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/XST_GND:G)                                                                                                                                                                       | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B)                                       | 108   |
Inst_cpu_0/mb_plb/SPLB_Rst<4>(Inst_cpu_0/mb_plb/mb_plb/GEN_SPLB_RST[4].I_SPLB_RST:Q)                                                                                                                                                                                                                 | NONE(Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[1].MEM_A_OUT)                                                                        | 86    |
Inst_cpu_0/IIC_EEPROM/IIC_EEPROM/x_iic/IIC_CONTROL_I/I2CDATA_REG/clr_inv(Inst_cpu_0/IIC_EEPROM/IIC_EEPROM/x_iic/IIC_CONTROL_I/I2CHEADER_REG/clr_inv1_INV_0:O)                                                                                                                                        | NONE(Inst_cpu_0/IIC_EEPROM/IIC_EEPROM/x_iic/IIC_CONTROL_I/master_sda)                                                                                                                      | 84    |
Inst_cpu_0/DDR2_SDRAM/SDMA_CTRL3_Sl_MWrErr<0>(Inst_cpu_0/DDR2_SDRAM/XST_GND:G)                                                                                                                                                                                                                       | NONE(Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[1].bram)| 55    |
test/raster_sys_0/ila3_inst/N0(test/raster_sys_0/ila3_inst/XST_GND:G)                                                                                                                                                                                                                                | NONE(test/raster_sys_0/ila3_inst/U0/I_TQ2.G_TW[1].U_TQ)                                                                                                                                    | 52    |
test/raster_sys_0/inst_raster_fifo_v0/BU2/dbiterr(test/raster_sys_0/inst_raster_fifo_v0/BU2/XST_GND:G)                                                                                                                                                                                               | NONE(test/raster_sys_0/inst_raster_fifo_v0/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i)                                                                                                  | 46    |
test/raster_sys_0/inst_tri_rast/inst_raster_fifo_v0/BU2/dbiterr(test/raster_sys_0/inst_tri_rast/inst_raster_fifo_v0/BU2/XST_GND:G)                                                                                                                                                                   | NONE(test/raster_sys_0/inst_tri_rast/inst_raster_fifo_v0/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i)                                                                                    | 46    |
test/raster_sys_0/inst_tri_rast/inst_raster_fifo_v1/BU2/dbiterr(test/raster_sys_0/inst_tri_rast/inst_raster_fifo_v1/BU2/XST_GND:G)                                                                                                                                                                   | NONE(test/raster_sys_0/inst_tri_rast/inst_raster_fifo_v1/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i)                                                                                    | 46    |
test/raster_sys_0/inst_tri_rast/inst_raster_fifo_v2/BU2/dbiterr(test/raster_sys_0/inst_tri_rast/inst_raster_fifo_v2/BU2/XST_GND:G)                                                                                                                                                                   | NONE(test/raster_sys_0/inst_tri_rast/inst_raster_fifo_v2/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i)                                                                                    | 46    |
test/raster_sys_0/inst_tri_rast/inst_tri_area_fifo/BU2/dbiterr(test/raster_sys_0/inst_tri_rast/inst_tri_area_fifo/BU2/XST_GND:G)                                                                                                                                                                     | NONE(test/raster_sys_0/inst_tri_rast/inst_tri_area_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i)                                                                                     | 46    |
test/raster_sys_0/inst_tri_texture_map/inst_tri_texture_fifo/BU2/dbiterr(test/raster_sys_0/inst_tri_texture_map/inst_tri_texture_fifo/BU2/XST_GND:G)                                                                                                                                                 | NONE(test/raster_sys_0/inst_tri_texture_map/inst_tri_texture_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i)                                                                           | 46    |
test/raster_sys_0/inst_tri_vertex_color/inst_vertex_color_fifo/BU2/dbiterr(test/raster_sys_0/inst_tri_vertex_color/inst_vertex_color_fifo/BU2/XST_GND:G)                                                                                                                                             | NONE(test/raster_sys_0/inst_tri_vertex_color/inst_vertex_color_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i)                                                                         | 46    |
test/raster_sys_0/inst_tri_z_buffer/inst_z_buffer_fifo/BU2/dbiterr(test/raster_sys_0/inst_tri_z_buffer/inst_z_buffer_fifo/BU2/XST_GND:G)                                                                                                                                                             | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_z_buffer_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i)                                                                                 | 46    |
test/raster_sys_0/ila1_inst/N0(test/raster_sys_0/ila1_inst/XST_GND:G)                                                                                                                                                                                                                                | NONE(test/raster_sys_0/ila1_inst/U0/I_TQ3.G_TW[3].U_TQ)                                                                                                                                    | 34    |
test/line_creator_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(test/line_creator_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                                | NONE(test/line_creator_0/pix_fifo_0/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i)                                                                                                         | 30    |
test/line_creator_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(test/line_creator_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                                | NONE(test/line_creator_0/pix_fifo_0/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1)                                                                                                              | 30    |
test/projection_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(test/projection_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                            | NONE(test/projection_translation_0/pix_fifo_0/BU2/U0/grf.rf/gl0.rd/grss.gpe.rdpe/diff_pntr_pad_6)                                                                                          | 30    |
test/projection_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(test/projection_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                            | NONE(test/projection_translation_0/pix_fifo_0/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_3)                                                                                          | 30    |
test/screen_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(test/screen_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                    | NONE(test/screen_translation_0/pix_fifo_0/BU2/U0/grf.rf/gl0.rd/rpntr/count_0)                                                                                                              | 30    |
test/screen_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(test/screen_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                    | NONE(test/screen_translation_0/pix_fifo_0/BU2/U0/grf.rf/gl0.wr/gwhf.whf/WR_ACK)                                                                                                            | 30    |
test/view_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(test/view_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                        | NONE(test/view_translation_0/pix_fifo_0/BU2/U0/grf.rf/gl0.rd/rpntr/count_0)                                                                                                                | 30    |
test/view_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(test/view_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                        | NONE(test/view_translation_0/pix_fifo_0/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/prog_full_i)                                                                                                    | 30    |
test/world_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(test/world_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                      | NONE(test/world_translation_0/pix_fifo_0/BU2/U0/grf.rf/gl0.rd/grss.gpe.rdpe/prog_empty_i)                                                                                                  | 30    |
test/world_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(test/world_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                      | NONE(test/world_translation_0/pix_fifo_0/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/prog_full_i)                                                                                                   | 30    |
Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/Config_Reg_Acst_inv(Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                                  | NONE(Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/Config_Reg_0)                                                                                                                        | 23    |
test/raster_sys_0/ila4_inst/N0(test/raster_sys_0/ila4_inst/XST_GND:G)                                                                                                                                                                                                                                | NONE(test/raster_sys_0/ila4_inst/U0/I_TQ0.G_TW[0].U_TQ)                                                                                                                                    | 18    |
Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy(Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy:Q)                                                                                                                                                                                         | NONE(Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[1].gen_cs_n[0]..u_ff_cs_n)                                                           | 17    |
Inst_cpu_0/lmb_bram/lmb_bram/net_gnd0(Inst_cpu_0/lmb_bram/lmb_bram/XST_GND:G)                                                                                                                                                                                                                        | NONE(Inst_cpu_0/lmb_bram/lmb_bram/ramb36_1)                                                                                                                                                | 16    |
test/raster_sys_0/ila1_inst/N1(test/raster_sys_0/ila1_inst/XST_VCC:P)                                                                                                                                                                                                                                | NONE(test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                       | 16    |
Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/SEL_inv(Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                                          | NONE(Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/TDI_Shifter_3)                                                                                                                       | 12    |
test/raster_sys_0/ila3_inst/N1(test/raster_sys_0/ila3_inst/XST_VCC:P)                                                                                                                                                                                                                                | NONE(test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                       | 12    |
test/raster_sys_0/inst_tri_texture_map/inst_Tex_buffer/BU2/dbiterr(test/raster_sys_0/inst_tri_texture_map/inst_Tex_buffer/BU2/XST_GND:G)                                                                                                                                                             | NONE(test/raster_sys_0/inst_tri_texture_map/inst_Tex_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP)                                        | 12    |
test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/iSEL_n(test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/U_SEL_n:O)                                                                                                                                                                                          | NONE(test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET)                                                                                                              | 10    |
test/raster_sys_0/icon1_inst/CONTROL0<20>(test/raster_sys_0/icon1_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE:O)                                                                                                                                                                               | NONE(test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL32.U_GAND_SRL32/I_YES_IREG.F_TW[5].U_IREG)                                          | 9     |
test/raster_sys_0/icon1_inst/CONTROL1<20>(test/raster_sys_0/icon1_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE:O)                                                                                                                                                                               | NONE(test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL32.U_GAND_SRL32/I_YES_IREG.F_TW[7].U_IREG)                                          | 9     |
test/raster_sys_0/icon1_inst/CONTROL1<21>(test/raster_sys_0/icon1_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_HCE:O)                                                                                                                                                                               | NONE(test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_SRL32.U_GAND_SRL32/I_YES_IREG.F_TW[7].U_IREG)                                          | 9     |
test/raster_sys_0/icon1_inst/CONTROL1<22>(test/raster_sys_0/icon1_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[2].U_HCE:O)                                                                                                                                                                               | NONE(test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_SRL32.U_GAND_SRL32/I_YES_IREG.F_TW[7].U_IREG)                                          | 9     |
test/raster_sys_0/icon1_inst/CONTROL2<20>(test/raster_sys_0/icon1_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[0].U_HCE:O)                                                                                                                                                                               | NONE(test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL32.U_GAND_SRL32/I_YES_IREG.F_TW[4].U_IREG)                                          | 9     |
test/raster_sys_0/icon1_inst/CONTROL0<21>(test/raster_sys_0/icon1_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE:O)                                                                                                                                                                               | NONE(test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_SRL32.U_GAND_SRL32/I_YES_IREG.F_TW[2].U_IREG)                                          | 8     |
test/raster_sys_0/icon1_inst/CONTROL0<22>(test/raster_sys_0/icon1_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE:O)                                                                                                                                                                               | NONE(test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_SRL32.U_GAND_SRL32/I_YES_IREG.F_TW[3].U_IREG)                                          | 8     |
test/raster_sys_0/icon1_inst/CONTROL0<23>(test/raster_sys_0/icon1_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE:O)                                                                                                                                                                               | NONE(test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GAND.U_match/I_SRL32.U_GAND_SRL32/I_YES_IREG.F_TW[4].U_IREG)                                          | 8     |
test/raster_sys_0/icon1_inst/CONTROL1<23>(test/raster_sys_0/icon1_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[3].U_HCE:O)                                                                                                                                                                               | NONE(test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GAND.U_match/I_SRL32.U_GAND_SRL32/I_YES_IREG.F_TW[0].U_IREG)                                          | 8     |
test/raster_sys_0/icon1_inst/CONTROL1<24>(test/raster_sys_0/icon1_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[4].U_HCE:O)                                                                                                                                                                               | NONE(test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GAND.U_match/I_SRL32.U_GAND_SRL32/I_YES_IREG.F_TW[7].U_IREG)                                          | 8     |
test/raster_sys_0/icon1_inst/CONTROL1<25>(test/raster_sys_0/icon1_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_HCE:O)                                                                                                                                                                               | NONE(test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_SRL32.U_GAND_SRL32/I_YES_IREG.F_TW[6].U_IREG)                                          | 8     |
test/raster_sys_0/icon1_inst/CONTROL2<21>(test/raster_sys_0/icon1_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[1].U_HCE:O)                                                                                                                                                                               | NONE(test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_SRL32.U_GAND_SRL32/I_YES_IREG.F_TW[3].U_IREG)                                          | 8     |
Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)                                                                                                     | NONE(Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2)                                                                                     | 6     |
test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/iRESET<1>(test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                                                                                                                                                            | NONE(test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                                   | 6     |
test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR(test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                                                                                                                                                            | NONE(test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE)                                                                                                                 | 4     |
test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR(test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                                                                                                                                                          | NONE(test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE)                                                                                                                | 4     |
test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR(test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                                                                                                                                                                  | NONE(test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE)                                                                                                                    | 4     |
test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/iRESET<1>(test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                                                                                                                                                            | NONE(test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                                   | 4     |
test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR(test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                                                                                                                                                            | NONE(test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE)                                                                                                                 | 4     |
test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR(test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                                                                                                                                                          | NONE(test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE)                                                                                                                | 4     |
test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR(test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                                                                                                                                                                  | NONE(test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE)                                                                                                                    | 4     |
test/raster_sys_0/ila4_inst/N1(test/raster_sys_0/ila4_inst/XST_VCC:P)                                                                                                                                                                                                                                | NONE(test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16)                                   | 4     |
test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR(test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                                                                                                                                                            | NONE(test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE)                                                                                                                 | 4     |
test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR(test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                                                                                                                                                          | NONE(test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE)                                                                                                                | 4     |
test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR(test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                                                                                                                                                                  | NONE(test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE)                                                                                                                    | 4     |
test/raster_sys_0/v_sync_inst/cur_state_FSM_Acst_inv(test/raster_sys_0/v_sync_inst/cur_state_FSM_Acst_inv1_INV_0:O)                                                                                                                                                                                  | NONE(test/raster_sys_0/v_sync_inst/cur_state_FSM_FFd1)                                                                                                                                     | 3     |
Inst_cpu_0/dlmb/LMB_Rst(Inst_cpu_0/dlmb/dlmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(Inst_cpu_0/dlmb_cntlr/dlmb_cntlr/Sl_Ready_i)                                                                                                                                          | 2     |
Inst_cpu_0/ilmb/LMB_Rst(Inst_cpu_0/ilmb/ilmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(Inst_cpu_0/ilmb_cntlr/ilmb_cntlr/Sl_Ready_i)                                                                                                                                          | 2     |
Inst_cpu_0/mb_plb/SPLB_Rst<1>(Inst_cpu_0/mb_plb/mb_plb/GEN_SPLB_RST[1].I_SPLB_RST:Q)                                                                                                                                                                                                                 | NONE(Inst_cpu_0/Push_Buttons_5Bit/Push_Buttons_5Bit/gpio_core_1/gpio_xferAck_Reg)                                                                                                          | 2     |
Inst_cpu_0/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst(Inst_cpu_0/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst:Q)                                                                                                               | NONE(Inst_cpu_0/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_1)                                                                                              | 2     |
test/line_creator_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_comb(test/line_creator_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                                  | NONE(test/line_creator_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_reg_2)                                                                                                                     | 2     |
test/projection_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_comb(test/projection_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                              | NONE(test/projection_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_reg_2)                                                                                                           | 2     |
test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/iRESET<1>(test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                                                                                                                                                            | NONE(test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                                   | 2     |
test/screen_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_comb(test/screen_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                      | NONE(test/screen_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)                                                                                                               | 2     |
test/view_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_comb(test/view_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                          | NONE(test/view_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                 | 2     |
test/world_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_comb(test/world_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                        | NONE(test/world_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/rd_rst_reg_2)                                                                                                                | 2     |
Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/data_cmd_n(Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/data_cmd_n1_INV_0:O)                                                                                                    | NONE(Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/execute)                                                                                             | 1     |
Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/sel_n(Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/sel_n1:O)                                                                                                                    | NONE(Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I)                                                                                               | 1     |
Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO(Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO:Q)                                                                                                                                                                     | NONE(Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I)                                                                  | 1     |
Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO(Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO:Q)                                                                                                                                                                     | NONE(Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I)                                                                  | 1     |
Inst_cpu_0/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk(Inst_cpu_0/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk:Q)                                                                                                           | NONE(Inst_cpu_0/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk_TClk)                                                                                     | 1     |
Inst_cpu_0/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/start_single_step(Inst_cpu_0/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/start_single_step:Q)                                                                                                           | NONE(Inst_cpu_0/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/single_Step_TClk)                                                                                           | 1     |
test/line_creator_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_comb(test/line_creator_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                                  | NONE(test/line_creator_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                     | 1     |
test/projection_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_comb(test/projection_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                              | NONE(test/projection_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_reg_1)                                                                                                           | 1     |
test/raster_sys_0/icon1_inst/CONTROL0<13>(test/raster_sys_0/icon1_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                                                                                                                                                                               | NONE(test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY)                                                                                                                           | 1     |
test/raster_sys_0/icon1_inst/CONTROL1<13>(test/raster_sys_0/icon1_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)                                                                                                                                                                               | NONE(test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY)                                                                                                                           | 1     |
test/raster_sys_0/icon1_inst/CONTROL2<13>(test/raster_sys_0/icon1_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE:O)                                                                                                                                                                               | NONE(test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY)                                                                                                                           | 1     |
test/raster_sys_0/icon1_inst/U0/U_ICON/iSEL_n(test/raster_sys_0/icon1_inst/U0/U_ICON/U_iSEL_n:O)                                                                                                                                                                                                     | NONE(test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD)                                                                                                                                   | 1     |
test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse(test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)                                                                                                                                                    | NONE(test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_RISING)                                                                                                                          | 1     |
test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/iARM(test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)                                                                                                                                                                 | NONE(test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY)                                                                                                                           | 1     |
test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse(test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)                                                                                                                                                    | NONE(test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_STAT/U_RISING)                                                                                                                          | 1     |
test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/iARM(test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)                                                                                                                                                                 | NONE(test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY)                                                                                                                           | 1     |
test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse(test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)                                                                                                                                                    | NONE(test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_STAT/U_RISING)                                                                                                                          | 1     |
test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/iARM(test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)                                                                                                                                                                 | NONE(test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY)                                                                                                                           | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/cascadelata_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                      | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/cascadelatb_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                      | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/cascaderega_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                      | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/cascaderegb_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                      | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/cascadelata_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                      | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/cascadelatb_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                      | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/cascaderega_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                      | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/cascaderegb_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                      | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[46].ram.r/v5_noinit.ram/cascadelata_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[46].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                              | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[46].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                     | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[46].ram.r/v5_noinit.ram/cascadelatb_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[46].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                              | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[46].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                     | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[46].ram.r/v5_noinit.ram/cascaderega_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[46].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                              | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[46].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                     | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[46].ram.r/v5_noinit.ram/cascaderegb_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[46].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                              | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[46].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                     | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v5_noinit.ram/cascadelata_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                              | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                     | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v5_noinit.ram/cascadelatb_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                              | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                     | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v5_noinit.ram/cascaderega_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                              | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                     | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v5_noinit.ram/cascaderegb_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                              | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                     | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/cascadelata_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                      | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/cascadelatb_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                      | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/cascaderega_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                      | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/cascaderegb_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                      | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/cascadelata_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                      | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/cascadelatb_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                      | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/cascaderega_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                      | 1     |
test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/cascaderegb_tmp(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                | NONE(test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                                      | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/cascadelata_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/cascadelatb_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/cascaderega_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/cascaderegb_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/cascadelata_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                      | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/cascadelatb_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                      | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/cascaderega_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                      | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/cascaderegb_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                      | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/cascadelata_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/cascadelatb_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/cascaderega_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/cascaderegb_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/cascadelata_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/cascadelatb_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/cascaderega_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/cascaderegb_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/cascadelata_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/cascadelatb_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/cascaderega_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/cascaderegb_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/cascadelata_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/cascadelatb_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/cascaderega_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/cascaderegb_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/cascadelata_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/cascadelatb_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/cascaderega_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/cascaderegb_tmp(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(test/raster_sys_0/inst_tri_z_buffer/inst_Z_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)                                       | 1     |
test/screen_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_comb(test/screen_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                      | NONE(test/screen_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_reg_1)                                                                                                               | 1     |
test/view_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_comb(test/view_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                          | NONE(test/view_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                 | 1     |
test/world_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_comb(test/world_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                        | NONE(test/world_translation_0/pix_fifo_0/BU2/U0/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 14.732ns (Maximum Frequency: 67.879MHz)
   Minimum input arrival time before clock: 8.130ns
   Maximum output required time after clock: 6.964ns
   Maximum combinational path delay: 0.574ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<2>'
  Clock period: 5.529ns (frequency: 180.865MHz)
  Total number of paths / destination ports: 513445 / 13473
-------------------------------------------------------------------------
Delay:               5.529ns (Levels of Logic = 5)
  Source:            Inst_cpu_0/microblaze_0/microblaze_0/Performance.Data_Flow_I/FPU_I/mem_MantA_2_31 (FF)
  Destination:       Inst_cpu_0/microblaze_0/microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_34 (FF)
  Source Clock:      Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<2> rising
  Destination Clock: Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<2> rising

  Data Path: Inst_cpu_0/microblaze_0/microblaze_0/Performance.Data_Flow_I/FPU_I/mem_MantA_2_31 to Inst_cpu_0/microblaze_0/microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_34
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.471   1.080  microblaze_0/Performance.Data_Flow_I/FPU_I/mem_MantA_2_31 (microblaze_0/Performance.Data_Flow_I/FPU_I/mem_MantA_2<31>)
     LUT6:I0->O            5   0.094   0.732  microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_rot_mux1<31>1 (microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_rot_mux1<31>)
     LUT5:I2->O            5   0.094   0.811  microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_rot_mux2<11>1 (microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_rot_mux2<11>)
     LUT6:I2->O            1   0.094   0.576  microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_rot_mux3<11>1 (microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_rot_mux3<11>)
     LUT6:I4->O            1   0.094   0.480  microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_mant_sticky_3_cmb52 (microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_mant_sticky_3_cmb52)
     LUT5:I4->O            1   0.094   0.336  microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_mant_sticky_3_cmb164 (microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_mant_sticky_3_cmb164)
     FDRS:S                    0.573          microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_34
    ----------------------------------------
    Total                      5.529ns (1.514ns logic, 4.015ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_cpu_0/debug_module/debug_module/drck_i'
  Clock period: 6.198ns (frequency: 161.342MHz)
  Total number of paths / destination ports: 301 / 249
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 4)
  Source:            Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       Inst_cpu_0/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_0 (FF)
  Source Clock:      Inst_cpu_0/debug_module/debug_module/drck_i falling
  Destination Clock: Inst_cpu_0/debug_module/debug_module/drck_i rising

  Data Path: Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/SYNC_FDRE to Inst_cpu_0/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.467   0.973  PLB_Interconnect.JTAG_CONTROL_I/SYNC_FDRE (PLB_Interconnect.JTAG_CONTROL_I/sync)
     LUT6:I1->O            9   0.094   0.380  PLB_Interconnect.JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'debug_module/MDM_Core_I1'
     end scope: 'Inst_cpu_0/debug_module'
     begin scope: 'Inst_cpu_0/microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Shift_inv1_INV_0 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Shift_inv)
     FDR:R                     0.573          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_0
    ----------------------------------------
    Total                      3.099ns (1.372ns logic, 1.727ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_cpu_0/debug_module/debug_module/update1'
  Clock period: 5.724ns (frequency: 174.703MHz)
  Total number of paths / destination ports: 179 / 37
-------------------------------------------------------------------------
Delay:               2.862ns (Levels of Logic = 4)
  Source:            Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I (FF)
  Destination:       Inst_cpu_0/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk_TClk (FF)
  Source Clock:      Inst_cpu_0/debug_module/debug_module/update1 falling
  Destination Clock: Inst_cpu_0/debug_module/debug_module/update1 rising

  Data Path: Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I to Inst_cpu_0/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           10   0.467   0.625  PLB_Interconnect.JTAG_CONTROL_I/FDC_I (PLB_Interconnect.JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            7   0.094   1.006  PLB_Interconnect.JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'debug_module/MDM_Core_I1'
     end scope: 'Inst_cpu_0/debug_module'
     begin scope: 'Inst_cpu_0/microblaze_0'
     LUT5:I0->O            6   0.094   0.363  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En_cmp_eq00001 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En)
     FDCE:CE                   0.213          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk_TClk
    ----------------------------------------
    Total                      2.862ns (0.868ns logic, 1.994ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Clock period: 1.932ns (frequency: 517.598MHz)
  Total number of paths / destination ports: 162 / 67
-------------------------------------------------------------------------
Delay:               1.932ns (Levels of Logic = 2)
  Source:            Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd3 (FF)
  Destination:       Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd3 (FF)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd3 to Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.471   1.113  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd3 (SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd3)
     LUT6:I0->O            1   0.094   0.000  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd3-In_G (N9)
     MUXF7:I1->O           1   0.254   0.000  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd3-In (SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd3-In)
     FDC:D                    -0.018          SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd3
    ----------------------------------------
    Total                      1.932ns (0.819ns logic, 1.113ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0>'
  Clock period: 3.753ns (frequency: 266.453MHz)
  Total number of paths / destination ports: 6559 / 2566
-------------------------------------------------------------------------
Delay:               3.753ns (Levels of Logic = 4)
  Source:            Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_32 (FF)
  Destination:       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_7 (FF)
  Source Clock:      Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0> rising
  Destination Clock: Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0> rising

  Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_32 to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.471   1.140  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_32 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1<32>)
     LUT6:I0->O            1   0.094   0.576  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/gen_data_out[7]_delay_compare<6>1 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/gen_data_out[7]_delay_compare<6>1)
     LUT5:I3->O            1   0.094   0.480  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_7_or0000168 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_7_or0000168)
     LUT6:I5->O            1   0.094   0.710  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_7_or0000175 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_7_or0000175)
     LUT4:I1->O            1   0.094   0.000  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_7_or00003431 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_7_or0000343)
     FDS:D                    -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_7
    ----------------------------------------
    Total                      3.753ns (0.847ns logic, 2.906ns route)
                                       (22.6% logic, 77.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1>'
  Clock period: 2.762ns (frequency: 362.056MHz)
  Total number of paths / destination ports: 799 / 652
-------------------------------------------------------------------------
Delay:               1.381ns (Levels of Logic = 0)
  Source:            Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (FF)
  Destination:       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Source Clock:      Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1> falling
  Destination Clock: Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1> rising

  Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            2   0.467   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>)
     FDR:R                     0.573          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
    ----------------------------------------
    Total                      1.381ns (1.040ns logic, 0.341ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 14.732ns (frequency: 67.879MHz)
  Total number of paths / destination ports: 4711292254 / 20999
-------------------------------------------------------------------------
Delay:               14.732ns (Levels of Logic = 32)
  Source:            test/world_translation_0/translation_matrix/add_0_1_2_3_data2_14 (FF)
  Destination:       test/world_translation_0/translation_matrix/rslt_data_i_16 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: test/world_translation_0/translation_matrix/add_0_1_2_3_data2_14 to test/world_translation_0/translation_matrix/rslt_data_i_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.471   1.107  test/world_translation_0/translation_matrix/add_0_1_2_3_data2_14 (test/world_translation_0/translation_matrix/add_0_1_2_3_data2_14)
     begin scope: 'test/world_translation_0/translation_matrix/adder_0_1_2_3'
     begin scope: 'blk00000003'
     LUT6:I0->O            3   0.094   0.800  blk000000b5 (sig0000014d)
     LUT5:I1->O           12   0.094   1.033  blk000000b4 (sig00000141)
     LUT6:I1->O           20   0.094   1.077  blk0000012c (sig00000146)
     LUT6:I1->O            1   0.094   1.069  blk0000010a (sig00000198)
     LUT6:I0->O           15   0.094   0.653  blk0000010b (sig00000153)
     LUT6:I4->O            1   0.094   0.000  blk0000012b (sig0000010e)
     MUXCY:S->O            1   0.372   0.000  blk0000005d (sig0000010b)
     MUXCY:CI->O           1   0.026   0.000  blk0000005b (sig00000107)
     MUXCY:CI->O           1   0.026   0.000  blk00000059 (sig00000103)
     MUXCY:CI->O           1   0.026   0.000  blk00000057 (sig000000ff)
     MUXCY:CI->O           1   0.026   0.000  blk00000055 (sig000000fb)
     MUXCY:CI->O           1   0.026   0.000  blk00000053 (sig000000f6)
     MUXCY:CI->O           1   0.026   0.000  blk00000051 (sig000000fa)
     MUXCY:CI->O           1   0.026   0.000  blk0000006e (sig0000012b)
     MUXCY:CI->O           1   0.026   0.000  blk0000006c (sig00000127)
     MUXCY:CI->O           1   0.026   0.000  blk0000006a (sig00000123)
     MUXCY:CI->O           1   0.026   0.000  blk00000068 (sig0000011f)
     MUXCY:CI->O           1   0.026   0.000  blk00000066 (sig0000011b)
     MUXCY:CI->O           1   0.026   0.000  blk00000064 (sig00000117)
     MUXCY:CI->O           1   0.026   0.000  blk00000062 (sig00000113)
     MUXCY:CI->O           0   0.026   0.000  blk00000060 (sig00000110)
     XORCY:CI->O           5   0.357   0.811  blk0000005e (sig00000112)
     LUT4:I0->O            1   0.094   0.000  blk000000e6 (sig00000083)
     MUXCY:S->O           19   0.372   1.168  blk00000009 (sig00000084)
     LUT6:I0->O            1   0.094   0.000  blk000000e4 (sig00000080)
     MUXF7:I0->O          20   0.251   1.077  blk00000008 (sig00000082)
     LUT6:I1->O            4   0.094   0.726  blk0000013a (sig0000019b)
     LUT4:I1->O            4   0.094   0.805  blk0000011e (sig00000182)
     LUT6:I2->O            5   0.094   1.091  blk0000012f (sig0000018e)
     LUT6:I0->O            1   0.094   0.000  blk00000100 (result(16))
     end scope: 'blk00000003'
     end scope: 'test/world_translation_0/translation_matrix/adder_0_1_2_3'
     FDCE:D                   -0.018          test/world_translation_0/translation_matrix/rslt_data_i_16
    ----------------------------------------
    Total                     14.732ns (3.315ns logic, 11.417ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'test/raster_sys_0/icon1_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 8.365ns (frequency: 119.541MHz)
  Total number of paths / destination ports: 56325 / 850
-------------------------------------------------------------------------
Delay:               8.365ns (Levels of Logic = 10)
  Source:            test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:       test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Source Clock:      test/raster_sys_0/icon1_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: test/raster_sys_0/icon1_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.471   0.877  U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (U0/U_ICON/U_CMD/iTARGET<8>)
     LUT4:I0->O            6   0.094   0.737  U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT (U0/U_ICON/iCOMMAND_SEL<2>)
     LUT4:I1->O           14   0.094   1.140  U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[2].U_HCE (CONTROL1<22>)
     end scope: 'test/raster_sys_0/icon1_inst'
     begin scope: 'test/raster_sys_0/ila3_inst'
     LUT6:I0->O            1   0.094   1.069  U0/I_NO_D.U_ILA/U_STAT/iSTAT<21>35 (U0/I_NO_D.U_ILA/U_STAT/iSTAT<21>35)
     LUT6:I0->O           43   0.094   1.198  U0/I_NO_D.U_ILA/U_STAT/iSTAT<21>289 (U0/I_NO_D.U_ILA/U_STAT/iSTAT<21>)
     LUT6:I0->O            1   0.094   0.000  U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/U_MUX8A/U_MUX4B/YES_LUT6.U_LUT6 (U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/U_MUX8A/MUXAB<1>)
     MUXF7:I1->O           1   0.254   0.000  U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/U_MUX8A/YES_LUT6.U_MUXF7 (U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/MUXAB<0>)
     MUXF8:I0->O           1   0.182   1.069  U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/YES_LUT6.U_MUXF8 (U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/MUXABCD<3>)
     LUT6:I0->O            1   0.094   0.710  U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX2/YES_LUT6.U_LUT6 (U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<1>)
     LUT6:I3->O            1   0.094   0.000  U0/I_NO_D.U_ILA/U_STAT/U_MUX/YES_LUT6.U_CS_MUX/I1.U_MUX2/YES_LUT6.U_LUT6 (U0/I_NO_D.U_ILA/U_STAT/TDO_next)
     FDE:D                    -0.018          U0/I_NO_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                      8.365ns (1.565ns logic, 6.800ns route)
                                       (18.7% logic, 81.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'test/raster_sys_0/icon1_inst/U0/iUPDATE_OUT'
  Clock period: 1.392ns (frequency: 718.391MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.392ns (Levels of Logic = 1)
  Source:            test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      test/raster_sys_0/icon1_inst/U0/iUPDATE_OUT rising
  Destination Clock: test/raster_sys_0/icon1_inst/U0/iUPDATE_OUT rising

  Data Path: test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD to test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.471   0.347  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.238   0.336  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                    -0.018          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.392ns (0.709ns logic, 0.683ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'test/raster_sys_0/v0_push1'
  Clock period: 2.801ns (frequency: 357.015MHz)
  Total number of paths / destination ports: 596 / 417
-------------------------------------------------------------------------
Delay:               2.801ns (Levels of Logic = 2)
  Source:            test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD (FF)
  Destination:       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST (FF)
  Source Clock:      test/raster_sys_0/v0_push1 rising
  Destination Clock: test/raster_sys_0/v0_push1 rising

  Data Path: test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD to test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.471   0.715  U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD (U0/I_NO_D.U_ILA/U_RST/HALT)
     LUT3:I0->O            1   0.094   0.480  U0/I_NO_D.U_ILA/U_RST/U_PRST1 (U0/I_NO_D.U_ILA/U_RST/PRE_RESET1)
     LUT4:I3->O            8   0.094   0.374  U0/I_NO_D.U_ILA/U_RST/U_PRST0 (U0/I_NO_D.U_ILA/U_RST/PRE_RESET0)
     FDS:S                     0.573          U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST
    ----------------------------------------
    Total                      2.801ns (1.232ns logic, 1.569ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'test/raster_sys_0/v0_pop1'
  Clock period: 2.801ns (frequency: 357.015MHz)
  Total number of paths / destination ports: 443 / 288
-------------------------------------------------------------------------
Delay:               2.801ns (Levels of Logic = 2)
  Source:            test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD (FF)
  Destination:       test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST (FF)
  Source Clock:      test/raster_sys_0/v0_pop1 rising
  Destination Clock: test/raster_sys_0/v0_pop1 rising

  Data Path: test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD to test/raster_sys_0/ila4_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.471   0.715  U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD (U0/I_NO_D.U_ILA/U_RST/HALT)
     LUT3:I0->O            1   0.094   0.480  U0/I_NO_D.U_ILA/U_RST/U_PRST1 (U0/I_NO_D.U_ILA/U_RST/PRE_RESET1)
     LUT4:I3->O            8   0.094   0.374  U0/I_NO_D.U_ILA/U_RST/U_PRST0 (U0/I_NO_D.U_ILA/U_RST/PRE_RESET0)
     FDS:S                     0.573          U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST
    ----------------------------------------
    Total                      2.801ns (1.232ns logic, 1.569ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'test/raster_sys_0/set_valid1'
  Clock period: 2.801ns (frequency: 357.015MHz)
  Total number of paths / destination ports: 623 / 468
-------------------------------------------------------------------------
Delay:               2.801ns (Levels of Logic = 2)
  Source:            test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD (FF)
  Destination:       test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST (FF)
  Source Clock:      test/raster_sys_0/set_valid1 rising
  Destination Clock: test/raster_sys_0/set_valid1 rising

  Data Path: test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD to test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.471   0.715  U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD (U0/I_NO_D.U_ILA/U_RST/HALT)
     LUT3:I0->O            1   0.094   0.480  U0/I_NO_D.U_ILA/U_RST/U_PRST1 (U0/I_NO_D.U_ILA/U_RST/PRE_RESET1)
     LUT4:I3->O            8   0.094   0.374  U0/I_NO_D.U_ILA/U_RST/U_PRST0 (U0/I_NO_D.U_ILA/U_RST/PRE_RESET0)
     FDS:S                     0.573          U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST
    ----------------------------------------
    Total                      2.801ns (1.232ns logic, 1.569ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<2>'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.889ns (Levels of Logic = 3)
  Source:            sys_rst_pin (PAD)
  Destination:       Inst_cpu_0/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1 (FF)
  Destination Clock: Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<2> rising

  Data Path: sys_rst_pin to Inst_cpu_0/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           215   0.818   0.497  sys_rst_pin_IBUF (sys_rst_pin_IBUF)
     begin scope: 'Inst_cpu_0/proc_sys_reset_0'
     INV:I->O              1   0.238   0.336  proc_sys_reset_0/EXT_LPF/exr_d1_or000011_INV_0 (proc_sys_reset_0/EXT_LPF/exr_d1_or00001)
     FDS:D                    -0.018          proc_sys_reset_0/EXT_LPF/exr_d1
    ----------------------------------------
    Total                      1.889ns (1.056ns logic, 0.833ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_cpu_0/debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 128 / 95
-------------------------------------------------------------------------
Offset:              2.750ns (Levels of Logic = 4)
  Source:            Inst_cpu_0/debug_module/debug_module/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT (PAD)
  Destination:       Inst_cpu_0/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_0 (FF)
  Destination Clock: Inst_cpu_0/debug_module/debug_module/drck_i rising

  Data Path: Inst_cpu_0/debug_module/debug_module/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT to Inst_cpu_0/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    5   0.000   0.000  debug_module/Use_Virtex5.BSCAN_VIRTEX5_I (bscan_shift)
     begin scope: 'debug_module/MDM_Core_I1'
     LUT6:I0->O            9   0.094   0.380  PLB_Interconnect.JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'debug_module/MDM_Core_I1'
     end scope: 'Inst_cpu_0/debug_module'
     begin scope: 'Inst_cpu_0/microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Shift_inv1_INV_0 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Shift_inv)
     FDR:R                     0.573          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_0
    ----------------------------------------
    Total                      2.750ns (1.996ns logic, 0.754ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_cpu_0/debug_module/debug_module/update1'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              1.670ns (Levels of Logic = 2)
  Source:            Inst_cpu_0/debug_module/debug_module/Use_Virtex5.BSCAN_VIRTEX5_I:SEL (PAD)
  Destination:       Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/PORT_Selector_1_0 (FF)
  Destination Clock: Inst_cpu_0/debug_module/debug_module/update1 rising

  Data Path: Inst_cpu_0/debug_module/debug_module/Use_Virtex5.BSCAN_VIRTEX5_I:SEL to Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/PORT_Selector_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SEL      8   0.000   0.000  debug_module/Use_Virtex5.BSCAN_VIRTEX5_I (debug_module/sel)
     begin scope: 'debug_module/MDM_Core_I1'
     LUT5:I0->O            4   0.094   0.352  MDM_SEL1 (MDM_SEL)
     FDCE:CE                   0.213          PORT_Selector_1_0
    ----------------------------------------
    Total                      1.670ns (1.318ns logic, 0.352ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.154ns (Levels of Logic = 2)
  Source:            fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<0> (PAD)
  Destination:       Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_1 (FF)
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<0> to Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.818   0.336  FLASH[0].iobuf_0 (SysACE_CompactFlash_SysACE_MPD_I_pin<0>)
     begin scope: 'Inst_cpu_0/SysACE_CompactFlash'
     FDCE:D                   -0.018          SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_1
    ----------------------------------------
    Total                      1.154ns (0.818ns logic, 0.336ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0>'
  Total number of paths / destination ports: 256 / 256
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/gen_stg2_0m.u_iddr_dq:Q1 (PAD)
  Destination:       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall (FF)
  Destination Clock: Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0> rising

  Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/gen_stg2_0m.u_iddr_dq:Q1 to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/gen_stg2_0m.u_iddr_dq (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/stg1_out_fall_0m)
     FDRSE:D                  -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 32205 / 2705
-------------------------------------------------------------------------
Offset:              8.130ns (Levels of Logic = 22)
  Source:            sys_rst_pin (PAD)
  Destination:       test/raster_sys_0/inst_tri_rast/Mmult_v_param_mult0001 (DSP)
  Destination Clock: sys_clk_pin rising

  Data Path: sys_rst_pin to test/raster_sys_0/inst_tri_rast/Mmult_v_param_mult0001
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           215   0.818   0.737  sys_rst_pin_IBUF (sys_rst_pin_IBUF)
     LUT2:I0->O           16   0.094   0.418  test/raster_sys_0/inst_tri_rast/dtx2<9>1 (test/raster_sys_0/inst_tri_rast/dtx2<9>)
     DSP48E:A9->P0         2   3.646   0.581  test/raster_sys_0/inst_tri_rast/Mmult_tmpex20_mult0001 (test/raster_sys_0/inst_tri_rast/tmpex20_mult0001<0>)
     LUT3:I1->O            1   0.094   0.000  test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_lut<0> (test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<0> (test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<1> (test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<2> (test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<3> (test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<4> (test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<5> (test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<6> (test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<7> (test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<8> (test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<9> (test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<10> (test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<11> (test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<12> (test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<13> (test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<14> (test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<14>)
     MUXCY:CI->O           1   0.026   0.000  test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<15> (test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<15>)
     MUXCY:CI->O           0   0.026   0.000  test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<16> (test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_cy<16>)
     XORCY:CI->O           2   0.357   0.341  test/raster_sys_0/inst_tri_rast/Madd_ex2_add0000_xor<17> (test/raster_sys_0/inst_tri_rast/ex2_add0000<17>)
     DSP48E:B17                0.256          test/raster_sys_0/inst_tri_rast/Mmult_u_param_mult0001
    ----------------------------------------
    Total                      8.130ns (6.053ns logic, 2.077ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'test/raster_sys_0/icon1_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 4947 / 403
-------------------------------------------------------------------------
Offset:              7.699ns (Levels of Logic = 10)
  Source:            test/raster_sys_0/icon1_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.U_BS:SHIFT (PAD)
  Destination:       test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Destination Clock: test/raster_sys_0/icon1_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: test/raster_sys_0/icon1_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.U_BS:SHIFT to test/raster_sys_0/ila3_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    3   0.000   0.491  U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           96   0.094   0.928  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           14   0.094   1.140  U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[2].U_HCE (CONTROL1<22>)
     end scope: 'test/raster_sys_0/icon1_inst'
     begin scope: 'test/raster_sys_0/ila3_inst'
     LUT6:I0->O            1   0.094   1.069  U0/I_NO_D.U_ILA/U_STAT/iSTAT<21>35 (U0/I_NO_D.U_ILA/U_STAT/iSTAT<21>35)
     LUT6:I0->O           43   0.094   1.198  U0/I_NO_D.U_ILA/U_STAT/iSTAT<21>289 (U0/I_NO_D.U_ILA/U_STAT/iSTAT<21>)
     LUT6:I0->O            1   0.094   0.000  U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/U_MUX8A/U_MUX4B/YES_LUT6.U_LUT6 (U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/U_MUX8A/MUXAB<1>)
     MUXF7:I1->O           1   0.254   0.000  U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/U_MUX8A/YES_LUT6.U_MUXF7 (U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/MUXAB<0>)
     MUXF8:I0->O           1   0.182   1.069  U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/YES_LUT6.U_MUXF8 (U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/MUXABCD<3>)
     LUT6:I0->O            1   0.094   0.710  U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX2/YES_LUT6.U_LUT6 (U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<1>)
     LUT6:I3->O            1   0.094   0.000  U0/I_NO_D.U_ILA/U_STAT/U_MUX/YES_LUT6.U_CS_MUX/I1.U_MUX2/YES_LUT6.U_LUT6 (U0/I_NO_D.U_ILA/U_STAT/TDO_next)
     FDE:D                    -0.018          U0/I_NO_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                      7.699ns (1.094ns logic, 6.605ns route)
                                       (14.2% logic, 85.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 1)
  Source:            test/raster_sys_0/dvi_out_inst/DVI_XCLK_N (FF)
  Destination:       dvi_xclk_n (PAD)
  Source Clock:      sys_clk_pin rising 0.3X

  Data Path: test/raster_sys_0/dvi_out_inst/DVI_XCLK_N to dvi_xclk_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  test/raster_sys_0/dvi_out_inst/DVI_XCLK_N (dvi_xclk_n_OBUF)
     OBUF:I->O                 2.452          dvi_xclk_n_OBUF (dvi_xclk_n)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0>'
  Total number of paths / destination ports: 84 / 60
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_oddr_dqs (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_DQS_n<7> (PAD)
  Source Clock:      Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0> falling

  Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_oddr_dqs to fpga_0_DDR2_SDRAM_DDR2_DQS_n<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_oddr_dqs (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_out)
     IOBUFDS:I->IOB        0   2.452   0.000  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs (DDR2_DQS_n<7>)
     end scope: 'Inst_cpu_0/DDR2_SDRAM'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 42 / 26
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 2)
  Source:            Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Destination:       fpga_0_SysACE_CompactFlash_SysACE_CEN_pin (PAD)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG to fpga_0_SysACE_CompactFlash_SysACE_CEN_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.471   0.336  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (SysACE_CEN)
     end scope: 'Inst_cpu_0/SysACE_CompactFlash'
     OBUF:I->O                 2.452          fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF (fpga_0_SysACE_CompactFlash_SysACE_CEN_pin)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<2>'
  Total number of paths / destination ports: 241 / 241
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 2)
  Source:            Inst_cpu_0/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/TX (FF)
  Destination:       fpga_0_RS232_Uart_1_TX_pin (PAD)
  Source Clock:      Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<2> rising

  Data Path: Inst_cpu_0/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/TX to fpga_0_RS232_Uart_1_TX_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.471   0.336  RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/TX (TX)
     end scope: 'Inst_cpu_0/RS232_Uart_1'
     OBUF:I->O                 2.452          fpga_0_RS232_Uart_1_TX_pin_OBUF (fpga_0_RS232_Uart_1_TX_pin)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1>'
  Total number of paths / destination ports: 136 / 72
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_DQ<63> (PAD)
  Source Clock:      Inst_cpu_0/clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1> rising

  Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq to fpga_0_DDR2_SDRAM_DDR2_DQ<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/dq_out)
     IOBUF:I->IO               2.452          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_iobuf_dq (DDR2_DQ<63>)
     end scope: 'Inst_cpu_0/DDR2_SDRAM'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_cpu_0/debug_module/debug_module/update1'
  Total number of paths / destination ports: 38 / 1
-------------------------------------------------------------------------
Offset:              5.469ns (Levels of Logic = 10)
  Source:            Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I (FF)
  Destination:       Inst_cpu_0/debug_module/debug_module/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      Inst_cpu_0/debug_module/debug_module/update1 falling

  Data Path: Inst_cpu_0/debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I to Inst_cpu_0/debug_module/debug_module/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           10   0.467   0.625  PLB_Interconnect.JTAG_CONTROL_I/FDC_I (PLB_Interconnect.JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            7   0.094   1.006  PLB_Interconnect.JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'debug_module/MDM_Core_I1'
     end scope: 'Inst_cpu_0/debug_module'
     begin scope: 'Inst_cpu_0/microblaze_0'
     LUT5:I0->O            1   0.094   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO351 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO351)
     MUXF7:I1->O           1   0.254   0.789  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO35_f7 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO35)
     LUT6:I2->O            1   0.094   1.069  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO143 (DBG_TDO)
     end scope: 'Inst_cpu_0/microblaze_0'
     begin scope: 'Inst_cpu_0/debug_module'
     begin scope: 'debug_module/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.789  TDO_i79 (TDO_i79)
     LUT6:I2->O            0   0.094   0.000  TDO_i225 (TDO)
     end scope: 'debug_module/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          debug_module/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      5.469ns (1.191ns logic, 4.278ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_cpu_0/debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 158 / 1
-------------------------------------------------------------------------
Offset:              6.964ns (Levels of Logic = 9)
  Source:            Inst_cpu_0/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I (FF)
  Destination:       Inst_cpu_0/debug_module/debug_module/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      Inst_cpu_0/debug_module/debug_module/drck_i rising

  Data Path: Inst_cpu_0/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I to Inst_cpu_0/debug_module/debug_module/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   1.889   0.973  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/tdo_config_word1<6>)
     LUT6:I1->O            1   0.094   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_6 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_6)
     MUXF7:I1->O           1   0.254   0.480  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_5_f7 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_5_f7)
     LUT5:I4->O            1   0.094   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO352 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO352)
     MUXF7:I0->O           1   0.251   0.789  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO35_f7 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO35)
     LUT6:I2->O            1   0.094   1.069  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO143 (DBG_TDO)
     end scope: 'Inst_cpu_0/microblaze_0'
     begin scope: 'Inst_cpu_0/debug_module'
     begin scope: 'debug_module/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.789  TDO_i79 (TDO_i79)
     LUT6:I2->O            0   0.094   0.000  TDO_i225 (TDO)
     end scope: 'debug_module/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          debug_module/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      6.964ns (2.864ns logic, 4.100ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'test/raster_sys_0/icon1_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.471ns (Levels of Logic = 0)
  Source:            test/raster_sys_0/icon1_inst/U0/U_ICON/U_TDO_reg (FF)
  Destination:       test/raster_sys_0/icon1_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.U_BS:TDO (PAD)
  Source Clock:      test/raster_sys_0/icon1_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: test/raster_sys_0/icon1_inst/U0/U_ICON/U_TDO_reg to test/raster_sys_0/icon1_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.471   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_VIRTEX5:TDO          0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.U_BS
    ----------------------------------------
    Total                      0.471ns (0.471ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 296 / 296
-------------------------------------------------------------------------
Delay:               0.574ns (Levels of Logic = 1)
  Source:            Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs:O (PAD)
  Destination:       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/gen_stg2_0m.u_iddr_dq:C (PAD)

  Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs:O to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/gen_stg2_0m.u_iddr_dq:C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFIO:O                1   0.000   0.336  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>)
     INV:I->O              0   0.238   0.000  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/dq_iddr_clk1_INV_0 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/dq_iddr_clk)
    IDDR_2CLK:C                0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[6].u_iob_dq/gen_stg2_0s.u_iddr_dq
    ----------------------------------------
    Total                      0.574ns (0.238ns logic, 0.336ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================


Total REAL time to Xst completion: 429.00 secs
Total CPU time to Xst completion: 429.50 secs
 
--> 

Total memory usage is 585420 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  538 (   0 filtered)
Number of infos    :  230 (   0 filtered)

