// Seed: 2254485847
`define pp_11 0
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input logic id_5,
    input id_6,
    output id_7,
    output id_8,
    output id_9,
    output reg id_10
);
  logic id_11;
  assign id_11 = id_5;
  logic id_12;
  always @* begin
    for (id_8 = id_0; id_11 << 1; id_8 = id_6) begin
      id_10 <= (1);
    end
  end
endmodule
