ISim log file
Running: C:\Users\ASUS.PIESC\Desktop\Logic Circuit Final Project Section-02\module_6\test_bench_smart_parking_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/ASUS.PIESC/Desktop/Logic Circuit Final Project Section-02/module_6/test_bench_smart_parking_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING:  For instance TimeSub/firstSub/, width 1 of formal port cin is not equal to width 32 of actual constant.
WARNING:  For instance TimeSub/firstadder/, width 1 of formal port cin is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
