\section{I\+W\+D\+G\+\_\+\+Type\+Def Struct Reference}
\label{structIWDG__TypeDef}\index{I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}}


Independent W\+A\+T\+C\+H\+D\+OG.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ KR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ PR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ R\+LR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ SR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Independent W\+A\+T\+C\+H\+D\+OG. 

Definition at line \textbf{ 713} of file \textbf{ stm32f4xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structIWDG__TypeDef_a2f692354bde770f2a5e3e1b294ec064b}} 
\index{I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}!KR@{KR}}
\index{KR@{KR}!I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}}
\subsubsection{KR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t KR}

I\+W\+DG Key register, Address offset\+: 0x00 

Definition at line \textbf{ 715} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structIWDG__TypeDef_af8d25514079514d38c104402f46470af}} 
\index{I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}!PR@{PR}}
\index{PR@{PR}!I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}}
\subsubsection{PR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t PR}

I\+W\+DG Prescaler register, Address offset\+: 0x04 

Definition at line \textbf{ 716} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structIWDG__TypeDef_a7015e1046dbd3ea8783b33dc11a69e52}} 
\index{I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}!R\+LR@{R\+LR}}
\index{R\+LR@{R\+LR}!I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}}
\subsubsection{R\+LR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t R\+LR}

I\+W\+DG Reload register, Address offset\+: 0x08 

Definition at line \textbf{ 717} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structIWDG__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}}
\subsubsection{SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t SR}

I\+W\+DG Status register, Address offset\+: 0x0C 

Definition at line \textbf{ 718} of file \textbf{ stm32f4xx.\+h}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f4xx.\+h}\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
