// Seed: 1354214502
module module_0;
  assign id_1 = id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output supply0 id_2,
    output uwire id_3,
    output tri0 id_4,
    input wor id_5,
    input supply1 id_6,
    input wire id_7,
    input tri0 id_8,
    input wire id_9,
    input wire id_10,
    output wire id_11,
    input wire id_12,
    input tri0 id_13,
    output wor id_14,
    input tri0 id_15,
    input supply1 id_16,
    output wor id_17,
    input wor id_18,
    output supply0 id_19,
    output supply0 id_20,
    input supply1 id_21,
    input supply1 id_22
);
  wire id_24 = (id_15);
  nand (
      id_11,
      id_12,
      id_13,
      id_15,
      id_16,
      id_18,
      id_21,
      id_22,
      id_24,
      id_25,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9
  );
  uwire id_25 = id_5;
  assign id_24 = id_8;
  module_0();
endmodule
