<!--
    Non-Raw Properties Common to both sides of the Digital IQ interface (ADC/DAC)
 -->
<properties>
  <!-- Is the other side present? -->
  <property name='other_present' type='bool'/>
  <!-- The common supported clocking options are 3 binary options and a divisor. -->
  <!-- 1. Are we driving the lime's data clock? -->
  <property name='DRIVE_CLK_p' type='bool' parameter='1' default='1'/>
  <!-- 2. Should we use an externally generated lime clock? -->
  <property name='USE_CLK_IN_p' type='bool' parameter='1' default='0'/>
  <!-- 3. If not using clock in, should we use the control clock? if not use "sample clock" -->
  <property name='USE_CTL_CLK_p' type='bool' parameter='1' default='1'/>
  <!-- When using the control clock, divide it by this amount -->
  <property name='divisor' writable='1' default='1' type='ushort'/>
</properties>
