TimeQuest Timing Analyzer report for PPU_LITE
Wed Jan 21 18:23:47 2026
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'inst1|altpll_component|pll|clk[0]'
 13. Setup: 'inst1|altpll_component|pll|clk[1]'
 14. Hold: 'inst1|altpll_component|pll|clk[0]'
 15. Hold: 'inst1|altpll_component|pll|clk[1]'
 16. Minimum Pulse Width: 'MCLK'
 17. Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'
 18. Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Propagation Delay
 24. Minimum Propagation Delay
 25. Output Enable Times
 26. Minimum Output Enable Times
 27. Output Disable Times
 28. Minimum Output Disable Times
 29. Setup Transfers
 30. Hold Transfers
 31. Report TCCS
 32. Report RSKM
 33. Unconstrained Paths
 34. TimeQuest Timing Analyzer Messages
 35. TimeQuest Timing Analyzer Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; PPU_LITE                                                        ;
; Device Family      ; Cyclone                                                         ;
; Device Name        ; EP1C3T100C8                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Slow Model                                                      ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; PPU_LITE.sdc  ; OK     ; Wed Jan 21 18:23:47 2026 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                 ;
+-----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; inst1|altpll_component|pll|clk[0] ; Generated ; 23.288 ; 42.94 MHz ; 0.000 ; 11.644 ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; MCLK   ; inst1|altpll_component|pll|inclk[0] ; { inst1|altpll_component|pll|clk[0] } ;
; inst1|altpll_component|pll|clk[1] ; Generated ; 46.576 ; 21.47 MHz ; 0.000 ; 23.288 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; MCLK   ; inst1|altpll_component|pll|inclk[0] ; { inst1|altpll_component|pll|clk[1] } ;
; MCLK                              ; Base      ; 46.576 ; 21.47 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { MCLK }                              ;
+-----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                             ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; 90.39 MHz  ; 90.39 MHz       ; inst1|altpll_component|pll|clk[0] ;                                                       ;
; 415.28 MHz ; 275.03 MHz      ; inst1|altpll_component|pll|clk[1] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Setup Summary                                              ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst1|altpll_component|pll|clk[0] ; 12.225 ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 22.084 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Hold Summary                                              ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; inst1|altpll_component|pll|clk[0] ; 0.860 ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 0.865 ; 0.000         ;
+-----------------------------------+-------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+------------------------------------------------------------+
; Minimum Pulse Width Summary                                ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; MCLK                              ; 5.000  ; 0.000         ;
; inst1|altpll_component|pll|clk[0] ; 9.826  ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 21.470 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------+------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                    ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 12.225 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|EN    ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]              ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.052      ; 11.078     ;
; 12.388 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|EN    ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]              ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.052      ; 10.915     ;
; 12.415 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|EN    ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[4]              ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.052      ; 10.888     ;
; 12.420 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|EN    ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[2]              ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.052      ; 10.883     ;
; 12.435 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 10.855     ;
; 12.436 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 10.854     ;
; 12.536 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF     ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[3]                ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.025      ; 10.740     ;
; 12.703 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|EN    ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[3]              ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.052      ; 10.600     ;
; 12.712 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.014      ; 10.553     ;
; 12.713 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.014      ; 10.552     ;
; 12.716 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.014      ; 10.549     ;
; 12.717 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.014      ; 10.548     ;
; 12.867 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hn[2]       ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[3]                ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; -0.014     ; 10.370     ;
; 12.997 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 10.293     ;
; 12.998 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 10.292     ;
; 13.080 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 10.210     ;
; 13.081 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 10.209     ;
; 13.148 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 10.142     ;
; 13.149 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 10.141     ;
; 13.150 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 10.140     ;
; 13.155 ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|OBE                 ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[3]                ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; -0.014     ; 10.082     ;
; 13.167 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 10.123     ;
; 13.190 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|EN    ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]              ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.052      ; 10.113     ;
; 13.207 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 10.083     ;
; 13.208 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 10.082     ;
; 13.238 ; RP2C02_LITE:inst|PCLK_P3                                           ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[5]     ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.000      ; 10.013     ;
; 13.277 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 10.013     ;
; 13.278 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 10.012     ;
; 13.279 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 10.011     ;
; 13.311 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[5]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.000      ; 9.940      ;
; 13.312 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[5]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.000      ; 9.939      ;
; 13.334 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.956      ;
; 13.335 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.955      ;
; 13.340 ; RP2C02_LITE:inst|PCLK_P3                                           ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[0]     ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.000      ; 9.911      ;
; 13.340 ; RP2C02_LITE:inst|PCLK_P3                                           ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[1]     ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.000      ; 9.911      ;
; 13.340 ; RP2C02_LITE:inst|PCLK_P3                                           ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[2]     ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.000      ; 9.911      ;
; 13.340 ; RP2C02_LITE:inst|PCLK_P3                                           ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[3]     ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.000      ; 9.911      ;
; 13.340 ; RP2C02_LITE:inst|PCLK_P3                                           ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[4]     ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.000      ; 9.911      ;
; 13.340 ; RP2C02_LITE:inst|PCLK_P3                                           ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[6]     ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.000      ; 9.911      ;
; 13.340 ; RP2C02_LITE:inst|PCLK_P3                                           ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[7]     ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.000      ; 9.911      ;
; 13.353 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|EN    ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]              ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.052      ; 9.950      ;
; 13.358 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                     ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.932      ;
; 13.380 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|EN    ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[4]              ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.052      ; 9.923      ;
; 13.385 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|EN    ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[2]              ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.052      ; 9.918      ;
; 13.427 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.014      ; 9.838      ;
; 13.431 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.014      ; 9.834      ;
; 13.444 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.014      ; 9.821      ;
; 13.446 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.844      ;
; 13.448 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.014      ; 9.817      ;
; 13.554 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.014      ; 9.711      ;
; 13.555 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.014      ; 9.710      ;
; 13.556 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.014      ; 9.709      ;
; 13.558 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.014      ; 9.707      ;
; 13.559 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.014      ; 9.706      ;
; 13.560 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.014      ; 9.705      ;
; 13.586 ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|CLIPOR              ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]              ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.000      ; 9.665      ;
; 13.590 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|EN    ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[2]              ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.052      ; 9.713      ;
; 13.635 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                     ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.014      ; 9.630      ;
; 13.639 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                     ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.014      ; 9.626      ;
; 13.649 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF     ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:THCNT[4]|CNT1 ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.025      ; 9.627      ;
; 13.668 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|EN    ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[3]              ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.052      ; 9.635      ;
; 13.685 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[6]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.605      ;
; 13.686 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[6]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.604      ;
; 13.697 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.593      ;
; 13.698 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.592      ;
; 13.712 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.578      ;
; 13.723 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.014      ; 9.542      ;
; 13.727 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.014      ; 9.538      ;
; 13.729 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.561      ;
; 13.749 ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|CLIPOR              ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]              ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.000      ; 9.502      ;
; 13.753 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[7]      ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]              ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.000      ; 9.498      ;
; 13.776 ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|CLIPOR              ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[4]              ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.000      ; 9.475      ;
; 13.781 ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|CLIPOR              ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[2]              ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.000      ; 9.470      ;
; 13.795 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.495      ;
; 13.812 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.478      ;
; 13.839 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.451      ;
; 13.840 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.450      ;
; 13.841 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.449      ;
; 13.841 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[5]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.449      ;
; 13.842 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[5]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.448      ;
; 13.863 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.427      ;
; 13.874 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|EN    ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[2]              ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.052      ; 9.429      ;
; 13.880 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.410      ;
; 13.889 ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                 ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[3]                ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; -0.014     ; 9.348      ;
; 13.905 ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_Q4 ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[3]                ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.000      ; 9.346      ;
; 13.916 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[7]      ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]              ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.000      ; 9.335      ;
; 13.920 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                     ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.370      ;
; 13.922 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.368      ;
; 13.922 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.368      ;
; 13.923 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.367      ;
; 13.924 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.366      ;
; 13.930 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]        ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1            ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; -0.003     ; 9.318      ;
; 13.939 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]                  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.351      ;
; 13.943 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[7]      ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[4]              ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.000      ; 9.308      ;
; 13.948 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[7]      ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[2]              ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.000      ; 9.303      ;
; 13.953 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF     ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:THCNT[3]|CNT1 ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.025      ; 9.323      ;
; 13.954 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF     ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:THCNT[2]|CNT1 ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.025      ; 9.322      ;
; 13.990 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.300      ;
; 13.991 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.299      ;
; 13.992 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]    ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 23.288       ; 0.039      ; 9.298      ;
+--------+--------------------------------------------------------------------+------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                    ;
+--------+--------------------------+--------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 22.084 ; RP2C02_LITE:inst|PCLK_P2 ; RP2C02_LITE:inst|PCLK_P4 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 23.288       ; 0.000      ; 1.167      ;
; 44.761 ; RP2C02_LITE:inst|PCLK_P3 ; RP2C02_LITE:inst|PCLK_P1 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 46.576       ; 0.000      ; 1.778      ;
; 45.011 ; RP2C02_LITE:inst|PCLK_P2 ; RP2C02_LITE:inst|PCLK_P1 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 46.576       ; 0.000      ; 1.528      ;
; 45.146 ; RP2C02_LITE:inst|PCLK_N2 ; RP2C02_LITE:inst|PCLK_N1 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 46.576       ; 0.000      ; 1.393      ;
; 45.375 ; RP2C02_LITE:inst|PCLK_P2 ; RP2C02_LITE:inst|PCLK_P3 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 46.576       ; 0.000      ; 1.164      ;
; 45.655 ; RP2C02_LITE:inst|PCLK_N1 ; RP2C02_LITE:inst|PCLK_N2 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 46.576       ; 0.000      ; 0.884      ;
; 45.659 ; RP2C02_LITE:inst|PCLK_P1 ; RP2C02_LITE:inst|PCLK_P2 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 46.576       ; 0.000      ; 0.880      ;
+--------+--------------------------+--------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.860 ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|OCOLN                         ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|STEP3[4]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.875      ;
; 0.860 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN0[2]                  ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ATR0[2]                     ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.875      ;
; 0.860 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[0]                     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR2[0]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.875      ;
; 0.860 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[2]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[2]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.875      ;
; 0.861 ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q1 ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q2 ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|W1R[3]              ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                 ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[5]                       ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDOUT[5]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR3[2]                     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR3[2]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[5]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[5]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[1]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[1]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[0]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[0]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[0]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[0]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.876      ;
; 0.862 ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PICTURER                      ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PICTURER2                     ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC1[0]                     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC2[0]                     ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hn[5]       ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[5]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[1]                     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[2]                     ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[0]                     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[1]                     ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[3]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[3]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[2]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[2]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[1]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[1]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.864 ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[0]                       ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDOUT[0]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.879      ;
; 0.865 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[6]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[6]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.865 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[4]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[4]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.865 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[3]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[3]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.865 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[3]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[3]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.865 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[2]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[2]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.865 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[1]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[1]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.865 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[0]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[0]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.866 ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[4]                       ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDOUT[4]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH3                      ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH4                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[0]                     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR0[0]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hn[4]       ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[4]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[6]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[6]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR2[2]                      ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[3]                     ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[6]   ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[6]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[4]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[4]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[3]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[3]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[2]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[2]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[1]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[1]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[1]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[1]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[0]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[0]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[0]   ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[0]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.867 ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[7]                       ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDOUT[7]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC1[3]                     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC2[3]                     ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[7]                     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR0[7]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[2]                     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR0[2]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[3]                     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR1[3]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[7]                     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR1[7]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[6]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[6]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|ATR[1]                      ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR3[0]                     ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[5]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[5]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[5]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[5]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[4]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[4]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[3]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[3]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[0]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[0]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[1]   ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[1]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.868 ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|EEVR1                         ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|EEVR2                         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                      ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH2                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH5                      ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH6                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[6]                     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR1[6]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hn[3]       ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[3]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR3[1]                     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR3[1]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[4]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[4]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[4]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[4]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[3]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[3]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[1]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[1]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[2]   ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[2]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[0]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[0]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[0]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[0]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[0]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[0]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[0]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[0]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.869 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[0]                     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR1[0]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.869 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR3[6]                     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR3[6]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.869 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[5]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[5]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.869 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[6]   ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[6]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.869 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[4]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[4]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.869 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[3]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[3]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.869 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[3]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[3]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.869 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[3]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[3]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.870 ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[3]                       ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDOUT[3]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.885      ;
; 0.870 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[7]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[7]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.885      ;
; 0.870 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[6]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[6]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.885      ;
; 0.870 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[5]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[5]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.885      ;
; 0.870 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[5]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[5]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.885      ;
; 0.870 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[3]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[3]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.885      ;
; 0.871 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR3[4]                     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR3[4]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.886      ;
; 0.871 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[6]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[6]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.886      ;
; 0.871 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[6]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[6]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.886      ;
; 0.871 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR3[4]                      ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR3[5]                     ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.886      ;
; 0.871 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[7]   ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[7]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.886      ;
; 0.871 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[4]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[4]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.886      ;
; 0.871 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[4]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[4]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.886      ;
; 0.871 ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[3]   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[3]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.886      ;
; 0.871 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[4]   ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[4]      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.886      ;
; 0.872 ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[1]                       ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDOUT[1]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.887      ;
; 0.872 ; RP2C02_LITE:inst|OAM:MOD_OAM|W4Q2                                  ; RP2C02_LITE:inst|OAM:MOD_OAM|W4Q3                                  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.887      ;
; 0.872 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[1]                     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR0[1]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.887      ;
; 0.872 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[5]                     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR2[5]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.887      ;
; 0.872 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[2]                     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR2[2]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.887      ;
; 0.872 ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[6]                     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR2[6]                      ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.887      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                     ;
+--------+--------------------------+--------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.865  ; RP2C02_LITE:inst|PCLK_P1 ; RP2C02_LITE:inst|PCLK_P2 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.880      ;
; 0.869  ; RP2C02_LITE:inst|PCLK_N1 ; RP2C02_LITE:inst|PCLK_N2 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.884      ;
; 1.149  ; RP2C02_LITE:inst|PCLK_P2 ; RP2C02_LITE:inst|PCLK_P3 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.164      ;
; 1.378  ; RP2C02_LITE:inst|PCLK_N2 ; RP2C02_LITE:inst|PCLK_N1 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.393      ;
; 1.513  ; RP2C02_LITE:inst|PCLK_P2 ; RP2C02_LITE:inst|PCLK_P1 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.528      ;
; 1.763  ; RP2C02_LITE:inst|PCLK_P3 ; RP2C02_LITE:inst|PCLK_P1 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.778      ;
; 24.440 ; RP2C02_LITE:inst|PCLK_P2 ; RP2C02_LITE:inst|PCLK_P4 ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; -23.288      ; 0.000      ; 1.167      ;
+--------+--------------------------+--------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'MCLK'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; 5.000  ; 5.000        ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; MCLK|combout                        ;
; 5.000  ; 5.000        ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; inst1|altpll_component|pll|clk[0]   ;
; 5.000  ; 5.000        ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; inst1|altpll_component|pll|clk[1]   ;
; 5.000  ; 5.000        ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; inst1|altpll_component|pll|inclk[0] ;
; 41.576 ; 41.576       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; MCLK|combout                        ;
; 41.576 ; 41.576       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; inst1|altpll_component|pll|clk[0]   ;
; 41.576 ; 41.576       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; inst1|altpll_component|pll|clk[1]   ;
; 41.576 ; 41.576       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; inst1|altpll_component|pll|inclk[0] ;
; 43.573 ; 46.576       ; 3.003          ; Port Rate        ; MCLK  ; Rise       ; MCLK                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------+
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|BLNK_LATCH ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|BLNK_LATCH ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_FF      ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_FF      ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q1      ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q1      ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q2      ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q2      ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q3      ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q3      ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q4      ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q4      ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q5      ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q5      ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_FF      ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_FF      ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_Q1      ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_Q1      ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_Q2      ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_Q2      ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_Q3      ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_Q3      ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_Q4      ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_Q4      ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_Q5      ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_Q5      ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|ATRO[0]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|ATRO[0]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|ATRO[1]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|ATRO[1]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|ATR[0]                           ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|ATR[0]                           ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|ATR[1]                           ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|ATR[1]                           ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC1[0]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC1[0]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC1[1]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC1[1]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC1[2]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC1[2]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC1[3]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC1[3]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC2[0]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC2[0]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC2[1]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC2[1]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC2[2]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC2[2]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC2[3]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC2[3]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|CLPB_LATCH                       ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|CLPB_LATCH                       ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FH[0]                            ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FH[0]                            ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FH[1]                            ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FH[1]                            ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FH[2]                            ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FH[2]                            ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[0]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[0]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[1]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[1]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[2]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[2]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[3]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[3]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[4]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[4]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[5]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[5]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[6]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[6]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[7]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[7]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[0]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[0]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[1]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[1]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[2]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[2]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[3]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[3]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[4]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[4]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[5]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[5]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[6]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[6]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[7]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[7]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[0]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[0]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[1]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[1]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[2]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[2]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[3]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[3]                          ;
; 9.826 ; 11.644       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[4]                          ;
; 9.826 ; 11.644       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[4]                          ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------+
; 21.470 ; 23.288       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; RP2C02_LITE:inst|PCLK_N1 ;
; 21.470 ; 23.288       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; RP2C02_LITE:inst|PCLK_N1 ;
; 21.470 ; 23.288       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; RP2C02_LITE:inst|PCLK_N2 ;
; 21.470 ; 23.288       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; RP2C02_LITE:inst|PCLK_N2 ;
; 21.470 ; 23.288       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; RP2C02_LITE:inst|PCLK_P1 ;
; 21.470 ; 23.288       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; RP2C02_LITE:inst|PCLK_P1 ;
; 21.470 ; 23.288       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; RP2C02_LITE:inst|PCLK_P2 ;
; 21.470 ; 23.288       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; RP2C02_LITE:inst|PCLK_P2 ;
; 21.470 ; 23.288       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; RP2C02_LITE:inst|PCLK_P3 ;
; 21.470 ; 23.288       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; RP2C02_LITE:inst|PCLK_P3 ;
; 21.470 ; 23.288       ; 1.818          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Fall       ; RP2C02_LITE:inst|PCLK_P4 ;
; 21.470 ; 23.288       ; 1.818          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Fall       ; RP2C02_LITE:inst|PCLK_P4 ;
; 23.288 ; 23.288       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst|PCLK_N1|clk         ;
; 23.288 ; 23.288       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst|PCLK_N1|clk         ;
; 23.288 ; 23.288       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst|PCLK_N2|clk         ;
; 23.288 ; 23.288       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst|PCLK_N2|clk         ;
; 23.288 ; 23.288       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst|PCLK_P1|clk         ;
; 23.288 ; 23.288       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst|PCLK_P1|clk         ;
; 23.288 ; 23.288       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst|PCLK_P2|clk         ;
; 23.288 ; 23.288       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst|PCLK_P2|clk         ;
; 23.288 ; 23.288       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst|PCLK_P3|clk         ;
; 23.288 ; 23.288       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst|PCLK_P3|clk         ;
; 23.288 ; 23.288       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst|PCLK_P4|clk         ;
; 23.288 ; 23.288       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst|PCLK_P4|clk         ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+------------+------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+------------+--------+--------+------------+-----------------------------------+
; A[*]       ; MCLK       ; 6.811  ; 6.811  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  A[0]      ; MCLK       ; 6.811  ; 6.811  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  A[1]      ; MCLK       ; 6.656  ; 6.656  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  A[2]      ; MCLK       ; 6.553  ; 6.553  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; DB[*]      ; MCLK       ; 6.997  ; 6.997  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[0]     ; MCLK       ; 6.967  ; 6.967  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[1]     ; MCLK       ; 6.997  ; 6.997  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[2]     ; MCLK       ; 6.965  ; 6.965  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[3]     ; MCLK       ; 6.683  ; 6.683  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[4]     ; MCLK       ; 6.247  ; 6.247  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[5]     ; MCLK       ; 6.186  ; 6.186  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[6]     ; MCLK       ; 6.559  ; 6.559  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[7]     ; MCLK       ; 6.515  ; 6.515  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; DENDY      ; MCLK       ; 14.151 ; 14.151 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; MODE       ; MCLK       ; 14.026 ; 14.026 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; PALSEL0    ; MCLK       ; 7.639  ; 7.639  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; PALSEL1    ; MCLK       ; 8.074  ; 8.074  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; PD_BUS[*]  ; MCLK       ; 10.792 ; 10.792 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[0] ; MCLK       ; 10.792 ; 10.792 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[1] ; MCLK       ; 10.511 ; 10.511 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[2] ; MCLK       ; 9.274  ; 9.274  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[3] ; MCLK       ; 9.437  ; 9.437  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[4] ; MCLK       ; 10.331 ; 10.331 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[5] ; MCLK       ; 9.807  ; 9.807  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[6] ; MCLK       ; 9.065  ; 9.065  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[7] ; MCLK       ; 9.154  ; 9.154  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; R_W        ; MCLK       ; 9.788  ; 9.788  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; nDBE       ; MCLK       ; 9.858  ; 9.858  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; DENDY      ; MCLK       ; 8.757  ; 8.757  ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; MODE       ; MCLK       ; 8.174  ; 8.174  ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+------------+------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+------------+------------+---------+---------+------------+-----------------------------------+
; Data Port  ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                   ;
+------------+------------+---------+---------+------------+-----------------------------------+
; A[*]       ; MCLK       ; -6.501  ; -6.501  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  A[0]      ; MCLK       ; -6.759  ; -6.759  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  A[1]      ; MCLK       ; -6.604  ; -6.604  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  A[2]      ; MCLK       ; -6.501  ; -6.501  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; DB[*]      ; MCLK       ; -6.134  ; -6.134  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[0]     ; MCLK       ; -6.915  ; -6.915  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[1]     ; MCLK       ; -6.945  ; -6.945  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[2]     ; MCLK       ; -6.913  ; -6.913  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[3]     ; MCLK       ; -6.631  ; -6.631  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[4]     ; MCLK       ; -6.195  ; -6.195  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[5]     ; MCLK       ; -6.134  ; -6.134  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[6]     ; MCLK       ; -6.507  ; -6.507  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[7]     ; MCLK       ; -6.463  ; -6.463  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; DENDY      ; MCLK       ; -8.042  ; -8.042  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; MODE       ; MCLK       ; -10.352 ; -10.352 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; PALSEL0    ; MCLK       ; -7.491  ; -7.491  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; PALSEL1    ; MCLK       ; -7.926  ; -7.926  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; PD_BUS[*]  ; MCLK       ; -6.878  ; -6.878  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[0] ; MCLK       ; -7.482  ; -7.482  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[1] ; MCLK       ; -7.064  ; -7.064  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[2] ; MCLK       ; -7.465  ; -7.465  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[3] ; MCLK       ; -7.319  ; -7.319  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[4] ; MCLK       ; -8.257  ; -8.257  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[5] ; MCLK       ; -7.163  ; -7.163  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[6] ; MCLK       ; -7.772  ; -7.772  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[7] ; MCLK       ; -6.878  ; -6.878  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; R_W        ; MCLK       ; -7.237  ; -7.237  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; nDBE       ; MCLK       ; -7.099  ; -7.099  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; DENDY      ; MCLK       ; -8.704  ; -8.704  ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; MODE       ; MCLK       ; -8.034  ; -8.034  ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+------------+------------+---------+---------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+------------+------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+------------+--------+--------+------------+-----------------------------------+
; ALE        ; MCLK       ; 10.659 ; 10.659 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; DB[*]      ; MCLK       ; 8.821  ; 8.821  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[0]     ; MCLK       ; 8.293  ; 8.293  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[1]     ; MCLK       ; 8.821  ; 8.821  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[2]     ; MCLK       ; 8.511  ; 8.511  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[3]     ; MCLK       ; 8.492  ; 8.492  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[4]     ; MCLK       ; 7.099  ; 7.099  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[5]     ; MCLK       ; 8.048  ; 8.048  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[6]     ; MCLK       ; 8.159  ; 8.159  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[7]     ; MCLK       ; 8.384  ; 8.384  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; EMPH[*]    ; MCLK       ; 6.405  ; 6.405  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  EMPH[0]   ; MCLK       ; 6.405  ; 6.405  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  EMPH[1]   ; MCLK       ; 5.944  ; 5.944  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  EMPH[2]   ; MCLK       ; 6.252  ; 6.252  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; HS         ; MCLK       ; 5.793  ; 5.793  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; INT        ; MCLK       ; 6.861  ; 6.861  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; PA[*]      ; MCLK       ; 5.408  ; 5.408  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PA[8]     ; MCLK       ; 5.347  ; 5.347  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PA[9]     ; MCLK       ; 5.408  ; 5.408  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PA[10]    ; MCLK       ; 4.943  ; 4.943  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PA[11]    ; MCLK       ; 4.900  ; 4.900  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PA[12]    ; MCLK       ; 5.322  ; 5.322  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PA[13]    ; MCLK       ; 5.344  ; 5.344  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; PD_BUS[*]  ; MCLK       ; 5.348  ; 5.348  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[0] ; MCLK       ; 5.347  ; 5.347  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[1] ; MCLK       ; 5.348  ; 5.348  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[2] ; MCLK       ; 5.305  ; 5.305  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[3] ; MCLK       ; 5.342  ; 5.342  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[4] ; MCLK       ; 5.237  ; 5.237  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[5] ; MCLK       ; 5.198  ; 5.198  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[6] ; MCLK       ; 5.266  ; 5.266  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[7] ; MCLK       ; 4.932  ; 4.932  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; RGB[*]     ; MCLK       ; 11.858 ; 11.858 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[0]    ; MCLK       ; 10.798 ; 10.798 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[1]    ; MCLK       ; 10.922 ; 10.922 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[2]    ; MCLK       ; 11.433 ; 11.433 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[3]    ; MCLK       ; 11.117 ; 11.117 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[4]    ; MCLK       ; 11.526 ; 11.526 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[5]    ; MCLK       ; 11.256 ; 11.256 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[6]    ; MCLK       ; 11.316 ; 11.316 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[7]    ; MCLK       ; 10.582 ; 10.582 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[8]    ; MCLK       ; 10.559 ; 10.559 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[9]    ; MCLK       ; 10.083 ; 10.083 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[10]   ; MCLK       ; 10.785 ; 10.785 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[11]   ; MCLK       ; 10.401 ; 10.401 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[12]   ; MCLK       ; 11.858 ; 11.858 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[13]   ; MCLK       ; 11.663 ; 11.663 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[14]   ; MCLK       ; 11.360 ; 11.360 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[15]   ; MCLK       ; 11.354 ; 11.354 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[16]   ; MCLK       ; 11.366 ; 11.366 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[17]   ; MCLK       ; 10.699 ; 10.699 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; SYNC       ; MCLK       ; 7.055  ; 7.055  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; VS         ; MCLK       ; 6.091  ; 6.091  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; nRD_EXT    ; MCLK       ; 5.862  ; 5.862  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; nWR        ; MCLK       ; 5.845  ; 5.845  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; ALE        ; MCLK       ; 10.268 ; 10.268 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; ALE        ; MCLK       ; 8.822  ; 8.822  ; Fall       ; inst1|altpll_component|pll|clk[1] ;
+------------+------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                            ;
+------------+------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+------------+-------+-------+------------+-----------------------------------+
; ALE        ; MCLK       ; 7.803 ; 7.803 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; DB[*]      ; MCLK       ; 4.433 ; 4.433 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[0]     ; MCLK       ; 5.703 ; 5.703 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[1]     ; MCLK       ; 5.214 ; 5.214 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[2]     ; MCLK       ; 5.150 ; 5.150 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[3]     ; MCLK       ; 4.878 ; 4.878 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[4]     ; MCLK       ; 5.001 ; 5.001 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[5]     ; MCLK       ; 4.433 ; 4.433 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[6]     ; MCLK       ; 4.804 ; 4.804 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[7]     ; MCLK       ; 4.763 ; 4.763 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; EMPH[*]    ; MCLK       ; 5.679 ; 5.679 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  EMPH[0]   ; MCLK       ; 6.140 ; 6.140 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  EMPH[1]   ; MCLK       ; 5.679 ; 5.679 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  EMPH[2]   ; MCLK       ; 6.252 ; 6.252 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; HS         ; MCLK       ; 5.793 ; 5.793 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; INT        ; MCLK       ; 6.101 ; 6.101 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; PA[*]      ; MCLK       ; 4.900 ; 4.900 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PA[8]     ; MCLK       ; 5.347 ; 5.347 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PA[9]     ; MCLK       ; 5.408 ; 5.408 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PA[10]    ; MCLK       ; 4.943 ; 4.943 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PA[11]    ; MCLK       ; 4.900 ; 4.900 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PA[12]    ; MCLK       ; 5.322 ; 5.322 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PA[13]    ; MCLK       ; 5.344 ; 5.344 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; PD_BUS[*]  ; MCLK       ; 4.932 ; 4.932 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[0] ; MCLK       ; 5.347 ; 5.347 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[1] ; MCLK       ; 5.348 ; 5.348 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[2] ; MCLK       ; 5.305 ; 5.305 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[3] ; MCLK       ; 5.342 ; 5.342 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[4] ; MCLK       ; 5.237 ; 5.237 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[5] ; MCLK       ; 5.198 ; 5.198 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[6] ; MCLK       ; 5.266 ; 5.266 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[7] ; MCLK       ; 4.932 ; 4.932 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; RGB[*]     ; MCLK       ; 4.836 ; 4.836 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[0]    ; MCLK       ; 6.158 ; 6.158 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[1]    ; MCLK       ; 6.144 ; 6.144 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[2]    ; MCLK       ; 6.487 ; 6.487 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[3]    ; MCLK       ; 6.466 ; 6.466 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[4]    ; MCLK       ; 6.334 ; 6.334 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[5]    ; MCLK       ; 6.344 ; 6.344 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[6]    ; MCLK       ; 5.940 ; 5.940 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[7]    ; MCLK       ; 5.956 ; 5.956 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[8]    ; MCLK       ; 5.503 ; 5.503 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[9]    ; MCLK       ; 4.836 ; 4.836 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[10]   ; MCLK       ; 5.143 ; 5.143 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[11]   ; MCLK       ; 5.165 ; 5.165 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[12]   ; MCLK       ; 6.404 ; 6.404 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[13]   ; MCLK       ; 6.219 ; 6.219 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[14]   ; MCLK       ; 5.921 ; 5.921 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[15]   ; MCLK       ; 5.903 ; 5.903 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[16]   ; MCLK       ; 5.608 ; 5.608 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  RGB[17]   ; MCLK       ; 5.203 ; 5.203 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; SYNC       ; MCLK       ; 6.539 ; 6.539 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; VS         ; MCLK       ; 6.091 ; 6.091 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; nRD_EXT    ; MCLK       ; 5.862 ; 5.862 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; nWR        ; MCLK       ; 5.845 ; 5.845 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; ALE        ; MCLK       ; 9.443 ; 9.443 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
; ALE        ; MCLK       ; 8.822 ; 8.822 ; Fall       ; inst1|altpll_component|pll|clk[1] ;
+------------+------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; DENDY      ; EMPH[0]     ; 13.546 ;    ;    ; 13.546 ;
; DENDY      ; EMPH[1]     ; 13.084 ;    ;    ; 13.084 ;
; MODE       ; EMPH[0]     ; 13.683 ;    ;    ; 13.683 ;
; MODE       ; EMPH[1]     ; 13.221 ;    ;    ; 13.221 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; DENDY      ; EMPH[0]     ; 13.546 ;    ;    ; 13.546 ;
; DENDY      ; EMPH[1]     ; 13.084 ;    ;    ; 13.084 ;
; MODE       ; EMPH[0]     ; 13.683 ;    ;    ; 13.683 ;
; MODE       ; EMPH[1]     ; 13.221 ;    ;    ; 13.221 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------------------------------------------+
; Output Enable Times                                                                      ;
+------------+------------+--------+------+------------+-----------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference                   ;
+------------+------------+--------+------+------------+-----------------------------------+
; DB[*]      ; MCLK       ; 4.850  ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[0]     ; MCLK       ; 6.019  ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[1]     ; MCLK       ; 5.697  ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[2]     ; MCLK       ; 5.655  ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[3]     ; MCLK       ; 5.684  ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[4]     ; MCLK       ; 4.862  ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[5]     ; MCLK       ; 4.862  ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[6]     ; MCLK       ; 4.850  ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[7]     ; MCLK       ; 5.170  ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; PD_BUS[*]  ; MCLK       ; 9.819  ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[0] ; MCLK       ; 10.281 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[1] ; MCLK       ; 9.900  ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[2] ; MCLK       ; 10.553 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[3] ; MCLK       ; 10.568 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[4] ; MCLK       ; 10.568 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[5] ; MCLK       ; 10.168 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[6] ; MCLK       ; 10.168 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[7] ; MCLK       ; 9.819  ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
+------------+------------+--------+------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                             ;
+------------+------------+-------+------+------------+-----------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                   ;
+------------+------------+-------+------+------------+-----------------------------------+
; DB[*]      ; MCLK       ; 4.579 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[0]     ; MCLK       ; 5.748 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[1]     ; MCLK       ; 5.426 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[2]     ; MCLK       ; 5.384 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[3]     ; MCLK       ; 5.413 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[4]     ; MCLK       ; 4.591 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[5]     ; MCLK       ; 4.591 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[6]     ; MCLK       ; 4.579 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[7]     ; MCLK       ; 4.899 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; PD_BUS[*]  ; MCLK       ; 6.715 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[0] ; MCLK       ; 7.177 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[1] ; MCLK       ; 6.796 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[2] ; MCLK       ; 7.449 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[3] ; MCLK       ; 7.464 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[4] ; MCLK       ; 7.464 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[5] ; MCLK       ; 7.064 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[6] ; MCLK       ; 7.064 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[7] ; MCLK       ; 6.715 ;      ; Rise       ; inst1|altpll_component|pll|clk[0] ;
+------------+------------+-------+------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                             ;
+------------+------------+-----------+-----------+------------+-----------------------------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                   ;
+------------+------------+-----------+-----------+------------+-----------------------------------+
; DB[*]      ; MCLK       ; 4.850     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[0]     ; MCLK       ; 6.019     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[1]     ; MCLK       ; 5.697     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[2]     ; MCLK       ; 5.655     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[3]     ; MCLK       ; 5.684     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[4]     ; MCLK       ; 4.862     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[5]     ; MCLK       ; 4.862     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[6]     ; MCLK       ; 4.850     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[7]     ; MCLK       ; 5.170     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; PD_BUS[*]  ; MCLK       ; 9.819     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[0] ; MCLK       ; 10.281    ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[1] ; MCLK       ; 9.900     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[2] ; MCLK       ; 10.553    ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[3] ; MCLK       ; 10.568    ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[4] ; MCLK       ; 10.568    ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[5] ; MCLK       ; 10.168    ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[6] ; MCLK       ; 10.168    ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[7] ; MCLK       ; 9.819     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
+------------+------------+-----------+-----------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                     ;
+------------+------------+-----------+-----------+------------+-----------------------------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                   ;
+------------+------------+-----------+-----------+------------+-----------------------------------+
; DB[*]      ; MCLK       ; 4.579     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[0]     ; MCLK       ; 5.748     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[1]     ; MCLK       ; 5.426     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[2]     ; MCLK       ; 5.384     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[3]     ; MCLK       ; 5.413     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[4]     ; MCLK       ; 4.591     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[5]     ; MCLK       ; 4.591     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[6]     ; MCLK       ; 4.579     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  DB[7]     ; MCLK       ; 4.899     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; PD_BUS[*]  ; MCLK       ; 6.715     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[0] ; MCLK       ; 7.177     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[1] ; MCLK       ; 6.796     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[2] ; MCLK       ; 7.449     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[3] ; MCLK       ; 7.464     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[4] ; MCLK       ; 7.464     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[5] ; MCLK       ; 7.064     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[6] ; MCLK       ; 7.064     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
;  PD_BUS[7] ; MCLK       ; 6.715     ;           ; Rise       ; inst1|altpll_component|pll|clk[0] ;
+------------+------------+-----------+-----------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 7683     ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 2304     ; 1152     ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 6        ; 0        ; 1        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 7683     ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 2304     ; 1152     ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 6        ; 0        ; 1        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 107   ; 107  ;
; Unconstrained Output Ports      ; 50    ; 50   ;
; Unconstrained Output Port Paths ; 308   ; 308  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jan 21 18:23:46 2026
Info: Command: quartus_sta PPU_LITE -c PPU_LITE
Info: qsta_default_script.tcl version: #1
Info: Reading SDC File: 'PPU_LITE.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {inst1|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst1|altpll_component|pll|clk[0]} {inst1|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {inst1|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {inst1|altpll_component|pll|clk[1]} {inst1|altpll_component|pll|clk[1]}
Info: Worst-case setup slack is 12.225
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    12.225         0.000 inst1|altpll_component|pll|clk[0] 
    Info:    22.084         0.000 inst1|altpll_component|pll|clk[1] 
Info: Worst-case hold slack is 0.860
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.860         0.000 inst1|altpll_component|pll|clk[0] 
    Info:     0.865         0.000 inst1|altpll_component|pll|clk[1] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 5.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.000         0.000 MCLK 
    Info:     9.826         0.000 inst1|altpll_component|pll|clk[0] 
    Info:    21.470         0.000 inst1|altpll_component|pll|clk[1] 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Generated suppressed messages file D:/RadioSoft/VIDEO GAME/DENDY/SRC/PPU_LITE/PPU_LITE.sta.smsg
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 230 megabytes
    Info: Processing ended: Wed Jan 21 18:23:47 2026
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


+-----------------------------------------------+
; TimeQuest Timing Analyzer Suppressed Messages ;
+-----------------------------------------------+
The suppressed messages can be found in D:/RadioSoft/VIDEO GAME/DENDY/SRC/PPU_LITE/PPU_LITE.sta.smsg.


