Started by upstream project "[8mha:AAAArR+LCAAAAAAAAP9b85aBtbiIQTGjNKU4P08vOT+vOD8nVc83PyU1x6OyILUoJzMv2y+/JJUBAhiZGBgqihhk0NSjKDWzXb3RdlLBUSYGJk8GtpzUvPSSDB8G5tKinBIGIZ+sxLJE/ZzEvHT94JKizLx0a6BxUmjGOUNodHsLgAyZEgYl/az8JP2M8vjiyrz45Pyc/OLi0uL4tAqjeEMDg/T4TKAkAM+MMGXXAAAA[0mhw_syn_colossus_fx2_100g_iob" build number [8mha:AAAAsB+LCAAAAAAAAP9b85aBtbiIQTGjNKU4P08vOT+vOD8nVc83PyU1x6OyILUoJzMv2y+/JJUBAhiZGBgqihhk0NSjKDWzXb3RdlLBUSYGJk8GtpzUvPSSDB8G5tKinBIGIZ+sxLJE/ZzEvHT94JKizLx0a6BxUmjGOUNodHsLgAzmEgZV/az8JP2M8vjiyrz45Pyc/OLi0uL4tAqjeEMDg/T4TKCkoYkhABczJI/aAAAA[0m141
originally caused by:
 Started by an SCM change
Started by upstream project "[8mha:AAAArR+LCAAAAAAAAP9b85aBtbiIQTGjNKU4P08vOT+vOD8nVc83PyU1x6OyILUoJzMv2y+/JJUBAhiZGBgqihhk0NSjKDWzXb3RdlLBUSYGJk8GtpzUvPSSDB8G5tKinBIGIZ+sxLJE/ZzEvHT94JKizLx0a6BxUmjGOUNodHsLgAyZEgYl/az8JP2M8vjiyrz45Pyc/OLi0uL4tAqjeEMDg/T4TKAkAM+MMGXXAAAA[0mhw_syn_colossus_fx2_100g_iob" build number [8mha:AAAAsB+LCAAAAAAAAP9b85aBtbiIQTGjNKU4P08vOT+vOD8nVc83PyU1x6OyILUoJzMv2y+/JJUBAhiZGBgqihhk0NSjKDWzXb3RdlLBUSYGJk8GtpzUvPSSDB8G5tKinBIGIZ+sxLJE/ZzEvHT94JKizLx0a6BxUmjGOUNodHsLgAzmEgZV/az8JP2M8vjiyrz45Pyc/OLi0uL4tAqjeEMDg/T4TKCkoYkRAK1iLRbaAAAA[0m142
originally caused by:
 Started by an SCM change
[EnvInject] - Loading node environment variables.
Building remotely on [8mha:AAAAoR+LCAAAAAAAAP9b85aBtbiIQTGjNKU4P08vOT+vOD8nVc83PyU1x6OyILUoJzMv2y+/JJUBAhiZGBgqihhk0NSjKDWzXb3RdlLBUSYGJk8GtpzUvPSSDB8G5tKinBIGIZ+sxLJE/ZzEvHT94JKizLx0a6BxUmjGOUNodHsLgAzuEgZR/eT83ILSktQi/bSC9ETdzNwCXQNDAHWyaWfKAAAA[0mfpga-imp-01 (x86_64 Linux CentOS6.5 Vivado) in workspace /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA
Using remote perforce client: hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 workspace -o hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723
Clear workspace includes .repository ...
Wiping workspace...
Wiped workspace.
Clean complete, took 5 ms
Last build changeset: 703283
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 changes -s submitted -m 1 //hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723/...
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s changes -s submitted //hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723/...@703284,@704015
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 describe -s 704015
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -G where //...
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 describe -s 703421
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s users tableuser
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 user -o tableuser
Sync'ing workspace to changelist 704015 (forcing sync of unchanged files).
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s sync -f //hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723/...@704015
Sync complete, took 30548 ms
Run condition [File exists] enabling prebuild for step [[ArtifactDeployer] - Deploy artifacts from workspace to remote directories]
Run condition [File exists] enabling prebuild for step [BuilderChain]
Run condition [Files match] enabling prebuild for step [BuilderChain]
Run condition [Current build status] enabling prebuild for step [BuilderChain]
Deleting old artifacts from #15
No emails were triggered.
Copied 1 artifact from "[8mha:AAAAoh+LCAAAAAAAAP9b85aBtbiIQSajNKU4P08vOT+vOD8nVc+jsiC1KCczL9svvyTVzHb1RttJBUeZGJg8GdhyUvPSSzJ8GJhLi3JKGIR8shLLEvVzEvPS9YNLijLz0q0rihik0IxzhtAgwxgggJGJgaGiAMiQKWFQ0s/KT9LPKI8vrsyLT87PyS8uLi2OT6swijc0MEiPzwRKAgCJvCIDpwAAAA==[0mhw_syn_colossus_fx2_100g_iob" build number [8mha:AAAAph+LCAAAAAAAAP9b85aBtbiIQSajNKU4P08vOT+vOD8nVc+jsiC1KCczL9svvyTVzHb1RttJBUeZGJg8GdhyUvPSSzJ8GJhLi3JKGIR8shLLEvVzEvPS9YNLijLz0q0rihik0IxzhtAgwxgggJGJgaGiAMhgLmFQ08/KT9LPKI8vrsyLT87PyS8uLi2OT6swijc0MEiPzwRKGpoY6QMA12oIRKsAAAA=[0m142
Copied 1 artifact from "[8mha:AAAAoh+LCAAAAAAAAP9b85aBtbiIQSajNKU4P08vOT+vOD8nVc+jsiC1KCczL9svvyTVzHb1RttJBUeZGJg8GdhyUvPSSzJ8GJhLi3JKGIR8shLLEvVzEvPS9YNLijLz0q0rihik0IxzhtAgwxgggJGJgaGiAMiQKWFQ0s/KT9LPKI8vrsyLT87PyS8uLi2OT6swijc0MEiPzwRKAgCJvCIDpwAAAA==[0mhw_syn_colossus_fx2_100g_iob" build number [8mha:AAAAph+LCAAAAAAAAP9b85aBtbiIQSajNKU4P08vOT+vOD8nVc+jsiC1KCczL9svvyTVzHb1RttJBUeZGJg8GdhyUvPSSzJ8GJhLi3JKGIR8shLLEvVzEvPS9YNLijLz0q0rihik0IxzhtAgwxgggJGJgaGiAMhgLmFQ08/KT9LPKI8vrsyLT87PyS8uLi2OT6swijc0MEiPzwRKGpoY6QMA12oIRKsAAAA=[0m142
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson5078636285988158059.sh
+ p4 revert //...
//... - file(s) not opened on this client.
+ export LM_LICENSE_FILE=2100@spcsjcapp01.ad.spirentcom.com:1900@hnlcsv.ad.spirentcom.com
+ LM_LICENSE_FILE=2100@spcsjcapp01.ad.spirentcom.com:1900@hnlcsv.ad.spirentcom.com
+ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/settings64.sh
++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/.settings64-Vivado.sh
+++ XILINX_VIVADO=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3
+++ '[' -n /opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'
+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin
+++ '[' -n '' ']'
+++ LD_LIBRARY_PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/lib/lnx64.o
++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/.settings64-Vivado_High_Level_Synthesis.sh
+++ '[' -n /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'
+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin
++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/.settings64-Software_Development_Kit.sh
+++ '[' -n /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'
+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/arm/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_be/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_le/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin
++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/DocNav/.settings64-DocNav.sh
+++ '[' -n /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/arm/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_be/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_le/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'
+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/DocNav:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/arm/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_be/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_le/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin
+ echo 'Derive FPGA image version/datecode'
Derive FPGA image version/datecode
+++ expr 17 % 100
++ printf %02d 17
+ VER=17
++ date +%m%d%y
+ DATECODE=102114
+ VER_DATECODE=17102114
++ cat /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/changelist.txt
+ LAST_CHANGE=704006
+ '[' 704015 -gt 704006 ']'
+ LAST_CHANGE=704015
+ echo 'Update VERSION_ColossusFX2_BLADE100G.v'
Update VERSION_ColossusFX2_BLADE100G.v
+ cd /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA
+ sed -i 's/^parameter /\/\/parameter /g' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
+ sed -i '1i //Includes up to Changelist 704015' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
+ sed -i '2i parameter FPGA_VERSION =  8'\''h17;' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
+ sed -i '3i parameter DATE_CODE    =  24'\''h102114;' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
+ sed -i '4i \ ' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
++ printf 'Description: Colossus FX2 100G I/O Board version 17102114.  Includes up to Changelist 704015.\nChange Type: Proto\nChange #: none\n'
+ DESCRIPTION='Description: Colossus FX2 100G I/O Board version 17102114.  Includes up to Changelist 704015.
Change Type: Proto
Change #: none'
+ echo 'Start implementation'
Start implementation
+ cd /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade
+ chmod u+w ./VivadoBlade_14_3.xpr ./VivadoBlade.xpr
+ echo 17102114
+ echo 'open_project VivadoBlade_14_3.xpr'
+ echo 'set_param general.maxThreads 4'
+ echo 'reset_run impl_2'
+ echo 'launch_runs impl_2'
+ echo 'wait_on_run impl_2'
+ echo 'open_run impl_2'
+ echo 'set_property BITSTREAM.CONFIG.USR_ACCESS 17102114 [current_design]'
+ echo 'write_verilog -force colossus_iob_imp_funcsim.v -mode funcsim'
+ echo 'write_verilog -force colossus_iob_imp_timesim.v -mode timesim -sdf_anno true'
+ echo 'write_sdf -force colossus_iob_imp_timesim.sdf'
+ echo 'archive_project hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-17.zip -force -include_config_settings'
+ echo 'write_bitstream ./VivadoBlade_14_3.runs/impl_2/colossus_fx2_100g.bit'
+ echo close_project
+ echo exit
+ vivado -mode batch -source ./myImp.tcl

****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ./myImp.tcl
# open_project VivadoBlade_14_3.xpr
INFO: [Project 1-313] Project file moved from '/net/storage_cal_ci/general/Development/Hardware/FPGA/Workspaces/4asu/Colossus/FPGA/fx2/VivadoBlade' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'impl_2' not found
# set_param general.maxThreads 4
# reset_run impl_2
# launch_runs impl_2
[Tue Oct 21 04:49:13 2014] Launched impl_2...
Run output will be captured here: /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/runme.log
# wait_on_run impl_2
[Tue Oct 21 04:49:13 2014] Waiting for impl_2 to finish...

*** Running vivado
    with args -log ColossusFX2_BLADE100G.vdi -applog -m64 -messageDb vivado.pb -mode batch -source ColossusFX2_BLADE100G.tcl -notrace


****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ColossusFX2_BLADE100G.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Parsing EDIF File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.edf]
Finished Parsing EDIF File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.edf]
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[3].DPRAM64Kx36_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[2].DPRAM64Kx36_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[1].DPRAM64Kx36_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[0].DPRAM64Kx36_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM16Kx2_col/DPRAM16Kx2_col.dcp' for cell 'GAF1/AM/dp_ram_stats_16kx684/valid_DPRAM16Kx2'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x256/TDP256x256.dcp' for cell 'GAF1/FM/CTDBHM/DPFRMBUF'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_4Kx32Rd64/TDPRAM_4Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/FSTCM/FST_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP16Kx32_RdDelay2/TDP16Kx32_RdDelay2.dcp' for cell 'GAF1/GM/DSGM/FTGM/SEQRAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x32/TDP256x32.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/DLS_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP512x8/TDP512x8.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/SecondPass_WeightTable'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP512x8/TDP512x8.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/FirstPass_WeightTable'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/Mult16x16_Delay4/Mult16x16_Delay4.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_EVEN'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/Mult16x16_Delay4/Mult16x16_Delay4.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_ODD'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP16x36/TDP16x36.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/Scale_Offset_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x256_RdDelay2/TDP256x256_RdDelay2.dcp' for cell 'GAF1/GM/SDBHM/DPFRMBUF'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk.dcp' for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk.dcp' for cell 'pcie_i/pcie_tx/maint_rdff'
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dp1kx256/dp1kx256.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dp256x128_256/dp256x128_256.dcp' for cell 'pcie_i/pcie_tx/rbuf_ff1'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x16_RdDelay2/TDP256x16_RdDelay2.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/adc_wiz_3_0/adc_wiz_3_0.dcp' for cell 'TSTop_U1/BAR0Intf/sysMon/xadcInst'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_cpmbination_dpram_256x1_col/rpmm_cpmbination_dpram_256x1_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_cpmbination_dpram_256x1_col/rpmm_cpmbination_dpram_256x1_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DCFIFO256x32/DCFIFO256x32.dcp' for cell 'GAF1/GM/SSM100/C_IFGFIFO'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DCFIFOFWFT64x192/DCFIFOFWFT64x192.dcp' for cell 'GAF1/GM/SSM100/DSG_FPFIFO'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP32Kx32Rd512_r/TDP32Kx32Rd512_r.dcp' for cell 'GAF1/GM/DSGM/OHPM/BC_RAM'
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/SDP16Kx72/SDP16Kx72.dcp'.
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx36/TDPRAM_16Kx36.dcp'.
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64_RdDelay2/TDPRAM_16Kx32Rd64_RdDelay2.dcp'.
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx58/TDPRAM_16Kx58.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx58_RdDelay2/TDPRAM_16Kx58_RdDelay2.dcp' for cell 'GAF1/GM/SSM100/TSSM/STATSRAM'
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_8Kx32Rd64_RdDelay2/TDPRAM_8Kx32Rd64_RdDelay2.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dp512x256_2clk/dp512x256_2clk.dcp' for cell 'pcie_i/pcie_rx/txd_ff_p1'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[6].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[5].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[7].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[0].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[4].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[2].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[1].u_RITEnt_RAM'
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_8Kx32Rd64/TDPRAM_8Kx32Rd64.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dpram_1Kx36Rd144/dpram_1Kx36Rd144.dcp' for cell 'GAF1/GM/DSGM/VFDPM/u_RIT_RAM'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 378413 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 89 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1157/Package.xml
Loading io standards from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[3].DPRAM64Kx36_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[3].DPRAM64Kx36_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[2].DPRAM64Kx36_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[2].DPRAM64Kx36_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[1].DPRAM64Kx36_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[1].DPRAM64Kx36_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[0].DPRAM64Kx36_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[0].DPRAM64Kx36_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_2/DPRAM16Kx2_col_early.xdc] for cell 'GAF1/AM/dp_ram_stats_16kx684/valid_DPRAM16Kx2'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_2/DPRAM16Kx2_col_early.xdc] for cell 'GAF1/AM/dp_ram_stats_16kx684/valid_DPRAM16Kx2'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_3/TDP256x256_early.xdc] for cell 'GAF1/FM/CTDBHM/DPFRMBUF'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_3/TDP256x256_early.xdc] for cell 'GAF1/FM/CTDBHM/DPFRMBUF'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_4/TDPRAM_4Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/FSTCM/FST_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_4/TDPRAM_4Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/FSTCM/FST_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_5/TDP16Kx32_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/FTGM/SEQRAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_5/TDP16Kx32_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/FTGM/SEQRAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_6/TDP256x32_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/DLS_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_6/TDP256x32_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/DLS_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/SecondPass_WeightTable'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/SecondPass_WeightTable'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/FirstPass_WeightTable'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/FirstPass_WeightTable'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_EVEN'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_EVEN'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_ODD'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_ODD'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_9/TDP16x36_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/Scale_Offset_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_9/TDP16x36_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/Scale_Offset_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_10/TDP256x256_RdDelay2_early.xdc] for cell 'GAF1/GM/SDBHM/DPFRMBUF'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_10/TDP256x256_RdDelay2_early.xdc] for cell 'GAF1/GM/SDBHM/DPFRMBUF'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_13/dp256x128_256_early.xdc] for cell 'pcie_i/pcie_tx/rbuf_ff1'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_13/dp256x128_256_early.xdc] for cell 'pcie_i/pcie_tx/rbuf_ff1'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_14/TDP256x16_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_14/TDP256x16_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_15/adc_wiz_3_0_early.xdc] for cell 'TSTop_U1/BAR0Intf/sysMon/xadcInst'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_15/adc_wiz_3_0_early.xdc] for cell 'TSTop_U1/BAR0Intf/sysMon/xadcInst'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_18/DCFIFO256x32_early.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_18/DCFIFO256x32_early.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_19/DCFIFOFWFT64x192_early.xdc] for cell 'GAF1/GM/SSM100/DSG_FPFIFO'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_19/DCFIFOFWFT64x192_early.xdc] for cell 'GAF1/GM/SSM100/DSG_FPFIFO'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_20/TDP32Kx32Rd512_r_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/BC_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_20/TDP32Kx32Rd512_r_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/BC_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_25/TDPRAM_16Kx58_RdDelay2_early.xdc] for cell 'GAF1/GM/SSM100/TSSM/STATSRAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_25/TDPRAM_16Kx58_RdDelay2_early.xdc] for cell 'GAF1/GM/SSM100/TSSM/STATSRAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_27/dp512x256_2clk_early.xdc] for cell 'pcie_i/pcie_rx/txd_ff_p1'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_27/dp512x256_2clk_early.xdc] for cell 'pcie_i/pcie_rx/txd_ff_p1'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[6].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[6].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[5].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[5].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[7].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[7].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[0].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[0].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[4].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[4].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[2].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[2].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[1].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[1].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_RIT_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_RIT_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_od'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_od'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_ev'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_ev'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_od'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_od'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_ev'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_ev'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD4_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD4_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD3_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD3_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD2_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD2_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD1_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD1_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]
INFO: [Timing 38-2] Deriving generated clocks [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]
get_clocks: Time (s): cpu = 00:01:53 ; elapsed = 00:00:55 . Memory (MB): peak = 3900.188 ; gain = 1072.863 ; free physical = 16076 ; free virtual = 24121
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_42_RNIJON2' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_43_1_RNI440B' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc]
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
INFO: [Vivado 12-3489] Using the max delay datapath only value '10.000' scoped to cell 'pcie_i/pcie_rx/trnrx_desc_ff' from the checkpoint. [c:/Users/lbenites/Perforce/LBenites_laptop/SPT_HW/Colossus/sandbox/ColossusFX2_1x100G/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk_clocks.xdc:59]
set_max_delay: Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 4193.078 ; gain = 0.000 ; free physical = 15872 ; free virtual = 23917
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'
INFO: [Vivado 12-3489] Using the max delay datapath only value '10.000' scoped to cell 'pcie_i/pcie_tx/maint_rdff' from the checkpoint. [c:/Users/lbenites/Perforce/LBenites_laptop/SPT_HW/Colossus/sandbox/ColossusFX2_1x100G/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk_clocks.xdc:61]
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_18/DCFIFO256x32_late.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_18/DCFIFO256x32_late.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_late.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'
INFO: [Vivado 12-3489] Using the max delay datapath only value '10.000' scoped to cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0' from the checkpoint. [c:/Junk/FX2_IP/IP_Vivado/DCFIFOFWFT16x50/DCFIFOFWFT16x50/DCFIFOFWFT16x50_clocks.xdc:63]
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_late.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'
INFO: [Opt 31-138] Pushed 3 inverter(s) to 20 load pin(s).
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 336696 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8946 instances
  BUF => LUT1: 7 instances
  FD => FDRE: 96703 instances
  FDC => FDCE: 7449 instances
  FDC_1 => FDCE (inverted pins: C): 10 instances
  FDE => FDRE: 36206 instances
  FDE_1 => FDRE (inverted pins: C): 16 instances
  FDP => FDPE: 538 instances
  FDP_1 => FDPE (inverted pins: C): 1 instances
  FDR => FDRE: 72378 instances
  FDRE_1 => FDRE (inverted pins: C): 8 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 3 instances
  FDS => FDSE: 1689 instances
  FD_1 => FDRE (inverted pins: C): 39 instances
  IBUFGDS => IBUFDS: 1 instances
  INV => LUT1: 326 instances
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 2 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 16 instances
  LUT1_L => LUT1: 4688 instances
  LUT2_L => LUT2: 9990 instances
  LUT3_L => LUT3: 16169 instances
  LUT4_L => LUT4: 8554 instances
  LUT5_L => LUT5: 20169 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 768 instances
  LUT6_L => LUT6: 44609 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 4752 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 839 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 179 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 483 instances
  ROM256X1 => ROM256X1 (LUT6, LUT6, LUT6, LUT6, MUXF7, MUXF7, MUXF8): 74 instances
  SRLC32E => SRL16E: 1080 instances

link_design: Time (s): cpu = 00:07:20 ; elapsed = 00:06:05 . Memory (MB): peak = 4193.078 ; gain = 3265.754 ; free physical = 15907 ; free virtual = 23914
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4196.090 ; gain = 0.000 ; free physical = 15901 ; free virtual = 23908

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 16 inverter(s) to 429 load pin(s).
WARNING: [Opt 31-143] Automatic BUFG insertion was skipped because there are already at least 12 clock buffers (BUFG and BUFHCE) using global resources.
Resolution: Manually insert a BUFG to drive the high fanout net. However, make sure to first analyze clock buffer utilization to determine if the insertion is safe to perform.
INFO: [Opt 31-49] Retargeted 0 cell(s).
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Phase 1 Retarget | Checksum: 252edb77e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 4196.090 ; gain = 0.000 ; free physical = 15769 ; free virtual = 23776

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 14 inverter(s) to 14 load pin(s).
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-10] Eliminated 6344 cells.
Phase 2 Constant Propagation | Checksum: 1936875a7

Time (s): cpu = 00:01:37 ; elapsed = 00:01:37 . Memory (MB): peak = 4196.090 ; gain = 0.000 ; free physical = 15750 ; free virtual = 23757

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 63161 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 26687 unconnected cells.
Phase 3 Sweep | Checksum: 133650978

Time (s): cpu = 00:02:42 ; elapsed = 00:02:42 . Memory (MB): peak = 4196.090 ; gain = 0.000 ; free physical = 15750 ; free virtual = 23756

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 14e6fad51

Time (s): cpu = 00:03:16 ; elapsed = 00:03:16 . Memory (MB): peak = 4196.090 ; gain = 0.000 ; free physical = 15749 ; free virtual = 23756

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 317 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1 unconnected cells.
Phase 5 Sweep | Checksum: 2225ca474

Time (s): cpu = 00:03:51 ; elapsed = 00:03:51 . Memory (MB): peak = 4196.090 ; gain = 0.000 ; free physical = 15749 ; free virtual = 23756
Ending Logic Optimization Task | Checksum: 2225ca474

Time (s): cpu = 00:03:54 ; elapsed = 00:03:54 . Memory (MB): peak = 4196.090 ; gain = 0.000 ; free physical = 15749 ; free virtual = 23756
Implement Debug Cores | Checksum: 246db1367
Logic Optimization | Checksum: 246db1367

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 62 BRAM(s) out of a total of 992 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 12 WE to EN ports
Number of BRAM Ports augmented: 316 newly gated: 406 Total Ports: 1984
Ending PowerOpt Patch Enables Task | Checksum: 1bce3fc88

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 6023.879 ; gain = 0.000 ; free physical = 15146 ; free virtual = 23154
Ending Power Optimization Task | Checksum: 1bce3fc88

Time (s): cpu = 00:03:22 ; elapsed = 00:03:26 . Memory (MB): peak = 6023.879 ; gain = 1827.789 ; free physical = 15146 ; free virtual = 23154
INFO: [Common 17-83] Releasing license: Implementation
150 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:08:02 ; elapsed = 00:07:46 . Memory (MB): peak = 6023.879 ; gain = 1830.801 ; free physical = 15146 ; free virtual = 23154
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.19 . Memory (MB): peak = 6043.887 ; gain = 0.000 ; free physical = 15115 ; free virtual = 23128
write_checkpoint: Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 6043.891 ; gain = 20.012 ; free physical = 15080 ; free virtual = 23130
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/ColossusFX2_BLADE100G_drc_opted.rpt.
report_drc: Time (s): cpu = 00:01:52 ; elapsed = 00:01:00 . Memory (MB): peak = 6043.891 ; gain = 0.000 ; free physical = 15043 ; free virtual = 23093
source /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/tcl_scripts/remove_cores_DONT_TOUCH.tcl
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1367aaca9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6045.891 ; gain = 0.000 ; free physical = 15044 ; free virtual = 23094

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 6045.891 ; gain = 0.000 ; free physical = 15044 ; free virtual = 23094
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 21 inverter(s) to 21 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.88 . Memory (MB): peak = 6045.891 ; gain = 0.000 ; free physical = 15037 ; free virtual = 23086

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: b21586cd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 6045.891 ; gain = 0.000 ; free physical = 15037 ; free virtual = 23086
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_42_RNIJON2' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_43_1_RNI440B' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: b21586cd

Time (s): cpu = 00:05:56 ; elapsed = 00:04:49 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14887 ; free virtual = 22937

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: b21586cd

Time (s): cpu = 00:06:01 ; elapsed = 00:04:53 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14887 ; free virtual = 22937

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 0a97c508

Time (s): cpu = 00:06:01 ; elapsed = 00:04:53 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14887 ; free virtual = 22937
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d5a35cfa

Time (s): cpu = 00:06:01 ; elapsed = 00:04:54 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14887 ; free virtual = 22937

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 117afdaf1

Time (s): cpu = 00:06:35 ; elapsed = 00:05:24 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14343 ; free virtual = 22392
Phase 2.1.2.1 Place Init Design | Checksum: 1c712d54c

Time (s): cpu = 00:14:52 ; elapsed = 00:08:19 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14376 ; free virtual = 22425
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1c712d54c

Time (s): cpu = 00:14:53 ; elapsed = 00:08:19 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14376 ; free virtual = 22425

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1c712d54c

Time (s): cpu = 00:14:54 ; elapsed = 00:08:20 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14356 ; free virtual = 22405
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1c712d54c

Time (s): cpu = 00:14:55 ; elapsed = 00:08:21 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14356 ; free virtual = 22405
Phase 2.1 Placer Initialization Core | Checksum: 1c712d54c

Time (s): cpu = 00:14:56 ; elapsed = 00:08:22 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14356 ; free virtual = 22405
Phase 2 Placer Initialization | Checksum: 1c712d54c

Time (s): cpu = 00:14:56 ; elapsed = 00:08:23 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14356 ; free virtual = 22405

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 2c5448407

Time (s): cpu = 00:41:52 ; elapsed = 00:21:59 . Memory (MB): peak = 6113.914 ; gain = 68.023 ; free physical = 12452 ; free virtual = 20598

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 2c5448407

Time (s): cpu = 00:42:00 ; elapsed = 00:22:03 . Memory (MB): peak = 6113.914 ; gain = 68.023 ; free physical = 12452 ; free virtual = 20598

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 246189119

Time (s): cpu = 00:50:09 ; elapsed = 00:25:42 . Memory (MB): peak = 6113.914 ; gain = 68.023 ; free physical = 12265 ; free virtual = 20411

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 2496861c5

Time (s): cpu = 00:50:26 ; elapsed = 00:25:56 . Memory (MB): peak = 6113.914 ; gain = 68.023 ; free physical = 12265 ; free virtual = 20412

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 227bd5885

Time (s): cpu = 00:53:47 ; elapsed = 00:27:07 . Memory (MB): peak = 6113.914 ; gain = 68.023 ; free physical = 12206 ; free virtual = 20353

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 2047e6bda

Time (s): cpu = 00:53:55 ; elapsed = 00:27:16 . Memory (MB): peak = 6113.914 ; gain = 68.023 ; free physical = 12190 ; free virtual = 20337

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: 17e7e1f4c

Time (s): cpu = 01:20:51 ; elapsed = 00:36:38 . Memory (MB): peak = 6299.184 ; gain = 253.293 ; free physical = 11265 ; free virtual = 19429
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 17e7e1f4c

Time (s): cpu = 01:20:56 ; elapsed = 00:36:42 . Memory (MB): peak = 6299.184 ; gain = 253.293 ; free physical = 11262 ; free virtual = 19428

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: 17e7e1f4c

Time (s): cpu = 01:21:08 ; elapsed = 00:36:51 . Memory (MB): peak = 6308.980 ; gain = 263.090 ; free physical = 11248 ; free virtual = 19419

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: 17e7e1f4c

Time (s): cpu = 01:21:16 ; elapsed = 00:36:59 . Memory (MB): peak = 6320.980 ; gain = 275.090 ; free physical = 11234 ; free virtual = 19410

Phase 4.8 Place Remaining
Phase 4.8 Place Remaining | Checksum: 26cb2d9f1

Time (s): cpu = 01:21:20 ; elapsed = 00:37:03 . Memory (MB): peak = 6320.980 ; gain = 275.090 ; free physical = 11232 ; free virtual = 19410

Phase 4.9 Re-assign LUT pins
Phase 4.9 Re-assign LUT pins | Checksum: 26cb2d9f1

Time (s): cpu = 01:21:54 ; elapsed = 00:37:35 . Memory (MB): peak = 6320.980 ; gain = 275.090 ; free physical = 11219 ; free virtual = 19409
Phase 4 Detail Placement | Checksum: 26cb2d9f1

Time (s): cpu = 01:22:00 ; elapsed = 00:37:40 . Memory (MB): peak = 6320.980 ; gain = 275.090 ; free physical = 11219 ; free virtual = 19408

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 26b600391

Time (s): cpu = 01:22:10 ; elapsed = 00:37:47 . Memory (MB): peak = 6485.660 ; gain = 439.770 ; free physical = 11138 ; free virtual = 19328

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 25494a321

Time (s): cpu = 01:31:55 ; elapsed = 00:44:18 . Memory (MB): peak = 6566.715 ; gain = 520.824 ; free physical = 20159 ; free virtual = 28498
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.352. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 25494a321

Time (s): cpu = 01:32:00 ; elapsed = 00:44:23 . Memory (MB): peak = 6566.715 ; gain = 520.824 ; free physical = 20092 ; free virtual = 28432
Phase 5.2 Post Placement Optimization | Checksum: 25494a321

Time (s): cpu = 01:32:05 ; elapsed = 00:44:28 . Memory (MB): peak = 6566.715 ; gain = 520.824 ; free physical = 20037 ; free virtual = 28377

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 25494a321

Time (s): cpu = 01:32:09 ; elapsed = 00:44:33 . Memory (MB): peak = 6566.715 ; gain = 520.824 ; free physical = 19977 ; free virtual = 28316

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 25494a321

Time (s): cpu = 01:32:17 ; elapsed = 00:44:40 . Memory (MB): peak = 6566.715 ; gain = 520.824 ; free physical = 19881 ; free virtual = 28221
Phase 5.4 Placer Reporting | Checksum: 25494a321

Time (s): cpu = 01:32:22 ; elapsed = 00:44:45 . Memory (MB): peak = 6566.715 ; gain = 520.824 ; free physical = 19829 ; free virtual = 28169

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 21f9c16a5

Time (s): cpu = 01:32:27 ; elapsed = 00:44:50 . Memory (MB): peak = 6566.715 ; gain = 520.824 ; free physical = 19765 ; free virtual = 28105
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 21f9c16a5

Time (s): cpu = 01:32:32 ; elapsed = 00:44:56 . Memory (MB): peak = 6566.715 ; gain = 520.824 ; free physical = 19710 ; free virtual = 28050
Ending Placer Task | Checksum: 18b2aeefe

Time (s): cpu = 01:32:33 ; elapsed = 00:44:56 . Memory (MB): peak = 6566.715 ; gain = 520.824 ; free physical = 19652 ; free virtual = 27991
INFO: [Common 17-83] Releasing license: Implementation
168 Infos, 181 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 01:34:06 ; elapsed = 00:46:00 . Memory (MB): peak = 6566.715 ; gain = 522.824 ; free physical = 19641 ; free virtual = 27981
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:46 ; elapsed = 00:01:04 . Memory (MB): peak = 6566.719 ; gain = 0.000 ; free physical = 18450 ; free virtual = 27264
write_checkpoint: Time (s): cpu = 00:02:12 ; elapsed = 00:01:31 . Memory (MB): peak = 6566.719 ; gain = 0.004 ; free physical = 18718 ; free virtual = 27139
report_clock_utilization: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 6566.719 ; gain = 0.000 ; free physical = 18717 ; free virtual = 27138
report_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 6566.719 ; gain = 0.000 ; free physical = 18171 ; free virtual = 26593
report_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 6566.719 ; gain = 0.000 ; free physical = 18171 ; free virtual = 26593
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: 2be6807db

Time (s): cpu = 00:05:17 ; elapsed = 00:02:21 . Memory (MB): peak = 6710.715 ; gain = 141.996 ; free physical = 16525 ; free virtual = 25048
Netlist sorting complete. Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:01 . Memory (MB): peak = 6710.715 ; gain = 0.000 ; free physical = 16523 ; free virtual = 25050
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.352 | TNS=-5.728 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_delay_calc_q3/N_4430. Replicated 1 times.
INFO: [Physopt 32-601] Processed net GAF1/GM/SSM100/RCM/IFGCM/N_17_0. Net driver GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_31_RNIODRGA was replaced.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_17[0]. Replicated 7 times.
INFO: [Physopt 32-572] Net GAF1/FM/u_tx_IFG/u_TFFI/tf_rdreq_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/FM/u_tx_IFG/m1_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/N_2579. Replicated 8 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_19[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_16[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_18[1]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_5[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_13[1]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/filter_controller_pi/filter_cache/un1_cache_data_q5_sm0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/filter_controller_pi/filter_cache/N_47. Replicated 8 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/N_717. Replicated 8 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/IfgCntr_RNICOC39_0[5]. Replicated 4 times.
INFO: [Physopt 32-572] Net GAF1/GM/SSM100/RCM/IFGCM/m95_0_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_2[1]. Replicated 4 times.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_7[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_15[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr[0]. Replicated 6 times.
INFO: [Physopt 32-572] Net GAF1/GM/FIM/PRBSGEN/cur_ptr_13[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[2]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_14[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_2[2]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_14[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_5[0]. Replicated 7 times.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr[1]. Replicated 6 times.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_1[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_7[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_6[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_8[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_4[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_1[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_9[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/N_2900. Replicated 6 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[3]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_6[2]. Replicated 5 times.
INFO: [Physopt 32-571] Net GAF1/AM/filter_controller_pi/filter_cache/un1_cache_data_q5_sn_N_7 was not replicated.
INFO: [Physopt 32-29] End Pass 1. Optimized 32 nets. Created 170 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.352 | TNS=-5.788 |
Phase 2 Fanout Optimization | Checksum: 12df3e636

Time (s): cpu = 00:09:19 ; elapsed = 00:06:08 . Memory (MB): peak = 6820.520 ; gain = 251.801 ; free physical = 16014 ; free virtual = 24784

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 63 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[3].  Re-placed instance GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[3]
INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_o5_3.  Re-placed instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_o5_3
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_7.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_29_RNIMFLL
INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[5].  Re-placed instance GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_axb_5.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_axb_5
INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[4].  Re-placed instance GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_axb_4.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_axb_4
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_11.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_49_RNI4ALM
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_15.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_69_RNIMOLM
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_19.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_89_RNI87MM
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_21.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_s_21_RNIMIKI
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_o5_4.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_o5_4
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_axb_3.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_axb_3
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_8.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_34_RNIMJLL
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_12.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_54_RNI4ELM
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_16.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_74_RNIMSLM
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_20.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_s_20_RNIO9C21
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_9.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_39_RNIVMLL
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_13.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_59_RNIDHLM
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_17.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_79_RNIVVLM
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_o5_5.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_o5_5
INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[0].  Re-placed instance GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_axb_0.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_axb_0
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_6303.  Re-placed instance GAF1/GM/FIM/PRBSGEN/cur_ptr_6_0[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSRdCnt_q2[0].  Did not re-place instance GAF1/GM/FIM/PRBSRdCnt_q2[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/nxt_ptr[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/nxt_ptr_axb_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_9.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[9]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_1.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIBJUS1[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt8.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt8
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4[0].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI8GUS1[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_axb_6.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_axb_6
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[32].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[32]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3_m0[32].  Re-placed instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3_m0[32]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_1.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt0
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/un2_cur_ptr_axb_0.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/un2_cur_ptr_axb_0
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_9[1]_repN.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_9[1]_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[17].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[17]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[11].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[11]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[13].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[13]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[21].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[21]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[16].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[16]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[19].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[19]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[25].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[25]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[12].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[12]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[20].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[20]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[18].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[18]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[24].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[24]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[27].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[27]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[15].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[15]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[22].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[22]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[29].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[29]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[26].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[26]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[23].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[23]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[14].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[14]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[28].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[28]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3[32].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3[32]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[30].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[30]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[31].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[31]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4[15].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4[15]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4[14].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4[14]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4[13].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4[13]
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 7 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.116 | TNS=-0.636 |
Phase 3 Placement Based Optimization | Checksum: 1aeef3f6b

Time (s): cpu = 00:10:46 ; elapsed = 00:07:35 . Memory (MB): peak = 6820.520 ; gain = 251.801 ; free physical = 15731 ; free virtual = 24668

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 24 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net GAF1/AM/rx_phy_100g_pi/rx_cgmii_pi/data_from_cgmii[441]. Rewired (signal push) GAF1/AM/rx_phy_100g_pi/rx_cgmii_pi/fc_key_wr_vld_29802 to 6 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_39[11]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net GAF1/FM/u_tx_IFG/un2_tf_rdreq_1lto32_0_a2_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net GAF1/FM/u_tx_IFG/u_TFFI/tf_rdreq_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net GAF1/FM/u_tx_IFG/u_mrkr_eof_1/un1_o_mrkr. Rewired (signal push) GAF1/FM/u_tx_IFG/u_mrkr_eof_1/un1_i_vb_cry_5 to 6 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net GAF1/GM/DSGM/FTGM/RIT5Mask/Mask_Byte5827. Rewired (signal push) GAF1/GM/DSGM/FTGM/RIT5Mask/RIT5OS_q3[1] to 9 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net GAF1/FM/u_tx_mac_x512/u_tx_ifcs/u_fcs32_eqns_x512/N_1423. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net GAF1/FM/u_tx_mac_x512/u_tx_ifcs/u_fcs32_eqns_x512/q_247_0_a2_10[14]. Rewired (signal push) GAF1/FM/u_tx_mac_x512/u_tx_ifcs/u_fcs32_eqns_x512/N_1423 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net GAF1/FM/u_tx_IFG/N_3968. Rewired (signal push) GAF1/FM/u_tx_IFG/tf_rdreq_1 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net GAF1/FM/u_tx_IFG/u_mrkr_eoif_1/un1_o_mrkr. Rewired (signal push) GAF1/FM/u_tx_IFG/u_mrkr_eoif_1/tf_rdreq_1 to 6 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/un2_dec3_x0_7_0. Rewired (signal push) GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/N_663 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/un2_dec3_x0_7. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net GAF1/GM/DSGM/VFDPM/u_VFD1/u_vfd_lfsr/un2_dec3_x0_5_1. Rewired (signal push) GAF1/GM/DSGM/VFDPM/u_VFD1/u_vfd_lfsr/un2_dec3_x0_1 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net GAF1/GM/DSGM/VFDPM/u_VFD1/u_vfd_lfsr/un2_dec3_x0_1_1. Rewired (signal push) GAF1/GM/DSGM/VFDPM/u_VFD1/u_vfd_lfsr/un2_dec3_x0_4 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net GAF1/GM/DSGM/FTGM/RIT6Mask/N_7_0. Rewired (signal push) GAF1/GM/DSGM/FTGM/RIT6Mask/RIT6OS_q3_Dup2[5] to 3 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/O3. Rewired (signal push) GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[13] to 3 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_2_1. Rewired (signal push) GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_7 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net GAF1/AM/rx_phy_100g_pi/rx_cgmii_pi/data_from_cgmii[313]. Rewired (signal push) GAF1/AM/rx_phy_100g_pi/rx_cgmii_pi/fc_key_wr_vld_29802 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net GAF1/GM/DSGM/FTGM/RIT3Mask/Mask_Byte5827. Rewired (signal push) GAF1/GM/DSGM/FTGM/RIT3Mask/N_115 to 7 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net GAF1/GM/FIM/Data_q5_2_0[134]. Rewired (signal push) GAF1/GM/FIM/BCData_q4[134] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net GAF1/AM/rx_phy_100g_pi/rx_cgmii_pi/data_from_cgmii[377]. Rewired (signal push) GAF1/AM/rx_phy_100g_pi/rx_cgmii_pi/fc_key_wr_vld_29802 to 6 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_2_2_x. Rewired (signal push) GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_14 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 17 nets. Created 8 new instances.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6946.531 ; gain = 0.000 ; free physical = 14920 ; free virtual = 24148
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.116 | TNS=-0.617 |
Phase 4 Rewire | Checksum: 2a0f55a46

Time (s): cpu = 00:13:17 ; elapsed = 00:10:06 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 14903 ; free virtual = 24147

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-701] Net GAF1/GM/DSGM/FTGM/SeqNumDataIn[0] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/CO_Wr_x1_u_1 has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4[0] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_1 was not replicated.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_10 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/sys_ritent_raddr[1][15]. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2[5]. Replicated 1 times.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/IFGCM/N_9_0 was not replicated.
INFO: [Physopt 32-601] Processed net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[7]. Net driver GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[7] was replaced.
INFO: [Physopt 32-571] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_1 was not replicated.
INFO: [Physopt 32-571] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/mp2_to_cache_54 was not replicated.
INFO: [Physopt 32-571] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[204] was not replicated.
INFO: [Physopt 32-571] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_81 was not replicated.
INFO: [Physopt 32-571] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[181] was not replicated.
INFO: [Physopt 32-571] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_58 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1] was not replicated.
INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31 was not replicated.
INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/un2_tf_rdreq_1lto32_0_a2_0 was not replicated.
INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/IfgCntr[22] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6] was not replicated.
INFO: [Physopt 32-232] Optimized 3 nets. Created 2 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.116 | TNS=-0.597 |
Phase 5 Critical Cell Optimization | Checksum: 232770972

Time (s): cpu = 00:13:51 ; elapsed = 00:10:39 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 14813 ; free virtual = 24131

Phase 6 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net GAF1/AM/filter_controller_pi/fc_key_wr_vld_29802. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/N_6303. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/FM/u_tx_IFG/N_717_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 1. Optimized 2 nets. Created 4 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.116 | TNS=-0.597 |
Phase 6 Fanout Optimization | Checksum: 14a4b909d

Time (s): cpu = 00:14:10 ; elapsed = 00:11:00 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 14751 ; free virtual = 24130

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_9.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[9]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_1.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIBJUS1[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt8.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt8
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4[0].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI8GUS1[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_1.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_5.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNINVUS1[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIKSUS1[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_3.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_3.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIHPUS1[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIEMUS1[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_7.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt6
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt4
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[10]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt10
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_13.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[13]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt12.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt12
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_15.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_15
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_8.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_8
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[13].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_13_RNI30SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[17].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_17_RNI70SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt4
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[21].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_21_RNI21SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[25].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_25_RNI61SF
INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137[11].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv[11]
INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_1_1[11].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv_1_1[11]
INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_45_2[11].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_45_2[11]
INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_7[11].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_7[11]
INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_22_0[11].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv_22_0[11]
INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_39[11].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv_39[11]
INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_39_0[11].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv_39_0[11]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD6Data_q3_3[31].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD6Data_q3_3[31]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/VFD6Data_q3_3_m0[31].  Re-placed instance GAF1/GM/DSGM/VFDPM/VFD6Data_q3_3_m0[31]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt6
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_1.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/mp2_to_cache_54.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/out_seq_0_iv_0_0_o2_RNIER282[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[204].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[204]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_81.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u[204]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39719.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[204]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_4422.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/out_seq_0_iv_0_0_o2[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_4431.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/out_seq_2_sqmuxa_0_a2_0_o2
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_1_0.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_1_0
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[181].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[181]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_58.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_RNI03MG1[181]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_40475.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[181]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_1_4.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_1_4
INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137[16].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv[16]
INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_21[16].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv_21[16]
INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_38_2[16].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv_38_2[16]
INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_43[16].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv_43[16]
INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_43_2[16].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv_43_2[16]
INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_7[16].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_7[16]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_6.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_6
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[9].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_9_RNIOED2
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/u_TFFI/tf_rdreq_1.  Did not re-place instance GAF1/FM/u_tx_IFG/u_TFFI/o_frame_ready_RNIBJF58
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_1809.  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr_RNICBGV8[5]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/m1_0.  Did not re-place instance GAF1/FM/u_tx_IFG/tf_rd_sof_0_a2_1_RNIH3V47
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31.  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr_RNICJFC3[22]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/un2_tf_rdreq_1lto32_0_a2_0.  Did not re-place instance GAF1/FM/u_tx_IFG/un2_tf_rdreq_1lto32_0_a2_0
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/IfgCntr[22].  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr[22]
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2057.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_9[438]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2826.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_11[438]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[438].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[438]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_9.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_9
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_14.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_14
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_5.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_5
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_11.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_11
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt2
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/IfgCntr[25].  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr[25]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/IfgCntr[29].  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr[29]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31_0_a2_0.  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr_RNIV1M81[26]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_12.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_12
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3[27].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3[27]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3_m0[27].  Re-placed instance GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3_m0[27]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/FillEndOftMatch_q1.  Re-placed instance GAF1/GM/FIM/FillEndOftMatch_q1
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/BCByteCnt_q1[9].  Did not re-place instance GAF1/GM/FIM/BCByteCnt_q1[9]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_6871.  Did not re-place instance GAF1/GM/FIM/PRBSRdCnt_q2_5_2[5]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSRdCnt_q2_5_1_cry_1_RNO.  Re-placed instance GAF1/GM/FIM/PRBSRdCnt_q2_5_1_cry_1_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/un1_FillEndOftMatch_q1_df9.  Did not re-place instance GAF1/GM/FIM/un1_FillEndOftMatch_q1_df9
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt12.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt12
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_10.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_10
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_df0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_df0
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/BCByteCnt_q1[11].  Did not re-place instance GAF1/GM/FIM/BCByteCnt_q1[11]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/un1_FillEndOftMatch_q1_df11.  Did not re-place instance GAF1/GM/FIM/un1_FillEndOftMatch_q1_df11
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[3].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_105.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_108
INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/N_6647.  Re-placed instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_6654
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[446].  Did not re-place instance GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[446]
INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/N_4567.  Re-placed instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_4572
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_53.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_55
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[24].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_222
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18[47].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_RNO[47]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_24.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_24
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2[886].  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_9088
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/RIT2Content_q3_3[1].  Re-placed instance GAF1/GM/DSGM/FTGM/RIT2Content_q3_3[1]
INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137[15].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv[15]
INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_0_1[15].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_0_1[15]
INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_1_2[15].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_1_2[15]
INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_39_1[15].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_39_1[15]
INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_8[15].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_8[15]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[29].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_29_RNIA1SF
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2016.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_9[397]
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2785.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_11[397]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[397].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[397]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[9].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[9]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_58.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_60
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_166.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_170
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[21].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_219
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_21.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_21
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[12].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[12]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_62.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_64
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[59].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/q[59]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_2108.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2112
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_3132.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3138
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3644.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3651
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8879.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[59]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt0
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSRdCnt_q2_5[6].  Did not re-place instance GAF1/GM/FIM/PRBSRdCnt_q2_5[6]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[13].  Did not re-place instance GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[13]
INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_o5_13.  Re-placed instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_o5_13
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_19.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_89_RNI87MM
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/RIT2Content_q3_3[38].  Re-placed instance GAF1/GM/DSGM/FTGM/RIT2Content_q3_3[38]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/Data_q5_2[183].  Did not re-place instance GAF1/GM/FIM/Data_q5_2[183]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/Data_q5_2_0[183].  Re-placed instance GAF1/GM/FIM/Data_q5_2_0[183]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[27].  Re-placed instance GAF1/GM/FIM/PRBSGEN/q[27]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_2060.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2064
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_3084.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3090
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3596.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3603
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_8831.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[11]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_109.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_112
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_13.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_14
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[11].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[11]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1[20].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_218
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_18[43].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_RNO[43]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_18_0_axb_20.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDRecycleMask_x1_RNINMES[20]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_157.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_161
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_18[47].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_RNO[47]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/un33_VFDValue_out_d_x2_axb_12.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/un33_VFDValue_out_d_x2_axb_12
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_7.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_7
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2090.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_9[471]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[471].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[471]
INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/N_6663.  Re-placed instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_6670
INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/N_4615.  Re-placed instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_4620
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[502].  Did not re-place instance GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[502]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2[902].  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_9104
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[14].  Did not re-place instance GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[14]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_axb_14.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_axb_14
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt10
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_19.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_20
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[17].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[17]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_121.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_124
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1[24].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_222
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/un33_VFDValue_out_d_x2_axb_24.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/un33_VFDValue_out_d_x2_axb_24
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[12].  Did not re-place instance GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[12]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_o5_12.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_o5_12
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3[2].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3[2]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3_m0[2].  Re-placed instance GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3_m0[2]
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2275.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[208]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_1955.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_9[336]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2724.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_11[336]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[336].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[336]
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2201.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[134]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_1751.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_8[454]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[454].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[454]
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2231.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[164]
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_1975.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_9[356]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2744.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_11[356]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[356].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[356]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[19].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/q[19]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/BCByteCnt_q1[7].  Did not re-place instance GAF1/GM/FIM/BCByteCnt_q1[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/un1_FillEndOftMatch_q1_df7.  Did not re-place instance GAF1/GM/FIM/un1_FillEndOftMatch_q1_df7
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2226.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[159]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_1970.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_9[351]
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2739.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_11[351]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[351].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[351]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[10].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[10]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3_m0[10].  Re-placed instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3_m0[10]
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2407.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[340]
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2087.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_9[468]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[468].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[468]
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/FrameLenCntrTC.  Re-placed instance GAF1/GM/SSM100/FrameLenCntrTC
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/FrameEndOSMatch.  Re-placed instance GAF1/GM/FIM/FrameEndOSMatch_q1
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/un2_FrameEndOftMatch_q1_df7.  Did not re-place instance GAF1/GM/FIM/un2_FrameEndOftMatch_q1_df7
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/N_6.  Did not re-place instance GAF1/GM/SSM100/SSNextState_1_0_.m5
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/N_7.  Did not re-place instance GAF1/GM/SSM100/SSNextState_1_0_.m6
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/SSNextState[0].  Did not re-place instance GAF1/GM/SSM100/SSNextState_1_0_.m8
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/FbDataIn_q_6_[291].  Did not re-place instance GAF1/GM/IPHM/CSCM/FbDataIn_q_6__207_DOUT[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/N_4924.  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTB_q6_q5.PCSCM.ShiftedData_q1_q0_2_4929
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/ShiftedTB_q6_q5[1019].  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTB_q6_q5.PCSCM.ShiftedData_q1_q0_2_9221
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3[28].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3[28]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3_m0[28].  Re-placed instance GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3_m0[28]
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2429.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[362]
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2878.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_11[490]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[490].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[490]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/un1_FillEndOftMatch_q1_lt9.  Did not re-place instance GAF1/GM/FIM/un1_FillEndOftMatch_q1_lt9
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD5Data_q3_3[12].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD5Data_q3_3[12]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/VFD5Data_q3_3_m0[12].  Re-placed instance GAF1/GM/DSGM/VFDPM/VFD5Data_q3_3_m0[12]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_4_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_4_RNO
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_1954.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_9[335]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2723.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_11[335]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[335].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[335]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_11.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIUGBG1[11]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_df2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_df2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/un1_FillEndOftMatch_q1_lt11.  Did not re-place instance GAF1/GM/FIM/un1_FillEndOftMatch_q1_lt11
INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_i_a2_22[12].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_i_a2_22[12]
INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_i_a2_40[12].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_i_a2_40[12]
INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_i_a2_45[12].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_i_a2_45[12]
INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_i_a2_45_3[12].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv_i_a2_45_3[12]
INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_i_a2_8[12].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_i_a2_8[12]
INFO: [Physopt 32-662] Processed net GAF1/CIM/N_5747_i.  Did not re-place instance GAF1/CIM/CPU_Data_Rd_1_RNO[27]
INFO: [Physopt 32-662] Processed net GAF1/CIM/N_5840_i.  Did not re-place instance GAF1/CIM/CPU_Data_Rd_1_RNO[12]
INFO: [Physopt 32-662] Processed net GAF1/CIM/m44_0_18_2.  Did not re-place instance GAF1/CIM/CPU_Data_Rd_1_RNO_30[27]
INFO: [Physopt 32-663] Processed net GAF1/CIM/m44_0_34_0.  Re-placed instance GAF1/CIM/CPU_Data_Rd_1_RNO_13[27]
INFO: [Physopt 32-663] Processed net GAF1/CIM/m44_0_38_2.  Re-placed instance GAF1/CIM/CPU_Data_Rd_1_RNO_3[27]
INFO: [Physopt 32-663] Processed net GAF1/CIM/m44_0_5.  Re-placed instance GAF1/CIM/CPU_Data_Rd_1_RNO_41[27]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIRDBG1[10]
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2264.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[197]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2713.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_11[325]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[325].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[325]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[14].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[14]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[15].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[15]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_66.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_68
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3[24].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3[24]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3_m0[24].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3_m0[24]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[18].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[18]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_70.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_72
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2421.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[354]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2101.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_9[482]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[482].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[482]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[60].  Did not re-place instance GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[60]
INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/N_10806.  Re-placed instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.m237_1
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2[548].  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_8750
INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/m360_2.  Re-placed instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.m360_2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3[5].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3[5]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3_m0[5].  Re-placed instance GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3_m0[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[11].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[11]
INFO: [Physopt 32-661] Optimized 70 nets.  Re-placed 70 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.116 | TNS=-0.590 |
Phase 7 Placement Based Optimization | Checksum: 21f2f721d

Time (s): cpu = 00:19:56 ; elapsed = 00:16:45 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 13291 ; free virtual = 23184

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 3 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net GAF1/FM/u_tx_IFG/un2_tf_rdreq_1lto32_0_a2_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net GAF1/FM/u_tx_IFG/u_TFFI/tf_rdreq_1. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6946.531 ; gain = 0.000 ; free physical = 13290 ; free virtual = 23183
Phase 8 Rewire | Checksum: 1ca979b7a

Time (s): cpu = 00:20:56 ; elapsed = 00:17:45 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 13291 ; free virtual = 23184

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[3] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_105 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_53 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[24] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[9] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_58 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_166 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[21] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[12] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_62 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/N_11476 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/N_6671 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/N_9789 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/N_8230 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[14] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[12] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/IPHM/CSCM/FbDataIn_q_6_[291] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/dmx_6484 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/N_9661 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[14] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[15] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_66 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[18] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_70 was not replicated.
INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31 was not replicated.
INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/un2_tf_rdreq_1lto32_0_a2_0 was not replicated.
INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/IfgCntr[22] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
Phase 9 Critical Cell Optimization | Checksum: 1ca979b7a

Time (s): cpu = 00:21:03 ; elapsed = 00:17:52 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 13291 ; free virtual = 23184

Phase 10 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 10 Fanout Optimization | Checksum: 1ca979b7a

Time (s): cpu = 00:21:09 ; elapsed = 00:17:58 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 13291 ; free virtual = 23184

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_9.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[9]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_1.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIBJUS1[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt8.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt8
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4[0].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI8GUS1[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_1.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_5.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNINVUS1[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIKSUS1[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_3.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_3.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIHPUS1[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIEMUS1[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_7.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt6
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt4
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[10]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt10
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_13.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[13]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt12.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt12
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_15.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_15
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_8.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_8
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[13].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_13_RNI30SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[17].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_17_RNI70SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt4
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[21].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_21_RNI21SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[25].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_25_RNI61SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt6
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_6.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_6
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[9].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_9_RNIOED2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_9.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_9
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_14.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_14
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_5.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_5
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_11.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_11
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_12.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_12
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt12.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt12
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_10.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_10
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_df0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_df0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[3].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_105.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_108
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_53.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_55
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[24].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_222
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18[47].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_RNO[47]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_24.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_24
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[29].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_29_RNIA1SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[9].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[9]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_58.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_60
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_166.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_170
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[21].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_219
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_21.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_21
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[12].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[12]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_62.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_64
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt0
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_5[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_5[1]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_11476.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11484
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_6671.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_6676
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_9789.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_9796
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_8230.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_8236
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1074].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11228_RNIMEDK2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_7.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_7
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[14].  Did not re-place instance GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[14]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_axb_14.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_axb_14
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_19.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_89_RNI87MM
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt10
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[12].  Did not re-place instance GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[12]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_o5_12.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_o5_12
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/FbDataIn_q_6_[291].  Did not re-place instance GAF1/GM/IPHM/CSCM/FbDataIn_q_6__207_DOUT[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/N_4924.  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTB_q6_q5.PCSCM.ShiftedData_q1_q0_2_4929
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/ShiftedTB_q6_q5[1019].  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTB_q6_q5.PCSCM.ShiftedData_q1_q0_2_9221
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_3[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_3[1]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/dmx_6484.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_6484
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_9661.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_9668
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_11220.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11228
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_4_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_4_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_11.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIUGBG1[11]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_df2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_df2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIRDBG1[10]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[14].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[14]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[15].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[15]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_66.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_68
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3[24].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3[24]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3_m0[24].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3_m0[24]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[18].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[18]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_70.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_72
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[11].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[11]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3_m0[11].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3_m0[11]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/u_TFFI/tf_rdreq_1.  Did not re-place instance GAF1/FM/u_tx_IFG/u_TFFI/o_frame_ready_RNIBJF58
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/m1_0.  Did not re-place instance GAF1/FM/u_tx_IFG/tf_rd_sof_0_a2_1_RNIH3V47
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31.  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr_RNICJFC3[22]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/un2_tf_rdreq_1lto32_0_a2_0.  Did not re-place instance GAF1/FM/u_tx_IFG/un2_tf_rdreq_1lto32_0_a2_0
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/IfgCntr[22].  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr[22]
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_1972.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_9[353]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2741.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_11[353]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[353].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[353]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_6610.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_6615
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_9792.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_9799
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[349].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[349]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_18022.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_9799_RNIUQ562
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1205].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_9799_RNIFFFD6
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumAddr[11].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumAddr[11]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/IncAmount_qxu[2].  Did not re-place instance GAF1/GM/DSGM/FTGM/IncAmount_16749_m1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/un1_SeqNumCacheHit_0_N_7.  Did not re-place instance GAF1/GM/DSGM/FTGM/un1_SeqNumCacheHit_0_I_34
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFDAddr_q4[3].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFDAddr_q4[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3[2].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/un1_vfd_use_upd_q4_0_N_7.  Did not re-place instance GAF1/GM/DSGM/VFDPM/un1_vfd_use_upd_q4_0_I_11_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_7[1].  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_DOUT_7[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/RIT2Content_q3_3[8].  Did not re-place instance GAF1/GM/DSGM/FTGM/RIT2Content_q3_3[8]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/N_1171.  Re-placed instance GAF1/GM/DSGM/VFDPM/RITEntValue_q5_3[136]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/IncAmount_qxu[1].  Did not re-place instance GAF1/GM/DSGM/FTGM/IncAmount_16748_m1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3[26].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3[26]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3_m0[26].  Re-placed instance GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3_m0[26]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[6].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[6]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_127.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_130
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_25.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_26
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[23].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[23]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1[30].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_228
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_18[43].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_RNO[43]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_18_0_axb_30.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDRecycleMask_x1_RNIRTHS[30]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3[4].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_axb_15.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_axb_15
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2015.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_9[396]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2784.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_11[396]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[396].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[396]
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2335.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[268]
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2328.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[261]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2008.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_9[389]
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2777.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_11[389]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[389].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[389]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/N_782.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD2/Step_x1_RNI5S805[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/VFDCount_x1[16].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDCount_x1[16]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/N_774.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDCount_x1_RNITIGC1[16]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/N_99.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDValue_out_d_x2_1_cry_20_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/VFDValue_out_d_x2_9[31].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDValue_out_d_x2_9[31]
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2262.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[195]
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_1942.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_9[323]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2711.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_11[323]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[323].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[323]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_20458.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.m966
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_20612.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.m1172
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_10121.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_10128
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[686].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[686]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[646].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[646]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_11808.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11816
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1406].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_13888_RNI42NQ1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[1].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_75.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_77
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[34].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_232
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_axb_34.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDRecycleMask_x1_RNI7P7F1[34]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD6Data_q3_3[27].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD6Data_q3_3[27]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_9.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI3CVS1[9]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD1Data_q3_3[1].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD1Data_q3_3[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[654].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[654]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_112.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_115
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[11].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[11]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_18[47].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_RNO[47]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/un33_VFDValue_out_d_x2_axb_38.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/un33_VFDValue_out_d_x2_axb_38
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_12.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_13
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[23].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_221
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_axb_23.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_221_RNIVE4F1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[1].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[26].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_224
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_26.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_26
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[1230].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[1230]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_20974.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_10704_RNIABGF5
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/vfd4_ram_dina_2[32].  Did not re-place instance GAF1/GM/DSGM/VFDPM/vfd4_ram_dina_2[32]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3[12].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3[12]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/un5_VFDIncrement_x0.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/un5_VFDIncrement_x0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/CO_Wr_x1_2_0_N_35.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/CO_Wr_x1_2_0_I_50
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/VFDSeedCount_Update_x0_axb_1.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/un5_VFDIncrement_x0_RNIIDUB1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/inc3_x0_1_0_N_35.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/inc3_x0_1_0_I_50
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/un1_inc3_x0_axb_12.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/un1_inc3_x0_axb_12
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2761.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_11[373]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[373].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[373]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[499].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[499]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFDAddr_q4[4].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFDAddr_q4[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[1222].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[1222]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_8.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI09VS1[8]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_5698.  Did not re-place instance GAF1/FM/u_tx_IFG/cur_data_6[354]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/cur_data[354].  Did not re-place instance GAF1/FM/u_tx_IFG/cur_data[354]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_13[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_13[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1398].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_12320_RNIQSHR1
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_o5_14.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_o5_14
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_df10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_df10
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_7.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIT5VS1[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[12].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_12_RNI20SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[16].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_16_RNI60SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[12].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[12]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIQ2VS1[6]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[9].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[9]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[20].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_20_RNI11SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/VFDValue_out_d_x2_9[29].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDValue_out_d_x2_9[29]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/SFPGA_RTBM/Token[10].  Did not re-place instance GAF1/GM/SSM100/RCM/SFPGA_RTBM/Token[10]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/SFPGA_RTBM/SFPGA_Status[0].  Did not re-place instance GAF1/GM/SSM100/RCM/SFPGA_RTBM/StatusOut[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/SFPGA_RTBM/un10_Triggered_df10.  Did not re-place instance GAF1/GM/SSM100/RCM/SFPGA_RTBM/un10_Triggered_df10
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[24].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_24_RNI51SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[16].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[16]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_68.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_70
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_axb_19.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_217_RNIJQ1F1
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[678].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[678]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[16].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_214
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_axb_16.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_214_RNI7H1F1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[2].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_101.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_104
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1_104_d.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_104_d
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_12.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_12
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/SFPGA_RTBM/QuantaBP[14].  Did not re-place instance GAF1/GM/SSM100/RCM/SFPGA_RTBM/QuantaBP[14]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/SFPGA_RTBM/un10_Triggered_df14.  Did not re-place instance GAF1/GM/SSM100/RCM/SFPGA_RTBM/un10_Triggered_df14
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_1809.  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr_RNICBGV8[5]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/IfgCntr[25].  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr[25]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2037.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_9[418]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2806.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_11[418]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[418].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[418]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/IfgCntr[29].  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr[29]
INFO: [Physopt 32-661] Optimized 48 nets.  Re-placed 48 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.116 | TNS=-0.590 |
Phase 11 Placement Based Optimization | Checksum: 1734670a0

Time (s): cpu = 00:26:42 ; elapsed = 00:23:31 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 13291 ; free virtual = 23184

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 3 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net GAF1/FM/u_tx_IFG/un2_tf_rdreq_1lto32_0_a2_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net GAF1/FM/u_tx_IFG/u_TFFI/tf_rdreq_1. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.79 . Memory (MB): peak = 6946.531 ; gain = 0.000 ; free physical = 18836 ; free virtual = 28773
Phase 12 Rewire | Checksum: 1b6515546

Time (s): cpu = 00:27:45 ; elapsed = 00:24:33 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 18818 ; free virtual = 28772

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/SeqNumAddr[11] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/VFDAddr_q4[3] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[6] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_112 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[11] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[1] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/VFDAddr_q4[4] was not replicated.
INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31 was not replicated.
INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/un2_tf_rdreq_1lto32_0_a2_0 was not replicated.
INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/IfgCntr[22] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/FDPData2CSCM[487] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/PCSCM/N_5640 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/VFDAddr_q4[1] was not replicated.
INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/N_2217 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_52 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_104 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_99 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[26] was not replicated.
INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/N_2259 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/RIT4Content_q3_3[14] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/N_1305 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[4] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[2] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1_246_1 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/RIT1Content_q3_3[59] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[28] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/N_1094 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[34] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_79 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/IPHM/TCPUDPVb_q_3__5[1] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
Phase 13 Critical Cell Optimization | Checksum: 1b6515546

Time (s): cpu = 00:27:51 ; elapsed = 00:24:39 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 18805 ; free virtual = 28771

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 14 DSP Register Optimization | Checksum: 1b6515546

Time (s): cpu = 00:27:56 ; elapsed = 00:24:44 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 18791 ; free virtual = 28771

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-527] Pass 1: Identified 22 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 72 registers were pushed in.
INFO: [Physopt 32-666] Processed cell GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 72 registers were pushed in.
INFO: [Physopt 32-666] Processed cell pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram. 1 register was pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/TSSM/STATSRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/TSSM/STATSRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-541] End Pass 1. Optimized 20 cells. Created 147 new registers and deleted 144 existing registers
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.043 | TNS=0.000 |
Phase 15 BRAM Register Optimization | Checksum: 22ed6b911

Time (s): cpu = 00:31:36 ; elapsed = 00:28:22 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 18955 ; free virtual = 27420

Phase 16 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 16 Shift Register Optimization | Checksum: 22ed6b911

Time (s): cpu = 00:31:41 ; elapsed = 00:28:27 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 18944 ; free virtual = 27409

Phase 17 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 17 DSP Register Optimization | Checksum: 22ed6b911

Time (s): cpu = 00:31:46 ; elapsed = 00:28:32 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 18934 ; free virtual = 27399

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 18 BRAM Register Optimization | Checksum: 22ed6b911

Time (s): cpu = 00:31:50 ; elapsed = 00:28:36 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 18922 ; free virtual = 27387

Phase 19 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 19 Shift Register Optimization | Checksum: 22ed6b911

Time (s): cpu = 00:31:54 ; elapsed = 00:28:40 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 18892 ; free virtual = 27357

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 20 Critical Pin Optimization | Checksum: 22ed6b911

Time (s): cpu = 00:31:59 ; elapsed = 00:28:45 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 18849 ; free virtual = 27314

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[8] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[9] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[10] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[11] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToBRAM[12] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_2_d0 has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_3_d0 has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[4] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[5] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[6] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[7] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_1[2] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_1[3] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_2[2] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_2[3] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_3[8] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_3_0 has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_5[6] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net GAF1/FM/u_tx_IFG/u_TFFI/tf_rdreq_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/FM/u_tx_IFG/m1_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/vfd_wr_cache_q2. Replicated 1 times.
INFO: [Physopt 32-601] Processed net GAF1/FM/u_tx_IFG/nxt_state16_3. Net driver GAF1/FM/u_tx_IFG/nxt_state16_3_0_a2 was replaced.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net GAF1/GM/DSGM/VFDPM/N_9430. Net driver GAF1/GM/DSGM/VFDPM/vfd_cache0_hit_RNINFUE was replaced.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_from_cache_sn_N_13_mux. Replicated 1 times.
INFO: [Physopt 32-601] Processed net GAF1/GM/FIM/ShiftedPRBSOut_q415_i. Net driver GAF1/GM/FIM/ShiftedPRBSOut_q415_i was replaced.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_sel_mask_11_RNIHSS9[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_sel_mask_20_RNIMKR6[1]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net GAF1/GM/SSM100/BaseContentValidOut_2_i_a2. Net driver GAF1/GM/SSM100/BaseContentValidOut_2_i_a2 was replaced.
INFO: [Physopt 32-572] Net GAF1/FM/u_tx_IFG/u_tx_pause_cntr/m81_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/wait_ram_stats_1_sqmuxa_i. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg_5_i. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_mac_x512/all_x21_31494. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/GM/SDBHM/CPU_FPBCValidOut_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net GAF1/AM/stats_maintenance_pi/cpu_rd_data_1_sn_m14. Net driver GAF1/AM/stats_maintenance_pi/cpu_rd_data_1_sn_m14 was replaced.
INFO: [Physopt 32-601] Processed net GAF1/GM/FIM/un1_FillStart_q3_1_i. Net driver GAF1/GM/FIM/pausing_q3_RNI5UVO was replaced.
INFO: [Physopt 32-601] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/user_wr_overflow_out_9477. Net driver GAF1/AM/stats_controller_pi/stats_cache_4mp/user_wr_overflow_out_9477 was replaced.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_mac_x512/u_tx_ifcs/u_fcs32_eqns_x512/valid1_i. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/port_stats_proc/jumbo_frame_cnt_a20. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/port_stats_proc/jumbo_frame_cnt_b4. Replicated 2 times.
INFO: [Physopt 32-572] Net GAF1/FM/cnt7_RNIQV7O1[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net GAF1/AM/stats_maintenance_pi/main_req_ana_rxclk_DOUT_RNIEE9R[0]. Net driver GAF1/AM/stats_maintenance_pi/main_req_ana_rxclk_DOUT_RNIEE9R[0] was replaced.
INFO: [Physopt 32-601] Processed net GAF1/FM/u_tx_mac_x512/u_tx_fcs/u_fcs32_eqns_x512/valid1_i. Net driver GAF1/FM/u_tx_mac_x512/u_tx_fcs/u_fcs32_eqns_x512/valid1_i_0 was replaced.
INFO: [Physopt 32-81] Processed net pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_cpllreset. Replicated 7 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_DECODER/i_CHECKER0/my_ena_checked. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr3/ddr3_ctrl/burst_counter_ddr3[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr3/ddr3_ctrl/burst_counter_ddr3[1]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net GAF1/AM/stats_maintenance_pi/ana_ssample_rdy_1_sqmuxa. Net driver GAF1/AM/stats_maintenance_pi/ana_ssample_rdy_1_sqmuxa was replaced.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_ADAPTER/i_SHIFTER/ena_d1_0. Replicated 2 times.
INFO: [Physopt 32-601] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_DECODER/i_fsm/ena_d3. Net driver GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_DECODER/i_fsm/ena_d3 was replaced.
INFO: [Physopt 32-81] Processed net GAF1/AM/filter_controller_pi/filter_cache/updated_addr_q9_9469. Replicated 4 times.
INFO: [Physopt 32-601] Processed net GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]. Net driver GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[0] was replaced.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_mac_x512/u_tx_fcs/N_143. Replicated 1 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 20 nets. Created 37 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.043 | TNS=0.000 |
Phase 21 Very High Fanout Optimization | Checksum: 2e37f49a3

Time (s): cpu = 00:43:16 ; elapsed = 00:39:58 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 15773 ; free virtual = 23749

Phase 22 BRAM Enable Optimization
Phase 22 BRAM Enable Optimization | Checksum: 2e37f49a3

Time (s): cpu = 00:43:22 ; elapsed = 00:40:04 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 15768 ; free virtual = 23744
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6946.531 ; gain = 0.000 ; free physical = 15768 ; free virtual = 23744
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.043 | TNS=0.000 |
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Common 17-14] Message 'Constraints 18-1079' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Ending Physical Synthesis Task | Checksum: 2875bc426

Time (s): cpu = 00:43:59 ; elapsed = 00:40:40 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 15697 ; free virtual = 23673
INFO: [Common 17-83] Releasing license: Implementation
1004 Infos, 281 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:53:19 ; elapsed = 00:44:39 . Memory (MB): peak = 6946.531 ; gain = 379.812 ; free physical = 15697 ; free virtual = 23673
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:47 ; elapsed = 00:01:03 . Memory (MB): peak = 6946.531 ; gain = 0.000 ; free physical = 14662 ; free virtual = 23079
write_checkpoint: Time (s): cpu = 00:02:13 ; elapsed = 00:01:30 . Memory (MB): peak = 6946.531 ; gain = 0.000 ; free physical = 15030 ; free virtual = 23087
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 4e6a268b

Time (s): cpu = 00:05:19 ; elapsed = 00:03:10 . Memory (MB): peak = 7055.215 ; gain = 108.684 ; free physical = 15134 ; free virtual = 23237

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 4e6a268b

Time (s): cpu = 00:05:33 ; elapsed = 00:03:24 . Memory (MB): peak = 7055.219 ; gain = 108.688 ; free physical = 15135 ; free virtual = 23238

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 4e6a268b

Time (s): cpu = 00:05:36 ; elapsed = 00:03:27 . Memory (MB): peak = 7055.219 ; gain = 108.688 ; free physical = 15135 ; free virtual = 23238

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: ff23b46b

Time (s): cpu = 00:13:36 ; elapsed = 00:06:58 . Memory (MB): peak = 7316.504 ; gain = 369.973 ; free physical = 14918 ; free virtual = 23021
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.00158| TNS=0      | WHS=-0.5   | THS=-2.22e+04|

Phase 2 Router Initialization | Checksum: 1dabbbf88

Time (s): cpu = 00:17:48 ; elapsed = 00:08:51 . Memory (MB): peak = 7375.551 ; gain = 429.020 ; free physical = 14547 ; free virtual = 22650

Phase 3 Initial Routing

Phase 3.1 Update Timing
Phase 3.1 Update Timing | Checksum: ec13f142

Time (s): cpu = 00:28:39 ; elapsed = 00:13:00 . Memory (MB): peak = 7398.551 ; gain = 452.020 ; free physical = 14452 ; free virtual = 22555
Phase 3 Initial Routing | Checksum: 12348c99a

Time (s): cpu = 00:33:15 ; elapsed = 00:14:53 . Memory (MB): peak = 7398.551 ; gain = 452.020 ; free physical = 14388 ; free virtual = 22491

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 126dbac25

Time (s): cpu = 00:33:17 ; elapsed = 00:14:54 . Memory (MB): peak = 7398.551 ; gain = 452.020 ; free physical = 14388 ; free virtual = 22491

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 130855
 Number of Nodes with overlaps = 21286
 Number of Nodes with overlaps = 3436
 Number of Nodes with overlaps = 433
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 17d59f0a0

Time (s): cpu = 01:15:32 ; elapsed = 00:31:22 . Memory (MB): peak = 7398.551 ; gain = 452.020 ; free physical = 15611 ; free virtual = 23714
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.402 | TNS=-253   | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 16858c9c4

Time (s): cpu = 01:15:58 ; elapsed = 00:31:40 . Memory (MB): peak = 7398.551 ; gain = 452.020 ; free physical = 15599 ; free virtual = 23702

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 1e29287fb

Time (s): cpu = 01:16:30 ; elapsed = 00:32:12 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15247 ; free virtual = 23350
Phase 4.2.2 GlobIterForTiming | Checksum: 1586fc942

Time (s): cpu = 01:16:50 ; elapsed = 00:32:31 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15240 ; free virtual = 23343
Phase 4.2 Global Iteration 1 | Checksum: 1586fc942

Time (s): cpu = 01:16:52 ; elapsed = 00:32:32 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15240 ; free virtual = 23343

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 13928
 Number of Nodes with overlaps = 4323
 Number of Nodes with overlaps = 853
 Number of Nodes with overlaps = 272
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1408a755e

Time (s): cpu = 01:25:19 ; elapsed = 00:37:00 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15498 ; free virtual = 23602
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.339 | TNS=-98.4  | WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: 16c2228b9

Time (s): cpu = 01:25:41 ; elapsed = 00:37:14 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15545 ; free virtual = 23648

Phase 4.3.2.2 Fast Budgeting
Phase 4.3.2.2 Fast Budgeting | Checksum: 1d6c133bc

Time (s): cpu = 01:26:11 ; elapsed = 00:37:44 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15326 ; free virtual = 23429
Phase 4.3.2 GlobIterForTiming | Checksum: 7b67e23d

Time (s): cpu = 01:26:39 ; elapsed = 00:38:11 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15315 ; free virtual = 23418
Phase 4.3 Global Iteration 2 | Checksum: 7b67e23d

Time (s): cpu = 01:26:41 ; elapsed = 00:38:12 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15314 ; free virtual = 23418

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1307
 Number of Nodes with overlaps = 259
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 19d31f415

Time (s): cpu = 01:29:41 ; elapsed = 00:40:12 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15238 ; free virtual = 23341
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.276 | TNS=-4.95  | WHS=N/A    | THS=N/A    |


Phase 4.4.2 GlobIterForTiming

Phase 4.4.2.1 Update Timing
Phase 4.4.2.1 Update Timing | Checksum: cd2e91e0

Time (s): cpu = 01:30:03 ; elapsed = 00:40:27 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15239 ; free virtual = 23342

Phase 4.4.2.2 Fast Budgeting
Phase 4.4.2.2 Fast Budgeting | Checksum: f6a3a7d9

Time (s): cpu = 01:30:34 ; elapsed = 00:40:58 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15312 ; free virtual = 23416
Phase 4.4.2 GlobIterForTiming | Checksum: 1e222ed99

Time (s): cpu = 01:30:46 ; elapsed = 00:41:08 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15312 ; free virtual = 23416
Phase 4.4 Global Iteration 3 | Checksum: 1e222ed99

Time (s): cpu = 01:30:48 ; elapsed = 00:41:10 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15312 ; free virtual = 23416

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 10375
 Number of Nodes with overlaps = 1908
 Number of Nodes with overlaps = 498
 Number of Nodes with overlaps = 245
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_L_X90Y121/IMUX_L43
Overlapping nets: 2
	GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[1]
	GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[0]
2. INT_L_X56Y306/IMUX_L13
Overlapping nets: 2
	GAF1/AM/path_rx100g_proc_pi1of2/filter_params_top_100g_pi/loop_pi[2].filter_params_16b_100g_pi/target_offset_q2[9]
	GAF1/AM/path_rx100g_proc_pi1of2/filter_params_top_100g_pi/loop_pi[2].filter_params_16b_100g_pi/target_offset_q2[11]

 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: cccf8d42

Time (s): cpu = 01:38:35 ; elapsed = 00:45:53 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15470 ; free virtual = 23574
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.093 | TNS=-0.585 | WHS=N/A    | THS=N/A    |


Phase 4.5.2 GlobIterForTiming

Phase 4.5.2.1 Update Timing
Phase 4.5.2.1 Update Timing | Checksum: 1ed8e3b2c

Time (s): cpu = 01:38:56 ; elapsed = 00:46:07 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15467 ; free virtual = 23571

Phase 4.5.2.2 Fast Budgeting
Phase 4.5.2.2 Fast Budgeting | Checksum: 1be787672

Time (s): cpu = 01:39:27 ; elapsed = 00:46:39 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15192 ; free virtual = 23295
Phase 4.5.2 GlobIterForTiming | Checksum: 10c4267b3

Time (s): cpu = 01:39:50 ; elapsed = 00:46:58 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15222 ; free virtual = 23325
Phase 4.5 Global Iteration 4 | Checksum: 10c4267b3

Time (s): cpu = 01:39:51 ; elapsed = 00:46:59 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15222 ; free virtual = 23325

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 5249
 Number of Nodes with overlaps = 631
 Number of Nodes with overlaps = 183
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.6.1 Update Timing
Phase 4.6.1 Update Timing | Checksum: 260ed15ee

Time (s): cpu = 01:43:18 ; elapsed = 00:48:54 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15521 ; free virtual = 23624
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.135 | TNS=-0.306 | WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 11045a584

Time (s): cpu = 01:43:21 ; elapsed = 00:48:56 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15521 ; free virtual = 23624
Phase 4 Rip-up And Reroute | Checksum: 11045a584

Time (s): cpu = 01:43:22 ; elapsed = 00:48:58 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15521 ; free virtual = 23624

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 19c427b35

Time (s): cpu = 01:44:58 ; elapsed = 00:49:30 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15431 ; free virtual = 23534
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0114| TNS=-0.0184| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 16fde9d9d

Time (s): cpu = 01:45:13 ; elapsed = 00:49:36 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15429 ; free virtual = 23532

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 16fde9d9d

Time (s): cpu = 01:45:14 ; elapsed = 00:49:37 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15429 ; free virtual = 23532

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 18233c6f1

Time (s): cpu = 01:47:46 ; elapsed = 00:50:28 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15403 ; free virtual = 23507
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0114| TNS=-0.0114| WHS=-0.055 | THS=-0.122 |

Phase 7 Post Hold Fix | Checksum: de06b0f1

Time (s): cpu = 01:48:03 ; elapsed = 00:50:35 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15393 ; free virtual = 23496

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: b23093dd

Time (s): cpu = 01:50:33 ; elapsed = 00:51:23 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15172 ; free virtual = 23276
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0114| TNS=-0.0114| WHS=N/A    | THS=N/A    |

Phase 8 Timing Verification | Checksum: b23093dd

Time (s): cpu = 01:50:35 ; elapsed = 00:51:25 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15172 ; free virtual = 23275

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 25.1734 %
  Global Horizontal Routing Utilization  = 27.0946 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 88.0631%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X138Y206 -> INT_R_X139Y207
   INT_L_X50Y202 -> INT_R_X51Y203
   INT_L_X52Y202 -> INT_R_X53Y203
   INT_L_X52Y200 -> INT_R_X53Y201
   INT_L_X48Y198 -> INT_R_X49Y199
South Dir 8x8 Area, Max Cong = 85.8812%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X64Y204 -> INT_R_X71Y211
   INT_L_X64Y196 -> INT_R_X71Y203
East Dir 8x8 Area, Max Cong = 91.0386%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X104Y204 -> INT_R_X111Y211
   INT_L_X112Y204 -> INT_R_X119Y211
   INT_L_X112Y196 -> INT_R_X119Y203
   INT_L_X112Y188 -> INT_R_X119Y195
West Dir 8x8 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X48Y188 -> INT_R_X55Y195
Phase 9 Route finalize | Checksum: b23093dd

Time (s): cpu = 01:50:40 ; elapsed = 00:51:27 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15172 ; free virtual = 23275

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: b23093dd

Time (s): cpu = 01:50:42 ; elapsed = 00:51:29 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15171 ; free virtual = 23274

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: bfd40887

Time (s): cpu = 01:51:29 ; elapsed = 00:52:16 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15138 ; free virtual = 23242

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.79 . Memory (MB): peak = 7426.949 ; gain = 0.000 ; free physical = 15066 ; free virtual = 23170
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.009. For the most accurate timing information please run report_timing.
Phase 12 Incr Placement Change | Checksum: bfd40887

Time (s): cpu = 02:02:42 ; elapsed = 00:57:53 . Memory (MB): peak = 7761.871 ; gain = 815.340 ; free physical = 14687 ; free virtual = 22791

Phase 13 Build RT Design
Phase 13 Build RT Design | Checksum: d745602b

Time (s): cpu = 02:04:15 ; elapsed = 00:59:26 . Memory (MB): peak = 7761.871 ; gain = 815.340 ; free physical = 14667 ; free virtual = 22770

Phase 14 Router Initialization

Phase 14.1 Create Timer
Phase 14.1 Create Timer | Checksum: 167636d65

Time (s): cpu = 02:04:48 ; elapsed = 00:59:59 . Memory (MB): peak = 7761.875 ; gain = 815.344 ; free physical = 14523 ; free virtual = 22626

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 4bf33adc

Time (s): cpu = 02:04:53 ; elapsed = 01:00:04 . Memory (MB): peak = 7761.875 ; gain = 815.344 ; free physical = 14523 ; free virtual = 22626
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 1edd4b712

Time (s): cpu = 02:13:45 ; elapsed = 01:03:53 . Memory (MB): peak = 7761.875 ; gain = 815.344 ; free physical = 14290 ; free virtual = 22393
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0934| TNS=-0.646 | WHS=-0.5   | THS=-2.21e+04|

Phase 14 Router Initialization | Checksum: 232898602

Time (s): cpu = 02:18:19 ; elapsed = 01:05:47 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13986 ; free virtual = 22089

Phase 15 Initial Routing
Phase 15 Initial Routing | Checksum: 1b174a248

Time (s): cpu = 02:18:47 ; elapsed = 01:05:56 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13956 ; free virtual = 22060

Phase 16 Rip-up And Reroute

Phase 16.1 Global Iteration 0
 Number of Nodes with overlaps = 278
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 1ef818dd4

Time (s): cpu = 02:22:42 ; elapsed = 01:07:40 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13935 ; free virtual = 22038
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0904| TNS=-0.502 | WHS=N/A    | THS=N/A    |


Phase 16.1.2 GlobIterForTiming

Phase 16.1.2.1 Update Timing
Phase 16.1.2.1 Update Timing | Checksum: 25a0d58e8

Time (s): cpu = 02:23:02 ; elapsed = 01:07:54 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13935 ; free virtual = 22038

Phase 16.1.2.2 Fast Budgeting
Phase 16.1.2.2 Fast Budgeting | Checksum: 285de84b5

Time (s): cpu = 02:23:32 ; elapsed = 01:08:24 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13932 ; free virtual = 22035
Phase 16.1.2 GlobIterForTiming | Checksum: 1bc923441

Time (s): cpu = 02:23:45 ; elapsed = 01:08:35 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13931 ; free virtual = 22035
Phase 16.1 Global Iteration 0 | Checksum: 1bc923441

Time (s): cpu = 02:23:46 ; elapsed = 01:08:36 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13930 ; free virtual = 22034

Phase 16.2 Global Iteration 1
 Number of Nodes with overlaps = 2613
 Number of Nodes with overlaps = 415
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 16.2.1 Update Timing
Phase 16.2.1 Update Timing | Checksum: e3e6b20e

Time (s): cpu = 02:27:12 ; elapsed = 01:10:46 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13967 ; free virtual = 22071
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.157 | TNS=-0.553 | WHS=N/A    | THS=N/A    |

Phase 16.2 Global Iteration 1 | Checksum: 2b3f356d1

Time (s): cpu = 02:27:14 ; elapsed = 01:10:48 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13967 ; free virtual = 22071
Phase 16 Rip-up And Reroute | Checksum: 2b3f356d1

Time (s): cpu = 02:27:16 ; elapsed = 01:10:50 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13967 ; free virtual = 22071

Phase 17 Delay CleanUp

Phase 17.1 Update Timing
Phase 17.1 Update Timing | Checksum: 23ed8f7f6

Time (s): cpu = 02:28:52 ; elapsed = 01:11:22 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13967 ; free virtual = 22070
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0114| TNS=-0.0114| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 17 Delay CleanUp | Checksum: 146de5e1e

Time (s): cpu = 02:29:06 ; elapsed = 01:11:27 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13967 ; free virtual = 22070

Phase 18 Clock Skew Optimization
Phase 18 Clock Skew Optimization | Checksum: 146de5e1e

Time (s): cpu = 02:29:07 ; elapsed = 01:11:28 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13967 ; free virtual = 22070

Phase 19 Post Hold Fix

Phase 19.1 Update Timing
Phase 19.1 Update Timing | Checksum: 17c04eb18

Time (s): cpu = 02:31:40 ; elapsed = 01:12:21 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13962 ; free virtual = 22066
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.00642| TNS=-0.00642| WHS=0.02   | THS=0      |

Phase 19 Post Hold Fix | Checksum: 197e82c55

Time (s): cpu = 02:31:43 ; elapsed = 01:12:23 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13962 ; free virtual = 22065

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 13e747392

Time (s): cpu = 02:34:22 ; elapsed = 01:13:14 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13961 ; free virtual = 22064
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.00642| TNS=-0.00642| WHS=N/A    | THS=N/A    |

Phase 20 Timing Verification | Checksum: 13e747392

Time (s): cpu = 02:34:24 ; elapsed = 01:13:16 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13961 ; free virtual = 22064

Phase 21 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 25.211 %
  Global Horizontal Routing Utilization  = 27.1202 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 90.3153%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X138Y206 -> INT_R_X139Y207
   INT_L_X50Y202 -> INT_R_X51Y203
   INT_L_X52Y202 -> INT_R_X53Y203
   INT_L_X52Y200 -> INT_R_X53Y201
   INT_L_X48Y198 -> INT_R_X49Y199
South Dir 8x8 Area, Max Cong = 85.8671%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X64Y204 -> INT_R_X71Y211
   INT_L_X64Y196 -> INT_R_X71Y203
East Dir 8x8 Area, Max Cong = 91.0386%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X104Y204 -> INT_R_X111Y211
   INT_L_X112Y204 -> INT_R_X119Y211
   INT_L_X112Y196 -> INT_R_X119Y203
   INT_L_X112Y188 -> INT_R_X119Y195
West Dir 8x8 Area, Max Cong = 85.3401%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X48Y188 -> INT_R_X55Y195
Phase 21 Route finalize | Checksum: 13e747392

Time (s): cpu = 02:34:30 ; elapsed = 01:13:19 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13961 ; free virtual = 22064

Phase 22 Verifying routed nets

 Verification completed successfully
Phase 22 Verifying routed nets | Checksum: 13e747392

Time (s): cpu = 02:34:31 ; elapsed = 01:13:21 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13961 ; free virtual = 22064

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: f58a29ea

Time (s): cpu = 02:37:49 ; elapsed = 01:16:38 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13958 ; free virtual = 22061

Phase 24 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.005 | TNS=-0.005 | WHS=0.021  | THS=0.000  |

WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 24 Post Router Timing | Checksum: f58a29ea

Time (s): cpu = 02:44:14 ; elapsed = 01:18:33 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13886 ; free virtual = 21989
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 02:44:18 ; elapsed = 01:18:37 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13886 ; free virtual = 21990
INFO: [Common 17-83] Releasing license: Implementation
1035 Infos, 282 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 02:46:00 ; elapsed = 01:19:41 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13886 ; free virtual = 21990
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
source /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/tcl_scripts/xadc_almost_empty_fix.tcl
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:44 ; elapsed = 00:01:03 . Memory (MB): peak = 7850.930 ; gain = 0.000 ; free physical = 13249 ; free virtual = 21946
write_checkpoint: Time (s): cpu = 00:02:13 ; elapsed = 00:01:33 . Memory (MB): peak = 7850.934 ; gain = 10.008 ; free physical = 13732 ; free virtual = 21959
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/ColossusFX2_BLADE100G_drc_routed.rpt.
report_drc: Time (s): cpu = 00:03:07 ; elapsed = 00:01:12 . Memory (MB): peak = 7850.934 ; gain = 0.000 ; free physical = 13805 ; free virtual = 22033
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:07:48 ; elapsed = 00:03:03 . Memory (MB): peak = 8432.930 ; gain = 581.996 ; free physical = 13145 ; free virtual = 21384
INFO: [Power 33-23] Power model is not available for USR_ACCESS_7series_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets GAF1/FM/u_hsec_top/i_GT_IF/i_TRANSCEIVER_WRAPPER_RX_STARTUP_FSM/dbg_core_stats_5]'  to set the static_probability to '1'  if desired.
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets ddr3_reset_i]'  to set the static_probability to '1'  if desired.
report_power: Time (s): cpu = 00:02:45 ; elapsed = 00:01:29 . Memory (MB): peak = 8482.930 ; gain = 50.000 ; free physical = 13106 ; free virtual = 21346
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: 2106bb40b
----- Checksum: : 1d0bd0401 : 3faeb00a 

Time (s): cpu = 00:05:42 ; elapsed = 00:02:29 . Memory (MB): peak = 8813.902 ; gain = 309.070 ; free physical = 12815 ; free virtual = 21055
Netlist sorting complete. Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.99 . Memory (MB): peak = 8813.902 ; gain = 0.000 ; free physical = 12814 ; free virtual = 21054

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.005 | TNS=-0.005 | WHS=0.021 | THS=0.000 |
INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_302. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_cry_43. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_cry_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_cry_35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_cry_31. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_cry_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_axb_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_124.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_127
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.014 | TNS=0.000 | WHS=0.021 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 269ccc97a
----- Checksum: : 1c442c915 : a58a0065 

Time (s): cpu = 00:19:33 ; elapsed = 00:10:36 . Memory (MB): peak = 9596.191 ; gain = 1091.359 ; free physical = 12123 ; free virtual = 20363
Netlist sorting complete. Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.73 . Memory (MB): peak = 9596.191 ; gain = 0.000 ; free physical = 12123 ; free virtual = 20363
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.014 | TNS=0.000 | WHS=0.021 | THS=0.000 |
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Common 17-14] Message 'Constraints 18-1079' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Ending Physical Synthesis Task | Checksum: 2b30990b7
----- Checksum: : 20d7f9052 : a58a0065 

Time (s): cpu = 00:20:11 ; elapsed = 00:11:14 . Memory (MB): peak = 9596.191 ; gain = 1091.359 ; free physical = 12123 ; free virtual = 20363
INFO: [Common 17-83] Releasing license: Implementation
1063 Infos, 384 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:21:50 ; elapsed = 00:12:09 . Memory (MB): peak = 9596.191 ; gain = 1113.262 ; free physical = 12124 ; free virtual = 20364
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:46 ; elapsed = 00:01:05 . Memory (MB): peak = 9596.195 ; gain = 0.000 ; free physical = 11493 ; free virtual = 20327
write_checkpoint: Time (s): cpu = 00:02:16 ; elapsed = 00:01:36 . Memory (MB): peak = 9596.195 ; gain = 0.004 ; free physical = 11975 ; free virtual = 20339
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:08:37 ; elapsed = 00:03:18 . Memory (MB): peak = 9596.195 ; gain = 0.000 ; free physical = 11988 ; free virtual = 20364
INFO: [Common 17-206] Exiting Vivado at Tue Oct 21 08:23:56 2014...
[Tue Oct 21 08:23:59 2014] impl_2 finished
wait_on_run: Time (s): cpu = 00:00:21 ; elapsed = 03:34:44 . Memory (MB): peak = 936.309 ; gain = 7.996 ; free physical = 11989 ; free virtual = 20364
# open_run impl_2
INFO: [Netlist 29-17] Analyzing 12782 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1157/Package.xml
Loading io standards from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-21733-fpga-imp-01/dcp/ColossusFX2_1x100G_early.xdc]
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-21733-fpga-imp-01/dcp/ColossusFX2_1x100G_early.xdc]
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-21733-fpga-imp-01/dcp/ColossusFX2_1x100G.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]
INFO: [Timing 38-2] Deriving generated clocks [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]
get_clocks: Time (s): cpu = 00:01:29 ; elapsed = 00:00:43 . Memory (MB): peak = 3667.895 ; gain = 1014.293 ; free physical = 17201 ; free virtual = 26170
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_43_1_RNI440B' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_42_RNIJON2' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-21733-fpga-imp-01/dcp/ColossusFX2_1x100G.xdc]
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-21733-fpga-imp-01/dcp/ColossusFX2_1x100G_late.xdc]
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-21733-fpga-imp-01/dcp/ColossusFX2_1x100G_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 4366.777 ; gain = 580.594 ; free physical = 16529 ; free virtual = 25499
Restored from archive | CPU: 112.450000 secs | Memory: 536.442726 MB |
Finished XDEF File Restore: Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 4366.777 ; gain = 580.594 ; free physical = 16529 ; free virtual = 25499
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2682 instances were transformed.
  FDRS => FDRS (inverted pins: S) (FDRE, LUT2, VCC): 3 instances
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 2 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 768 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 326 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 839 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 169 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 483 instances
  ROM256X1 => ROM256X1 (LUT6, LUT6, LUT6, LUT6, MUXF7, MUXF7, MUXF8): 72 instances

open_run: Time (s): cpu = 00:05:39 ; elapsed = 00:05:01 . Memory (MB): peak = 4366.777 ; gain = 3430.469 ; free physical = 17140 ; free virtual = 25516
# set_property BITSTREAM.CONFIG.USR_ACCESS 17102114 [current_design]
# write_verilog -force colossus_iob_imp_funcsim.v -mode funcsim
write_verilog: Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 4367.777 ; gain = 1.000 ; free physical = 16931 ; free virtual = 25478
# write_verilog -force colossus_iob_imp_timesim.v -mode timesim -sdf_anno true
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
write_verilog: Time (s): cpu = 00:02:23 ; elapsed = 00:02:25 . Memory (MB): peak = 4367.777 ; gain = 0.000 ; free physical = 16730 ; free virtual = 25461
# write_sdf -force colossus_iob_imp_timesim.sdf
write_sdf: Time (s): cpu = 00:05:27 ; elapsed = 00:06:17 . Memory (MB): peak = 5270.066 ; gain = 902.289 ; free physical = 15025 ; free virtual = 24542
# archive_project hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-17.zip -force -include_config_settings
INFO: [Coretcl 2-137] starting archive...
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'impl_2'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_3'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-17.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 5270.070 ; gain = 0.004 ; free physical = 14542 ; free virtual = 24528
# write_bitstream ./VivadoBlade_14_3.runs/impl_2/colossus_fx2_100g.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
WARNING: [Drc 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/B (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/C (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/B (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/C (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/B (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/C (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/B (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/C (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
INFO: [Common 17-14] Message 'Drc 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 124 Warnings, 57 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 74267104 bits.
Writing bitstream ./VivadoBlade_14_3.runs/impl_2/colossus_fx2_100g.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:12:52 ; elapsed = 00:11:05 . Memory (MB): peak = 6078.852 ; gain = 808.781 ; free physical = 13738 ; free virtual = 23746
# close_project
close_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 6078.852 ; gain = 0.000 ; free physical = 13739 ; free virtual = 23747
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 21 08:51:41 2014...
[File exists] check if file exists [VivadoBlade/version_*.txt]
Run condition [File exists] preventing perform for step [[ArtifactDeployer] - Deploy artifacts from workspace to remote directories]
[File exists] check if file exists [VivadoBlade/VivadoBlade_14_3.runs/impl_2/colossus_fx2_100g.bit]
Run condition [File exists] enabling perform for step [BuilderChain]
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson8756917731877561886.sh
+ cd VivadoBlade/VivadoBlade_14_3.runs/impl_2/
+ md5sum -b colossus_fx2_100g.bit
[ArtifactDeployer] - Starting deployment from the build step ...
[ArtifactDeployer] - 2 file(s) have been copied from the '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2' to '/net/storage_cal_ci/builds/dev/fpga/colossus/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-17'.
[ArtifactDeployer] - Stopping deployment from the build step ...
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson2554479127946265498.sh
Files match condition: Matched [2] files
Run condition [Files match] enabling perform for step [BuilderChain]
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson7788904642655163539.sh
+ cd VivadoBlade
+ tar zcvf colossus_iob_imp_sim.tar.gz ./colossus_iob_imp_funcsim.v ./colossus_iob_imp_timesim.v ./colossus_iob_imp_timesim.sdf
./colossus_iob_imp_funcsim.v
./colossus_iob_imp_timesim.v
./colossus_iob_imp_timesim.sdf
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh /tmp/hudson8199174860925229758.sh
Parsing timing reports for errors...
colossus_fx2_100g.bit
colossus_fx2_100g.bit.md5
ColossusFX2_BLADE100G_clock_utilization_placed.rpt
ColossusFX2_BLADE100G_control_sets_placed.rpt
ColossusFX2_BLADE100G_drc_opted.rpt
ColossusFX2_BLADE100G_drc_routed.pb
ColossusFX2_BLADE100G_drc_routed.rpt
ColossusFX2_BLADE100G_io_placed.rpt
ColossusFX2_BLADE100G_opt.dcp
ColossusFX2_BLADE100G_physopt.dcp
ColossusFX2_BLADE100G_placed.dcp
ColossusFX2_BLADE100G_postroute_physopt.dcp
ColossusFX2_BLADE100G_power_routed.rpt
ColossusFX2_BLADE100G_power_summary_routed.pb
ColossusFX2_BLADE100G_routed.dcp
ColossusFX2_BLADE100G_route_status.pb
ColossusFX2_BLADE100G_route_status.rpt
ColossusFX2_BLADE100G.tcl
ColossusFX2_BLADE100G_timing_summary_postroute_physopted.rpt
ColossusFX2_BLADE100G_timing_summary_postroute_physopted.rpx
ColossusFX2_BLADE100G_timing_summary_routed.rpt
ColossusFX2_BLADE100G_timing_summary_routed.rpx
ColossusFX2_BLADE100G_utilization_placed.pb
ColossusFX2_BLADE100G_utilization_placed.rpt
ColossusFX2_BLADE100G.vdi
gen_run.xml
htr.txt
init_design.pb
ISEWrap.js
ISEWrap.sh
opt_design.pb
phys_opt_design.pb
place_design.pb
post_route_phys_opt_design.pb
project.wdf
route_design.pb
rundef.js
runme.bat
runme.log
runme.sh
vivado.jou
vivado.pb
Checking ColossusFX2_BLADE100G_timing_summary_postroute_physopted.rpt
[Current build status] check if current [SUCCESS] is worse or equals then [SUCCESS] and better or equals then [SUCCESS]
Run condition [Current build status] enabling perform for step [BuilderChain]
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson9117050018276638874.sh
Archiving artifacts
Recording fingerprints
Description set: Version 17102114
[ArtifactDeployer] - Starting deployment from the post-action ...
[ArtifactDeployer] - 1 file(s) have been copied from the '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade' to '/net/storage_cal_ci/builds/dev/fpga/colossus/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-17'.
[ArtifactDeployer] - 1 file(s) have been copied from the '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade' to '/net/storage_cal_ci/builds/dev/fpga/colossus/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-17'.
[ArtifactDeployer] - Stopping deployment from the post-action...
Labelling Build in Perforce using ${JOB_NAME}-${BUILD_NUMBER}
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s label -i
Label 'hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-17' successfully generated.
[PostBuildScript] - Execution post build scripts.
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson8718492640647674356.sh
+ echo '!!! CLEANING OUT WORKSPACE !!!'
!!! CLEANING OUT WORKSPACE !!!
+ rm -rf /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/bitstream /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/changelist.txt /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/SourceCode /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade
Sending e-mails to: alex.su@spirentcom.com perforce@spirentcom.com
Email was triggered for: Success
Email was triggered for: Fixed
Trigger Success was overridden by another trigger and will not send an email.
Sending email for trigger: Fixed
Sending email to: alex.su@spirent.com James.Bauder@spirent.com Luis.Benites@spirent.com alex.su@spirentcom.com perforce@spirentcom.com
Notifying upstream projects of job completion
Finished: SUCCESS
