# 8-Bit CPU Simulator
A custom-designed 8-bit CPU simulation built using CircuitVerse, complete with a control unit, ALU, instruction set, memory interface, and microinstruction logic. This project simulates a basic Von Neumann architecture processor capable of executing a variety of low-level instructions.

## Author: Rishika Verma


## ğŸ”— CircuitVerse Project
You can explore and run the processor simulation here:<br>
ğŸ‘‰<a href="https://circuitverse.org/users/315732/projects/cpu-scheduling-simulator"> CPU ALU Scheduling Simulator on CircuitVerse</a>




### ğŸ“ How to Use the .cv File
<b>To import and use the project locally on CircuitVerse:<br></b>
1. Visit the <a href="https://circuitverse.org/">CircuitVerse Simulator.</a><br>
2. Click on Launch Simulator.<br>
3. Go to the Projects section.<br>
4. Click Import file.<br>
5. Upload the .cv file from your system<br>
6. Click Upload.<br>
7. Your circuit will be available to edit, simulate, and analyze.<br>

## ğŸ§  Project Features

### ğŸ—ï¸ Main Components:
- **General CPU Register**: 8-bit registers for temporary data storage.
- **Program Counter (PC)**: Manages the instruction sequence.
- **Memory Unit (EEPROM)**: ROM-based instruction/data storage.
- **Memory Address Register (MAR)**: Holds the address for memory access.
- **Instruction Register & Decoder**: Fetches and decodes instructions.
- **Arithmetic and Logic Unit (ALU)**: Supports ADD, SUB, LSHIFT, RSHIFT.
- **Status Register**: Provides condition flags for jumps.
- **Control Processor**: Generates control words using EEPROM and a ring counter.

---

## ğŸ› ï¸ Supported Instructions

The instruction set supports the following operations:

- **NOP** â€“ No operation  
- **LDA** â€“ Load accumulator from memory  
- **ADD**, **SUB** â€“ Arithmetic operations  
- **LDI** â€“ Load immediate value  
- **JMP**, **JNZ** â€“ Control flow operations  
- **SWAP** â€“ Exchange values  
- **MOVAB**, **MOVBA** â€“ Register moves  
- **LSHIFT**, **RSHIFT** â€“ Bitwise shifts  
- **OUT** â€“ Output result  
- **HLT** â€“ Halt program  

Each instruction is executed using microinstructions governed by a control word from EEPROM.

---

## ğŸ§ª Sample Programs

Sample programs are provided in the form of `report.pdf`.


### ğŸ”— Connect

GitHub: Rishikaa007

Email: vermarishika709@gmail.com
