




























































































































  

 














 
 


 



































  

 


   
   

 
 

 


 
   
   
   
   
  
  
 
 
 
 
   
  
    
   
  
  
 
 


 




 






 



 


 






 


 

 


      

 



 
 

 

 

 







    

 

  
  
 


 

 

  
 

 



 




 


 


 




































 

 


 




































 

 


 













































 



 



 
    

   


 
  


 



 
   


 



 



 



 










































 



 



 
    




 



 



 
  


 




 
typedef enum
{
 
  NonMaskableInt_IRQn         = -14,     
  MemoryManagement_IRQn       = -12,     
  BusFault_IRQn               = -11,     
  UsageFault_IRQn             = -10,     
  SVCall_IRQn                 = -5,      
  DebugMonitor_IRQn           = -4,      
  PendSV_IRQn                 = -2,      
  SysTick_IRQn                = -1,      
 
  WWDG_IRQn                   = 0,       
  PVD_IRQn                    = 1,       
  TAMP_STAMP_IRQn             = 2,       
  RTC_WKUP_IRQn               = 3,       
  FLASH_IRQn                  = 4,       
  RCC_IRQn                    = 5,       
  EXTI0_IRQn                  = 6,       
  EXTI1_IRQn                  = 7,       
  EXTI2_IRQn                  = 8,       
  EXTI3_IRQn                  = 9,       
  EXTI4_IRQn                  = 10,      
  DMA1_Stream0_IRQn           = 11,      
  DMA1_Stream1_IRQn           = 12,      
  DMA1_Stream2_IRQn           = 13,      
  DMA1_Stream3_IRQn           = 14,      
  DMA1_Stream4_IRQn           = 15,      
  DMA1_Stream5_IRQn           = 16,      
  DMA1_Stream6_IRQn           = 17,      
  ADC_IRQn                    = 18,      
  CAN1_TX_IRQn                = 19,      
  CAN1_RX0_IRQn               = 20,      
  CAN1_RX1_IRQn               = 21,      
  CAN1_SCE_IRQn               = 22,      
  EXTI9_5_IRQn                = 23,      
  TIM1_BRK_TIM9_IRQn          = 24,      
  TIM1_UP_TIM10_IRQn          = 25,      
  TIM1_TRG_COM_TIM11_IRQn     = 26,      
  TIM1_CC_IRQn                = 27,      
  TIM2_IRQn                   = 28,      
  TIM3_IRQn                   = 29,      
  TIM4_IRQn                   = 30,      
  I2C1_EV_IRQn                = 31,      
  I2C1_ER_IRQn                = 32,      
  I2C2_EV_IRQn                = 33,      
  I2C2_ER_IRQn                = 34,      
  SPI1_IRQn                   = 35,      
  SPI2_IRQn                   = 36,      
  USART1_IRQn                 = 37,      
  USART2_IRQn                 = 38,      
  USART3_IRQn                 = 39,      
  EXTI15_10_IRQn              = 40,      
  RTC_Alarm_IRQn              = 41,      
  OTG_FS_WKUP_IRQn            = 42,      
  TIM8_BRK_TIM12_IRQn         = 43,      
  TIM8_UP_TIM13_IRQn          = 44,      
  TIM8_TRG_COM_TIM14_IRQn     = 45,      
  TIM8_CC_IRQn                = 46,      
  DMA1_Stream7_IRQn           = 47,      
  FSMC_IRQn                   = 48,      
  SDIO_IRQn                   = 49,      
  TIM5_IRQn                   = 50,      
  SPI3_IRQn                   = 51,      
  UART4_IRQn                  = 52,      
  UART5_IRQn                  = 53,      
  TIM6_DAC_IRQn               = 54,      
  TIM7_IRQn                   = 55,      
  DMA2_Stream0_IRQn           = 56,      
  DMA2_Stream1_IRQn           = 57,      
  DMA2_Stream2_IRQn           = 58,      
  DMA2_Stream3_IRQn           = 59,      
  DMA2_Stream4_IRQn           = 60,      
  ETH_IRQn                    = 61,      
  ETH_WKUP_IRQn               = 62,      
  CAN2_TX_IRQn                = 63,      
  CAN2_RX0_IRQn               = 64,      
  CAN2_RX1_IRQn               = 65,      
  CAN2_SCE_IRQn               = 66,      
  OTG_FS_IRQn                 = 67,      
  DMA2_Stream5_IRQn           = 68,      
  DMA2_Stream6_IRQn           = 69,      
  DMA2_Stream7_IRQn           = 70,      
  USART6_IRQn                 = 71,      
  I2C3_EV_IRQn                = 72,      
  I2C3_ER_IRQn                = 73,      
  OTG_HS_EP1_OUT_IRQn         = 74,      
  OTG_HS_EP1_IN_IRQn          = 75,      
  OTG_HS_WKUP_IRQn            = 76,      
  OTG_HS_IRQn                 = 77,      
  DCMI_IRQn                   = 78,      
  HASH_RNG_IRQn               = 80,      
  FPU_IRQn                    = 81       
} IRQn_Type;



 

 




 
















 

  #pragma system_include          


 
 

  #pragma system_include

 
 

 

  #pragma system_include














 


 
 


  #pragma system_include

 



 

 

 

 
#pragma rtmodel = "__dlib_version", "6"

 


 



























 


  #pragma system_include

 
 
 


  #pragma system_include

 

 

 

 

   

 
 


   #pragma system_include






 




 


 


 


 

 


 

 

 

 

 

 

 

 

 

 
















 



















 











 























 





 



 










 














 













 








 













 













 















 











 








 








 






 





 












 





 













 






 


   


  







 







 




 






 




 




 













 

   




 







 







 







 










 





 

















 


 


 













 

   


 


 



 

 

 
  typedef unsigned int _Wchart;
  typedef unsigned int _Wintt;

 

 
typedef unsigned int     _Sizet;

 
typedef signed char   __int8_t;
typedef unsigned char  __uint8_t;
typedef signed short int   __int16_t;
typedef unsigned short int  __uint16_t;
typedef signed int   __int32_t;
typedef unsigned int  __uint32_t;
   typedef signed long long int   __int64_t;
   typedef unsigned long long int  __uint64_t;
typedef signed int   __intptr_t;
typedef unsigned int  __uintptr_t;

 
typedef struct _Mbstatet
{  
    unsigned int _Wchar;   
    unsigned int _State;   

} _Mbstatet;

 

 
  typedef struct __va_list __Va_list;


    typedef struct __FILE _Filet;

 
typedef struct
{
    long long _Off;     
  _Mbstatet _Wstate;
} _Fpost;


 

 
  
   
  _Pragma("object_attribute = __weak") __intrinsic __nounwind void __iar_Locksyslock_Malloc(void);
  _Pragma("object_attribute = __weak") __intrinsic __nounwind void __iar_Locksyslock_Stream(void);
  _Pragma("object_attribute = __weak") __intrinsic __nounwind void __iar_Locksyslock_Debug(void);
  _Pragma("object_attribute = __weak") __intrinsic __nounwind void __iar_Locksyslock_StaticGuard(void);
  _Pragma("object_attribute = __weak") __intrinsic __nounwind void __iar_Unlocksyslock_Malloc(void);
  _Pragma("object_attribute = __weak") __intrinsic __nounwind void __iar_Unlocksyslock_Stream(void);
  _Pragma("object_attribute = __weak") __intrinsic __nounwind void __iar_Unlocksyslock_Debug(void);
  _Pragma("object_attribute = __weak") __intrinsic __nounwind void __iar_Unlocksyslock_StaticGuard(void);

      _Pragma("object_attribute = __weak") __intrinsic __nounwind void __iar_Lockfilelock(_Filet *);
      _Pragma("object_attribute = __weak") __intrinsic __nounwind void __iar_Unlockfilelock(_Filet *);

  typedef void *__iar_Rmtx;

  _Pragma("object_attribute = __weak") __intrinsic __nounwind void __iar_Initdynamiclock(__iar_Rmtx *);
  _Pragma("object_attribute = __weak") __intrinsic __nounwind void __iar_Dstdynamiclock(__iar_Rmtx *);
  _Pragma("object_attribute = __weak") __intrinsic __nounwind void __iar_Lockdynamiclock(__iar_Rmtx *);
  _Pragma("object_attribute = __weak") __intrinsic __nounwind void __iar_Unlockdynamiclock(__iar_Rmtx *);

  






 


 
  typedef signed char          int8_t;
  typedef unsigned char        uint8_t;

  typedef signed short int         int16_t;
  typedef unsigned short int       uint16_t;

  typedef signed int         int32_t;
  typedef unsigned int       uint32_t;

  typedef signed long long int         int64_t;
  typedef unsigned long long int       uint64_t;


 
typedef signed char      int_least8_t;
typedef unsigned char    uint_least8_t;

typedef signed short int     int_least16_t;
typedef unsigned short int   uint_least16_t;

typedef signed int     int_least32_t;
typedef unsigned int   uint_least32_t;

 
  typedef signed long long int   int_least64_t;
  typedef unsigned long long int uint_least64_t;



 
typedef signed int       int_fast8_t;
typedef unsigned int     uint_fast8_t;

typedef signed int      int_fast16_t;
typedef unsigned int    uint_fast16_t;

typedef signed int      int_fast32_t;
typedef unsigned int    uint_fast32_t;

  typedef signed long long int    int_fast64_t;
  typedef unsigned long long int  uint_fast64_t;

 
typedef signed long long int          intmax_t;
typedef unsigned long long int        uintmax_t;


 
typedef signed int          intptr_t;
typedef unsigned int        uintptr_t;

 
typedef int __data_intptr_t; typedef unsigned int __data_uintptr_t;

 






















 











 














 




 



 

 




 
















 

  #pragma system_include          


 

 




 


 




 
















 





 
 




 
























#pragma system_include






 

 
















#pragma language=save
#pragma language=extended
_Pragma("inline=forced") __intrinsic uint16_t __iar_uint16_read(void const *ptr)
{
  return *(__packed uint16_t*)(ptr);
}
#pragma language=restore


#pragma language=save
#pragma language=extended
_Pragma("inline=forced") __intrinsic void __iar_uint16_write(void const *ptr, uint16_t val)
{
  *(__packed uint16_t*)(ptr) = val;;
}
#pragma language=restore

#pragma language=save
#pragma language=extended
_Pragma("inline=forced") __intrinsic uint32_t __iar_uint32_read(void const *ptr)
{
  return *(__packed uint32_t*)(ptr);
}
#pragma language=restore

#pragma language=save
#pragma language=extended
_Pragma("inline=forced") __intrinsic void __iar_uint32_write(void const *ptr, uint32_t val)
{
  *(__packed uint32_t*)(ptr) = val;;
}
#pragma language=restore

#pragma language=save
#pragma language=extended
__packed struct  __iar_u32 { uint32_t v; };
#pragma language=restore



















 



  #pragma system_include



 


 


#pragma language=save
#pragma language=extended

__intrinsic __nounwind void    __iar_builtin_no_operation(void);

__intrinsic __nounwind void    __iar_builtin_disable_interrupt(void);
__intrinsic __nounwind void    __iar_builtin_enable_interrupt(void);

typedef unsigned int __istate_t;

__intrinsic __nounwind __istate_t __iar_builtin_get_interrupt_state(void);
__intrinsic __nounwind void __iar_builtin_set_interrupt_state(__istate_t);

 
__intrinsic __nounwind unsigned int __iar_builtin_get_PSR( void );
__intrinsic __nounwind unsigned int __iar_builtin_get_IPSR( void );
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_get_MSP( void );
__intrinsic __nounwind void         __iar_builtin_set_MSP( unsigned int );
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_get_PSP( void );
__intrinsic __nounwind void         __iar_builtin_set_PSP( unsigned int );
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_get_PRIMASK( void );
__intrinsic __nounwind void         __iar_builtin_set_PRIMASK( unsigned int );
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_get_CONTROL( void );
__intrinsic __nounwind void         __iar_builtin_set_CONTROL( unsigned int );

 
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_get_FAULTMASK( void );
__intrinsic __nounwind void         __iar_builtin_set_FAULTMASK(unsigned int);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_get_BASEPRI( void );
__intrinsic __nounwind void         __iar_builtin_set_BASEPRI( unsigned int );

 
__intrinsic __nounwind void __iar_builtin_disable_irq(void);
__intrinsic __nounwind void __iar_builtin_enable_irq(void);

__intrinsic __nounwind void __iar_builtin_disable_fiq(void);
__intrinsic __nounwind void __iar_builtin_enable_fiq(void);


 

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_SWP( unsigned int, volatile unsigned int * );
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned char __iar_builtin_SWPB( unsigned char, volatile unsigned char * );

typedef unsigned int __ul;
typedef unsigned int __iar_builtin_uint;


 

_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind void __iar_builtin_CDP (unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) opc1, unsigned __constrange(0,15) CRd, unsigned __constrange(0,15) CRn, unsigned __constrange(0,15) CRm, unsigned __constrange(0,7) opc2);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind void __iar_builtin_CDP2(unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) opc1, unsigned __constrange(0,15) CRd, unsigned __constrange(0,15) CRn, unsigned __constrange(0,15) CRm, unsigned __constrange(0,7) opc2);

 
__intrinsic __nounwind void          __iar_builtin_MCR( unsigned __constrange(0,15) coproc, unsigned __constrange(0,7) opcode_1, __iar_builtin_uint src,
                                unsigned __constrange(0,15) CRn, unsigned __constrange(0,15) CRm, unsigned __constrange(0,7) opcode_2 );
__intrinsic __nounwind unsigned int __iar_builtin_MRC( unsigned __constrange(0,15) coproc, unsigned __constrange(0,7) opcode_1,
                                unsigned __constrange(0,15) CRn, unsigned __constrange(0,15) CRm, unsigned __constrange(0,7) opcode_2 );
__intrinsic __nounwind void          __iar_builtin_MCR2( unsigned __constrange(0,15) coproc, unsigned __constrange(0,7) opcode_1, __iar_builtin_uint src,
                                 unsigned __constrange(0,15) CRn, unsigned __constrange(0,15) CRm, unsigned __constrange(0,7) opcode_2 );
__intrinsic __nounwind unsigned int __iar_builtin_MRC2( unsigned __constrange(0,15) coproc, unsigned __constrange(0,7) opcode_1,
                                 unsigned __constrange(0,15) CRn, unsigned __constrange(0,15) CRm, unsigned __constrange(0,7) opcode_2 );

__intrinsic __nounwind void __iar_builtin_MCRR (unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) opc1, unsigned long long src, unsigned __constrange(0,15) CRm);
__intrinsic __nounwind void __iar_builtin_MCRR2(unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) opc1, unsigned long long src, unsigned __constrange(0,15) CRm);

__intrinsic __nounwind unsigned long long __iar_builtin_MRRC (unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) opc1, unsigned __constrange(0,15) CRm);
__intrinsic __nounwind unsigned long long __iar_builtin_MRRC2(unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) opc1, unsigned __constrange(0,15) CRm);

 
__intrinsic __nounwind void __iar_builtin_LDC  ( unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) CRn, volatile __iar_builtin_uint const *src);
__intrinsic __nounwind void __iar_builtin_LDCL ( unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) CRn, volatile __iar_builtin_uint const *src);
__intrinsic __nounwind void __iar_builtin_LDC2 ( unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) CRn, volatile __iar_builtin_uint const *src);
__intrinsic __nounwind void __iar_builtin_LDC2L( unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) CRn, volatile __iar_builtin_uint const *src);

 
__intrinsic __nounwind void __iar_builtin_STC  ( unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) CRn, volatile __iar_builtin_uint *dst);
__intrinsic __nounwind void __iar_builtin_STCL ( unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) CRn, volatile __iar_builtin_uint *dst);
__intrinsic __nounwind void __iar_builtin_STC2 ( unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) CRn, volatile __iar_builtin_uint *dst);
__intrinsic __nounwind void __iar_builtin_STC2L( unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) CRn, volatile __iar_builtin_uint *dst);

 
__intrinsic __nounwind void __iar_builtin_LDC_noidx( unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) CRn, volatile __iar_builtin_uint const *src,
                              unsigned __constrange(0,255) option);

__intrinsic __nounwind void __iar_builtin_LDCL_noidx( unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) CRn, volatile __iar_builtin_uint const *src,
                               unsigned __constrange(0,255) option);

__intrinsic __nounwind void __iar_builtin_LDC2_noidx( unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) CRn, volatile __iar_builtin_uint const *src,
                               unsigned __constrange(0,255) option);

__intrinsic __nounwind void __iar_builtin_LDC2L_noidx( unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) CRn, volatile __iar_builtin_uint const *src,
                                unsigned __constrange(0,255) option);

 
__intrinsic __nounwind void __iar_builtin_STC_noidx( unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) CRn, volatile __iar_builtin_uint *dst,
                              unsigned __constrange(0,255) option);

__intrinsic __nounwind void __iar_builtin_STCL_noidx( unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) CRn, volatile __iar_builtin_uint *dst,
                               unsigned __constrange(0,255) option);

__intrinsic __nounwind void __iar_builtin_STC2_noidx( unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) CRn, volatile __iar_builtin_uint *dst,
                               unsigned __constrange(0,255) option);

__intrinsic __nounwind void __iar_builtin_STC2L_noidx( unsigned __constrange(0,15) coproc, unsigned __constrange(0,15) CRn, volatile __iar_builtin_uint *dst,
                                unsigned __constrange(0,255) option);


 
__intrinsic __nounwind unsigned int       __iar_builtin_rsr(__spec_string const char * special_register);
__intrinsic __nounwind unsigned long long __iar_builtin_rsr64(__spec_string const char * special_register);
__intrinsic __nounwind void*              __iar_builtin_rsrp(__spec_string const char * special_register);

 
__intrinsic __nounwind void __iar_builtin_wsr(__spec_string const char * special_register, unsigned int value);
__intrinsic __nounwind void __iar_builtin_wsr64(__spec_string const char * special_register, unsigned long long value);
__intrinsic __nounwind void __iar_builtin_wsrp(__spec_string const char * special_register, const void *value);

 
__intrinsic __nounwind unsigned int __iar_builtin_get_APSR( void );
__intrinsic __nounwind void         __iar_builtin_set_APSR( unsigned int );

 
__intrinsic __nounwind unsigned int __iar_builtin_get_CPSR( void );
__intrinsic __nounwind void         __iar_builtin_set_CPSR( unsigned int );

 
__intrinsic __nounwind unsigned int __iar_builtin_get_FPSCR( void );
__intrinsic __nounwind void __iar_builtin_set_FPSCR( unsigned int );

 
 
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_CLZ(unsigned int);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_ROR(unsigned int, unsigned int);
__intrinsic __nounwind unsigned int __iar_builtin_RRX(unsigned int);

 
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind signed int __iar_builtin_QADD( signed int, signed int );
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind signed int __iar_builtin_QDADD( signed int, signed int );
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind signed int __iar_builtin_QSUB( signed int, signed int );
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind signed int __iar_builtin_QDSUB( signed int, signed int );
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind signed int __iar_builtin_QDOUBLE( signed int );
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind int        __iar_builtin_QFlag( void );
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind int   __iar_builtin_acle_QFlag(void);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind void  __iar_builtin_set_QFlag(int);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind void  __iar_builtin_ignore_QFlag(void);

_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind int         __iar_builtin_QCFlag( void );
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind void __iar_builtin_reset_QC_flag( void );

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind signed int __iar_builtin_SMUL( signed short, signed short );

 
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_REV( unsigned int );
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind signed int __iar_builtin_REVSH( short );

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_REV16( unsigned int );
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_RBIT( unsigned int );

__intrinsic __nounwind unsigned char  __iar_builtin_LDREXB( volatile unsigned char const * );
__intrinsic __nounwind unsigned short __iar_builtin_LDREXH( volatile unsigned short const * );
__intrinsic __nounwind unsigned int  __iar_builtin_LDREX ( volatile unsigned int const * );
__intrinsic __nounwind unsigned long long __iar_builtin_LDREXD( volatile unsigned long long const * );

__intrinsic __nounwind unsigned int  __iar_builtin_STREXB( unsigned char, volatile unsigned char * );
__intrinsic __nounwind unsigned int  __iar_builtin_STREXH( unsigned short, volatile unsigned short * );
__intrinsic __nounwind unsigned int  __iar_builtin_STREX ( unsigned int, volatile unsigned int * );
__intrinsic __nounwind unsigned int  __iar_builtin_STREXD( unsigned long long, volatile unsigned long long * );

__intrinsic __nounwind void __iar_builtin_CLREX( void );

__intrinsic __nounwind void __iar_builtin_SEV( void );
__intrinsic __nounwind void __iar_builtin_WFE( void );
__intrinsic __nounwind void __iar_builtin_WFI( void );
__intrinsic __nounwind void __iar_builtin_YIELD( void );

__intrinsic __nounwind void __iar_builtin_PLI( volatile void const * );
__intrinsic __nounwind void __iar_builtin_PLD( volatile void const * );

__intrinsic __nounwind void __iar_builtin_PLIx( volatile void const *, unsigned int __constrange(0,2), unsigned int __constrange(0,1));
__intrinsic __nounwind void __iar_builtin_PLDx( volatile void const *, unsigned int __constrange(0, 1), unsigned int __constrange(0, 2), unsigned int __constrange(0, 1));
__intrinsic __nounwind void __iar_builtin_PLDW( volatile void const * );

_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind signed int   __iar_builtin_SSAT     (signed int val, unsigned int __constrange( 1, 32 ) sat );
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_USAT     (signed int val, unsigned int __constrange( 0, 31 ) sat );

 
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_SEL( unsigned int op1, unsigned int op2 );

_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_SADD8    (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_SADD16   (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_SSUB8    (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_SSUB16   (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_SADDSUBX (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_SSUBADDX (unsigned int pair1, unsigned int pair2);

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_SHADD8   (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_SHADD16  (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_SHSUB8   (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_SHSUB16  (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_SHADDSUBX(unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_SHSUBADDX(unsigned int pair1, unsigned int pair2);

_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_QADD8    (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_QADD16   (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_QSUB8    (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_QSUB16   (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_QADDSUBX (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_QSUBADDX (unsigned int pair1, unsigned int pair2);

_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UADD8    (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UADD16   (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_USUB8    (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_USUB16   (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UADDSUBX (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_USUBADDX (unsigned int pair1, unsigned int pair2);

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UHADD8   (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UHADD16  (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UHSUB8   (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UHSUB16  (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UHADDSUBX(unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UHSUBADDX(unsigned int pair1, unsigned int pair2);

_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UQADD8   (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UQADD16  (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UQSUB8   (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UQSUB16  (unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UQADDSUBX(unsigned int pair1, unsigned int pair2);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UQSUBADDX(unsigned int pair1, unsigned int pair2);

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_USAD8(unsigned int x, unsigned int y );
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_USADA8(unsigned int x, unsigned int y,
                                   unsigned int acc );

_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_SSAT16   (unsigned int pair,
                                      unsigned int __constrange( 1, 16 ) sat );
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_USAT16   (unsigned int pair,
                                      unsigned int __constrange( 0, 15 ) sat );

_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMUAD (unsigned int x, unsigned int y);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMUSD (unsigned int x, unsigned int y);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMUADX(unsigned int x, unsigned int y);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMUSDX(unsigned int x, unsigned int y);

_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMLAD (unsigned int x, unsigned int y, int sum);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMLSD (unsigned int x, unsigned int y, int sum);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMLADX(unsigned int x, unsigned int y, int sum);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMLSDX(unsigned int x, unsigned int y, int sum);

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind long long __iar_builtin_SMLALD (unsigned int pair1,
                                 unsigned int pair2,
                                 long long acc);

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind long long __iar_builtin_SMLALDX(unsigned int pair1,
                                 unsigned int pair2,
                                 long long acc);

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind long long __iar_builtin_SMLSLD (unsigned int pair1,
                                 unsigned int pair2,
                                 long long acc);

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind long long __iar_builtin_SMLSLDX(unsigned int pair1,
                                 unsigned int pair2,
                                 long long acc);

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_PKHBT(unsigned int x,
                                  unsigned int y,
                                  unsigned __constrange(0,31) count);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_PKHTB(unsigned int x,
                                  unsigned int y,
                                  unsigned __constrange(0,32) count);

_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMLABB(unsigned int x, unsigned int y, int acc);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMLABT(unsigned int x, unsigned int y, int acc);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMLATB(unsigned int x, unsigned int y, int acc);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMLATT(unsigned int x, unsigned int y, int acc);

_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMLAWB(int x, unsigned int y, int acc);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMLAWT(int x, unsigned int y, int acc);

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMMLA (int x, int y, int acc);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMMLAR(int x, int y, int acc);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMMLS (int x, int y, int acc);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMMLSR(int x, int y, int acc);

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMMUL (int x, int y);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMMULR(int x, int y);

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMULBB(unsigned int x, unsigned int y);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMULBT(unsigned int x, unsigned int y);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMULTB(unsigned int x, unsigned int y);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMULTT(unsigned int x, unsigned int y);

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMULWB(int x, unsigned int y);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind int __iar_builtin_SMULWT(int x, unsigned int y);

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind int __iar_builtin_SXTAB (int x, unsigned int y);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind int __iar_builtin_SXTAH (int x, unsigned int y);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UXTAB (unsigned int x, unsigned int y);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UXTAH (unsigned int x, unsigned int y);

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned long long __iar_builtin_UMAAL(unsigned int x,
                                       unsigned int y,
                                       unsigned int a,
                                       unsigned int b);

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind long long __iar_builtin_SMLALBB(unsigned int x,
                                 unsigned int y,
                                 long long acc);

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind long long __iar_builtin_SMLALBT(unsigned int x,
                                 unsigned int y,
                                 long long acc);

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind long long __iar_builtin_SMLALTB(unsigned int x,
                                 unsigned int y,
                                 long long acc);

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind long long __iar_builtin_SMLALTT(unsigned int x,
                                 unsigned int y,
                                 long long acc);

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UXTB16(unsigned int x);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UXTAB16(unsigned int acc, unsigned int x);

_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_SXTB16(unsigned int x);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_SXTAB16(unsigned int acc, unsigned int x);

_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_SASX(unsigned int, unsigned int);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_SSAX(unsigned int, unsigned int);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_SHASX(unsigned int, unsigned int);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_SHSAX(unsigned int, unsigned int);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_QASX(unsigned int, unsigned int);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_QSAX(unsigned int, unsigned int);

_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UASX(unsigned int, unsigned int);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_USAX(unsigned int, unsigned int);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UHASX(unsigned int, unsigned int);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UHSAX(unsigned int, unsigned int);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UQASX(unsigned int, unsigned int);
_Pragma("function_effects = hidden_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_UQSAX(unsigned int, unsigned int);

 
__intrinsic __nounwind void __iar_builtin_DMB(void);
__intrinsic __nounwind void __iar_builtin_DSB(void);
__intrinsic __nounwind void __iar_builtin_ISB(void);
__intrinsic __nounwind void __iar_builtin_DMBx(unsigned int __constrange(1, 15));
__intrinsic __nounwind void __iar_builtin_DSBx(unsigned int __constrange(1, 15));
__intrinsic __nounwind void __iar_builtin_ISBx(unsigned int __constrange(1, 15));

 
__intrinsic __nounwind unsigned int __iar_builtin_TT(unsigned int);
__intrinsic __nounwind unsigned int __iar_builtin_TTT(unsigned int);
__intrinsic __nounwind unsigned int __iar_builtin_TTA(unsigned int);
__intrinsic __nounwind unsigned int __iar_builtin_TTAT(unsigned int);

__intrinsic __nounwind unsigned int __iar_builtin_get_SB(void);
__intrinsic __nounwind void __iar_builtin_set_SB(unsigned int);

__intrinsic __nounwind unsigned int __get_LR(void);
__intrinsic __nounwind void __set_LR(unsigned int);

__intrinsic __nounwind unsigned int __get_SP(void);
__intrinsic __nounwind void __set_SP(unsigned int);

 
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind float __iar_builtin_VSQRT_F32(float x);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind double __iar_builtin_VSQRT_F64(double x);

 
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind float __iar_builtin_VFMA_F32(float x, float y, float z);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind float __iar_builtin_VFMS_F32(float x, float y, float z);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind float __iar_builtin_VFNMA_F32(float x, float y, float z);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind float __iar_builtin_VFNMS_F32(float x, float y, float z);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind double __iar_builtin_VFMA_F64(double x, double y, double z);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind double __iar_builtin_VFMS_F64(double x, double y, double z);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind double __iar_builtin_VFNMA_F64(double x, double y, double z);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind double __iar_builtin_VFNMS_F64(double x, double y, double z);

 
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_CRC32B(unsigned int crc, unsigned char data);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_CRC32H(unsigned int crc, unsigned short data);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_CRC32W(unsigned int crc, unsigned int data);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_CRC32CB(unsigned int crc, unsigned char data);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_CRC32CH(unsigned int crc, unsigned short data);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind unsigned int __iar_builtin_CRC32CW(unsigned int crc, unsigned int data);

 
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind float __iar_builtin_VMAXNM_F32(float a, float b);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind float __iar_builtin_VMINNM_F32(float a, float b);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind double __iar_builtin_VMAXNM_F64(double a, double b);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind double __iar_builtin_VMINNM_F64(double a, double b);

 
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind float __iar_builtin_VRINTA_F32(float a);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind float __iar_builtin_VRINTM_F32(float a);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind float __iar_builtin_VRINTN_F32(float a);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind float __iar_builtin_VRINTP_F32(float a);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind float __iar_builtin_VRINTX_F32(float a);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind float __iar_builtin_VRINTR_F32(float a);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind float __iar_builtin_VRINTZ_F32(float a);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind double __iar_builtin_VRINTA_F64(double a);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind double __iar_builtin_VRINTM_F64(double a);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind double __iar_builtin_VRINTN_F64(double a);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind double __iar_builtin_VRINTP_F64(double a);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind double __iar_builtin_VRINTX_F64(double a);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind double __iar_builtin_VRINTR_F64(double a);
_Pragma("function_effects = no_state, always_returns") __intrinsic __nounwind double __iar_builtin_VRINTZ_F64(double a);

#pragma language=restore









    

    



    
    


    







  _Pragma("inline=forced") __intrinsic int16_t __REVSH(int16_t val)
  {
    return (int16_t) __iar_builtin_REVSH(val);
  }












  _Pragma("inline=forced") __intrinsic uint8_t __LDRBT(volatile uint8_t *addr)
  {
    uint32_t res;
    __asm volatile ("LDRBT %0, [%1]" : "=r" (res) : "r" (addr) : "memory");
    return ((uint8_t)res);
  }

  _Pragma("inline=forced") __intrinsic uint16_t __LDRHT(volatile uint16_t *addr)
  {
    uint32_t res;
    __asm volatile ("LDRHT %0, [%1]" : "=r" (res) : "r" (addr) : "memory");
    return ((uint16_t)res);
  }

  _Pragma("inline=forced") __intrinsic uint32_t __LDRT(volatile uint32_t *addr)
  {
    uint32_t res;
    __asm volatile ("LDRT %0, [%1]" : "=r" (res) : "r" (addr) : "memory");
    return res;
  }

  _Pragma("inline=forced") __intrinsic void __STRBT(uint8_t value, volatile uint8_t *addr)
  {
    __asm volatile ("STRBT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory");
  }

  _Pragma("inline=forced") __intrinsic void __STRHT(uint16_t value, volatile uint16_t *addr)
  {
    __asm volatile ("STRHT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory");
  }

  _Pragma("inline=forced") __intrinsic void __STRT(uint32_t value, volatile uint32_t *addr)
  {
    __asm volatile ("STRT %1, [%0]" : : "r" (addr), "r" (value) : "memory");
  }




#pragma diag_default=Pe940
#pragma diag_default=Pe177






 










 

 






 

 

 













 



 






 



 
typedef union
{
  struct
  {
    uint32_t _reserved0:16;               
    uint32_t GE:4;                        
    uint32_t _reserved1:7;                
    uint32_t Q:1;                         
    uint32_t V:1;                         
    uint32_t C:1;                         
    uint32_t Z:1;                         
    uint32_t N:1;                         
  } b;                                    
  uint32_t w;                             
} APSR_Type;

 









 
typedef union
{
  struct
  {
    uint32_t ISR:9;                       
    uint32_t _reserved0:23;               
  } b;                                    
  uint32_t w;                             
} IPSR_Type;

 




 
typedef union
{
  struct
  {
    uint32_t ISR:9;                       
    uint32_t _reserved0:1;                
    uint32_t ICI_IT_1:6;                  
    uint32_t GE:4;                        
    uint32_t _reserved1:4;                
    uint32_t T:1;                         
    uint32_t ICI_IT_2:2;                  
    uint32_t Q:1;                         
    uint32_t V:1;                         
    uint32_t C:1;                         
    uint32_t Z:1;                         
    uint32_t N:1;                         
  } b;                                    
  uint32_t w;                             
} xPSR_Type;

 













 
typedef union
{
  struct
  {
    uint32_t nPRIV:1;                     
    uint32_t SPSEL:1;                     
    uint32_t FPCA:1;                      
    uint32_t _reserved0:29;               
  } b;                                    
  uint32_t w;                             
} CONTROL_Type;

 



 







 



 
typedef struct
{
  volatile uint32_t ISER[8U];                
        uint32_t RESERVED0[24U];
  volatile uint32_t ICER[8U];                
        uint32_t RESERVED1[24U];
  volatile uint32_t ISPR[8U];                
        uint32_t RESERVED2[24U];
  volatile uint32_t ICPR[8U];                
        uint32_t RESERVED3[24U];
  volatile uint32_t IABR[8U];                
        uint32_t RESERVED4[56U];
  volatile uint8_t  IP[240U];                
        uint32_t RESERVED5[644U];
  volatile  uint32_t STIR;                    
}  NVIC_Type;

 

 







 



 
typedef struct
{
  volatile const  uint32_t CPUID;                   
  volatile uint32_t ICSR;                    
  volatile uint32_t VTOR;                    
  volatile uint32_t AIRCR;                   
  volatile uint32_t SCR;                     
  volatile uint32_t CCR;                     
  volatile uint8_t  SHP[12U];                
  volatile uint32_t SHCSR;                   
  volatile uint32_t CFSR;                    
  volatile uint32_t HFSR;                    
  volatile uint32_t DFSR;                    
  volatile uint32_t MMFAR;                   
  volatile uint32_t BFAR;                    
  volatile uint32_t AFSR;                    
  volatile const  uint32_t PFR[2U];                 
  volatile const  uint32_t DFR;                     
  volatile const  uint32_t ADR;                     
  volatile const  uint32_t MMFR[4U];                
  volatile const  uint32_t ISAR[5U];                
        uint32_t RESERVED0[5U];
  volatile uint32_t CPACR;                   
} SCB_Type;

 





 










 

 







 



 






 














 



 






 







 






 



 





 







 



 
typedef struct
{
        uint32_t RESERVED0[1U];
  volatile const  uint32_t ICTR;                    
  volatile uint32_t ACTLR;                   
} SCnSCB_Type;

 

 





 







 



 
typedef struct
{
  volatile uint32_t CTRL;                    
  volatile uint32_t LOAD;                    
  volatile uint32_t VAL;                     
  volatile const  uint32_t CALIB;                   
} SysTick_Type;

 




 

 

 



 







 



 
typedef struct
{
  volatile  union
  {
    volatile  uint8_t    u8;                  
    volatile  uint16_t   u16;                 
    volatile  uint32_t   u32;                 
  }  PORT [32U];                          
        uint32_t RESERVED0[864U];
  volatile uint32_t TER;                     
        uint32_t RESERVED1[15U];
  volatile uint32_t TPR;                     
        uint32_t RESERVED2[15U];
  volatile uint32_t TCR;                     
        uint32_t RESERVED3[32U];
        uint32_t RESERVED4[43U];
  volatile  uint32_t LAR;                     
  volatile const  uint32_t LSR;                     
        uint32_t RESERVED5[6U];
  volatile const  uint32_t PID4;                    
  volatile const  uint32_t PID5;                    
  volatile const  uint32_t PID6;                    
  volatile const  uint32_t PID7;                    
  volatile const  uint32_t PID0;                    
  volatile const  uint32_t PID1;                    
  volatile const  uint32_t PID2;                    
  volatile const  uint32_t PID3;                    
  volatile const  uint32_t CID0;                    
  volatile const  uint32_t CID1;                    
  volatile const  uint32_t CID2;                    
  volatile const  uint32_t CID3;                    
} ITM_Type;

 

 









 



   







 



 
typedef struct
{
  volatile uint32_t CTRL;                    
  volatile uint32_t CYCCNT;                  
  volatile uint32_t CPICNT;                  
  volatile uint32_t EXCCNT;                  
  volatile uint32_t SLEEPCNT;                
  volatile uint32_t LSUCNT;                  
  volatile uint32_t FOLDCNT;                 
  volatile const  uint32_t PCSR;                    
  volatile uint32_t COMP0;                   
  volatile uint32_t MASK0;                   
  volatile uint32_t FUNCTION0;               
        uint32_t RESERVED0[1U];
  volatile uint32_t COMP1;                   
  volatile uint32_t MASK1;                   
  volatile uint32_t FUNCTION1;               
        uint32_t RESERVED1[1U];
  volatile uint32_t COMP2;                   
  volatile uint32_t MASK2;                   
  volatile uint32_t FUNCTION2;               
        uint32_t RESERVED2[1U];
  volatile uint32_t COMP3;                   
  volatile uint32_t MASK3;                   
  volatile uint32_t FUNCTION3;               
} DWT_Type;

 


















 

 

 

 

 

 

 









   







 



 
typedef struct
{
  volatile const  uint32_t SSPSR;                   
  volatile uint32_t CSPSR;                   
        uint32_t RESERVED0[2U];
  volatile uint32_t ACPR;                    
        uint32_t RESERVED1[55U];
  volatile uint32_t SPPR;                    
        uint32_t RESERVED2[131U];
  volatile const  uint32_t FFSR;                    
  volatile uint32_t FFCR;                    
  volatile const  uint32_t FSCR;                    
        uint32_t RESERVED3[759U];
  volatile const  uint32_t TRIGGER;                 
  volatile const  uint32_t FIFO0;                   
  volatile const  uint32_t ITATBCTR2;               
        uint32_t RESERVED4[1U];
  volatile const  uint32_t ITATBCTR0;               
  volatile const  uint32_t FIFO1;                   
  volatile uint32_t ITCTRL;                  
        uint32_t RESERVED5[39U];
  volatile uint32_t CLAIMSET;                
  volatile uint32_t CLAIMCLR;                
        uint32_t RESERVED7[8U];
  volatile const  uint32_t DEVID;                   
  volatile const  uint32_t DEVTYPE;                 
} TPI_Type;

 

 

 




 


 

 







 


 







 


 

 






 


   







 



 
typedef struct
{
  volatile const  uint32_t TYPE;                    
  volatile uint32_t CTRL;                    
  volatile uint32_t RNR;                     
  volatile uint32_t RBAR;                    
  volatile uint32_t RASR;                    
  volatile uint32_t RBAR_A1;                 
  volatile uint32_t RASR_A1;                 
  volatile uint32_t RBAR_A2;                 
  volatile uint32_t RASR_A2;                 
  volatile uint32_t RBAR_A3;                 
  volatile uint32_t RASR_A3;                 
} MPU_Type;


 



 



 

 



 










 







 



 
typedef struct
{
        uint32_t RESERVED0[1U];
  volatile uint32_t FPCCR;                   
  volatile uint32_t FPCAR;                   
  volatile uint32_t FPDSCR;                  
  volatile const  uint32_t MVFR0;                   
  volatile const  uint32_t MVFR1;                   
  volatile const  uint32_t MVFR2;                   
} FPU_Type;

 









 

 




 








 




 


 







 



 
typedef struct
{
  volatile uint32_t DHCSR;                   
  volatile  uint32_t DCRSR;                   
  volatile uint32_t DCRDR;                   
  volatile uint32_t DEMCR;                   
} CoreDebug_Type;

 












 


 













 







 






 






 

 







 

 




 










 


 



 





 





 










 
static inline void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);              

  reg_value  =  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR;                                                    
  reg_value &= ~((uint32_t)((0xFFFFUL << 16U) | (7UL << 8U)));  
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << 16U) |
                (PriorityGroupTmp << 8U)  );               
  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR =  reg_value;
}






 
static inline uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8U)) >> 8U));
}







 
static inline void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    __asm volatile("":::"memory");
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    __asm volatile("":::"memory");
  }
}









 
static inline uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
  }
  else
  {
    return(0U);
  }
}







 
static inline void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    __iar_builtin_DSB();
    __iar_builtin_ISB();
  }
}









 
static inline uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
  }
  else
  {
    return(0U);
  }
}







 
static inline void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  }
}







 
static inline void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  }
}









 
static inline uint32_t __NVIC_GetActive(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
  }
  else
  {
    return(0U);
  }
}










 
static inline void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - 4U)) & (uint32_t)0xFFUL);
  }
  else
  {
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - 4U)) & (uint32_t)0xFFUL);
  }
}










 
static inline uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{

  if ((int32_t)(IRQn) >= 0)
  {
    return(((uint32_t)((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[((uint32_t)IRQn)]               >> (8U - 4U)));
  }
  else
  {
    return(((uint32_t)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - 4U)));
  }
}












 
static inline uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);    
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(4U)) ? (uint32_t)(4U) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(4U)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(4U));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}












 
static inline void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);    
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(4U)) ? (uint32_t)(4U) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(4U)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(4U));

  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
}










 
static inline void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
{
  uint32_t *vectors = (uint32_t *)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->VTOR;
  vectors[(int32_t)IRQn + 16] = vector;
   
}









 
static inline uint32_t __NVIC_GetVector(IRQn_Type IRQn)
{
  uint32_t *vectors = (uint32_t *)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->VTOR;
  return vectors[(int32_t)IRQn + 16];
}





 
__attribute__((__noreturn__)) static inline void __NVIC_SystemReset(void)
{
  __iar_builtin_DSB();                                                          
 
  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR  = (uint32_t)((0x5FAUL << 16U)    |
                           (((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8U)) |
                            (1UL << 2U)    );          
  __iar_builtin_DSB();                                                           

  for(;;)                                                            
  {
    __iar_builtin_no_operation();
  }
}

 


 







 
















 
 
  #pragma system_include          
 







 








   









 












                          







  









  











  



 



 



 



 




 
typedef struct {
  uint32_t RBAR; 
  uint32_t RASR; 
} ARM_MPU_Region_t;
    


 
static inline void ARM_MPU_Enable(uint32_t MPU_Control)
{
  __iar_builtin_DMB();
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->CTRL = MPU_Control | (1UL );
  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHCSR |= (1UL << 16U);
  __iar_builtin_DSB();
  __iar_builtin_ISB();
}


 
static inline void ARM_MPU_Disable(void)
{
  __iar_builtin_DMB();
  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHCSR &= ~(1UL << 16U);
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->CTRL  &= ~(1UL );
  __iar_builtin_DSB();
  __iar_builtin_ISB();
}



 
static inline void ARM_MPU_ClrRegion(uint32_t rnr)
{
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RNR = rnr;
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RASR = 0U;
}




    
static inline void ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr)
{
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RBAR = rbar;
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RASR = rasr;
}





    
static inline void ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr)
{
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RNR = rnr;
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RBAR = rbar;
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RASR = rasr;
}





 
static inline void ARM_MPU_OrderedMemcpy(volatile uint32_t* dst, const uint32_t* __restrict src, uint32_t len)
{
  uint32_t i;
  for (i = 0U; i < len; ++i) 
  {
    dst[i] = src[i];
  }
}




 
static inline void ARM_MPU_Load(ARM_MPU_Region_t const* table, uint32_t cnt) 
{
  const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U;
  while (cnt > 4U) {
    ARM_MPU_OrderedMemcpy(&(((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RBAR), &(table->RBAR), 4U*rowWordSize);
    table += 4U;
    cnt -= 4U;
  }
  ARM_MPU_OrderedMemcpy(&(((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RBAR), &(table->RBAR), cnt*rowWordSize);
}




 





 








 
static inline uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = ((FPU_Type *) ((0xE000E000UL) + 0x0F30UL) )->MVFR0;
  if      ((mvfr0 & ((0xFUL << 4U) | (0xFUL << 8U))) == 0x020U)
  {
    return 1U;            
  }
  else
  {
    return 0U;            
  }
}


 



 





 












 
static inline uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > (0xFFFFFFUL ))
  {
    return (1UL);                                                    
  }

  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD  = (uint32_t)(ticks - 1UL);                          
  __NVIC_SetPriority (SysTick_IRQn, (1UL << 4U) - 1UL);  
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL   = 0UL;                                              
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL  = (1UL << 2U) |
                   (1UL << 1U)   |
                   (1UL );                          
  return (0UL);                                                      
}


 



 





 

extern volatile int32_t ITM_RxBuffer;                               









 
static inline uint32_t ITM_SendChar (uint32_t ch)
{
  if (((((ITM_Type *) (0xE0000000UL) )->TCR & (1UL )) != 0UL) &&       
      ((((ITM_Type *) (0xE0000000UL) )->TER & 1UL               ) != 0UL)   )      
  {
    while (((ITM_Type *) (0xE0000000UL) )->PORT[0U].u32 == 0UL)
    {
      __iar_builtin_no_operation();
    }
    ((ITM_Type *) (0xE0000000UL) )->PORT[0U].u8 = (uint8_t)ch;
  }
  return (ch);
}







 
static inline int32_t ITM_ReceiveChar (void)
{
  int32_t ch = -1;                            

  if (ITM_RxBuffer != ((int32_t)0x5AA55AA5U))
  {
    ch = ITM_RxBuffer;
    ITM_RxBuffer = ((int32_t)0x5AA55AA5U);        
  }

  return (ch);
}







 
static inline int32_t ITM_CheckChar (void)
{

  if (ITM_RxBuffer == ((int32_t)0x5AA55AA5U))
  {
    return (0);                               
  }
  else
  {
    return (1);                               
  }
}

 









































  



 



   
  


 




 



 




 
  






 
extern uint32_t SystemCoreClock;           

extern const uint8_t  AHBPrescTable[16];     
extern const uint8_t  APBPrescTable[8];      



 



 



 



 



 



 
  
extern void SystemInit(void);
extern void SystemCoreClockUpdate(void);


 





 
  


   
 



    



 

typedef struct
{
  volatile uint32_t SR;      
  volatile uint32_t CR1;     
  volatile uint32_t CR2;     
  volatile uint32_t SMPR1;   
  volatile uint32_t SMPR2;   
  volatile uint32_t JOFR1;   
  volatile uint32_t JOFR2;   
  volatile uint32_t JOFR3;   
  volatile uint32_t JOFR4;   
  volatile uint32_t HTR;     
  volatile uint32_t LTR;     
  volatile uint32_t SQR1;    
  volatile uint32_t SQR2;    
  volatile uint32_t SQR3;    
  volatile uint32_t JSQR;    
  volatile uint32_t JDR1;    
  volatile uint32_t JDR2;    
  volatile uint32_t JDR3;    
  volatile uint32_t JDR4;    
  volatile uint32_t DR;      
} ADC_TypeDef;

typedef struct
{
  volatile uint32_t CSR;     
  volatile uint32_t CCR;     
  volatile uint32_t CDR;    
 
} ADC_Common_TypeDef;




 

typedef struct
{
  volatile uint32_t TIR;   
  volatile uint32_t TDTR;  
  volatile uint32_t TDLR;  
  volatile uint32_t TDHR;  
} CAN_TxMailBox_TypeDef;



 
  
typedef struct
{
  volatile uint32_t RIR;   
  volatile uint32_t RDTR;  
  volatile uint32_t RDLR;  
  volatile uint32_t RDHR;  
} CAN_FIFOMailBox_TypeDef;



 
  
typedef struct
{
  volatile uint32_t FR1;  
  volatile uint32_t FR2;  
} CAN_FilterRegister_TypeDef;



 
  
typedef struct
{
  volatile uint32_t              MCR;                  
  volatile uint32_t              MSR;                  
  volatile uint32_t              TSR;                  
  volatile uint32_t              RF0R;                 
  volatile uint32_t              RF1R;                 
  volatile uint32_t              IER;                  
  volatile uint32_t              ESR;                  
  volatile uint32_t              BTR;                  
  uint32_t                   RESERVED0[88];        
  CAN_TxMailBox_TypeDef      sTxMailBox[3];        
  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[2];      
  uint32_t                   RESERVED1[12];        
  volatile uint32_t              FMR;                  
  volatile uint32_t              FM1R;                 
  uint32_t                   RESERVED2;            
  volatile uint32_t              FS1R;                 
  uint32_t                   RESERVED3;            
  volatile uint32_t              FFA1R;                
  uint32_t                   RESERVED4;            
  volatile uint32_t              FA1R;                 
  uint32_t                   RESERVED5[8];          
  CAN_FilterRegister_TypeDef sFilterRegister[28];  
} CAN_TypeDef;



 

typedef struct
{
  volatile uint32_t DR;          
  volatile uint8_t  IDR;         
  uint8_t       RESERVED0;   
  uint16_t      RESERVED1;   
  volatile uint32_t CR;          
} CRC_TypeDef;



 

typedef struct
{
  volatile uint32_t CR;        
  volatile uint32_t SWTRIGR;   
  volatile uint32_t DHR12R1;   
  volatile uint32_t DHR12L1;   
  volatile uint32_t DHR8R1;    
  volatile uint32_t DHR12R2;   
  volatile uint32_t DHR12L2;   
  volatile uint32_t DHR8R2;    
  volatile uint32_t DHR12RD;   
  volatile uint32_t DHR12LD;   
  volatile uint32_t DHR8RD;    
  volatile uint32_t DOR1;      
  volatile uint32_t DOR2;      
  volatile uint32_t SR;        
} DAC_TypeDef;



 

typedef struct
{
  volatile uint32_t IDCODE;   
  volatile uint32_t CR;       
  volatile uint32_t APB1FZ;   
  volatile uint32_t APB2FZ;   
}DBGMCU_TypeDef;



 

typedef struct
{
  volatile uint32_t CR;        
  volatile uint32_t SR;        
  volatile uint32_t RISR;      
  volatile uint32_t IER;       
  volatile uint32_t MISR;      
  volatile uint32_t ICR;       
  volatile uint32_t ESCR;      
  volatile uint32_t ESUR;      
  volatile uint32_t CWSTRTR;   
  volatile uint32_t CWSIZER;   
  volatile uint32_t DR;        
} DCMI_TypeDef;



 

typedef struct
{
  volatile uint32_t CR;      
  volatile uint32_t NDTR;    
  volatile uint32_t PAR;     
  volatile uint32_t M0AR;    
  volatile uint32_t M1AR;    
  volatile uint32_t FCR;     
} DMA_Stream_TypeDef;

typedef struct
{
  volatile uint32_t LISR;    
  volatile uint32_t HISR;    
  volatile uint32_t LIFCR;   
  volatile uint32_t HIFCR;   
} DMA_TypeDef;



 

typedef struct
{
  volatile uint32_t MACCR;
  volatile uint32_t MACFFR;
  volatile uint32_t MACHTHR;
  volatile uint32_t MACHTLR;
  volatile uint32_t MACMIIAR;
  volatile uint32_t MACMIIDR;
  volatile uint32_t MACFCR;
  volatile uint32_t MACVLANTR;              
  uint32_t      RESERVED0[2];
  volatile uint32_t MACRWUFFR;              
  volatile uint32_t MACPMTCSR;
  uint32_t      RESERVED1;
  volatile uint32_t MACDBGR;
  volatile uint32_t MACSR;                  
  volatile uint32_t MACIMR;
  volatile uint32_t MACA0HR;
  volatile uint32_t MACA0LR;
  volatile uint32_t MACA1HR;
  volatile uint32_t MACA1LR;
  volatile uint32_t MACA2HR;
  volatile uint32_t MACA2LR;
  volatile uint32_t MACA3HR;
  volatile uint32_t MACA3LR;                
  uint32_t      RESERVED2[40];
  volatile uint32_t MMCCR;                  
  volatile uint32_t MMCRIR;
  volatile uint32_t MMCTIR;
  volatile uint32_t MMCRIMR;
  volatile uint32_t MMCTIMR;                
  uint32_t      RESERVED3[14];
  volatile uint32_t MMCTGFSCCR;             
  volatile uint32_t MMCTGFMSCCR;
  uint32_t      RESERVED4[5];
  volatile uint32_t MMCTGFCR;
  uint32_t      RESERVED5[10];
  volatile uint32_t MMCRFCECR;
  volatile uint32_t MMCRFAECR;
  uint32_t      RESERVED6[10];
  volatile uint32_t MMCRGUFCR;
  uint32_t      RESERVED7[334];
  volatile uint32_t PTPTSCR;
  volatile uint32_t PTPSSIR;
  volatile uint32_t PTPTSHR;
  volatile uint32_t PTPTSLR;
  volatile uint32_t PTPTSHUR;
  volatile uint32_t PTPTSLUR;
  volatile uint32_t PTPTSAR;
  volatile uint32_t PTPTTHR;
  volatile uint32_t PTPTTLR;
  volatile uint32_t RESERVED8;
  volatile uint32_t PTPTSSR;
  uint32_t      RESERVED9[565];
  volatile uint32_t DMABMR;
  volatile uint32_t DMATPDR;
  volatile uint32_t DMARPDR;
  volatile uint32_t DMARDLAR;
  volatile uint32_t DMATDLAR;
  volatile uint32_t DMASR;
  volatile uint32_t DMAOMR;
  volatile uint32_t DMAIER;
  volatile uint32_t DMAMFBOCR;
  volatile uint32_t DMARSWTR;
  uint32_t      RESERVED10[8];
  volatile uint32_t DMACHTDR;
  volatile uint32_t DMACHRDR;
  volatile uint32_t DMACHTBAR;
  volatile uint32_t DMACHRBAR;
} ETH_TypeDef;



 

typedef struct
{
  volatile uint32_t IMR;     
  volatile uint32_t EMR;     
  volatile uint32_t RTSR;    
  volatile uint32_t FTSR;    
  volatile uint32_t SWIER;   
  volatile uint32_t PR;      
} EXTI_TypeDef;



 

typedef struct
{
  volatile uint32_t ACR;       
  volatile uint32_t KEYR;      
  volatile uint32_t OPTKEYR;   
  volatile uint32_t SR;        
  volatile uint32_t CR;        
  volatile uint32_t OPTCR;     
  volatile uint32_t OPTCR1;    
} FLASH_TypeDef;





 

typedef struct
{
  volatile uint32_t BTCR[8];        
} FSMC_Bank1_TypeDef;



 

typedef struct
{
  volatile uint32_t BWTR[7];     
} FSMC_Bank1E_TypeDef;



 
  
typedef struct
{
  volatile uint32_t PCR2;        
  volatile uint32_t SR2;         
  volatile uint32_t PMEM2;       
  volatile uint32_t PATT2;       
  uint32_t      RESERVED0;   
  volatile uint32_t ECCR2;       
  uint32_t      RESERVED1;   
  uint32_t      RESERVED2;   
  volatile uint32_t PCR3;        
  volatile uint32_t SR3;         
  volatile uint32_t PMEM3;       
  volatile uint32_t PATT3;       
  uint32_t      RESERVED3;   
  volatile uint32_t ECCR3;       
} FSMC_Bank2_3_TypeDef;



 

typedef struct
{
  volatile uint32_t PCR4;        
  volatile uint32_t SR4;         
  volatile uint32_t PMEM4;       
  volatile uint32_t PATT4;       
  volatile uint32_t PIO4;        
} FSMC_Bank4_TypeDef; 



 

typedef struct
{
  volatile uint32_t MODER;     
  volatile uint32_t OTYPER;    
  volatile uint32_t OSPEEDR;   
  volatile uint32_t PUPDR;     
  volatile uint32_t IDR;       
  volatile uint32_t ODR;       
  volatile uint32_t BSRR;      
  volatile uint32_t LCKR;      
  volatile uint32_t AFR[2];    
} GPIO_TypeDef;



 

typedef struct
{
  volatile uint32_t MEMRMP;        
  volatile uint32_t PMC;           
  volatile uint32_t EXTICR[4];     
  uint32_t      RESERVED[2];   
  volatile uint32_t CMPCR;         
} SYSCFG_TypeDef;



 

typedef struct
{
  volatile uint32_t CR1;         
  volatile uint32_t CR2;         
  volatile uint32_t OAR1;        
  volatile uint32_t OAR2;        
  volatile uint32_t DR;          
  volatile uint32_t SR1;         
  volatile uint32_t SR2;         
  volatile uint32_t CCR;         
  volatile uint32_t TRISE;       
} I2C_TypeDef;



 

typedef struct
{
  volatile uint32_t KR;    
  volatile uint32_t PR;    
  volatile uint32_t RLR;   
  volatile uint32_t SR;    
} IWDG_TypeDef;




 

typedef struct
{
  volatile uint32_t CR;    
  volatile uint32_t CSR;   
} PWR_TypeDef;



 

typedef struct
{
  volatile uint32_t CR;             
  volatile uint32_t PLLCFGR;        
  volatile uint32_t CFGR;           
  volatile uint32_t CIR;            
  volatile uint32_t AHB1RSTR;       
  volatile uint32_t AHB2RSTR;       
  volatile uint32_t AHB3RSTR;       
  uint32_t      RESERVED0;      
  volatile uint32_t APB1RSTR;       
  volatile uint32_t APB2RSTR;       
  uint32_t      RESERVED1[2];   
  volatile uint32_t AHB1ENR;        
  volatile uint32_t AHB2ENR;        
  volatile uint32_t AHB3ENR;        
  uint32_t      RESERVED2;      
  volatile uint32_t APB1ENR;        
  volatile uint32_t APB2ENR;        
  uint32_t      RESERVED3[2];   
  volatile uint32_t AHB1LPENR;      
  volatile uint32_t AHB2LPENR;      
  volatile uint32_t AHB3LPENR;      
  uint32_t      RESERVED4;      
  volatile uint32_t APB1LPENR;      
  volatile uint32_t APB2LPENR;      
  uint32_t      RESERVED5[2];   
  volatile uint32_t BDCR;           
  volatile uint32_t CSR;            
  uint32_t      RESERVED6[2];   
  volatile uint32_t SSCGR;          
  volatile uint32_t PLLI2SCFGR;     
} RCC_TypeDef;



 

typedef struct
{
  volatile uint32_t TR;       
  volatile uint32_t DR;       
  volatile uint32_t CR;       
  volatile uint32_t ISR;      
  volatile uint32_t PRER;     
  volatile uint32_t WUTR;     
  volatile uint32_t CALIBR;   
  volatile uint32_t ALRMAR;   
  volatile uint32_t ALRMBR;   
  volatile uint32_t WPR;      
  volatile uint32_t SSR;      
  volatile uint32_t SHIFTR;   
  volatile uint32_t TSTR;     
  volatile uint32_t TSDR;     
  volatile uint32_t TSSSR;    
  volatile uint32_t CALR;     
  volatile uint32_t TAFCR;    
  volatile uint32_t ALRMASSR; 
  volatile uint32_t ALRMBSSR; 
  uint32_t RESERVED7;     
  volatile uint32_t BKP0R;    
  volatile uint32_t BKP1R;    
  volatile uint32_t BKP2R;    
  volatile uint32_t BKP3R;    
  volatile uint32_t BKP4R;    
  volatile uint32_t BKP5R;    
  volatile uint32_t BKP6R;    
  volatile uint32_t BKP7R;    
  volatile uint32_t BKP8R;    
  volatile uint32_t BKP9R;    
  volatile uint32_t BKP10R;   
  volatile uint32_t BKP11R;   
  volatile uint32_t BKP12R;   
  volatile uint32_t BKP13R;   
  volatile uint32_t BKP14R;   
  volatile uint32_t BKP15R;   
  volatile uint32_t BKP16R;   
  volatile uint32_t BKP17R;   
  volatile uint32_t BKP18R;   
  volatile uint32_t BKP19R;   
} RTC_TypeDef;



 

typedef struct
{
  volatile uint32_t POWER;                  
  volatile uint32_t CLKCR;                  
  volatile uint32_t ARG;                    
  volatile uint32_t CMD;                    
  volatile const uint32_t  RESPCMD;         
  volatile const uint32_t  RESP1;           
  volatile const uint32_t  RESP2;           
  volatile const uint32_t  RESP3;           
  volatile const uint32_t  RESP4;           
  volatile uint32_t DTIMER;                 
  volatile uint32_t DLEN;                   
  volatile uint32_t DCTRL;                  
  volatile const uint32_t  DCOUNT;          
  volatile const uint32_t  STA;             
  volatile uint32_t ICR;                    
  volatile uint32_t MASK;                   
  uint32_t      RESERVED0[2];           
  volatile const uint32_t  FIFOCNT;         
  uint32_t      RESERVED1[13];          
  volatile uint32_t FIFO;                   
} SDIO_TypeDef;



 

typedef struct
{
  volatile uint32_t CR1;         
  volatile uint32_t CR2;         
  volatile uint32_t SR;          
  volatile uint32_t DR;          
  volatile uint32_t CRCPR;       
  volatile uint32_t RXCRCR;      
  volatile uint32_t TXCRCR;      
  volatile uint32_t I2SCFGR;     
  volatile uint32_t I2SPR;       
} SPI_TypeDef;




 

typedef struct
{
  volatile uint32_t CR1;          
  volatile uint32_t CR2;          
  volatile uint32_t SMCR;         
  volatile uint32_t DIER;         
  volatile uint32_t SR;           
  volatile uint32_t EGR;          
  volatile uint32_t CCMR1;        
  volatile uint32_t CCMR2;        
  volatile uint32_t CCER;         
  volatile uint32_t CNT;          
  volatile uint32_t PSC;          
  volatile uint32_t ARR;          
  volatile uint32_t RCR;          
  volatile uint32_t CCR1;         
  volatile uint32_t CCR2;         
  volatile uint32_t CCR3;         
  volatile uint32_t CCR4;         
  volatile uint32_t BDTR;         
  volatile uint32_t DCR;          
  volatile uint32_t DMAR;         
  volatile uint32_t OR;           
} TIM_TypeDef;



 
 
typedef struct
{
  volatile uint32_t SR;          
  volatile uint32_t DR;          
  volatile uint32_t BRR;         
  volatile uint32_t CR1;         
  volatile uint32_t CR2;         
  volatile uint32_t CR3;         
  volatile uint32_t GTPR;        
} USART_TypeDef;



 

typedef struct
{
  volatile uint32_t CR;    
  volatile uint32_t CFR;   
  volatile uint32_t SR;    
} WWDG_TypeDef;



 
  
typedef struct 
{
  volatile uint32_t CR;   
  volatile uint32_t SR;   
  volatile uint32_t DR;   
} RNG_TypeDef;



 
typedef struct
{
  volatile uint32_t GOTGCTL;               
  volatile uint32_t GOTGINT;               
  volatile uint32_t GAHBCFG;               
  volatile uint32_t GUSBCFG;               
  volatile uint32_t GRSTCTL;               
  volatile uint32_t GINTSTS;               
  volatile uint32_t GINTMSK;               
  volatile uint32_t GRXSTSR;               
  volatile uint32_t GRXSTSP;               
  volatile uint32_t GRXFSIZ;               
  volatile uint32_t DIEPTXF0_HNPTXFSIZ;    
  volatile uint32_t HNPTXSTS;              
  uint32_t Reserved30[2];              
  volatile uint32_t GCCFG;                 
  volatile uint32_t CID;                   
  uint32_t  Reserved40[48];            
  volatile uint32_t HPTXFSIZ;              
  volatile uint32_t DIEPTXF[0x0F];         
} USB_OTG_GlobalTypeDef;



 
typedef struct 
{
  volatile uint32_t DCFG;             
  volatile uint32_t DCTL;             
  volatile uint32_t DSTS;             
  uint32_t Reserved0C;            
  volatile uint32_t DIEPMSK;          
  volatile uint32_t DOEPMSK;          
  volatile uint32_t DAINT;            
  volatile uint32_t DAINTMSK;         
  uint32_t  Reserved20;           
  uint32_t Reserved9;             
  volatile uint32_t DVBUSDIS;         
  volatile uint32_t DVBUSPULSE;       
  volatile uint32_t DTHRCTL;          
  volatile uint32_t DIEPEMPMSK;       
  volatile uint32_t DEACHINT;         
  volatile uint32_t DEACHMSK;         
  uint32_t Reserved40;            
  volatile uint32_t DINEP1MSK;        
  uint32_t  Reserved44[15];       
  volatile uint32_t DOUTEP1MSK;       
} USB_OTG_DeviceTypeDef;



 
typedef struct 
{
  volatile uint32_t DIEPCTL;            
  uint32_t Reserved04;              
  volatile uint32_t DIEPINT;            
  uint32_t Reserved0C;              
  volatile uint32_t DIEPTSIZ;           
  volatile uint32_t DIEPDMA;            
  volatile uint32_t DTXFSTS;            
  uint32_t Reserved18;              
} USB_OTG_INEndpointTypeDef;



 
typedef struct 
{
  volatile uint32_t DOEPCTL;        
  uint32_t Reserved04;          
  volatile uint32_t DOEPINT;        
  uint32_t Reserved0C;          
  volatile uint32_t DOEPTSIZ;       
  volatile uint32_t DOEPDMA;        
  uint32_t Reserved18[2];       
} USB_OTG_OUTEndpointTypeDef;



 
typedef struct 
{
  volatile uint32_t HCFG;              
  volatile uint32_t HFIR;              
  volatile uint32_t HFNUM;             
  uint32_t Reserved40C;            
  volatile uint32_t HPTXSTS;           
  volatile uint32_t HAINT;             
  volatile uint32_t HAINTMSK;          
} USB_OTG_HostTypeDef;



 
typedef struct
{
  volatile uint32_t HCCHAR;            
  volatile uint32_t HCSPLT;            
  volatile uint32_t HCINT;             
  volatile uint32_t HCINTMSK;          
  volatile uint32_t HCTSIZ;            
  volatile uint32_t HCDMA;             
  uint32_t Reserved[2];            
} USB_OTG_HostChannelTypeDef;



 



 

 

 

 

 
 

 

 

 


 
 




 



   
 



 



 
  
  

 
    
 
 
 

 
 
 
 
 


 

 

 
  
 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 
 
 
 
 
 
 
 

 



 

 

 

 



 


 
 

 

 

 

 

 

 

 

 

   

 

 

 

 

 

 

 

 

 

 

 
 

 

 

 

 


 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 
 
 
 
 
 


 


 

 
 
 
 
 


 
 









 

 

 

 

 

 

 

 

 

 

 

 

 

 
 
 
 
 
 

 

 
 

 
 

 

 

 

 

 

 

 

 

 

 
 
 
 
 
 

 

 

  

  

  

  

  

 

 

 


 
 
 
 
 
 

 

 

 

 

 

 

 

 
 
 
 
 
 


 

 

 

                                             
 

 
 
 
 
 
 




 




 




 




 







 







 







 







 





 





 





 





 






 






 






 

 

 

 




 




 




 




 




 




 




 

 

 
 
 
 
 
 

 

 

 

 

 

 

 

 

 

 
 

 

 
 
 

 

 

 

 


 
 
 
 
 
 

 


 



 

 

 

 

 

 


 
 
 
 
 
 

 

 

 



 
 
 
 
 
 


 

 

 

 

 
 
 
 
 
 





 


 






 
 


 


 


 


 


 

 





 




 

 
 


 

 

 

 
 


 


 


 


 

 

 


 

 

 

 

 



 
 

 

 



 
 
 
 
 
 

 

 
 
 
 
 


 
 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 


 
 
 
 
 
 

 



 

 



 

 

 

 

 

 

 

 

 



 

 

 

 

 

 

 
 
 
 
 

 



 

 

 

 

 

 

 







 

 
 
 
 
 
 
 
 

 


 



 



 



 

 



 



 



 



 

 



 



 



 



 

 



 



 



 



 

 

 
 
 
 
 
 




 



 






 

 

 

 








 





 








 





 

 

 

 

 

 

 

 

 

 



 


 

 



 
 
 
 
 
 

 

 

 

 



 

 


 
 
 
 
 
 
 


 
 

 


 


 
 
 
 
 
 

 


 
 

 

 
 
 
 
 
 

 

 

 

 

 

 

 

  

 








 

  

 

 

 

 

 

 

 

 

 

 

 

 
 
 

 

 

 

 

 

 

 

 

 

 

 

 
 
 

 


 

 

 

 

 

 

 

 

 

 
 
 

 

 

 

 

 

 
   

 

 

 

 

 

 

 

 
 
 
 
 
 

 


 





 

 

 


 

 

 


 

 


 



 

 


 

 

 

 

 

 

 

 

 






 






 

 

 

 

 



 



 

 

 

 

 

 

 




 

 

 



 





 




 

 

 

 

 

 

 

 

 

 


 

 



 



  



 



 

 



 
 

 

 

 

 

 

 

 


 
 

 

 


 


 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 


 

 

 

 

 
 
 

 

 

 

 
 

 

 


 

 

 

 

 

 



 





 
 
 
 
 
 
 
 

 



 



 



 





 



 



  
typedef enum 
{
  RESET = 0U, 
  SET = !RESET
} FlagStatus, ITStatus;

typedef enum 
{
  DISABLE = 0U, 
  ENABLE = !DISABLE
} FunctionalState;

typedef enum 
{
  ERROR = 0U, 
  SUCCESS = !ERROR
} ErrorStatus;



 




 











 















 
 

 




 



 
  



 




































 

 


 
 
 



 



 
  


 



 
  


  
  



    
   


 



 



 


 



 
  



 



 




 



 
  
  
  
  


 



 
  



 
  


 
  


 
  



 


 



 
  


 



 










 



 
   


 



 


 



 



 



 


 



 




 
 



 



 




 
   


 



 



 

                                              




                                                                      
                                                        


 



 


 



 

 

 



 
  


 
  








 

  


 





 

  


 


 
  


 





 
  


 
  





 



 


 



 








 

  


 




 



 



 



 



 
  


 


 



 
  


 




   
  



 
  


 

 



 


   



  

 





 
  


 


 



 

 

 



 

 

 



 




 
 

   
  


 


 



 


   



 


 
   


  


 
  


  


   
   
  


 
  


 

 



 


   
  


 




 

   


 








 



 



 
   


 






 



 




 




 

  


 



 




 
  


 
  


 
  


 
  



 



 
  






 




 


 




 




 
  
  


 



 




 



   
  
  


 
  




 



























 



 



 
  


 
  






 



 


 





 



 






 



 


 



 




 
  


 






 




 





 



 









 



 






 



 
  



 



 


 



 


 




 
  


 



 

 
 

  #pragma system_include

 
 

 

  #pragma system_include














 


 
 


  #pragma system_include

 
 

 

  #pragma system_include














 



 
  typedef _Sizet size_t;

typedef unsigned int __data_size_t;



 
#pragma rtmodel="__dlib_file_descriptor","1"

 

  typedef _Filet FILE;


#pragma language = save
#pragma language = extended

      
         extern FILE __iar_Stdin;
         extern FILE __iar_Stdout;
         extern FILE __iar_Stderr;
      

#pragma language=restore



 
typedef _Fpost fpos_t;


 


   
  
    __intrinsic __nounwind    void   clearerr(FILE *);
    __intrinsic __nounwind    int    fclose(FILE *);
    __intrinsic __nounwind    int    feof(FILE *);
    __intrinsic __nounwind    int    ferror(FILE *);
    __intrinsic __nounwind    int    fflush(FILE *);
    __intrinsic __nounwind    int    fgetc(FILE *);
    __intrinsic __nounwind    int    fgetpos(FILE *restrict, fpos_t *restrict);
    __intrinsic __nounwind    char * fgets(char *restrict, int, FILE *restrict);
     __intrinsic __nounwind  FILE * fopen(const char *restrict, const char *restrict);
     _Pragma("__printf_args") _Pragma("library_default_requirements _Printf = unknown") __intrinsic __nounwind int    fprintf(FILE *restrict,
                                   const char *restrict, ...);
    __intrinsic __nounwind    int    fputc(int, FILE *);
    __intrinsic __nounwind    int    fputs(const char *restrict, FILE *restrict);
    __intrinsic __nounwind    size_t fread(void *restrict, size_t, size_t,
                                 FILE *restrict);
     __intrinsic __nounwind  FILE * freopen(const char *restrict,
                                   const char *restrict, FILE *restrict);
     _Pragma("__scanf_args") _Pragma("library_default_requirements _Scanf = unknown") __intrinsic __nounwind  int    fscanf(FILE *restrict, const char *restrict, ...);
    __intrinsic __nounwind    int    fseek(FILE *, long, int);
    __intrinsic __nounwind    int    fsetpos(FILE *, const fpos_t *);
    __intrinsic __nounwind    long   ftell(FILE *);
    __intrinsic __nounwind    size_t fwrite(const void *restrict, size_t, size_t,
                                  FILE *restrict);
    __intrinsic __nounwind    void   rewind(FILE *);
    __intrinsic __nounwind    void   setbuf(FILE *restrict, char *restrict);
    __intrinsic __nounwind    int    setvbuf(FILE *restrict, char *restrict,
                                   int, size_t);
     __intrinsic __nounwind  char * tmpnam(char *);
     __intrinsic __nounwind  FILE * tmpfile(void);
    __intrinsic __nounwind    int    ungetc(int, FILE *);
     _Pragma("__printf_args") _Pragma("library_default_requirements _Printf = unknown") __intrinsic __nounwind int    vfprintf(FILE *restrict, const char *restrict,
                                    __Va_list);
       _Pragma("__scanf_args") _Pragma("library_default_requirements _Scanf = unknown") __intrinsic __nounwind int   vfscanf(FILE *restrict, const char *restrict,
                                   __Va_list);
      __intrinsic __nounwind FILE *   fdopen(signed char, const char *);
      __intrinsic __nounwind signed char fileno(FILE *);
      __intrinsic __nounwind int      getw(FILE *);
      __intrinsic __nounwind int      putw(int, FILE *);
    __intrinsic __nounwind int        getc(FILE *);
    __intrinsic __nounwind int        putc(int, FILE *);
  


     
    _Pragma("function_effects = no_read(1), always_returns") __intrinsic __nounwind   char * __gets(char *, int);
    _Pragma("function_effects = no_read(1), always_returns")  __intrinsic __nounwind char * gets(char *);
  _Pragma("function_effects = no_write(1), always_returns")    __intrinsic __nounwind    void   perror(const char *);
  _Pragma("function_effects = no_write(1), always_returns")     _Pragma("__printf_args") _Pragma("library_default_requirements _Printf = unknown") __intrinsic __nounwind int    printf(const char *restrict, ...);
  _Pragma("function_effects = no_write(1), always_returns")    __intrinsic __nounwind    int    puts(const char *);
  _Pragma("function_effects = no_write(1), always_returns")     _Pragma("__scanf_args") _Pragma("library_default_requirements _Scanf = unknown") __intrinsic __nounwind  int    scanf(const char *restrict, ...);
  _Pragma("function_effects = no_read(1), no_write(2), always_returns")  _Pragma("__printf_args") _Pragma("library_default_requirements _Printf = unknown") __intrinsic __nounwind int    sprintf(char *restrict,
                                              const char *restrict, ...);
  _Pragma("function_effects = no_write(1,2), always_returns")  _Pragma("__scanf_args") _Pragma("library_default_requirements _Scanf = unknown") __intrinsic __nounwind  int    sscanf(const char *restrict,
                                             const char *restrict, ...);
                                       
  __intrinsic __nounwind                 int    __ungetchar(int);
  _Pragma("function_effects = no_write(1), always_returns")     _Pragma("__printf_args") _Pragma("library_default_requirements _Printf = unknown") __intrinsic __nounwind int    vprintf(const char *restrict,
                                              __Va_list);
    _Pragma("function_effects = no_write(1), always_returns")     _Pragma("__scanf_args") _Pragma("library_default_requirements _Scanf = unknown") __intrinsic __nounwind int vscanf(const char *restrict, __Va_list);
    _Pragma("function_effects = no_write(1,2), always_returns")  _Pragma("__scanf_args") _Pragma("library_default_requirements _Scanf = unknown") __intrinsic __nounwind int vsscanf(const char *restrict,
                                            const char *restrict, __Va_list);
  _Pragma("function_effects = no_read(1), no_write(2), always_returns")   _Pragma("__printf_args") _Pragma("library_default_requirements _Printf = unknown") __intrinsic __nounwind int vsprintf(char *restrict,
                                             const char *restrict, __Va_list);
                                 
  _Pragma("function_effects = no_write(1), always_returns") __intrinsic __nounwind size_t   __write_array(const void *, size_t, size_t);
    _Pragma("function_effects = no_read(1), no_write(3), always_returns")  _Pragma("__printf_args") _Pragma("library_default_requirements _Printf = unknown") __intrinsic __nounwind int snprintf(char *restrict, size_t,
                                              const char *restrict, ...);
    _Pragma("function_effects = no_read(1), no_write(3), always_returns")  _Pragma("__printf_args") _Pragma("library_default_requirements _Printf = unknown") __intrinsic __nounwind int vsnprintf(char *restrict, size_t,
                                               const char *restrict,
                                               __Va_list);

  __intrinsic __nounwind int                getchar(void);
  __intrinsic __nounwind int                putchar(int);
  
 
  __intrinsic __nounwind int                remove(const char *);
  __intrinsic __nounwind int                rename(const char *, const char *);







 

 



   
typedef enum 
{
  HAL_OK       = 0x00U,
  HAL_ERROR    = 0x01U,
  HAL_BUSY     = 0x02U,
  HAL_TIMEOUT  = 0x03U
} HAL_StatusTypeDef;



 
typedef enum 
{
  HAL_UNLOCKED = 0x00U,
  HAL_LOCKED   = 0x01U  
} HAL_LockTypeDef;

 


















 





 




  



 




  


 




 

 
 



































  

 


 



 



  

 


 



 
typedef struct
{
  uint32_t PLLState;   
 

  uint32_t PLLSource;  
 

  uint32_t PLLM;       
 

  uint32_t PLLN;       

 

  uint32_t PLLP;       
 

  uint32_t PLLQ;       
 
}RCC_PLLInitTypeDef;







 
typedef struct
{
                                
  uint32_t PLLI2SN;    


 

  uint32_t PLLI2SR;    

 

}RCC_PLLI2SInitTypeDef;
 


 
typedef struct
{
  uint32_t PeriphClockSelection; 
 

  RCC_PLLI2SInitTypeDef PLLI2S;  
 

  uint32_t RTCClockSelection;      
 
}RCC_PeriphCLKInitTypeDef;


  

 


 



 
 
 

 
 

 
 
    
 
 

 
 

 
 


 


 


 



 


 



 


 



 


 

      









 


 




 
     
 


 
 
 

 






 


 



 


 
  






   



 


 


 
  






 
                                        





 








 





   
  






 


 







 


    
   






 


 
 






  

  

 
  






  



 







 
  


 
    



 



 




 


   



 




  



 




 



 




 
                                          


 
                                        







 



 








 





 
                                        







 


 
                                        







 



 
                                        







 



 
 

 
 

 
 

 
 

 
 

 
 

 




























 
 
                             
 



 















 


 

 
 

 
                                 

 

 







 







 
                                 

      


      

 





 

 


 



 
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit);
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit);

uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk);



  



 
 
 
 


 




 
   

 

 

 
 
      
      




 



 

 


 


 
      






      
      







      




 



 



  



   


 



 



 

 


 
   


 
typedef struct
{
  uint32_t OscillatorType;       
 

  uint32_t HSEState;             
 

  uint32_t LSEState;             
 

  uint32_t HSIState;             
 

  uint32_t HSICalibrationValue;  
 

  uint32_t LSIState;             
 

  RCC_PLLInitTypeDef PLL;         
}RCC_OscInitTypeDef;



 
typedef struct
{
  uint32_t ClockType;             
 

  uint32_t SYSCLKSource;          
 

  uint32_t AHBCLKDivider;         
 

  uint32_t APB1CLKDivider;        
 

  uint32_t APB2CLKDivider;        
 

}RCC_ClkInitTypeDef;



 

 


 



 


 



 


 



 


 



 



 



 


 



 


 



 


 



 


 



 


 
  




 


 





 


 



 


  
  


 


  



 


 



 


 



 


 



 


 



 


 
  








 
 

 

 


  



 

 


 







 



 







 



   
  






 



 







 



   
  






 



 







 



   
  



   



 




 



 




 



 








 



 








 



 








 



 



  
                                      














 







 


 



  








 


 



  





















 


 



 


















 


 



 



 





















 
                                                   





 


 



 







 








 









 


 



 









 









      






 


 



  
  














 


















 


 
  



 











 











 












 












 



 


















 



 
     


 

 
 

 



                              
 
void HAL_RCC_DeInit(void);
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct);
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency);


 



 
 
void     HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv);
void     HAL_RCC_EnableCSS(void);
void     HAL_RCC_DisableCSS(void);
uint32_t HAL_RCC_GetSysClockFreq(void);
uint32_t HAL_RCC_GetHCLKFreq(void);
uint32_t HAL_RCC_GetPCLK1Freq(void);
uint32_t HAL_RCC_GetPCLK2Freq(void);
void     HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct);
void     HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency);

 
void HAL_RCC_NMI_IRQHandler(void);

  
void HAL_RCC_CSSCallback(void);



 



 

 
 
 


 




 
 
 
 
 

 
 
 

 
 

 

 

 

 





 



 

 


 
    


   








 











 



 



  



 



 




































  

 


 



 



  

 


 



  
typedef struct
{
  uint32_t Pin;       
 

  uint32_t Mode;      
 

  uint32_t Pull;      
 

  uint32_t Speed;     
 

  uint32_t Alternate;  
 
}GPIO_InitTypeDef;



 
typedef enum
{
  GPIO_PIN_RESET = 0,
  GPIO_PIN_SET
}GPIO_PinState;


 

 



  



 



 










  

    
 


 




 


 

 


   


 
  


 

 


 






 






 






 






 






 


 

 



































  

 


 



 



  

 
 


 
  


 

 
 

 
 

 


  



  



  



  



  



  



  



  



  



  



  



  



  



  



  
 

 

 

 
 

 

 

 

 

 

 
 

 
 


  



 

 


 


 

 


 


 

 
 
 


 


 

 


 


 







 



   
 
 

 
 

 

 

 

 

 
 
 

 
 

 
 

 
 

 
 

 
 



  



 

 


 



 



  



  
  


 

 


 



 
 
void  HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init);
void  HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin);


 



 
 
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState);
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin);
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin);



  



  
 
 
 


 



 

 


 


 

 


 



 



  



 



 




































  

 


 



 



  

 




 
   


 
typedef struct
{
  uint32_t Channel;              
 

  uint32_t Direction;            

 

  uint32_t PeriphInc;            
 

  uint32_t MemInc;               
 

  uint32_t PeriphDataAlignment;  
 

  uint32_t MemDataAlignment;     
 

  uint32_t Mode;                 


 

  uint32_t Priority;             
 

  uint32_t FIFOMode;             


 

  uint32_t FIFOThreshold;        
 

  uint32_t MemBurst;             



 

  uint32_t PeriphBurst;          



 
}DMA_InitTypeDef;




 
typedef enum
{
  HAL_DMA_STATE_RESET             = 0x00U,   
  HAL_DMA_STATE_READY             = 0x01U,   
  HAL_DMA_STATE_BUSY              = 0x02U,   
  HAL_DMA_STATE_TIMEOUT           = 0x03U,   
  HAL_DMA_STATE_ERROR             = 0x04U,   
  HAL_DMA_STATE_ABORT             = 0x05U,   
}HAL_DMA_StateTypeDef;



 
typedef enum
{
  HAL_DMA_FULL_TRANSFER           = 0x00U,   
  HAL_DMA_HALF_TRANSFER           = 0x01U    
}HAL_DMA_LevelCompleteTypeDef;



 
typedef enum
{
  HAL_DMA_XFER_CPLT_CB_ID         = 0x00U,   
  HAL_DMA_XFER_HALFCPLT_CB_ID     = 0x01U,   
  HAL_DMA_XFER_M1CPLT_CB_ID       = 0x02U,   
  HAL_DMA_XFER_M1HALFCPLT_CB_ID   = 0x03U,   
  HAL_DMA_XFER_ERROR_CB_ID        = 0x04U,   
  HAL_DMA_XFER_ABORT_CB_ID        = 0x05U,   
  HAL_DMA_XFER_ALL_CB_ID          = 0x06U    
}HAL_DMA_CallbackIDTypeDef;



 
typedef struct __DMA_HandleTypeDef
{
  DMA_Stream_TypeDef         *Instance;                                                         

  DMA_InitTypeDef            Init;                                                               

  HAL_LockTypeDef            Lock;                                                                

  volatile HAL_DMA_StateTypeDef  State;                                                             

  void                       *Parent;                                                            

  void                       (* XferCpltCallback)( struct __DMA_HandleTypeDef * hdma);          

  void                       (* XferHalfCpltCallback)( struct __DMA_HandleTypeDef * hdma);      

  void                       (* XferM1CpltCallback)( struct __DMA_HandleTypeDef * hdma);        
  
  void                       (* XferM1HalfCpltCallback)( struct __DMA_HandleTypeDef * hdma);    
  
  void                       (* XferErrorCallback)( struct __DMA_HandleTypeDef * hdma);         
  
  void                       (* XferAbortCallback)( struct __DMA_HandleTypeDef * hdma);           

  volatile uint32_t              ErrorCode;                                                         
  
  uint32_t                   StreamBaseAddress;                                                 

  uint32_t                   StreamIndex;                                                       
 
}DMA_HandleTypeDef;



 

 




 




  


 




  


 




  


 
        



  


  




  


 




  


  




 


 




  


 




 


  




 


  




 


  




  


  




  


 




 


 




  


 



 
 
 




 












 





 





 

 





 





       





 





 





 













 













 












 












 












 

















 






 


 



































 

 


 



 



  

 



 
   


  
typedef enum
{
  MEMORY0      = 0x00U,     
  MEMORY1      = 0x01U      
}HAL_DMA_MemoryTypeDef;



 

 



 




 

 
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength);
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength);
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory);



 


 
         
 



 


 



 



 



 

 




 




 
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma); 
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma);


 




 
HAL_StatusTypeDef HAL_DMA_Start (DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma);
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma);
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout);
void              HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma);
HAL_StatusTypeDef HAL_DMA_CleanCallbacks(DMA_HandleTypeDef *hdma);
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma));
HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID);



  




 
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma);
uint32_t             HAL_DMA_GetError(DMA_HandleTypeDef *hdma);


  


  
 



 


  

 



 














  

 



 


 



  



 



 
   



































  

 


 



 



  
 


 




 
typedef struct
{
  uint8_t                Enable;                
 
  uint8_t                Number;                
 
  uint32_t               BaseAddress;            
  uint8_t                Size;                  
 
  uint8_t                SubRegionDisable;      
          
  uint8_t                TypeExtField;          
                  
  uint8_t                AccessPermission;      
 
  uint8_t                DisableExec;           
 
  uint8_t                IsShareable;           
 
  uint8_t                IsCacheable;           
 
  uint8_t                IsBufferable;          
 
}MPU_Region_InitTypeDef;


 



 

 



 



 


 



 



 



 



 



 


 



 


 



 


 



 


 



 


 



 


 



 


 
   


 


 



 


 



 


 

 


 
  


 
 
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup);
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority);
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn);
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn);
void HAL_NVIC_SystemReset(void);
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb);


 



 
 
uint32_t HAL_NVIC_GetPriorityGrouping(void);
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority);
uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn);
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn);
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn);
uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn);
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource);
void HAL_SYSTICK_IRQHandler(void);
void HAL_SYSTICK_Callback(void);

void HAL_MPU_Enable(uint32_t MPU_Control);
void HAL_MPU_Disable(void);
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init);


 



 

 
 
 
 


 

















 

 



  



 
  

 

 




































 

 


 



 



  

 


 













 
typedef struct
{
  uint32_t ClockPrescaler;        

 
  uint32_t Resolution;            
 
  uint32_t DataAlign;             

 
  uint32_t ScanConvMode;          





 
  uint32_t EOCSelection;          





 
  uint32_t ContinuousConvMode;    

 
  uint32_t NbrOfConversion;       

 
  uint32_t DiscontinuousConvMode; 


 
  uint32_t NbrOfDiscConversion;   

 
  uint32_t ExternalTrigConv;      


 
  uint32_t ExternalTrigConvEdge;  

 
  uint32_t DMAContinuousRequests; 



 
}ADC_InitTypeDef;







  
typedef struct 
{
  uint32_t Channel;                
 
  uint32_t Rank;                   
 
  uint32_t SamplingTime;           







 
  uint32_t Offset;                  
}ADC_ChannelConfTypeDef;



  
typedef struct
{
  uint32_t WatchdogMode;      
 
  uint32_t HighThreshold;     
      
  uint32_t LowThreshold;      
 
  uint32_t Channel;           

       
  uint32_t ITMode;            

 
  uint32_t WatchdogNumber;     
}ADC_AnalogWDGConfTypeDef;



  
 

 

 

 

 

 




  
typedef struct
{
  ADC_TypeDef                   *Instance;                    

  ADC_InitTypeDef               Init;                         

  volatile uint32_t                 NbrOfCurrentConversionRank;   

  DMA_HandleTypeDef             *DMA_Handle;                  

  HAL_LockTypeDef               Lock;                         

  volatile uint32_t                 State;                        

  volatile uint32_t                 ErrorCode;                    
}ADC_HandleTypeDef;


 

 


 



 


 




  


  



  


  



  


  



  


  



 
 
 


  



  


  



  



  



  


  

  

  


  



  


 



  


  
    


  


  
    


  


  



  


 



  

 


 




 





 





 






 






 





 






 






 



 

 



































 

 


 



 



  

 


 
   











 
typedef struct 
{
  uint32_t InjectedChannel;               

 
  uint32_t InjectedRank;                  

 
  uint32_t InjectedSamplingTime;          







 
  uint32_t InjectedOffset;                


 
  uint32_t InjectedNbrOfConversion;       



 
  uint32_t InjectedDiscontinuousConvMode; 





 
  uint32_t AutoInjectedConv;              






 
  uint32_t ExternalTrigInjecConv;         






 
  uint32_t ExternalTrigInjecConvEdge;     



 
}ADC_InjectionConfTypeDef; 



  
typedef struct
{
  uint32_t Mode;              
 
  uint32_t DMAAccessMode;     
 
  uint32_t TwoSamplingDelay;  
 
}ADC_MultiModeTypeDef;



 

 


 



  


  



  


  



  


  



  


  



  


 



 



  




  

 


 


  

 


 



 

 
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef* hadc);
HAL_StatusTypeDef HAL_ADCEx_InjectedStop(ADC_HandleTypeDef* hadc);
HAL_StatusTypeDef HAL_ADCEx_InjectedPollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout);
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef* hadc);
HAL_StatusTypeDef HAL_ADCEx_InjectedStop_IT(ADC_HandleTypeDef* hadc);
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank);
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length);
HAL_StatusTypeDef HAL_ADCEx_MultiModeStop_DMA(ADC_HandleTypeDef* hadc);
uint32_t HAL_ADCEx_MultiModeGetValue(ADC_HandleTypeDef* hadc);
void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc);

 
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc,ADC_InjectionConfTypeDef* sConfigInjected);
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode);



  



 
 
 
 


 



 

 


 









 






 


 

 


 



 



  



 




 

 


 



 
 
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc);
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc);
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc);
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc);


 



 
 
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc);
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc);
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout);

HAL_StatusTypeDef HAL_ADC_PollForEvent(ADC_HandleTypeDef* hadc, uint32_t EventType, uint32_t Timeout);

HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc);
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc);

void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc);

HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length);
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc);

uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc);

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc);
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc);
void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc);
void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc);


 



 
 
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig);
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef* hadc, ADC_AnalogWDGConfTypeDef* AnalogWDGConfig);


 



 
 
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef* hadc);
uint32_t HAL_ADC_GetError(ADC_HandleTypeDef *hadc);


 



 
 
 
 


 
 
 
 
 
 
 


 

 



 

 





 






 






 







 





 

    






 






 






 






 






 






 





 





 





 





 





 





 



 

 


 



 



  



 




 










































  

 


 



 



  
  


 



 



 
 

 

 

 

 

 

 

 

 

 

 

 

 

 
 

 

  


 



  
typedef enum
{
  HAL_ETH_STATE_RESET             = 0x00U,     
  HAL_ETH_STATE_READY             = 0x01U,     
  HAL_ETH_STATE_BUSY              = 0x02U,     
  HAL_ETH_STATE_BUSY_TX           = 0x12U,     
  HAL_ETH_STATE_BUSY_RX           = 0x22U,     
  HAL_ETH_STATE_BUSY_TX_RX        = 0x32U,     
  HAL_ETH_STATE_BUSY_WR           = 0x42U,     
  HAL_ETH_STATE_BUSY_RD           = 0x82U,     
  HAL_ETH_STATE_TIMEOUT           = 0x03U,     
  HAL_ETH_STATE_ERROR             = 0x04U      
}HAL_ETH_StateTypeDef;



 

typedef struct
{
  uint32_t             AutoNegotiation;           


 

  uint32_t             Speed;                     
 

  uint32_t             DuplexMode;                
 
  
  uint16_t             PhyAddress;                
 
  
  uint8_t             *MACAddr;                    
  
  uint32_t             RxMode;                    
 
  
  uint32_t             ChecksumMode;              
 
  
  uint32_t             MediaInterface;            
 

} ETH_InitTypeDef;


 

 

typedef struct
{
  uint32_t             Watchdog;                  


   

  uint32_t             Jabber;                    


 

  uint32_t             InterFrameGap;             
    

  uint32_t             CarrierSense;              
 

  uint32_t             ReceiveOwn;                


   

  uint32_t             LoopbackMode;              
   

  uint32_t             ChecksumOffload;           
     

  uint32_t             RetryTransmission;         

 

  uint32_t             AutomaticPadCRCStrip;      
  

  uint32_t             BackOffLimit;              
 

  uint32_t             DeferralCheck;             
                                                                                                         

  uint32_t             ReceiveAll;                
    

  uint32_t             SourceAddrFilter;          
 

  uint32_t             PassControlFrames;         
  

  uint32_t             BroadcastFramesReception;  
 

  uint32_t             DestinationAddrFilter;     
  

  uint32_t             PromiscuousMode;           
 

  uint32_t             MulticastFramesFilter;     
  

  uint32_t             UnicastFramesFilter;       
  

  uint32_t             HashTableHigh;             
 

  uint32_t             HashTableLow;              
     

  uint32_t             PauseTime;                 
 

  uint32_t             ZeroQuantaPause;           
   

  uint32_t             PauseLowThreshold;         

 

  uint32_t             UnicastPauseFrameDetect;   

   

  uint32_t             ReceiveFlowControl;        

 

  uint32_t             TransmitFlowControl;       

      

  uint32_t             VLANTagComparison;         

  

  uint32_t             VLANTagIdentifier;          

} ETH_MACInitTypeDef;



 

typedef struct
{
 uint32_t              DropTCPIPChecksumErrorFrame; 
  

  uint32_t             ReceiveStoreForward;         
  

  uint32_t             FlushReceivedFrame;          
  

  uint32_t             TransmitStoreForward;        
  

  uint32_t             TransmitThresholdControl;    
 

  uint32_t             ForwardErrorFrames;          
 

  uint32_t             ForwardUndersizedGoodFrames; 

 

  uint32_t             ReceiveThresholdControl;     
 

  uint32_t             SecondFrameOperate;          

 

  uint32_t             AddressAlignedBeats;         
 

  uint32_t             FixedBurst;                  
 
                       
  uint32_t             RxDMABurstLength;            
  

  uint32_t             TxDMABurstLength;            
 
  
  uint32_t             EnhancedDescriptorFormat;    
 

  uint32_t             DescriptorSkipLength;        
 

  uint32_t             DMAArbitration;              
   
} ETH_DMAInitTypeDef;




  

typedef struct  
{
  volatile uint32_t   Status;            
  
  uint32_t   ControlBufferSize;      
  
  uint32_t   Buffer1Addr;            
  
  uint32_t   Buffer2NextDescAddr;    
  
   
  uint32_t   ExtendedStatus;         
  
  uint32_t   Reserved1;              
  
  uint32_t   TimeStampLow;           
  
  uint32_t   TimeStampHigh;          

} ETH_DMADescTypeDef;



  
typedef struct  
{
  ETH_DMADescTypeDef *FSRxDesc;           
  
  ETH_DMADescTypeDef *LSRxDesc;           
  
  uint32_t  SegCount;                     
  
  uint32_t length;                        
  
  uint32_t buffer;                        

} ETH_DMARxFrameInfos;



 
  
typedef struct
{
  ETH_TypeDef                *Instance;      
  
  ETH_InitTypeDef            Init;           
  
  uint32_t                   LinkStatus;     
  
  ETH_DMADescTypeDef         *RxDesc;        
  
  ETH_DMADescTypeDef         *TxDesc;        
  
  ETH_DMARxFrameInfos        RxFrameInfos;   
  
  volatile HAL_ETH_StateTypeDef  State;          
  
  HAL_LockTypeDef            Lock;           

} ETH_HandleTypeDef;

 

 

 


 



  

 












  


 

  


 












  


 

  

 

 



 












 



  



  



  



  

  



 

 

 



  


 












 



  



  



  



  









 

 

 

 


 
 

  



 


  



 


  


 


  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



 


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



  


 



   


 



  


 



  


 



  


 



  


 



  


 



  


 



 


 



  


 



  


 



  


 



  


 



  



  




  



 



  


  



  



 



 

 



 
 



 






 






 





 





 





 





 





 





 





 











 





 





 





 





 










 










 





 





 





 





 












 







 







 






 






 






 









 






 






 






 





 





 





 





 





 





 










 





 





 





 





 





 





 





 





 





 










 









 









 










 




 




 




 




 




 




 




 
                                                            



 




                                                       




 




 




 




 



 
 



 

 



 
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth);
HAL_StatusTypeDef HAL_ETH_DeInit(ETH_HandleTypeDef *heth);
void HAL_ETH_MspInit(ETH_HandleTypeDef *heth);
void HAL_ETH_MspDeInit(ETH_HandleTypeDef *heth);
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t* TxBuff, uint32_t TxBuffCount);
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount);



 
 



 
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength);
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth);
 
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue);
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue);
 
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth);
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth);
 
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth);
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth);
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth);


 

 



 

HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth);
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth);
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf);
HAL_StatusTypeDef HAL_ETH_ConfigDMA(ETH_HandleTypeDef *heth, ETH_DMAInitTypeDef *dmaconf);


  

 



 
HAL_ETH_StateTypeDef HAL_ETH_GetState(ETH_HandleTypeDef *heth);


 



 



 



 

  



 




































  

 


 



 



  

 


 
 


 
typedef enum 
{
  FLASH_PROC_NONE = 0U, 
  FLASH_PROC_SECTERASE,
  FLASH_PROC_MASSERASE,
  FLASH_PROC_PROGRAM
} FLASH_ProcedureTypeDef;



 
typedef struct
{
  volatile FLASH_ProcedureTypeDef ProcedureOnGoing;    
  
  volatile uint32_t               NbSectorsToErase;    
  
  volatile uint8_t                VoltageForErase;     
  
  volatile uint32_t               Sector;              
  
  volatile uint32_t               Bank;                
  
  volatile uint32_t               Address;             
  
  HAL_LockTypeDef             Lock;                

  volatile uint32_t               ErrorCode;           

}FLASH_ProcessTypeDef;



 

 


   



  


 
  


  


 




  


 
  



  


   



 


  



  


  



  
  
 


 





  





  




  




  




  




  




  




  





 





 







   








   















 














 


 

 



































  

 


 



 



  

 


 



 
typedef struct
{
  uint32_t TypeErase;   
 

  uint32_t Banks;       
 

  uint32_t Sector;      
 

  uint32_t NbSectors;   
 

  uint32_t VoltageRange;
 

} FLASH_EraseInitTypeDef;



 
typedef struct
{
  uint32_t OptionType;   
 

  uint32_t WRPState;     
 

  uint32_t WRPSector;         
 

  uint32_t Banks;        
         

  uint32_t RDPLevel;     
 

  uint32_t BORLevel;     
 

  uint8_t  USERConfig;    

} FLASH_OBProgramInitTypeDef;



 


 

 



 



  


 
  


  


 
  


  


 
  


  


 
  


 


  
  


  


  
  


  


  




  


     



   


 




  



 



 
   
 

  
     
 



  
  



 



  
    


 



  



 
    
 

    
       

  
 

  
 

  
 

 
 



  



 
   
 

  
     
      
  
 

 
 
 
 
 

 
 


 
  


 
    
 
      
 
       

 
 

 
 

 
 



 
  


 


 



 


 



  
  
 

 


 



 
 
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError);
HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit);
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit);
void              HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit);




 



 
 
 
 


 
  

 

  

  

  

 



  



 

 


 



 












  



 







  





   








 



 

 


 
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange);
void FLASH_FlushCaches(void);


  



  



 



 



































  

 




 

 


 


 
 
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data);
HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint64_t Data);
 
void HAL_FLASH_IRQHandler(void);
  
void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue);
void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue);


 



 
 
HAL_StatusTypeDef HAL_FLASH_Unlock(void);
HAL_StatusTypeDef HAL_FLASH_Lock(void);
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void);
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void);
 
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void);


 



 
 
uint32_t HAL_FLASH_GetError(void);
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout);


 



  
 
 


 



 
 


 



  


  


  


  


  



 

 


 



 


 



 

 


 



 



  



 



 
 



































  

 


 



































  

 


 



 
   


 

 


 



  
typedef struct
{
  uint32_t NSBank;                       
 

  uint32_t DataAddressMux;               

 

  uint32_t MemoryType;                   

 

  uint32_t MemoryDataWidth;              
 

  uint32_t BurstAccessMode;              

 

  uint32_t WaitSignalPolarity;           

 

  uint32_t WrapMode;                     


 

  uint32_t WaitSignalActive;             


 

  uint32_t WriteOperation;               
 

  uint32_t WaitSignal;                   

 

  uint32_t ExtendedMode;                 
 

  uint32_t AsynchronousWait;             

 

  uint32_t WriteBurst;                   
 

  uint32_t ContinuousClock;              



 

  uint32_t WriteFifo;                    



 

  uint32_t PageSize;                     
 
}FSMC_NORSRAM_InitTypeDef;



 
typedef struct
{
  uint32_t AddressSetupTime;             


 

  uint32_t AddressHoldTime;              


 

  uint32_t DataSetupTime;                



 

  uint32_t BusTurnAroundDuration;        


 

  uint32_t CLKDivision;                  


 

  uint32_t DataLatency;                  





 

  uint32_t AccessMode;                   
 

}FSMC_NORSRAM_TimingTypeDef;



  
typedef struct
{
  uint32_t NandBank;               
 

  uint32_t Waitfeature;            
 

  uint32_t MemoryDataWidth;        
 

  uint32_t EccComputation;         
 

  uint32_t ECCPageSize;            
 

  uint32_t TCLRSetupTime;          

 

  uint32_t TARSetupTime;           

 

}FSMC_NAND_InitTypeDef;



 
typedef struct
{
  uint32_t SetupTime;            



 

  uint32_t WaitSetupTime;        



 

  uint32_t HoldSetupTime;        




 

  uint32_t HiZSetupTime;         



 

}FSMC_NAND_PCC_TimingTypeDef;



 
typedef struct
{
  uint32_t Waitfeature;            
 

  uint32_t TCLRSetupTime;          

 

  uint32_t TARSetupTime;           

 

}FSMC_PCCARD_InitTypeDef;


 

 


 



  


 


 



 


 



 


 



 


 



 


 



 


 



 


 




 


 



 


 



 


 



 


 



 


 



 


 



 


 




 


 



 


 
  



 


 



 


 


 



 


 


 



 


 



 


 



 


 



 


 



 


 


   



   


 
    


  


 



 
















 



 

 


 




 





  






  


  
  



 





   






                                           


  
  



 




  





  


 
  



  










   











 












 












 










  










  











 











 


 



 








































 


  

 


 



 



 
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_Bank1_TypeDef *Device, FSMC_NORSRAM_InitTypeDef *Init);
HAL_StatusTypeDef  FSMC_NORSRAM_Timing_Init(FSMC_Bank1_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank);
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_Bank1E_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode);
HAL_StatusTypeDef  FSMC_NORSRAM_DeInit(FSMC_Bank1_TypeDef *Device, FSMC_Bank1E_TypeDef *ExDevice, uint32_t Bank);


  



 
HAL_StatusTypeDef  FSMC_NORSRAM_WriteOperation_Enable(FSMC_Bank1_TypeDef *Device, uint32_t Bank);
HAL_StatusTypeDef  FSMC_NORSRAM_WriteOperation_Disable(FSMC_Bank1_TypeDef *Device, uint32_t Bank);


  


 



 


 
HAL_StatusTypeDef  FSMC_NAND_Init(FSMC_Bank2_3_TypeDef *Device, FSMC_NAND_InitTypeDef *Init);
HAL_StatusTypeDef  FSMC_NAND_CommonSpace_Timing_Init(FSMC_Bank2_3_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank);
HAL_StatusTypeDef  FSMC_NAND_AttributeSpace_Timing_Init(FSMC_Bank2_3_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank);
HAL_StatusTypeDef  FSMC_NAND_DeInit(FSMC_Bank2_3_TypeDef *Device, uint32_t Bank);


 



 
HAL_StatusTypeDef  FSMC_NAND_ECC_Enable(FSMC_Bank2_3_TypeDef *Device, uint32_t Bank);
HAL_StatusTypeDef  FSMC_NAND_ECC_Disable(FSMC_Bank2_3_TypeDef *Device, uint32_t Bank);
HAL_StatusTypeDef  FSMC_NAND_GetECC(FSMC_Bank2_3_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32_t Timeout);


  


  



 


 
HAL_StatusTypeDef  FSMC_PCCARD_Init(FSMC_Bank4_TypeDef *Device, FSMC_PCCARD_InitTypeDef *Init);
HAL_StatusTypeDef  FSMC_PCCARD_CommonSpace_Timing_Init(FSMC_Bank4_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing);
HAL_StatusTypeDef  FSMC_PCCARD_AttributeSpace_Timing_Init(FSMC_Bank4_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing);
HAL_StatusTypeDef  FSMC_PCCARD_IOSpace_Timing_Init(FSMC_Bank4_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing); 
HAL_StatusTypeDef  FSMC_PCCARD_DeInit(FSMC_Bank4_TypeDef *Device);


 


 



 



  



 
  


 





 




  

 



  


  
typedef enum
{
  HAL_SRAM_STATE_RESET     = 0x00U,   
  HAL_SRAM_STATE_READY     = 0x01U,   
  HAL_SRAM_STATE_BUSY      = 0x02U,   
  HAL_SRAM_STATE_ERROR     = 0x03U,   
  HAL_SRAM_STATE_PROTECTED = 0x04U    
  
}HAL_SRAM_StateTypeDef;



  
typedef struct
{
  FSMC_Bank1_TypeDef           *Instance;    
  
  FSMC_Bank1E_TypeDef  *Extended;   
  
  FSMC_NORSRAM_InitTypeDef       Init;        

  HAL_LockTypeDef               Lock;         
  
  volatile HAL_SRAM_StateTypeDef    State;       
  
  DMA_HandleTypeDef             *hdma;       
  
}SRAM_HandleTypeDef; 



 

 
 



 



 



 
 



 



 
 
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing, FSMC_NORSRAM_TimingTypeDef *ExtTiming);
HAL_StatusTypeDef HAL_SRAM_DeInit(SRAM_HandleTypeDef *hsram);
void              HAL_SRAM_MspInit(SRAM_HandleTypeDef *hsram);
void              HAL_SRAM_MspDeInit(SRAM_HandleTypeDef *hsram);

void              HAL_SRAM_DMA_XferCpltCallback(DMA_HandleTypeDef *hdma);
void              HAL_SRAM_DMA_XferErrorCallback(DMA_HandleTypeDef *hdma);


  



 
 
HAL_StatusTypeDef HAL_SRAM_Read_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pDstBuffer, uint32_t BufferSize);
HAL_StatusTypeDef HAL_SRAM_Write_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pSrcBuffer, uint32_t BufferSize);
HAL_StatusTypeDef HAL_SRAM_Read_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pDstBuffer, uint32_t BufferSize);
HAL_StatusTypeDef HAL_SRAM_Write_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pSrcBuffer, uint32_t BufferSize);
HAL_StatusTypeDef HAL_SRAM_Read_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize);
HAL_StatusTypeDef HAL_SRAM_Write_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize);
HAL_StatusTypeDef HAL_SRAM_Read_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize);
HAL_StatusTypeDef HAL_SRAM_Write_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize);


  



 
 
HAL_StatusTypeDef HAL_SRAM_WriteOperation_Enable(SRAM_HandleTypeDef *hsram);
HAL_StatusTypeDef HAL_SRAM_WriteOperation_Disable(SRAM_HandleTypeDef *hsram);


  



 
 
HAL_SRAM_StateTypeDef HAL_SRAM_GetState(SRAM_HandleTypeDef *hsram);


 



 

 
 
 
 
 


  



 


 



  





































 

 


 



 



 

 


 
   


 
typedef struct
{
  uint32_t ClockSpeed;       
 

  uint32_t DutyCycle;        
 

  uint32_t OwnAddress1;      
 

  uint32_t AddressingMode;   
 

  uint32_t DualAddressMode;  
 

  uint32_t OwnAddress2;      
 

  uint32_t GeneralCallMode;  
 

  uint32_t NoStretchMode;    
 

}I2C_InitTypeDef;


























 
typedef enum
{
  HAL_I2C_STATE_RESET             = 0x00U,    
  HAL_I2C_STATE_READY             = 0x20U,    
  HAL_I2C_STATE_BUSY              = 0x24U,    
  HAL_I2C_STATE_BUSY_TX           = 0x21U,    
  HAL_I2C_STATE_BUSY_RX           = 0x22U,    
  HAL_I2C_STATE_LISTEN            = 0x28U,    
  HAL_I2C_STATE_BUSY_TX_LISTEN    = 0x29U,   
 
  HAL_I2C_STATE_BUSY_RX_LISTEN    = 0x2AU,   
 
  HAL_I2C_STATE_ABORT             = 0x60U,    
  HAL_I2C_STATE_TIMEOUT           = 0xA0U,    
  HAL_I2C_STATE_ERROR             = 0xE0U     

}HAL_I2C_StateTypeDef;

















 
typedef enum
{
  HAL_I2C_MODE_NONE               = 0x00U,    
  HAL_I2C_MODE_MASTER             = 0x10U,    
  HAL_I2C_MODE_SLAVE              = 0x20U,    
  HAL_I2C_MODE_MEM                = 0x40U     

}HAL_I2C_ModeTypeDef;



 
typedef struct
{
  I2C_TypeDef                *Instance;       
                                             
  I2C_InitTypeDef            Init;            
                                             
  uint8_t                    *pBuffPtr;       
                                             
  uint16_t                   XferSize;        
                                             
  volatile uint16_t              XferCount;       
                                             
  volatile uint32_t              XferOptions;     
                                             
  volatile uint32_t              PreviousState;  
 
                                             
  DMA_HandleTypeDef          *hdmatx;         
                                             
  DMA_HandleTypeDef          *hdmarx;         
                                             
  HAL_LockTypeDef            Lock;            
                                             
  volatile HAL_I2C_StateTypeDef  State;           
                                             
  volatile HAL_I2C_ModeTypeDef   Mode;            
                                             
  volatile uint32_t              ErrorCode;       

  volatile uint32_t              Devaddress;      

  volatile uint32_t              Memaddress;      

  volatile uint32_t              MemaddSize;      

  volatile uint32_t              EventCount;      
	
}I2C_HandleTypeDef;



 

 


 




  


 



 


 



 


 



 


 



 


 



 


 



 


 



 


 



 


 



 


 



 


 



 

 


 





 










 










 





























 














 





 





 
    




 





 



 

 



































  

 






 

 


 



 
 
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c);
HAL_StatusTypeDef HAL_I2C_DeInit (I2C_HandleTypeDef *hi2c);
void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c);
void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c);


 



 
 
 
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout);
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout);
HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout);
HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout);
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout);
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout);
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout);

 
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size);
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size);
HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size);
HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size);
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size);
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size);

HAL_StatusTypeDef HAL_I2C_Master_Sequential_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions);
HAL_StatusTypeDef HAL_I2C_Master_Sequential_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions);
HAL_StatusTypeDef HAL_I2C_Slave_Sequential_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions);
HAL_StatusTypeDef HAL_I2C_Slave_Sequential_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions);
HAL_StatusTypeDef HAL_I2C_Master_Abort_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress);
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c);
HAL_StatusTypeDef HAL_I2C_DisableListen_IT(I2C_HandleTypeDef *hi2c);

 
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size);
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size);
HAL_StatusTypeDef HAL_I2C_Slave_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size);
HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size);
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size);
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size);

 
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c);
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c);
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c);
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c);
void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c);
void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c);
void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode);
void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c);
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c);
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c);
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c);
void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c);


 



 
 
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c);
HAL_I2C_ModeTypeDef HAL_I2C_GetMode(I2C_HandleTypeDef *hi2c);
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c);



 



 
 
 
 


 


 

 


 
    






 


 



 

 


 



 



 



 




 




































 

 


 



 



 

 


 



 
typedef struct
{
  uint32_t Mode;            
 

  uint32_t Standard;        
 

  uint32_t DataFormat;      
 

  uint32_t MCLKOutput;      
 

  uint32_t AudioFreq;       
 

  uint32_t CPOL;            
 

  uint32_t ClockSource;     
 

  uint32_t FullDuplexMode;  
 

}I2S_InitTypeDef;



 
typedef enum
{
  HAL_I2S_STATE_RESET      = 0x00U,   
  HAL_I2S_STATE_READY      = 0x01U,   
  HAL_I2S_STATE_BUSY       = 0x02U,   
  HAL_I2S_STATE_BUSY_TX    = 0x03U,   
  HAL_I2S_STATE_BUSY_RX    = 0x04U,   
  HAL_I2S_STATE_BUSY_TX_RX = 0x05U,   
  HAL_I2S_STATE_TIMEOUT    = 0x06U,   
  HAL_I2S_STATE_ERROR      = 0x07U    

}HAL_I2S_StateTypeDef;



 
typedef struct __I2S_HandleTypeDef
{
  SPI_TypeDef                *Instance;     

  I2S_InitTypeDef            Init;          

  uint16_t                   *pTxBuffPtr;   

  volatile uint16_t              TxXferSize;    

  volatile uint16_t              TxXferCount;   

  uint16_t                   *pRxBuffPtr;   

  volatile uint16_t              RxXferSize;    

  volatile uint16_t              RxXferCount;  




 

  void (*IrqHandlerISR)      (struct __I2S_HandleTypeDef *hi2s);    

  DMA_HandleTypeDef          *hdmatx;       

  DMA_HandleTypeDef          *hdmarx;       

  volatile HAL_LockTypeDef       Lock;          

  volatile HAL_I2S_StateTypeDef  State;         

  volatile uint32_t              ErrorCode;    
 

}I2S_HandleTypeDef;


 

 


 



 


 



 


 



 


 



 


 



 


 



 


 



 


 



 


 



 


 



 




 


 




 



 

 


 




 




 









 










 













 




 




 


 

 



































 

 


 



 


 

 
 
 


 





 









 










 













 




 



 


 

 


 



 

 
 
HAL_StatusTypeDef HAL_I2SEx_TransmitReceive(I2S_HandleTypeDef *hi2s, uint16_t *pTxData, uint16_t *pRxData,
                                            uint16_t Size, uint32_t Timeout);
 
HAL_StatusTypeDef HAL_I2SEx_TransmitReceive_IT(I2S_HandleTypeDef *hi2s, uint16_t *pTxData, uint16_t *pRxData,
                                               uint16_t Size);
 
HAL_StatusTypeDef HAL_I2SEx_TransmitReceive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pTxData, uint16_t *pRxData,
                                                uint16_t Size);
 
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s);
void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s);


 



 
 
 
 
 



 

 



 



 




 

 


 



 
 
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s);
HAL_StatusTypeDef HAL_I2S_DeInit (I2S_HandleTypeDef *hi2s);
void HAL_I2S_MspInit(I2S_HandleTypeDef *hi2s);
void HAL_I2S_MspDeInit(I2S_HandleTypeDef *hi2s);


 



 
 
 
HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout);
HAL_StatusTypeDef HAL_I2S_Receive(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout);

  
HAL_StatusTypeDef HAL_I2S_Transmit_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
HAL_StatusTypeDef HAL_I2S_Receive_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s);

 
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);

HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s);
HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s);
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s);

 
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s);
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s);
void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s);
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s);
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s);


 



 
 
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s);
uint32_t HAL_I2S_GetError(I2S_HandleTypeDef *hi2s);


 



 

 
 
 


 



 

 


 












 

 


 



 




 




































 

 


 



 



 

 


 



 
typedef struct
{
  uint32_t Prescaler;  
 

  uint32_t Reload;     
 

} IWDG_InitTypeDef;



 
typedef struct
{
  IWDG_TypeDef                 *Instance;   

  IWDG_InitTypeDef             Init;        

}IWDG_HandleTypeDef;



 

 


 



 


 



 

 


 





 






 



 

 


 



 
 
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg);


 



 
 
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg);


 



 

 


 



 



 

 


 





 





 





 





 



 



 



 




 





































  

 


 



 



  

 



 
   


 
typedef struct
{
  uint32_t PVDLevel;   
 

  uint32_t Mode;      
 
}PWR_PVDTypeDef;



 

 


 
  


 


 



  


    
 


 


 




 


 
    


 


 



 


 



 


 



  
  
 


 





















 






 




 




 




 




 




 




 




 





 





 





 




 




 




 



 

 



































  

 


 



 



  

  
 


 



 


 



  
  
 


 









 



 

 


 
 


 
void HAL_PWREx_EnableFlashPowerDown(void);
void HAL_PWREx_DisableFlashPowerDown(void); 
HAL_StatusTypeDef HAL_PWREx_EnableBkUpReg(void);
HAL_StatusTypeDef HAL_PWREx_DisableBkUpReg(void); 
uint32_t HAL_PWREx_GetVoltageRange(void);
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling);






 



 
 
 
 


 



 
 
 
 

 

 
    
 

 

 

 



   
 
 



 



 

 


 



 




 



 



  



 
  



 

 


 
  


 
 
void HAL_PWR_DeInit(void);
void HAL_PWR_EnableBkUpAccess(void);
void HAL_PWR_DisableBkUpAccess(void);


 



 
 
 
void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD);
void HAL_PWR_EnablePVD(void);
void HAL_PWR_DisablePVD(void);

 
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx);
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx);

 
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry);
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry);
void HAL_PWR_EnterSTANDBYMode(void);

 
void HAL_PWR_PVD_IRQHandler(void);
void HAL_PWR_PVDCallback(void);

 
void HAL_PWR_EnableSleepOnExit(void);
void HAL_PWR_DisableSleepOnExit(void);
void HAL_PWR_EnableSEVOnPend(void);
void HAL_PWR_DisableSEVOnPend(void);


 



 

 
 
 


 



 


 



 
 


 



 
 
 

 

 


 



 
 
 


 



 
 


 



 


 



 



  



 
  



 




































 

 


      
 



 




 

  



 



 
typedef enum
{
  HAL_RNG_STATE_RESET     = 0x00U,   
  HAL_RNG_STATE_READY     = 0x01U,   
  HAL_RNG_STATE_BUSY      = 0x02U,    
  HAL_RNG_STATE_TIMEOUT   = 0x03U,   
  HAL_RNG_STATE_ERROR     = 0x04U    
    
}HAL_RNG_StateTypeDef;



 



  
typedef struct
{
  RNG_TypeDef                 *Instance;      
  
  HAL_LockTypeDef             Lock;          
  
  volatile HAL_RNG_StateTypeDef   State;         
  
  uint32_t                    RandomNumber;  
  
}RNG_HandleTypeDef;



 



  
   
 



 



 


 



 



 



  
  
 



 




 





 





 










 








 







 
    




 










 










 



  

 


 



   
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng);
HAL_StatusTypeDef HAL_RNG_DeInit (RNG_HandleTypeDef *hrng);
void HAL_RNG_MspInit(RNG_HandleTypeDef *hrng);
void HAL_RNG_MspDeInit(RNG_HandleTypeDef *hrng);



  



 
uint32_t HAL_RNG_GetRandomNumber(RNG_HandleTypeDef *hrng);     
uint32_t HAL_RNG_GetRandomNumber_IT(RNG_HandleTypeDef *hrng);  

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit);
HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber_IT(RNG_HandleTypeDef *hrng);
uint32_t HAL_RNG_ReadLastRandomNumber(RNG_HandleTypeDef *hrng);

void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng);
void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng);
void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef* hrng, uint32_t random32bit);



  



 
HAL_RNG_StateTypeDef HAL_RNG_GetState(RNG_HandleTypeDef *hrng);



 
  


  

 


 



  

 


 



  
          
 


 



  

 


 



  

 


 




  

 


 



 

 


 



 



  



  





 




































  

 


 



 



  

 


 



 
typedef enum
{
  HAL_RTC_STATE_RESET             = 0x00U,   
  HAL_RTC_STATE_READY             = 0x01U,   
  HAL_RTC_STATE_BUSY              = 0x02U,   
  HAL_RTC_STATE_TIMEOUT           = 0x03U,   
  HAL_RTC_STATE_ERROR             = 0x04U    
}HAL_RTCStateTypeDef;



 
typedef struct
{
  uint32_t HourFormat;      
 

  uint32_t AsynchPrediv;    
 

  uint32_t SynchPrediv;     
 

  uint32_t OutPut;          
 

  uint32_t OutPutPolarity;  
 

  uint32_t OutPutType;      
 
}RTC_InitTypeDef;



 
typedef struct
{
  uint8_t Hours;            

 

  uint8_t Minutes;          
 

  uint8_t Seconds;          
 

  uint8_t TimeFormat;       
 

  uint32_t SubSeconds;     

 

  uint32_t SecondFraction;  



 

  uint32_t DayLightSaving;  
 

  uint32_t StoreOperation;  

 
}RTC_TimeTypeDef; 



 
typedef struct
{
  uint8_t WeekDay;  
 

  uint8_t Month;    
 

  uint8_t Date;     
 

  uint8_t Year;     
 

}RTC_DateTypeDef;



 
typedef struct
{
  RTC_TimeTypeDef AlarmTime;      

  uint32_t AlarmMask;            
 

  uint32_t AlarmSubSecondMask;   
 

  uint32_t AlarmDateWeekDaySel;  
 

  uint8_t AlarmDateWeekDay;      

 

  uint32_t Alarm;                
 
}RTC_AlarmTypeDef;



  
typedef struct
{
  RTC_TypeDef                 *Instance;   

  RTC_InitTypeDef             Init;        

  HAL_LockTypeDef             Lock;        

  volatile HAL_RTCStateTypeDef    State;       

}RTC_HandleTypeDef;



 

 


 



  


  
  


  


  



  


  



  


  



  


  



  


 



  


 



  


 



  
 


  



    


  



  


  



  


  



  


  



  


    



  


 



  


 



  
  
 


 




 





 





 
 




 





 





 





 









    









 









 











 









 
  
  








 




 




 




 




 




 




 




 




 




 




 




 




 




 


 

 



































  

 


 



 



  

  


 



 
typedef struct 
{
  uint32_t Tamper;                      
 

  uint32_t PinSelection;                
 

  uint32_t Trigger;                     
 

  uint32_t Filter;                      
 

  uint32_t SamplingFrequency;           
 

  uint32_t PrechargeDuration;           
  

  uint32_t TamperPullUp;                
            

  uint32_t TimeStampOnTamperDetection;  
 
}RTC_TamperTypeDef;


 

 


  



 


  



  


 
  


 



 



 




  



  



  



  


   



  



 



  


 



  


 
  


  


 
  


  


 



  


  



  


 



  


  



  


 



  


  


 

  


  



  
  
 


 

 


 





 





 








 








 








 








 









 








 




 




 




 




 




 




 




 




 




 





 




 




 




 



 

 


 





 





 








 








 








 








 









 








 



 

 


 





 





 
                                                                      




 





 
                                                                      








 








 









 









 


 

 


 




 




 




 




 




 




 




 




 




 





 




 




 




 


 

 


 





 





 





 





 





 





 








 


 



 

 


 



 
 
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin);
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp_IT(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin);
HAL_StatusTypeDef HAL_RTCEx_DeactivateTimeStamp(RTC_HandleTypeDef *hrtc);
HAL_StatusTypeDef HAL_RTCEx_GetTimeStamp(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTimeStamp, RTC_DateTypeDef *sTimeStampDate, uint32_t Format);

HAL_StatusTypeDef HAL_RTCEx_SetTamper(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper);
HAL_StatusTypeDef HAL_RTCEx_SetTamper_IT(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper);
HAL_StatusTypeDef HAL_RTCEx_DeactivateTamper(RTC_HandleTypeDef *hrtc, uint32_t Tamper);
void HAL_RTCEx_TamperTimeStampIRQHandler(RTC_HandleTypeDef *hrtc);

void HAL_RTCEx_Tamper1EventCallback(RTC_HandleTypeDef *hrtc);
void HAL_RTCEx_Tamper2EventCallback(RTC_HandleTypeDef *hrtc);
void HAL_RTCEx_TimeStampEventCallback(RTC_HandleTypeDef *hrtc);
HAL_StatusTypeDef HAL_RTCEx_PollForTimeStampEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout);
HAL_StatusTypeDef HAL_RTCEx_PollForTamper1Event(RTC_HandleTypeDef *hrtc, uint32_t Timeout);
HAL_StatusTypeDef HAL_RTCEx_PollForTamper2Event(RTC_HandleTypeDef *hrtc, uint32_t Timeout);


 



 
 
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock);
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock);
uint32_t HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc);
uint32_t HAL_RTCEx_GetWakeUpTimer(RTC_HandleTypeDef *hrtc);
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc);
void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc);
HAL_StatusTypeDef HAL_RTCEx_PollForWakeUpTimerEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout);


 



 
 
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data);
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister);

HAL_StatusTypeDef HAL_RTCEx_SetCoarseCalib(RTC_HandleTypeDef *hrtc, uint32_t CalibSign, uint32_t Value);
HAL_StatusTypeDef HAL_RTCEx_DeactivateCoarseCalib(RTC_HandleTypeDef *hrtc);
HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef *hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmouthCalibMinusPulsesValue);
HAL_StatusTypeDef HAL_RTCEx_SetSynchroShift(RTC_HandleTypeDef *hrtc, uint32_t ShiftAdd1S, uint32_t ShiftSubFS);
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef *hrtc, uint32_t CalibOutput);
HAL_StatusTypeDef HAL_RTCEx_DeactivateCalibrationOutPut(RTC_HandleTypeDef *hrtc);
HAL_StatusTypeDef HAL_RTCEx_SetRefClock(RTC_HandleTypeDef *hrtc);
HAL_StatusTypeDef HAL_RTCEx_DeactivateRefClock(RTC_HandleTypeDef *hrtc);
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc);
HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef *hrtc);


 



 
 
void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc); 
HAL_StatusTypeDef HAL_RTCEx_PollForAlarmBEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout);


 



 

 
 
 


 


 

 


 



  









 



 



  



  
  


 

 


 



 
 
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc);
HAL_StatusTypeDef HAL_RTC_DeInit(RTC_HandleTypeDef *hrtc);
void       HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc);
void       HAL_RTC_MspDeInit(RTC_HandleTypeDef *hrtc);


 



 
 
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format);
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format);
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format);
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format);


 



 
 
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format);
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format);
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm);
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format);
void                HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc);
HAL_StatusTypeDef   HAL_RTC_PollForAlarmAEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout);
void         HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc);


 



 
 
HAL_StatusTypeDef   HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc);


 



 
 
HAL_RTCStateTypeDef HAL_RTC_GetState(RTC_HandleTypeDef *hrtc);


 



 

 
 
 


 
 




 

 


 



 




 



 

 


 
HAL_StatusTypeDef  RTC_EnterInitMode(RTC_HandleTypeDef* hrtc);
uint8_t            RTC_ByteToBcd2(uint8_t Value);
uint8_t            RTC_Bcd2ToByte(uint8_t Value);


 



  



  
  


 






































 

 


 



 



 

 


 



 
typedef struct
{
  uint32_t Mode;               
 

  uint32_t Direction;           
 

  uint32_t DataSize;           
 

  uint32_t CLKPolarity;        
 

  uint32_t CLKPhase;           
 

  uint32_t NSS;                

 

  uint32_t BaudRatePrescaler;  



 

  uint32_t FirstBit;           
 

  uint32_t TIMode;             
 

  uint32_t CRCCalculation;     
 

  uint32_t CRCPolynomial;      
 
}SPI_InitTypeDef;



 
typedef enum
{
  HAL_SPI_STATE_RESET      = 0x00U,     
  HAL_SPI_STATE_READY      = 0x01U,     
  HAL_SPI_STATE_BUSY       = 0x02U,     
  HAL_SPI_STATE_BUSY_TX    = 0x03U,     
  HAL_SPI_STATE_BUSY_RX    = 0x04U,     
  HAL_SPI_STATE_BUSY_TX_RX = 0x05U,     
  HAL_SPI_STATE_ERROR      = 0x06U      
}HAL_SPI_StateTypeDef;



 
typedef struct __SPI_HandleTypeDef
{
  SPI_TypeDef                *Instance;     

  SPI_InitTypeDef            Init;          

  uint8_t                    *pTxBuffPtr;   

  uint16_t                   TxXferSize;    

  volatile uint16_t              TxXferCount;   

  uint8_t                    *pRxBuffPtr;   

  uint16_t                   RxXferSize;    

  volatile uint16_t              RxXferCount;   

  void                       (*RxISR)(struct __SPI_HandleTypeDef * hspi);  

  void                       (*TxISR)(struct __SPI_HandleTypeDef * hspi);  

  DMA_HandleTypeDef          *hdmatx;       

  DMA_HandleTypeDef          *hdmarx;       

  HAL_LockTypeDef            Lock;          

  volatile HAL_SPI_StateTypeDef  State;         

  volatile uint32_t              ErrorCode;     

}SPI_HandleTypeDef;



 

 


 



 


 



 


 



 


 



 


 



 


 



 


 



 


 



 


 



 


 



 


 



 


 



 


 



 


 



 

 


 





 










 










 














 





 





 





 





 





 





 


 

 


 



 
 
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi);
HAL_StatusTypeDef HAL_SPI_DeInit (SPI_HandleTypeDef *hspi);
void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi);
void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi);


 



 
 
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout);
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout);
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout);
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size);
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size);
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size);
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size);
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size);
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size);
HAL_StatusTypeDef HAL_SPI_DMAPause(SPI_HandleTypeDef *hspi);
HAL_StatusTypeDef HAL_SPI_DMAResume(SPI_HandleTypeDef *hspi);
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi);
 
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi);
HAL_StatusTypeDef HAL_SPI_Abort_IT(SPI_HandleTypeDef *hspi);

void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi);
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi);
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi);
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi);
void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi);
void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi);
void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi);
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi);
void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi);


 



 
 
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi);
uint32_t             HAL_SPI_GetError(SPI_HandleTypeDef *hspi);


 



 

 
 
 

 


 





 





 





 
















 

 


 



 



 



 



 




































  

 


 



 



 

 


 
  


 
typedef struct
{
  uint32_t Prescaler;         
 

  uint32_t CounterMode;       
 

  uint32_t Period;            

 

  uint32_t ClockDivision;     
 

  uint32_t RepetitionCounter;  






 
} TIM_Base_InitTypeDef;



 

typedef struct
{
  uint32_t OCMode;        
 

  uint32_t Pulse;         
 

  uint32_t OCPolarity;    
 

  uint32_t OCNPolarity;   

 
  
  uint32_t OCFastMode;   

 


  uint32_t OCIdleState;   

 

  uint32_t OCNIdleState;  

 
} TIM_OC_InitTypeDef;  



 
typedef struct
{
  uint32_t OCMode;        
 

  uint32_t Pulse;         
 

  uint32_t OCPolarity;    
 

  uint32_t OCNPolarity;   

 

  uint32_t OCIdleState;   

 

  uint32_t OCNIdleState;  

 

  uint32_t ICPolarity;    
 

  uint32_t ICSelection;   
 

  uint32_t ICFilter;      
   
} TIM_OnePulse_InitTypeDef;  




 

typedef struct
{
  uint32_t  ICPolarity;   
 

  uint32_t ICSelection;  
 

  uint32_t ICPrescaler;  
 

  uint32_t ICFilter;     
 
} TIM_IC_InitTypeDef;



 

typedef struct
{
  uint32_t EncoderMode;   
 
                                  
  uint32_t IC1Polarity;   
 

  uint32_t IC1Selection;  
 

  uint32_t IC1Prescaler;  
 

  uint32_t IC1Filter;     
 
                                  
  uint32_t IC2Polarity;   
 

  uint32_t IC2Selection;  
 

  uint32_t IC2Prescaler;  
 

  uint32_t IC2Filter;     
 
} TIM_Encoder_InitTypeDef;



  
typedef struct
{
  uint32_t ClockSource;     
  
  uint32_t ClockPolarity;   
 
  uint32_t ClockPrescaler;  
 
  uint32_t ClockFilter;    
 
}TIM_ClockConfigTypeDef;



  
typedef struct
{ 
  uint32_t ClearInputState;      
   
  uint32_t ClearInputSource;     
  
  uint32_t ClearInputPolarity;   
 
  uint32_t ClearInputPrescaler;  
 
  uint32_t ClearInputFilter;    
 
}TIM_ClearInputConfigTypeDef;



  
typedef struct {
  uint32_t  SlaveMode;         
  
  uint32_t  InputTrigger;      
 
  uint32_t  TriggerPolarity;   
 
  uint32_t  TriggerPrescaler;  
 
  uint32_t  TriggerFilter;     
   

}TIM_SlaveConfigTypeDef;



  
typedef enum
{
  HAL_TIM_STATE_RESET             = 0x00U,     
  HAL_TIM_STATE_READY             = 0x01U,     
  HAL_TIM_STATE_BUSY              = 0x02U,     
  HAL_TIM_STATE_TIMEOUT           = 0x03U,     
  HAL_TIM_STATE_ERROR             = 0x04U      
}HAL_TIM_StateTypeDef;



  
typedef enum
{
  HAL_TIM_ACTIVE_CHANNEL_1        = 0x01U,     
  HAL_TIM_ACTIVE_CHANNEL_2        = 0x02U,     
  HAL_TIM_ACTIVE_CHANNEL_3        = 0x04U,     
  HAL_TIM_ACTIVE_CHANNEL_4        = 0x08U,     
  HAL_TIM_ACTIVE_CHANNEL_CLEARED  = 0x00U      
}HAL_TIM_ActiveChannel;



  
typedef struct
{
  TIM_TypeDef                 *Instance;      
  TIM_Base_InitTypeDef        Init;           
  HAL_TIM_ActiveChannel       Channel;        
  DMA_HandleTypeDef           *hdma[7];      
 
  HAL_LockTypeDef             Lock;           
  volatile HAL_TIM_StateTypeDef   State;          
}TIM_HandleTypeDef;


 

 


 



 


 



 


 



 


 



 


 



 


 



 



 



 


 



 


 



 


 



 


  



 


  



 
                                 


 



 


 



 



 



 


  



 


 



 
   


 



  


 
  


   


 



 


 



 



 



 


 



 


 



 


 



 


 



 


 



 


 



 


 



   


 
  


 


 
  


 


   


 


 
  


 


 
  


 


   
  


   


  
  


 


 



 


  
  


 


   



 


 



 


 




 


  



 


  



 


 



 


  



 


  



    
  
 


 



 





 





 






 


 




 






 














 















 













 













 






















 






















 















 














 







 






 

















 













 






 





 







 




 










 







 


















 















 
    







 











 
















 


 

 



































  

 


 



 



  

  


 
  


 

typedef struct
{

  uint32_t IC1Polarity;            
 

  uint32_t IC1Prescaler;        
 

  uint32_t IC1Filter;           
 

  uint32_t Commutation_Delay;  
 
} TIM_HallSensor_InitTypeDef;



  
typedef struct {
  uint32_t  MasterOutputTrigger;   
 

  uint32_t  MasterSlaveMode;       
 
}TIM_MasterConfigTypeDef;



  
typedef struct
{
  uint32_t OffStateRunMode;            
 
  uint32_t OffStateIDLEMode;          
 
  uint32_t LockLevel;                     
                              
  uint32_t DeadTime;                     
 
  uint32_t BreakState;                   
 
  uint32_t BreakPolarity;                 
 
  uint32_t AutomaticOutput;               
            
}TIM_BreakDeadTimeConfigTypeDef;


 
  
 


 
  


 




 




  
 
 


 



 
 
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef* htim, TIM_HallSensor_InitTypeDef* sConfig);
HAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef* htim);

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* htim);
void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef* htim);

  
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef* htim);
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef* htim);
 
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef* htim);
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef* htim);
 
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef* htim, uint32_t *pData, uint16_t Length);
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef* htim);


 



 
 
 
HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef* htim, uint32_t Channel);
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef* htim, uint32_t Channel);

 
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef* htim, uint32_t Channel);
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef* htim, uint32_t Channel);

 
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef* htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef* htim, uint32_t Channel);


 



 
 
 
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef* htim, uint32_t Channel);
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef* htim, uint32_t Channel);

 
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef* htim, uint32_t Channel);
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef* htim, uint32_t Channel);
 
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef* htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef* htim, uint32_t Channel);


 



 
 
 
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef* htim, uint32_t OutputChannel);
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef* htim, uint32_t OutputChannel);

 
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef* htim, uint32_t OutputChannel);
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef* htim, uint32_t OutputChannel);


 



 
 
HAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent(TIM_HandleTypeDef* htim, uint32_t  InputTrigger, uint32_t  CommutationSource);
HAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent_IT(TIM_HandleTypeDef* htim, uint32_t  InputTrigger, uint32_t  CommutationSource);
HAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent_DMA(TIM_HandleTypeDef* htim, uint32_t  InputTrigger, uint32_t  CommutationSource);
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef* htim, TIM_MasterConfigTypeDef * sMasterConfig);
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef* htim, TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig);
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef* htim, uint32_t Remap);


 



  
 
void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef* htim);
void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef* htim);
void TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma);


 



 
 
HAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(TIM_HandleTypeDef* htim);


  



  

 
 
 
 


 




   
  
 


 
  


 



  



 
    


 

 


 



 

 
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim);
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim);
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim);
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim);
 
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim);
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim);
 
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim);
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim);
 
HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length);
HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim);


 



 
 
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim);
HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim);
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim);
void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim);
 
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
 
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
 
HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);



 



 
 
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim);
HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim);
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim);
void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim);
 
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
 
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
 
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);



 



 
 
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim);
HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim);
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim);
void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim);
 
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
 
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
 
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);



 



 
 
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode);
HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim);
void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim);
void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim);
 
HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel);

 
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);



 



 
 
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig);
HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim);
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim);
void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim);
  
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
 
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
 
HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1, uint32_t *pData2, uint16_t Length);
HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);



 



 
 
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim);



 



 
 
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel);
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel);
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel);
HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OnePulse_InitTypeDef* sConfig, uint32_t OutputChannel,  uint32_t InputChannel);
HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim, TIM_ClearInputConfigTypeDef * sClearInputConfig, uint32_t Channel);
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig);    
HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection);
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig);
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization_IT(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig);
HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc,                                               uint32_t  *BurstBuffer, uint32_t  BurstLength);
HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc);
HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc,                                               uint32_t  *BurstBuffer, uint32_t  BurstLength);
HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc);
HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource);
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel);



 



 
 
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim);
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim);
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim);
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim);
void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim);
void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim);



 



 
 
HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim);
HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim);
HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim);
HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim);
HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim);
HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim);



 
  


 
  
 


 



 


                              











































  



   

 


 
  


 

 


 
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure);
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, uint32_t TIM_ICFilter);
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma);
void TIM_DMAError(DMA_HandleTypeDef *hdma);
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma);
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState);  


  
      


  



  
  


 




































  

 


 



 



  

  


 



  
typedef struct
{
  uint32_t BaudRate;                  



 

  uint32_t WordLength;                
 

  uint32_t StopBits;                  
 

  uint32_t Parity;                    




 
 
  uint32_t Mode;                      
 

  uint32_t HwFlowCtl;                 

 
  
  uint32_t OverSampling;              
  
}UART_InitTypeDef;







































  
typedef enum
{
  HAL_UART_STATE_RESET             = 0x00U,    
 
  HAL_UART_STATE_READY             = 0x20U,    
 
  HAL_UART_STATE_BUSY              = 0x24U,    
 
  HAL_UART_STATE_BUSY_TX           = 0x21U,    
 
  HAL_UART_STATE_BUSY_RX           = 0x22U,    
 
  HAL_UART_STATE_BUSY_TX_RX        = 0x23U,    

 
  HAL_UART_STATE_TIMEOUT           = 0xA0U,    
 
  HAL_UART_STATE_ERROR             = 0xE0U     
 
}HAL_UART_StateTypeDef;



   
typedef struct
{
  USART_TypeDef                 *Instance;         
  
  UART_InitTypeDef              Init;              
  
  uint8_t                       *pTxBuffPtr;       
  
  uint16_t                      TxXferSize;        
  
  volatile uint16_t                 TxXferCount;       
  
  uint8_t                       *pRxBuffPtr;       
  
  uint16_t                      RxXferSize;        
  
  volatile uint16_t                 RxXferCount;         
  
  DMA_HandleTypeDef             *hdmatx;           
    
  DMA_HandleTypeDef             *hdmarx;           
  
  HAL_LockTypeDef               Lock;              

  volatile HAL_UART_StateTypeDef    gState;           

 
  
  volatile HAL_UART_StateTypeDef    RxState;          
 
  
  volatile uint32_t                 ErrorCode;         

}UART_HandleTypeDef;


 

 


 




  


 



 


 



 


  



  


  



  


 



  


 
    
 

  


 



 


 



   


 
                                         


 


 





 


 










  





 



 
  
 


 






 



 


















 

     





















 






 
                                              





 






 






 






 
                                                 















 















 















 













 













 













 













 




      




       




     




     


 
    
 


 
  


     
 
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart);
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart);
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength);
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod);
HAL_StatusTypeDef HAL_UART_DeInit (UART_HandleTypeDef *huart);
void HAL_UART_MspInit(UART_HandleTypeDef *huart);
void HAL_UART_MspDeInit(UART_HandleTypeDef *huart);


 



 
 
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout);
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout);
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart);
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart);
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart);
 
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart);
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart);
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart);
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart);
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart);
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart);

void HAL_UART_IRQHandler(UART_HandleTypeDef *huart);
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart);
void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart);
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart);
void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart);
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart);
void HAL_UART_AbortCpltCallback (UART_HandleTypeDef *huart);
void HAL_UART_AbortTransmitCpltCallback (UART_HandleTypeDef *huart);
void HAL_UART_AbortReceiveCpltCallback (UART_HandleTypeDef *huart);


 



 
 
HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart);
HAL_StatusTypeDef HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart);
HAL_StatusTypeDef HAL_MultiProcessor_ExitMuteMode(UART_HandleTypeDef *huart);
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart);
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart);


 



 
 
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart);
uint32_t              HAL_UART_GetError(UART_HandleTypeDef *huart);


  



  
 
 
 


 


  


 

 


 


 


 



 

 


 



 



  



 



 




































  

 


 



 



  

  


 
   


  
typedef struct
{
  uint32_t BaudRate;                  


 

  uint32_t WordLength;                
 

  uint32_t StopBits;                  
 

  uint32_t Parity;                   




 
 
  uint32_t Mode;                      
 

  uint32_t CLKPolarity;               
 

  uint32_t CLKPhase;                  
 

  uint32_t CLKLastBit;                

 
}USART_InitTypeDef;



  
typedef enum
{
  HAL_USART_STATE_RESET             = 0x00U,     
  HAL_USART_STATE_READY             = 0x01U,     
  HAL_USART_STATE_BUSY              = 0x02U,        
  HAL_USART_STATE_BUSY_TX           = 0x12U,      
  HAL_USART_STATE_BUSY_RX           = 0x22U,     
  HAL_USART_STATE_BUSY_TX_RX        = 0x32U,     
  HAL_USART_STATE_TIMEOUT           = 0x03U,     
  HAL_USART_STATE_ERROR             = 0x04U            
}HAL_USART_StateTypeDef;



   
typedef struct
{
  USART_TypeDef                 *Instance;         
  
  USART_InitTypeDef             Init;              
  
  uint8_t                       *pTxBuffPtr;       
  
  uint16_t                      TxXferSize;        
  
  volatile uint16_t                 TxXferCount;       
  
  uint8_t                       *pRxBuffPtr;       
  
  uint16_t                      RxXferSize;        
  
  volatile uint16_t                 RxXferCount;         
  
  DMA_HandleTypeDef             *hdmatx;           
    
  DMA_HandleTypeDef             *hdmarx;           
  
  HAL_LockTypeDef                Lock;             
  
  volatile HAL_USART_StateTypeDef    State;            
  
  volatile uint32_t                  ErrorCode;        

}USART_HandleTypeDef;


 

 


 




  


 



 


 



 


  



  


  



  


 
    


  


  



 


  



 


 



 


 



 


 





 


 










   




 



 

 


 





 















 



















 





 
                                               




 





 





 





 














 
    












 




      




       





 





  



 
 


 



 
 
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart);
HAL_StatusTypeDef HAL_USART_DeInit(USART_HandleTypeDef *husart);
void HAL_USART_MspInit(USART_HandleTypeDef *husart);
void HAL_USART_MspDeInit(USART_HandleTypeDef *husart);


 



 
 
HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size, uint32_t Timeout);
HAL_StatusTypeDef HAL_USART_Receive(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size, uint32_t Timeout);
HAL_StatusTypeDef HAL_USART_TransmitReceive(USART_HandleTypeDef *husart, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout);
HAL_StatusTypeDef HAL_USART_Transmit_IT(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size);
HAL_StatusTypeDef HAL_USART_Receive_IT(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size);
HAL_StatusTypeDef HAL_USART_TransmitReceive_IT(USART_HandleTypeDef *husart, uint8_t *pTxData, uint8_t *pRxData,  uint16_t Size);
HAL_StatusTypeDef HAL_USART_Transmit_DMA(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size);
HAL_StatusTypeDef HAL_USART_Receive_DMA(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size);
HAL_StatusTypeDef HAL_USART_TransmitReceive_DMA(USART_HandleTypeDef *husart, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size);
HAL_StatusTypeDef HAL_USART_DMAPause(USART_HandleTypeDef *husart);
HAL_StatusTypeDef HAL_USART_DMAResume(USART_HandleTypeDef *husart);
HAL_StatusTypeDef HAL_USART_DMAStop(USART_HandleTypeDef *husart);
 
HAL_StatusTypeDef HAL_USART_Abort(USART_HandleTypeDef *husart);
HAL_StatusTypeDef HAL_USART_Abort_IT(USART_HandleTypeDef *husart);

void HAL_USART_IRQHandler(USART_HandleTypeDef *husart);
void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart);
void HAL_USART_TxHalfCpltCallback(USART_HandleTypeDef *husart);
void HAL_USART_RxCpltCallback(USART_HandleTypeDef *husart);
void HAL_USART_RxHalfCpltCallback(USART_HandleTypeDef *husart);
void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart);
void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart);
void HAL_USART_AbortCpltCallback (USART_HandleTypeDef *husart);


  



 
 
HAL_USART_StateTypeDef HAL_USART_GetState(USART_HandleTypeDef *husart);
uint32_t               HAL_USART_GetError(USART_HandleTypeDef *husart);


  



 
 
 
 


 


  



 

 


 



 

 


 



 



  



 
  


 






































  

 


 



 



  

 


 



 
typedef struct
{
  uint32_t Prescaler;     
 

  uint32_t Window;        
 

  uint32_t Counter;       
 

  uint32_t EWIMode ;      
 

}WWDG_InitTypeDef;



 
typedef struct
{
  WWDG_TypeDef                 *Instance;   

  WWDG_InitTypeDef             Init;        

}WWDG_HandleTypeDef;


 

 



 



 


 




 


 



  


 



 


 



 

 



 





 


 



 





 









 








 







 








 








 







 



 

 


 



 
 
HAL_StatusTypeDef     HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg);
void                  HAL_WWDG_MspInit(WWDG_HandleTypeDef *hwwdg);


 



 
 
HAL_StatusTypeDef     HAL_WWDG_Refresh(WWDG_HandleTypeDef *hwwdg);
void                  HAL_WWDG_IRQHandler(WWDG_HandleTypeDef *hwwdg);
void                  HAL_WWDG_EarlyWakeupCallback(WWDG_HandleTypeDef* hwwdg);


 



 



 



 



 


   
 
    


  



 


 

 



 



  

 
 

 


 


 



 


 


 


 




 

 


 


 
 
HAL_StatusTypeDef HAL_Init(void);
HAL_StatusTypeDef HAL_DeInit(void);
void HAL_MspInit(void);
void HAL_MspDeInit(void);
HAL_StatusTypeDef HAL_InitTick (uint32_t TickPriority);


 



 
 
void HAL_IncTick(void);
void HAL_Delay(volatile uint32_t Delay);
uint32_t HAL_GetTick(void);
void HAL_SuspendTick(void);
void HAL_ResumeTick(void);
uint32_t HAL_GetHalVersion(void);
uint32_t HAL_GetREVID(void);
uint32_t HAL_GetDEVID(void);
void HAL_DBGMCU_EnableDBGSleepMode(void);
void HAL_DBGMCU_DisableDBGSleepMode(void);
void HAL_DBGMCU_EnableDBGStopMode(void);
void HAL_DBGMCU_DisableDBGStopMode(void);
void HAL_DBGMCU_EnableDBGStandbyMode(void);
void HAL_DBGMCU_DisableDBGStandbyMode(void);
void HAL_EnableCompensationCell(void);
void HAL_DisableCompensationCell(void);
void HAL_GetUID(uint32_t *UID);


 



 
 
 


 


 
 


 


 
 
 


 



  
  


 



 




 


 
 
 
 


 
 
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);

static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter);
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter);
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter);
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter);
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter);

static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter);

static void TIM_ITRx_SetConfig(TIM_TypeDef* TIMx, uint16_t TIM_ITRx);
static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma);
static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma);
static void TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                     TIM_SlaveConfigTypeDef * sSlaveConfig);


 
  
 


 





















 






 
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
   
  if(htim == 0)
  {
    return HAL_ERROR;
  }
  
   
  ((void)0U); 
  ((void)0U);
  ((void)0U);
  
  if(htim->State == HAL_TIM_STATE_RESET)
  {  
     
    htim->Lock = HAL_UNLOCKED;
     
    HAL_TIM_Base_MspInit(htim);
  }
  
   
  htim->State= HAL_TIM_STATE_BUSY;
  
   
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
  
   
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}






 
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
{  
   
  ((void)0U);

  htim->State = HAL_TIM_STATE_BUSY;
   
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U);
    
   
  HAL_TIM_Base_MspDeInit(htim);
  
     
  htim->State = HAL_TIM_STATE_RESET; 
  
   
  do{ (htim)->Lock = HAL_UNLOCKED; }while (0U);

  return HAL_OK;
}






 
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
   
  ((void)(htim));
  

 
}






 
__weak void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim)
{
   
  ((void)(htim));
  

 
}






 
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
   
  ((void)0U);
  
   
  htim->State= HAL_TIM_STATE_BUSY;
  
   
  ((htim)->Instance ->CR1|=((0x1U << (0U))));
  
   
  htim->State= HAL_TIM_STATE_READY;
  
   
  return HAL_OK;
}






 
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
   
  ((void)0U);
  
   
  htim->State= HAL_TIM_STATE_BUSY;
  
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U);
  
   
  htim->State= HAL_TIM_STATE_READY;
  
   
  return HAL_OK;
}






 
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
   
  ((void)0U);
  
   
  ((htim)->Instance ->DIER |= (((0x1U << (0U)))));
      
   
  ((htim)->Instance ->CR1|=((0x1U << (0U))));
      
   
  return HAL_OK;
}






 
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
   
  ((void)0U);
   
  ((htim)->Instance ->DIER &= ~(((0x1U << (0U)))));
      
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U);
    
   
  return HAL_OK;
}








 
HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length)
{
   
  ((void)0U); 
  
  if((htim->State == HAL_TIM_STATE_BUSY))
  {
     return HAL_BUSY;
  }
  else if((htim->State == HAL_TIM_STATE_READY))
  {
    if((pData == 0U) && (Length > 0)) 
    {
      return HAL_ERROR;                                    
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
    }
  }  
   
  htim->hdma[((uint16_t)0x0000)]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
     
   
  htim->hdma[((uint16_t)0x0000)]->XferErrorCallback = TIM_DMAError ;
  
   
  HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0000)], (uint32_t)pData, (uint32_t)&htim->Instance->ARR, Length);
  
   
  ((htim)->Instance ->DIER |= (((0x1U << (8U)))));

   
  ((htim)->Instance ->CR1|=((0x1U << (0U))));  
  
   
  return HAL_OK;
}






 
HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim)
{
   
  ((void)0U);
  
   
  ((htim)->Instance ->DIER &= ~(((0x1U << (8U)))));
      
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U);
    
   
  htim->State = HAL_TIM_STATE_READY;
      
   
  return HAL_OK;
}


 
  




















 






 
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef* htim)
{
   
  if(htim == 0)
  {
    return HAL_ERROR;
  }

   
  ((void)0U);
  ((void)0U);
  ((void)0U);
 
  if(htim->State == HAL_TIM_STATE_RESET)
  { 
     
    htim->Lock = HAL_UNLOCKED;
     
    HAL_TIM_OC_MspInit(htim);
  }
  
   
  htim->State= HAL_TIM_STATE_BUSY;
  
     
  TIM_Base_SetConfig(htim->Instance,  &htim->Init); 
  
   
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}






 
HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim)
{
   
  ((void)0U);
  
   htim->State = HAL_TIM_STATE_BUSY;
   
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U);
  
   
  HAL_TIM_OC_MspDeInit(htim);
    
     
  htim->State = HAL_TIM_STATE_RESET; 

   
  do{ (htim)->Lock = HAL_UNLOCKED; }while (0U);

  return HAL_OK;
}






 
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
   
  ((void)(htim));
  

 
}






 
__weak void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim)
{
   
  ((void)(htim));
  

 
}












 
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
   
  ((void)0U);
  
   
  TIM_CCxChannelCmd(htim->Instance, Channel, 0x00000001U);
  
  if((((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)  
  {
     
    ((htim)->Instance ->BDTR|=((0x1U << (15U))));
  }
  
   
  ((htim)->Instance ->CR1|=((0x1U << (0U)))); 
  
   
  return HAL_OK;
}












 
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
   
  ((void)0U);
  
   
  TIM_CCxChannelCmd(htim->Instance, Channel, 0x00000000U);
  
  if((((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)  
  {
     
    do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->BDTR &= ~((0x1U << (15U))); } } } while(0U);
  }  
  
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U);  
  
   
  return HAL_OK;
}  












 
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
   
  ((void)0U);
  
  switch (Channel)
  {
    case 0x00000000U:
    {       
       
      ((htim)->Instance ->DIER |= (((0x1U << (1U)))));
    }
    break;
    
    case 0x00000004U:
    {
       
      ((htim)->Instance ->DIER |= (((0x1U << (2U)))));
    }
    break;
    
    case 0x00000008U:
    {
       
      ((htim)->Instance ->DIER |= (((0x1U << (3U)))));
    }
    break;
    
    case 0x0000000CU:
    {
       
      ((htim)->Instance ->DIER |= (((0x1U << (4U)))));
    }
    break;
    
    default:
    break;
  } 

   
  TIM_CCxChannelCmd(htim->Instance, Channel, 0x00000001U);
  
  if((((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)  
  {
     
    ((htim)->Instance ->BDTR|=((0x1U << (15U))));
  }

   
  ((htim)->Instance ->CR1|=((0x1U << (0U))));
  
   
  return HAL_OK;
}












 
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
   
  ((void)0U);
  
  switch (Channel)
  {
    case 0x00000000U:
    {       
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (1U)))));
    }
    break;
    
    case 0x00000004U:
    {
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (2U)))));
    }
    break;
    
    case 0x00000008U:
    {
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (3U)))));
    }
    break;
    
    case 0x0000000CU:
    {
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (4U)))));
    }
    break;
    
    default:
    break; 
  } 
  
   
  TIM_CCxChannelCmd(htim->Instance, Channel, 0x00000000U); 
  
  if((((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)  
  {
     
    do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->BDTR &= ~((0x1U << (15U))); } } } while(0U);
  }
  
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U);  
  
   
  return HAL_OK;
}














 
HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
   
  ((void)0U);
  
  if((htim->State == HAL_TIM_STATE_BUSY))
  {
     return HAL_BUSY;
  }
  else if((htim->State == HAL_TIM_STATE_READY))
  {
    if(((uint32_t)pData == 0U) && (Length > 0)) 
    {
      return HAL_ERROR;                                    
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
    }
  }    
  switch (Channel)
  {
    case 0x00000000U:
    {      
       
      htim->hdma[((uint16_t)0x0001)]->XferCpltCallback = TIM_DMADelayPulseCplt;
     
       
      htim->hdma[((uint16_t)0x0001)]->XferErrorCallback = TIM_DMAError ;
      
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0001)], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length);
      
       
      ((htim)->Instance ->DIER |= (((0x1U << (9U)))));
    }
    break;
    
    case 0x00000004U:
    {
       
      htim->hdma[((uint16_t)0x0002)]->XferCpltCallback = TIM_DMADelayPulseCplt;
     
       
      htim->hdma[((uint16_t)0x0002)]->XferErrorCallback = TIM_DMAError ;
      
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0002)], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length);
      
       
      ((htim)->Instance ->DIER |= (((0x1U << (10U)))));
    }
    break;
    
    case 0x00000008U:
    {
       
      htim->hdma[((uint16_t)0x0003)]->XferCpltCallback = TIM_DMADelayPulseCplt;
     
       
      htim->hdma[((uint16_t)0x0003)]->XferErrorCallback = TIM_DMAError ;
      
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0003)], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,Length);
      
       
      ((htim)->Instance ->DIER |= (((0x1U << (11U)))));
    }
    break;
    
    case 0x0000000CU:
    {
      
      htim->hdma[((uint16_t)0x0004)]->XferCpltCallback = TIM_DMADelayPulseCplt;
     
       
      htim->hdma[((uint16_t)0x0004)]->XferErrorCallback = TIM_DMAError ;
      
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0004)], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length);
      
       
      ((htim)->Instance ->DIER |= (((0x1U << (12U)))));
    }
    break;
    
    default:
    break;
  }

   
  TIM_CCxChannelCmd(htim->Instance, Channel, 0x00000001U);
  
  if((((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)  
  {
     
    ((htim)->Instance ->BDTR|=((0x1U << (15U))));
  }  
  
   
  ((htim)->Instance ->CR1|=((0x1U << (0U)))); 
  
   
  return HAL_OK;
}












 
HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
   
  ((void)0U);
  
  switch (Channel)
  {
    case 0x00000000U:
    {       
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (9U)))));
    }
    break;
    
    case 0x00000004U:
    {
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (10U)))));
    }
    break;
    
    case 0x00000008U:
    {
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (11U)))));
    }
    break;
    
    case 0x0000000CU:
    {
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (12U)))));
    }
    break;
    
    default:
    break;
  } 
  
   
  TIM_CCxChannelCmd(htim->Instance, Channel, 0x00000000U);
  
  if((((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)  
  {
     
    do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->BDTR &= ~((0x1U << (15U))); } } } while(0U);
  }
  
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U);
  
   
  htim->State = HAL_TIM_STATE_READY;
  
   
  return HAL_OK;
}


 





















 






 
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
   
  if(htim == 0)
  {
    return HAL_ERROR;
  }

   
  ((void)0U);
  ((void)0U);
  ((void)0U);

  if(htim->State == HAL_TIM_STATE_RESET)
  {
     
    htim->Lock = HAL_UNLOCKED;
     
    HAL_TIM_PWM_MspInit(htim);
  }

   
  htim->State= HAL_TIM_STATE_BUSY;  
  
     
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
   
   
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}  






 
HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)
{
   
  ((void)0U);
  
  htim->State = HAL_TIM_STATE_BUSY;
  
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U);
    
   
  HAL_TIM_PWM_MspDeInit(htim);
    
     
  htim->State = HAL_TIM_STATE_RESET; 

   
  do{ (htim)->Lock = HAL_UNLOCKED; }while (0U);

  return HAL_OK;
}






 
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
   
  ((void)(htim));
  

 
}






 
__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)
{
   
  ((void)(htim));
  

 
}












 
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
   
  ((void)0U);

   
  TIM_CCxChannelCmd(htim->Instance, Channel, 0x00000001U);
  
  if((((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)  
  {
     
    ((htim)->Instance ->BDTR|=((0x1U << (15U))));
  }
    
   
  ((htim)->Instance ->CR1|=((0x1U << (0U))));
  
   
  return HAL_OK;
} 












 
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{ 
   
  ((void)0U);
    
   
  TIM_CCxChannelCmd(htim->Instance, Channel, 0x00000000U);
  
  if((((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)  
  {
     
    do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->BDTR &= ~((0x1U << (15U))); } } } while(0U);
  }
  
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U);
  
   
  htim->State = HAL_TIM_STATE_READY;
  
   
  return HAL_OK;
} 












 
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
   
  ((void)0U);
  
  switch (Channel)
  {
    case 0x00000000U:
    {       
       
      ((htim)->Instance ->DIER |= (((0x1U << (1U)))));
    }
    break;
    
    case 0x00000004U:
    {
       
      ((htim)->Instance ->DIER |= (((0x1U << (2U)))));
    }
    break;
    
    case 0x00000008U:
    {
       
      ((htim)->Instance ->DIER |= (((0x1U << (3U)))));
    }
    break;
    
    case 0x0000000CU:
    {
       
      ((htim)->Instance ->DIER |= (((0x1U << (4U)))));
    }
    break;
    
    default:
    break;
  } 
  
   
  TIM_CCxChannelCmd(htim->Instance, Channel, 0x00000001U);
  
  if((((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)  
  {
     
    ((htim)->Instance ->BDTR|=((0x1U << (15U))));
  }

   
  ((htim)->Instance ->CR1|=((0x1U << (0U))));
  
   
  return HAL_OK;
} 












 
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
   
  ((void)0U);
  
  switch (Channel)
  {
    case 0x00000000U:
    {       
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (1U)))));
    }
    break;
    
    case 0x00000004U:
    {
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (2U)))));
    }
    break;
    
    case 0x00000008U:
    {
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (3U)))));
    }
    break;
    
    case 0x0000000CU:
    {
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (4U)))));
    }
    break;
    
    default:
    break; 
  }
  
   
  TIM_CCxChannelCmd(htim->Instance, Channel, 0x00000000U);
  
  if((((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)  
  {
     
    do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->BDTR &= ~((0x1U << (15U))); } } } while(0U);
  }
  
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U);
  
   
  return HAL_OK;
} 














 
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
   
  ((void)0U);
  
  if((htim->State == HAL_TIM_STATE_BUSY))
  {
     return HAL_BUSY;
  }
  else if((htim->State == HAL_TIM_STATE_READY))
  {
    if(((uint32_t)pData == 0U) && (Length > 0)) 
    {
      return HAL_ERROR;                                    
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
    }
  }    
  switch (Channel)
  {
    case 0x00000000U:
    {      
       
      htim->hdma[((uint16_t)0x0001)]->XferCpltCallback = TIM_DMADelayPulseCplt;
     
       
      htim->hdma[((uint16_t)0x0001)]->XferErrorCallback = TIM_DMAError ;
      
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0001)], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length);
      
       
      ((htim)->Instance ->DIER |= (((0x1U << (9U)))));
    }
    break;
    
    case 0x00000004U:
    {
       
      htim->hdma[((uint16_t)0x0002)]->XferCpltCallback = TIM_DMADelayPulseCplt;
     
       
      htim->hdma[((uint16_t)0x0002)]->XferErrorCallback = TIM_DMAError ;
      
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0002)], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length);
      
       
      ((htim)->Instance ->DIER |= (((0x1U << (10U)))));
    }
    break;
    
    case 0x00000008U:
    {
       
      htim->hdma[((uint16_t)0x0003)]->XferCpltCallback = TIM_DMADelayPulseCplt;
     
       
      htim->hdma[((uint16_t)0x0003)]->XferErrorCallback = TIM_DMAError ;
      
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0003)], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,Length);
      
       
      ((htim)->Instance ->DIER |= (((0x1U << (11U)))));
    }
    break;
    
    case 0x0000000CU:
    {
      
      htim->hdma[((uint16_t)0x0004)]->XferCpltCallback = TIM_DMADelayPulseCplt;
     
       
      htim->hdma[((uint16_t)0x0004)]->XferErrorCallback = TIM_DMAError ;
      
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0004)], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length);
      
       
      ((htim)->Instance ->DIER |= (((0x1U << (12U)))));
    }
    break;
    
    default:
    break;
  }

   
  TIM_CCxChannelCmd(htim->Instance, Channel, 0x00000001U);
    
  if((((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)  
  {
     
    ((htim)->Instance ->BDTR|=((0x1U << (15U))));
  }
  
   
  ((htim)->Instance ->CR1|=((0x1U << (0U)))); 
  
   
  return HAL_OK;
}












 
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
   
  ((void)0U);
  
  switch (Channel)
  {
    case 0x00000000U:
    {       
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (9U)))));
    }
    break;
    
    case 0x00000004U:
    {
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (10U)))));
    }
    break;
    
    case 0x00000008U:
    {
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (11U)))));
    }
    break;
    
    case 0x0000000CU:
    {
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (12U)))));
    }
    break;
    
    default:
    break;
  } 
  
   
  TIM_CCxChannelCmd(htim->Instance, Channel, 0x00000000U);
  
  if((((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)  
  {
     
    do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->BDTR &= ~((0x1U << (15U))); } } } while(0U);
  }
  
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U);
  
   
  htim->State = HAL_TIM_STATE_READY;
  
   
  return HAL_OK;
}


 





















 






 
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
   
  if(htim == 0)
  {
    return HAL_ERROR;
  }

   
  ((void)0U);
  ((void)0U);
  ((void)0U); 

  if(htim->State == HAL_TIM_STATE_RESET)
  { 
     
    htim->Lock = HAL_UNLOCKED;
     
    HAL_TIM_IC_MspInit(htim);
  }
  
   
  htim->State= HAL_TIM_STATE_BUSY;   
  
     
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
   
   
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}






 
HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim)
{
   
  ((void)0U);

  htim->State = HAL_TIM_STATE_BUSY;
  
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U);
    
   
  HAL_TIM_IC_MspDeInit(htim);
    
     
  htim->State = HAL_TIM_STATE_RESET;

   
  do{ (htim)->Lock = HAL_UNLOCKED; }while (0U);

  return HAL_OK;
}






 
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
   
  ((void)(htim));
  

 
}






 
__weak void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim)
{
   
  ((void)(htim));
  

 
}












 
HAL_StatusTypeDef HAL_TIM_IC_Start (TIM_HandleTypeDef *htim, uint32_t Channel)
{
   
  ((void)0U);
  
   
  TIM_CCxChannelCmd(htim->Instance, Channel, 0x00000001U);
    
   
  ((htim)->Instance ->CR1|=((0x1U << (0U))));  

   
  return HAL_OK;  
} 












 
HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{ 
   
  ((void)0U);
  
   
  TIM_CCxChannelCmd(htim->Instance, Channel, 0x00000000U);
  
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U); 
  
   
  return HAL_OK;
}












 
HAL_StatusTypeDef HAL_TIM_IC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
   
  ((void)0U);
  
  switch (Channel)
  {
    case 0x00000000U:
    {       
       
      ((htim)->Instance ->DIER |= (((0x1U << (1U)))));
    }
    break;
    
    case 0x00000004U:
    {
       
      ((htim)->Instance ->DIER |= (((0x1U << (2U)))));
    }
    break;
    
    case 0x00000008U:
    {
       
      ((htim)->Instance ->DIER |= (((0x1U << (3U)))));
    }
    break;
    
    case 0x0000000CU:
    {
       
      ((htim)->Instance ->DIER |= (((0x1U << (4U)))));
    }
    break;
    
    default:
    break;
  }  
   
  TIM_CCxChannelCmd(htim->Instance, Channel, 0x00000001U);
    
   
  ((htim)->Instance ->CR1|=((0x1U << (0U))));  

   
  return HAL_OK;  
} 












 
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
   
  ((void)0U);
  
  switch (Channel)
  {
    case 0x00000000U:
    {       
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (1U)))));
    }
    break;
    
    case 0x00000004U:
    {
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (2U)))));
    }
    break;
    
    case 0x00000008U:
    {
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (3U)))));
    }
    break;
    
    case 0x0000000CU:
    {
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (4U)))));
    }
    break;
    
    default:
    break; 
  } 
  
   
  TIM_CCxChannelCmd(htim->Instance, Channel, 0x00000000U); 
  
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U); 
  
   
  return HAL_OK;
}














 
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
   
  ((void)0U);
  ((void)0U);
  
  if((htim->State == HAL_TIM_STATE_BUSY))
  {
     return HAL_BUSY;
  }
  else if((htim->State == HAL_TIM_STATE_READY))
  {
    if((pData == 0U) && (Length > 0)) 
    {
      return HAL_ERROR;                                    
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
    }
  }  
   
  switch (Channel)
  {
    case 0x00000000U:
    {
       
      htim->hdma[((uint16_t)0x0001)]->XferCpltCallback = TIM_DMACaptureCplt;
     
       
      htim->hdma[((uint16_t)0x0001)]->XferErrorCallback = TIM_DMAError ;
      
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0001)], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length); 
      
             
      ((htim)->Instance ->DIER |= (((0x1U << (9U)))));
    }
    break;
    
    case 0x00000004U:
    {
       
      htim->hdma[((uint16_t)0x0002)]->XferCpltCallback = TIM_DMACaptureCplt;
     
       
      htim->hdma[((uint16_t)0x0002)]->XferErrorCallback = TIM_DMAError ;
      
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0002)], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length);
      
       
      ((htim)->Instance ->DIER |= (((0x1U << (10U)))));
    }
    break;
    
    case 0x00000008U:
    {
       
      htim->hdma[((uint16_t)0x0003)]->XferCpltCallback = TIM_DMACaptureCplt;
     
       
      htim->hdma[((uint16_t)0x0003)]->XferErrorCallback = TIM_DMAError ;
      
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0003)], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length);
      
       
      ((htim)->Instance ->DIER |= (((0x1U << (11U)))));
    }
    break;
    
    case 0x0000000CU:
    {
       
      htim->hdma[((uint16_t)0x0004)]->XferCpltCallback = TIM_DMACaptureCplt;
     
       
      htim->hdma[((uint16_t)0x0004)]->XferErrorCallback = TIM_DMAError ;
      
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0004)], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length);
      
       
      ((htim)->Instance ->DIER |= (((0x1U << (12U)))));
    }
    break;
    
    default:
    break;
  }

   
  TIM_CCxChannelCmd(htim->Instance, Channel, 0x00000001U);
   
   
  ((htim)->Instance ->CR1|=((0x1U << (0U)))); 
  
   
  return HAL_OK;
}












 
HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
   
  ((void)0U);
  ((void)0U);
  
  switch (Channel)
  {
    case 0x00000000U:
    {       
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (9U)))));
    }
    break;
    
    case 0x00000004U:
    {
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (10U)))));
    }
    break;
    
    case 0x00000008U:
    {
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (11U)))));
    }
    break;
    
    case 0x0000000CU:
    {
       
      ((htim)->Instance ->DIER &= ~(((0x1U << (12U)))));
    }
    break;
    
    default:
    break;
  }

   
  TIM_CCxChannelCmd(htim->Instance, Channel, 0x00000000U);
  
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U); 
  
   
  htim->State = HAL_TIM_STATE_READY;
  
   
  return HAL_OK;
}  


 
  




















 










 
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
   
  if(htim == 0)
  {
    return HAL_ERROR;
  }

   
  ((void)0U);
  ((void)0U);
  ((void)0U);
  ((void)0U);
  
  if(htim->State == HAL_TIM_STATE_RESET)
  { 
     
    htim->Lock = HAL_UNLOCKED;
     
    HAL_TIM_OnePulse_MspInit(htim);
  }
  
   
  htim->State= HAL_TIM_STATE_BUSY;  
  
   
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
  
   
  htim->Instance->CR1 &= ~(0x1U << (3U));

   
  htim->Instance->CR1 |= OnePulseMode;
   
   
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}






 
HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim)
{
   
  ((void)0U);
  
  htim->State = HAL_TIM_STATE_BUSY;
  
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U);
  
   
  HAL_TIM_OnePulse_MspDeInit(htim);
    
     
  htim->State = HAL_TIM_STATE_RESET;

   
  do{ (htim)->Lock = HAL_UNLOCKED; }while (0U);

  return HAL_OK;
}






 
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
   
  ((void)(htim));
  

 
}






 
__weak void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim)
{
   
  ((void)(htim));
  

 
}










 
HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
   
  ((void)(OutputChannel));

  






 
  
  TIM_CCxChannelCmd(htim->Instance, 0x00000000U, 0x00000001U); 
  TIM_CCxChannelCmd(htim->Instance, 0x00000004U, 0x00000001U); 
  
  if((((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)  
  {
     
    ((htim)->Instance ->BDTR|=((0x1U << (15U))));
  }
  
   
  return HAL_OK;
}










 
HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
   
  ((void)(OutputChannel));

  



 
  
  TIM_CCxChannelCmd(htim->Instance, 0x00000000U, 0x00000000U); 
  TIM_CCxChannelCmd(htim->Instance, 0x00000004U, 0x00000000U); 
    
  if((((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)  
  {
     
    do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->BDTR &= ~((0x1U << (15U))); } } } while(0U);
  }
    
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U); 
  
   
  return HAL_OK;
}










 
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
  






 

   
  ((void)(OutputChannel));

   
  ((htim)->Instance ->DIER |= (((0x1U << (1U)))));
  
   
  ((htim)->Instance ->DIER |= (((0x1U << (2U)))));
  
  TIM_CCxChannelCmd(htim->Instance, 0x00000000U, 0x00000001U); 
  TIM_CCxChannelCmd(htim->Instance, 0x00000004U, 0x00000001U); 
  
  if((((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)  
  {
     
    ((htim)->Instance ->BDTR|=((0x1U << (15U))));
  }
  
   
  return HAL_OK;
}










 
HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
   
  ((void)(OutputChannel));

   
  ((htim)->Instance ->DIER &= ~(((0x1U << (1U)))));  
  
   
  ((htim)->Instance ->DIER &= ~(((0x1U << (2U)))));
  
  



   
  TIM_CCxChannelCmd(htim->Instance, 0x00000000U, 0x00000000U); 
  TIM_CCxChannelCmd(htim->Instance, 0x00000004U, 0x00000000U); 
    
  if((((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((htim->Instance) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)  
  {
     
    do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->BDTR &= ~((0x1U << (15U))); } } } while(0U);
  }
    
   
   do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U);  
  
   
  return HAL_OK;
}


 





















 






 
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig)
{
  uint32_t tmpsmcr = 0U;
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
   
  if(htim == 0)
  {
    return HAL_ERROR;
  }
   
   
  ((void)0U);
  ((void)0U);
  ((void)0U);
  ((void)0U);
  ((void)0U);
  ((void)0U);
  ((void)0U);
  ((void)0U);
  ((void)0U);
  ((void)0U);

  if(htim->State == HAL_TIM_STATE_RESET)
  { 
     
    htim->Lock = HAL_UNLOCKED;
     
    HAL_TIM_Encoder_MspInit(htim);
  }
  
   
  htim->State= HAL_TIM_STATE_BUSY;   
    
   
  htim->Instance->SMCR &= ~(0x7U << (0U));
  
   
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
  
   
  tmpsmcr = htim->Instance->SMCR;

   
  tmpccmr1 = htim->Instance->CCMR1;

   
  tmpccer = htim->Instance->CCER;

   
  tmpsmcr |= sConfig->EncoderMode;

   
  tmpccmr1 &= ~((0x3U << (0U)) | (0x3U << (8U)));
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
  
   
  tmpccmr1 &= ~((0x3U << (2U)) | (0x3U << (10U)));
  tmpccmr1 &= ~((0xFU << (4U)) | (0xFU << (12U)));
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);

   
  tmpccer &= ~((0x1U << (1U)) | (0x1U << (5U)));
  tmpccer &= ~((0x1U << (3U)) | (0x1U << (7U)));
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
  
   
  htim->Instance->SMCR = tmpsmcr;

   
  htim->Instance->CCMR1 = tmpccmr1;

   
  htim->Instance->CCER = tmpccer;
  
   
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}






 
HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim)
{
   
  ((void)0U);
  
  htim->State = HAL_TIM_STATE_BUSY;
  
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U);
  
   
  HAL_TIM_Encoder_MspDeInit(htim);
    
     
  htim->State = HAL_TIM_STATE_RESET;
 
   
  do{ (htim)->Lock = HAL_UNLOCKED; }while (0U);

  return HAL_OK;
}






 
__weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim)
{
   
  ((void)(htim));
  

 
}






 
__weak void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim)
{
   
  ((void)(htim));
  

 
}











 
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
   
  ((void)0U);
  
   
  switch (Channel)
  {
    case 0x00000000U:
    {
      TIM_CCxChannelCmd(htim->Instance, 0x00000000U, 0x00000001U);
      break; 
    }
    case 0x00000004U:
    { 
      TIM_CCxChannelCmd(htim->Instance, 0x00000004U, 0x00000001U); 
      break;
    }  
    default :
    {
     TIM_CCxChannelCmd(htim->Instance, 0x00000000U, 0x00000001U);
     TIM_CCxChannelCmd(htim->Instance, 0x00000004U, 0x00000001U);
     break; 
    }
  }  
   
  ((htim)->Instance ->CR1|=((0x1U << (0U))));
  
   
  return HAL_OK;
}











 
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
   
    ((void)0U);
    
   
  
  switch (Channel)
  {
    case 0x00000000U:
    {
      TIM_CCxChannelCmd(htim->Instance, 0x00000000U, 0x00000000U);
      break; 
    }
    case 0x00000004U:
    { 
      TIM_CCxChannelCmd(htim->Instance, 0x00000004U, 0x00000000U); 
      break;
    }  
    default :
    {
     TIM_CCxChannelCmd(htim->Instance, 0x00000000U, 0x00000000U);
     TIM_CCxChannelCmd(htim->Instance, 0x00000004U, 0x00000000U);
     break; 
    }
  }  
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U);
  
   
  return HAL_OK;
}











 
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
   
  ((void)0U);
  
   
   
  switch (Channel)
  {
    case 0x00000000U:
    {
      TIM_CCxChannelCmd(htim->Instance, 0x00000000U, 0x00000001U);
      ((htim)->Instance ->DIER |= (((0x1U << (1U)))));
      break; 
    }
    case 0x00000004U:
    { 
      TIM_CCxChannelCmd(htim->Instance, 0x00000004U, 0x00000001U);
      ((htim)->Instance ->DIER |= (((0x1U << (2U))))); 
      break;
    }  
    default :
    {
     TIM_CCxChannelCmd(htim->Instance, 0x00000000U, 0x00000001U);
     TIM_CCxChannelCmd(htim->Instance, 0x00000004U, 0x00000001U);
     ((htim)->Instance ->DIER |= (((0x1U << (1U)))));
     ((htim)->Instance ->DIER |= (((0x1U << (2U)))));
     break; 
    }
  }
  
   
  ((htim)->Instance ->CR1|=((0x1U << (0U))));
  
   
  return HAL_OK;
}











 
HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
   
  ((void)0U);
    
  
  
  if(Channel == 0x00000000U)
  {
    TIM_CCxChannelCmd(htim->Instance, 0x00000000U, 0x00000000U); 
    
     
  ((htim)->Instance ->DIER &= ~(((0x1U << (1U)))));
  }  
  else if(Channel == 0x00000004U)
  {  
    TIM_CCxChannelCmd(htim->Instance, 0x00000004U, 0x00000000U); 
    
     
  ((htim)->Instance ->DIER &= ~(((0x1U << (2U)))));
  }  
  else
  {
    TIM_CCxChannelCmd(htim->Instance, 0x00000000U, 0x00000000U); 
    TIM_CCxChannelCmd(htim->Instance, 0x00000004U, 0x00000000U); 
    
     
    ((htim)->Instance ->DIER &= ~(((0x1U << (1U)))));
    ((htim)->Instance ->DIER &= ~(((0x1U << (2U)))));
  }
    
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U);
  
   
  htim->State = HAL_TIM_STATE_READY;
  
   
  return HAL_OK;
}














 
HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1, uint32_t *pData2, uint16_t Length)
{
   
  ((void)0U);
  
  if((htim->State == HAL_TIM_STATE_BUSY))
  {
     return HAL_BUSY;
  }
  else if((htim->State == HAL_TIM_STATE_READY))
  {
    if((((pData1 == 0U) || (pData2 == 0U) )) && (Length > 0)) 
    {
      return HAL_ERROR;                                    
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
    }
  }  
   
  switch (Channel)
  {
    case 0x00000000U:
    {
       
      htim->hdma[((uint16_t)0x0001)]->XferCpltCallback = TIM_DMACaptureCplt;
     
       
      htim->hdma[((uint16_t)0x0001)]->XferErrorCallback = TIM_DMAError ;
      
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0001)], (uint32_t)&htim->Instance->CCR1, (uint32_t )pData1, Length); 
      
             
      ((htim)->Instance ->DIER |= (((0x1U << (9U)))));
            
       
      ((htim)->Instance ->CR1|=((0x1U << (0U))));
      
       
      TIM_CCxChannelCmd(htim->Instance, 0x00000000U, 0x00000001U);
    }
    break;
    
    case 0x00000004U:
    {
       
      htim->hdma[((uint16_t)0x0002)]->XferCpltCallback = TIM_DMACaptureCplt;
     
       
      htim->hdma[((uint16_t)0x0002)]->XferErrorCallback = TIM_DMAError;
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0002)], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2, Length);
      
       
      ((htim)->Instance ->DIER |= (((0x1U << (10U)))));
     
       
      ((htim)->Instance ->CR1|=((0x1U << (0U))));
      
       
      TIM_CCxChannelCmd(htim->Instance, 0x00000004U, 0x00000001U);
    }
    break;
    
    case 0x00000018U:
    {
       
      htim->hdma[((uint16_t)0x0001)]->XferCpltCallback = TIM_DMACaptureCplt;
     
       
      htim->hdma[((uint16_t)0x0001)]->XferErrorCallback = TIM_DMAError ;
      
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0001)], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1, Length);
      
       
      htim->hdma[((uint16_t)0x0002)]->XferCpltCallback = TIM_DMACaptureCplt;
     
       
      htim->hdma[((uint16_t)0x0002)]->XferErrorCallback = TIM_DMAError ;
      
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0002)], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2, Length);
          
      
      ((htim)->Instance ->CR1|=((0x1U << (0U))));
      
       
      TIM_CCxChannelCmd(htim->Instance, 0x00000000U, 0x00000001U);
      TIM_CCxChannelCmd(htim->Instance, 0x00000004U, 0x00000001U);
      
       
      ((htim)->Instance ->DIER |= (((0x1U << (9U)))));
       
      ((htim)->Instance ->DIER |= (((0x1U << (10U)))));
    }
    break;
    
    default:
    break;
  }  
   
  return HAL_OK;
}











 
HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
   
  ((void)0U);
  
  
  
  if(Channel == 0x00000000U)
  {
    TIM_CCxChannelCmd(htim->Instance, 0x00000000U, 0x00000000U); 
    
     
    ((htim)->Instance ->DIER &= ~(((0x1U << (9U)))));
  }  
  else if(Channel == 0x00000004U)
  {  
    TIM_CCxChannelCmd(htim->Instance, 0x00000004U, 0x00000000U); 
    
     
    ((htim)->Instance ->DIER &= ~(((0x1U << (10U)))));
  }  
  else
  {
    TIM_CCxChannelCmd(htim->Instance, 0x00000000U, 0x00000000U); 
    TIM_CCxChannelCmd(htim->Instance, 0x00000004U, 0x00000000U); 
    
     
    ((htim)->Instance ->DIER &= ~(((0x1U << (9U)))));
    ((htim)->Instance ->DIER &= ~(((0x1U << (10U)))));
  }
  
   
  do { if (((htim)->Instance ->CCER & ((uint32_t)((0x1U << (0U)) | (0x1U << (4U)) | (0x1U << (8U)) | (0x1U << (12U))))) == 0U) { if(((htim)->Instance ->CCER & ((uint32_t)((0x1U << (2U)) | (0x1U << (6U)) | (0x1U << (10U))))) == 0U) { (htim)->Instance ->CR1 &= ~((0x1U << (0U))); } } } while(0U);
  
   
  htim->State = HAL_TIM_STATE_READY;
  
   
  return HAL_OK;
}


 
  












 





 
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
   
  if((((htim)->Instance ->SR &(((0x1U << (1U))))) == (((0x1U << (1U))))) != RESET)
  {
    if(((((htim)->Instance ->DIER & (((0x1U << (1U))))) == (((0x1U << (1U))))) ? SET : RESET) !=RESET)
    {
      {
        ((htim)->Instance ->SR = ~(((0x1U << (1U)))));
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
         
        if((htim->Instance->CCMR1 & (0x3U << (0U))) != 0x00U)
        {
          HAL_TIM_IC_CaptureCallback(htim);
        }
         
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
      }
    }
  }
   
  if((((htim)->Instance ->SR &(((0x1U << (2U))))) == (((0x1U << (2U))))) != RESET)
  {
    if(((((htim)->Instance ->DIER & (((0x1U << (2U))))) == (((0x1U << (2U))))) ? SET : RESET) !=RESET)
    {
      ((htim)->Instance ->SR = ~(((0x1U << (2U)))));
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
       
      if((htim->Instance->CCMR1 & (0x3U << (8U))) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
      }
       
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
   
  if((((htim)->Instance ->SR &(((0x1U << (3U))))) == (((0x1U << (3U))))) != RESET)
  {
    if(((((htim)->Instance ->DIER & (((0x1U << (3U))))) == (((0x1U << (3U))))) ? SET : RESET) !=RESET)
    {
      ((htim)->Instance ->SR = ~(((0x1U << (3U)))));
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
       
      if((htim->Instance->CCMR2 & (0x3U << (0U))) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
      }
       
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
   
  if((((htim)->Instance ->SR &(((0x1U << (4U))))) == (((0x1U << (4U))))) != RESET)
  {
    if(((((htim)->Instance ->DIER & (((0x1U << (4U))))) == (((0x1U << (4U))))) ? SET : RESET) !=RESET)
    {
      ((htim)->Instance ->SR = ~(((0x1U << (4U)))));
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
       
      if((htim->Instance->CCMR2 & (0x3U << (8U))) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
      }
       
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
   
  if((((htim)->Instance ->SR &(((0x1U << (0U))))) == (((0x1U << (0U))))) != RESET)
  {
    if(((((htim)->Instance ->DIER & (((0x1U << (0U))))) == (((0x1U << (0U))))) ? SET : RESET) !=RESET)
    {
      ((htim)->Instance ->SR = ~(((0x1U << (0U)))));
      HAL_TIM_PeriodElapsedCallback(htim);
    }
  }
   
  if((((htim)->Instance ->SR &(((0x1U << (7U))))) == (((0x1U << (7U))))) != RESET)
  {
    if(((((htim)->Instance ->DIER & (((0x1U << (7U))))) == (((0x1U << (7U))))) ? SET : RESET) !=RESET)
    {
      ((htim)->Instance ->SR = ~(((0x1U << (7U)))));
      HAL_TIMEx_BreakCallback(htim);
    }
  }
   
  if((((htim)->Instance ->SR &(((0x1U << (6U))))) == (((0x1U << (6U))))) != RESET)
  {
    if(((((htim)->Instance ->DIER & (((0x1U << (6U))))) == (((0x1U << (6U))))) ? SET : RESET) !=RESET)
    {
      ((htim)->Instance ->SR = ~(((0x1U << (6U)))));
      HAL_TIM_TriggerCallback(htim);
    }
  }
   
  if((((htim)->Instance ->SR &(((0x1U << (5U))))) == (((0x1U << (5U))))) != RESET)
  {
    if(((((htim)->Instance ->DIER & (((0x1U << (5U))))) == (((0x1U << (5U))))) ? SET : RESET) !=RESET)
    {
      ((htim)->Instance ->SR = ~(((0x1U << (5U)))));
      HAL_TIMEx_CommutationCallback(htim);
    }
  }
}


 
  

















 
  













 
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
    
  ((void)0U); 
  ((void)0U);
  ((void)0U);
  
   
  do{ if((htim)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (htim)->Lock = HAL_LOCKED; } }while (0U); 
  
  htim->State = HAL_TIM_STATE_BUSY;
  
  switch (Channel)
  {
    case 0x00000000U:
    {
      ((void)0U);
       
      TIM_OC1_SetConfig(htim->Instance, sConfig);
    }
    break;
    
    case 0x00000004U:
    {
      ((void)0U);
       
      TIM_OC2_SetConfig(htim->Instance, sConfig);
    }
    break;
    
    case 0x00000008U:
    {
       ((void)0U);
       
      TIM_OC3_SetConfig(htim->Instance, sConfig);
    }
    break;
    
    case 0x0000000CU:
    {
      ((void)0U);
       
      TIM_OC4_SetConfig(htim->Instance, sConfig);
    }
    break;
    
    default:
    break;    
  }
  htim->State = HAL_TIM_STATE_READY;
  
  do{ (htim)->Lock = HAL_UNLOCKED; }while (0U); 
  
  return HAL_OK;
}














 
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
   
  ((void)0U);
  ((void)0U);
  ((void)0U);
  ((void)0U);
  ((void)0U);
  
  do{ if((htim)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (htim)->Lock = HAL_LOCKED; } }while (0U);
  
  htim->State = HAL_TIM_STATE_BUSY;
  
  if (Channel == 0x00000000U)
  {
     
    TIM_TI1_SetConfig(htim->Instance,
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
     
    htim->Instance->CCMR1 &= ~(0x3U << (2U));

     
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
  }
  else if (Channel == 0x00000004U)
  {
     
    ((void)0U);
    
    TIM_TI2_SetConfig(htim->Instance, 
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);
               
     
    htim->Instance->CCMR1 &= ~(0x3U << (10U));

     
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
  }
  else if (Channel == 0x00000008U)
  {
     
    ((void)0U);
    
    TIM_TI3_SetConfig(htim->Instance,  
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
     
    htim->Instance->CCMR2 &= ~(0x3U << (2U));

     
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
  }
  else
  {
     
    ((void)0U);
    
    TIM_TI4_SetConfig(htim->Instance, 
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
     
    htim->Instance->CCMR2 &= ~(0x3U << (10U));

     
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
  }
  
  htim->State = HAL_TIM_STATE_READY;
    
  do{ (htim)->Lock = HAL_UNLOCKED; }while (0U);
  
  return HAL_OK; 
}














 
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
  do{ if((htim)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (htim)->Lock = HAL_LOCKED; } }while (0U);
  
    
  ((void)0U); 
  ((void)0U);
  ((void)0U);
  ((void)0U);

  htim->State = HAL_TIM_STATE_BUSY;
    
  switch (Channel)
  {
    case 0x00000000U:
    {
      ((void)0U);
       
      TIM_OC1_SetConfig(htim->Instance, sConfig);
      
       
      htim->Instance->CCMR1 |= (0x1U << (3U));
      
       
      htim->Instance->CCMR1 &= ~(0x1U << (2U));
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
    }
    break;
    
    case 0x00000004U:
    {
      ((void)0U);
       
      TIM_OC2_SetConfig(htim->Instance, sConfig);
      
       
      htim->Instance->CCMR1 |= (0x1U << (11U));
      
       
      htim->Instance->CCMR1 &= ~(0x1U << (10U));
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
    }
    break;
    
    case 0x00000008U:
    {
      ((void)0U);
       
      TIM_OC3_SetConfig(htim->Instance, sConfig);
      
       
      htim->Instance->CCMR2 |= (0x1U << (3U));
      
      
      htim->Instance->CCMR2 &= ~(0x1U << (2U));
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
    }
    break;
    
    case 0x0000000CU:
    {
      ((void)0U);
       
      TIM_OC4_SetConfig(htim->Instance, sConfig);
      
       
      htim->Instance->CCMR2 |= (0x1U << (11U));
      
      
      htim->Instance->CCMR2 &= ~(0x1U << (10U));
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
    }
    break;
    
    default:
    break;    
  }
  
  htim->State = HAL_TIM_STATE_READY;
    
  do{ (htim)->Lock = HAL_UNLOCKED; }while (0U);
  
  return HAL_OK;
}
















 
HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim,  TIM_OnePulse_InitTypeDef* sConfig, uint32_t OutputChannel,  uint32_t InputChannel)
{
  TIM_OC_InitTypeDef temp1;
  
   
  ((void)0U);
  ((void)0U);

  if(OutputChannel != InputChannel)  
  {
    do{ if((htim)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (htim)->Lock = HAL_LOCKED; } }while (0U);
  
    htim->State = HAL_TIM_STATE_BUSY;

       
    temp1.OCMode = sConfig->OCMode;
    temp1.Pulse = sConfig->Pulse;
    temp1.OCPolarity = sConfig->OCPolarity;
    temp1.OCNPolarity = sConfig->OCNPolarity;
    temp1.OCIdleState = sConfig->OCIdleState;
    temp1.OCNIdleState = sConfig->OCNIdleState; 
    
    switch (OutputChannel)
    {
      case 0x00000000U:
      {
        ((void)0U);
      
        TIM_OC1_SetConfig(htim->Instance, &temp1); 
      }
      break;
      case 0x00000004U:
      {
        ((void)0U);
      
        TIM_OC2_SetConfig(htim->Instance, &temp1);
      }
      break;
      default:
      break;  
    } 
    switch (InputChannel)
    {
      case 0x00000000U:
      {
        ((void)0U);
      
        TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity,
                        sConfig->ICSelection, sConfig->ICFilter);
               
         
        htim->Instance->CCMR1 &= ~(0x3U << (2U));

         
        htim->Instance->SMCR &= ~(0x7U << (4U));
        htim->Instance->SMCR |= 0x00000050U;
      
               
        htim->Instance->SMCR &= ~(0x7U << (0U));
        htim->Instance->SMCR |= 0x00000006U;
      }
      break;
      case 0x00000004U:
      {
        ((void)0U);
      
        TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity,
                 sConfig->ICSelection, sConfig->ICFilter);
               
         
        htim->Instance->CCMR1 &= ~(0x3U << (10U));

         
        htim->Instance->SMCR &= ~(0x7U << (4U));
        htim->Instance->SMCR |= 0x00000060U;
      
               
        htim->Instance->SMCR &= ~(0x7U << (0U));
        htim->Instance->SMCR |= 0x00000006U;
      }
      break;
    
      default:
      break;  
    }
  
    htim->State = HAL_TIM_STATE_READY;
    
    do{ (htim)->Lock = HAL_UNLOCKED; }while (0U);
  
    return HAL_OK;
  }
  else
  {
    return HAL_ERROR;
  }
} 







































 
HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc,
                                              uint32_t* BurstBuffer, uint32_t  BurstLength)
{
   
  ((void)0U);
  ((void)0U);
  ((void)0U);
  ((void)0U);
  
  if((htim->State == HAL_TIM_STATE_BUSY))
  {
     return HAL_BUSY;
  }
  else if((htim->State == HAL_TIM_STATE_READY))
  {
    if((BurstBuffer == 0U) && (BurstLength > 0U)) 
    {
      return HAL_ERROR;                                    
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
    }
  }
  switch(BurstRequestSrc)
  {
    case ((0x1U << (8U))):
    {  
       
      htim->hdma[((uint16_t)0x0000)]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
     
       
      htim->hdma[((uint16_t)0x0000)]->XferErrorCallback = TIM_DMAError ;
  
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0000)], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U); 
    }
    break;
    case ((0x1U << (9U))):
    {  
       
      htim->hdma[((uint16_t)0x0001)]->XferCpltCallback = TIM_DMADelayPulseCplt;
     
       
      htim->hdma[((uint16_t)0x0001)]->XferErrorCallback = TIM_DMAError ;
  
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0001)], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);     
    }
    break;
    case ((0x1U << (10U))):
    {  
       
      htim->hdma[((uint16_t)0x0002)]->XferCpltCallback = TIM_DMADelayPulseCplt;
     
       
      htim->hdma[((uint16_t)0x0002)]->XferErrorCallback = TIM_DMAError ;
  
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0002)], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);     
    }
    break;
    case ((0x1U << (11U))):
    {  
       
      htim->hdma[((uint16_t)0x0003)]->XferCpltCallback = TIM_DMADelayPulseCplt;
     
       
      htim->hdma[((uint16_t)0x0003)]->XferErrorCallback = TIM_DMAError ;
  
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0003)], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);     
    }
    break;
    case ((0x1U << (12U))):
    {  
       
      htim->hdma[((uint16_t)0x0004)]->XferCpltCallback = TIM_DMADelayPulseCplt;
     
       
      htim->hdma[((uint16_t)0x0004)]->XferErrorCallback = TIM_DMAError ;
  
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0004)], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);     
    }
    break;
    case ((0x1U << (13U))):
    {  
       
      htim->hdma[((uint16_t)0x0005)]->XferCpltCallback = TIMEx_DMACommutationCplt;
     
       
      htim->hdma[((uint16_t)0x0005)]->XferErrorCallback = TIM_DMAError ;
  
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0005)], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);     
    }
    break;
    case ((0x1U << (14U))):
    {  
       
      htim->hdma[((uint16_t)0x0006)]->XferCpltCallback = TIM_DMATriggerCplt;
     
       
      htim->hdma[((uint16_t)0x0006)]->XferErrorCallback = TIM_DMAError ;
  
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0006)], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);     
    }
    break;
    default:
    break;  
  }
    
   htim->Instance->DCR = BurstBaseAddress | BurstLength;  
   
    
   ((htim)->Instance ->DIER |= (BurstRequestSrc));  
   
   htim->State = HAL_TIM_STATE_READY;
  
   
  return HAL_OK;
}







 
HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
{
   
  ((void)0U);
  
   
  switch(BurstRequestSrc)
  {
    case ((0x1U << (8U))):
    {  
      HAL_DMA_Abort(htim->hdma[((uint16_t)0x0000)]);
    }
    break;
    case ((0x1U << (9U))):
    {  
      HAL_DMA_Abort(htim->hdma[((uint16_t)0x0001)]);
    }
    break;
    case ((0x1U << (10U))):
    {  
      HAL_DMA_Abort(htim->hdma[((uint16_t)0x0002)]);
    }
    break;
    case ((0x1U << (11U))):
    {  
      HAL_DMA_Abort(htim->hdma[((uint16_t)0x0003)]);
    }
    break;
    case ((0x1U << (12U))):
    {  
      HAL_DMA_Abort(htim->hdma[((uint16_t)0x0004)]);
    }
    break;
    case ((0x1U << (13U))):
    {  
      HAL_DMA_Abort(htim->hdma[((uint16_t)0x0005)]);
    }
    break;
    case ((0x1U << (14U))):
    {  
      HAL_DMA_Abort(htim->hdma[((uint16_t)0x0006)]);
    }
    break;
    default:
    break;
  }

   
  ((htim)->Instance ->DIER &= ~(BurstRequestSrc));
      
   
  return HAL_OK;  
}







































 
HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc,
                                             uint32_t  *BurstBuffer, uint32_t  BurstLength)
{
   
  ((void)0U);
  ((void)0U);
  ((void)0U);
  ((void)0U);
  
  if((htim->State == HAL_TIM_STATE_BUSY))
  {
     return HAL_BUSY;
  }
  else if((htim->State == HAL_TIM_STATE_READY))
  {
    if((BurstBuffer == 0U) && (BurstLength > 0U)) 
    {
      return HAL_ERROR;                                    
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
    }
  }  
  switch(BurstRequestSrc)
  {
    case ((0x1U << (8U))):
    {  
       
      htim->hdma[((uint16_t)0x0000)]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
     
       
      htim->hdma[((uint16_t)0x0000)]->XferErrorCallback = TIM_DMAError ;
  
       
       HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0000)], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);     
    }
    break;
    case ((0x1U << (9U))):
    {  
       
      htim->hdma[((uint16_t)0x0001)]->XferCpltCallback = TIM_DMACaptureCplt;
     
       
      htim->hdma[((uint16_t)0x0001)]->XferErrorCallback = TIM_DMAError ;
  
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0001)], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);      
    }
    break;
    case ((0x1U << (10U))):
    {  
       
      htim->hdma[((uint16_t)0x0002)]->XferCpltCallback = TIM_DMACaptureCplt;
     
       
      htim->hdma[((uint16_t)0x0002)]->XferErrorCallback = TIM_DMAError ;
  
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0002)], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);     
    }
    break;
    case ((0x1U << (11U))):
    {  
       
      htim->hdma[((uint16_t)0x0003)]->XferCpltCallback = TIM_DMACaptureCplt;
     
       
      htim->hdma[((uint16_t)0x0003)]->XferErrorCallback = TIM_DMAError ;
  
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0003)], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);      
    }
    break;
    case ((0x1U << (12U))):
    {  
       
      htim->hdma[((uint16_t)0x0004)]->XferCpltCallback = TIM_DMACaptureCplt;
     
       
      htim->hdma[((uint16_t)0x0004)]->XferErrorCallback = TIM_DMAError ;
  
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0004)], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);      
    }
    break;
    case ((0x1U << (13U))):
    {  
       
      htim->hdma[((uint16_t)0x0005)]->XferCpltCallback = TIMEx_DMACommutationCplt;
     
       
      htim->hdma[((uint16_t)0x0005)]->XferErrorCallback = TIM_DMAError ;
  
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0005)], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);      
    }
    break;
    case ((0x1U << (14U))):
    {  
       
      htim->hdma[((uint16_t)0x0006)]->XferCpltCallback = TIM_DMATriggerCplt;
     
       
      htim->hdma[((uint16_t)0x0006)]->XferErrorCallback = TIM_DMAError ;
  
       
      HAL_DMA_Start_IT(htim->hdma[((uint16_t)0x0006)], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1);      
    }
    break;
    default:
    break;  
  }

   
  htim->Instance->DCR = BurstBaseAddress | BurstLength;  
  
   
  ((htim)->Instance ->DIER |= (BurstRequestSrc));
  
  htim->State = HAL_TIM_STATE_READY;
  
   
  return HAL_OK;
}







 
HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
{
   
  ((void)0U);
  
   
  switch(BurstRequestSrc)
  {
    case ((0x1U << (8U))):
    {  
      HAL_DMA_Abort(htim->hdma[((uint16_t)0x0000)]);
    }
    break;
    case ((0x1U << (9U))):
    {  
      HAL_DMA_Abort(htim->hdma[((uint16_t)0x0001)]);
    }
    break;
    case ((0x1U << (10U))):
    {  
      HAL_DMA_Abort(htim->hdma[((uint16_t)0x0002)]);
    }
    break;
    case ((0x1U << (11U))):
    {  
      HAL_DMA_Abort(htim->hdma[((uint16_t)0x0003)]);
    }
    break;
    case ((0x1U << (12U))):
    {  
      HAL_DMA_Abort(htim->hdma[((uint16_t)0x0004)]);
    }
    break;
    case ((0x1U << (13U))):
    {  
      HAL_DMA_Abort(htim->hdma[((uint16_t)0x0005)]);
    }
    break;
    case ((0x1U << (14U))):
    {  
      HAL_DMA_Abort(htim->hdma[((uint16_t)0x0006)]);
    }
    break;
    default:
    break;  
  }
  
   
  ((htim)->Instance ->DIER &= ~(BurstRequestSrc));
      
   
  return HAL_OK;  
}


















  

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
   
  ((void)0U);
  ((void)0U);
  
   
  do{ if((htim)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (htim)->Lock = HAL_LOCKED; } }while (0U);
  
   
  htim->State = HAL_TIM_STATE_BUSY;
  
   
  htim->Instance->EGR = EventSource;
  
   
  htim->State = HAL_TIM_STATE_READY;
  
  do{ (htim)->Lock = HAL_UNLOCKED; }while (0U);
  
   
  return HAL_OK;  
}














  
HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim, TIM_ClearInputConfigTypeDef * sClearInputConfig, uint32_t Channel)
{ 
   
  ((void)0U);
  ((void)0U);
  ((void)0U);
  ((void)0U);
  ((void)0U);
  ((void)0U);
   
   
  do{ if((htim)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (htim)->Lock = HAL_LOCKED; } }while (0U);
  
  htim->State = HAL_TIM_STATE_BUSY;
  
  if(sClearInputConfig->ClearInputSource == 0x00000001U)
  {
    TIM_ETR_SetConfig(htim->Instance, 
                      sClearInputConfig->ClearInputPrescaler,
                      sClearInputConfig->ClearInputPolarity,
                      sClearInputConfig->ClearInputFilter);
  }
  
  switch (Channel)
  {
    case 0x00000000U:
    {        
      if(sClearInputConfig->ClearInputState != RESET)  
      {
         
        htim->Instance->CCMR1 |= (0x1U << (7U));
      }
      else
      {
         
        htim->Instance->CCMR1 &= ~(0x1U << (7U));      
      }
    }    
    break;
    case 0x00000004U:    
    { 
      ((void)0U); 
      if(sClearInputConfig->ClearInputState != RESET)  
      {
         
        htim->Instance->CCMR1 |= (0x1U << (15U));
      }
      else
      {
         
        htim->Instance->CCMR1 &= ~(0x1U << (15U));      
      }
    } 
    break;
    case 0x00000008U:   
    {  
      ((void)0U);
      if(sClearInputConfig->ClearInputState != RESET)  
      {
         
        htim->Instance->CCMR2 |= (0x1U << (7U));
      }
      else
      {
         
        htim->Instance->CCMR2 &= ~(0x1U << (7U));      
      }
    } 
    break;
    case 0x0000000CU:    
    {  
      ((void)0U);
      if(sClearInputConfig->ClearInputState != RESET)  
      {
         
        htim->Instance->CCMR2 |= (0x1U << (15U));
      }
      else
      {
         
        htim->Instance->CCMR2 &= ~(0x1U << (15U));      
      }
    } 
    break;
    default:  
    break;
  } 

  htim->State = HAL_TIM_STATE_READY;
  
  do{ (htim)->Lock = HAL_UNLOCKED; }while (0U);
  
  return HAL_OK;  
}  








  
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
   
  do{ if((htim)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (htim)->Lock = HAL_LOCKED; } }while (0U);
  
  htim->State = HAL_TIM_STATE_BUSY;
  
   
  ((void)0U);
  
   
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~((0x7U << (0U)) | (0x7U << (4U)));
  tmpsmcr &= ~((0xFU << (8U)) | (0x3U << (12U)) | (0x1U << (14U)) | (0x1U << (15U)));
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
  {
    case ((0x1U << (12U))):
    { 
      ((void)0U);
      
       
      htim->Instance->SMCR &= ~(0x7U << (0U));
    }
    break;
    
    case ((0x7U << (4U))):
    {
      ((void)0U);

      ((void)0U);
      ((void)0U);
      ((void)0U);

       
      TIM_ETR_SetConfig(htim->Instance, 
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
       
      tmpsmcr = htim->Instance->SMCR;
       
      tmpsmcr &= ~((0x7U << (0U)) | (0x7U << (4U)));
       
      tmpsmcr |= (0x00000007U | ((0x7U << (4U))));
       
      htim->Instance->SMCR = tmpsmcr;
    }
    break;
    
    case ((0x2U << (12U))):
    {
      ((void)0U);

      ((void)0U);
      ((void)0U);
      ((void)0U);

       
      TIM_ETR_SetConfig(htim->Instance, 
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
       
      htim->Instance->SMCR |= (0x1U << (14U));
    }
    break;
    
    case ((0x1U << (4U)) | (0x4U << (4U))):
    {
      ((void)0U);

       
      ((void)0U);
      ((void)0U);

      TIM_TI1_ConfigInputStage(htim->Instance, 
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, ((0x1U << (4U)) | (0x4U << (4U))));
    }
    break;
    case ((0x2U << (4U)) | (0x4U << (4U))):
    {
      ((void)0U);

       
      ((void)0U);
      ((void)0U);

      TIM_TI2_ConfigInputStage(htim->Instance, 
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, ((0x2U << (4U)) | (0x4U << (4U))));
    }
    break;
    case ((0x4U << (4U))):
    {
      ((void)0U);

       
      ((void)0U);
      ((void)0U);

      TIM_TI1_ConfigInputStage(htim->Instance, 
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, ((0x4U << (4U))));
    }
    break;
    case 0x00000000U:
    {
      ((void)0U);
      TIM_ITRx_SetConfig(htim->Instance, 0x00000000U);
    }
    break;
    case ((0x1U << (4U))):
    {
      ((void)0U);
      TIM_ITRx_SetConfig(htim->Instance, ((0x1U << (4U))));
    }
    break;
    case ((0x2U << (4U))):
    {
      ((void)0U);
      TIM_ITRx_SetConfig(htim->Instance, ((0x2U << (4U))));
    }
    break;
    case ((0x1U << (4U)) | (0x2U << (4U))):
    {
      ((void)0U);
      TIM_ITRx_SetConfig(htim->Instance, ((0x1U << (4U)) | (0x2U << (4U))));
    }
    break;
    
    default:
    break;    
  }
  htim->State = HAL_TIM_STATE_READY;
  
  do{ (htim)->Lock = HAL_UNLOCKED; }while (0U);
  
  return HAL_OK;
}













 
HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection)
{
  uint32_t tmpcr2 = 0U;
  
   
  ((void)0U); 
  ((void)0U);

   
  tmpcr2 = htim->Instance->CR2;

   
  tmpcr2 &= ~(0x1U << (7U));

   
  tmpcr2 |= TI1_Selection;
  
   
  htim->Instance->CR2 = tmpcr2;

  return HAL_OK;
}










 
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig)
{
   
  ((void)0U);
  ((void)0U);
  ((void)0U);
   
  do{ if((htim)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (htim)->Lock = HAL_LOCKED; } }while (0U);
  
  htim->State = HAL_TIM_STATE_BUSY;

  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
  
   
  ((htim)->Instance ->DIER &= ~(((0x1U << (6U)))));
  
   
  ((htim)->Instance ->DIER &= ~(((0x1U << (14U)))));
  
  htim->State = HAL_TIM_STATE_READY;
     
  do{ (htim)->Lock = HAL_UNLOCKED; }while (0U);  
  
  return HAL_OK;
} 









 
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization_IT(TIM_HandleTypeDef *htim, 
                                                        TIM_SlaveConfigTypeDef * sSlaveConfig)
{
   
  ((void)0U);
  ((void)0U);
  ((void)0U);
  
  do{ if((htim)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (htim)->Lock = HAL_LOCKED; } }while (0U);

  htim->State = HAL_TIM_STATE_BUSY;
  
  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
  
   
  ((htim)->Instance ->DIER |= (((0x1U << (6U)))));
  
   
  ((htim)->Instance ->DIER &= ~(((0x1U << (14U)))));
  
  htim->State = HAL_TIM_STATE_READY;
     
  do{ (htim)->Lock = HAL_UNLOCKED; }while (0U);  
  
  return HAL_OK;
}












 
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
  uint32_t tmpreg = 0U;
  
  do{ if((htim)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (htim)->Lock = HAL_LOCKED; } }while (0U);
  
  switch (Channel)
  {
    case 0x00000000U:
    {
       
      ((void)0U);
      
       
      tmpreg = htim->Instance->CCR1;
      
      break;
    }
    case 0x00000004U:
    {
       
      ((void)0U);
      
       
      tmpreg = htim->Instance->CCR2;
      
      break;
    }
    
    case 0x00000008U:
    {
       
      ((void)0U);
      
       
      tmpreg = htim->Instance->CCR3;
      
      break;
    }
    
    case 0x0000000CU:
    {
       
      ((void)0U);
      
       
      tmpreg = htim->Instance->CCR4;
      
      break;
    }
    
    default:
    break;  
  }
     
  do{ (htim)->Lock = HAL_UNLOCKED; }while (0U);  
  return tmpreg;
}


 
  

















 






 
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
   
  ((void)(htim));
  

 
}






 
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
   
  ((void)(htim));
  

 
}






 
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
   
  ((void)(htim));
  

 
}






 
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
   
  ((void)(htim));
  

 
}






 
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
   
  ((void)(htim));
  

 
}






 
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
   
  ((void)(htim));
  

 
}


 














 






 
HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim)
{
  return htim->State;
}






 
HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim)
{
  return htim->State;
}






 
HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim)
{
  return htim->State;
}






 
HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim)
{
  return htim->State;
}






 
HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim)
{
  return htim->State;
}






 
HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim)
{
  return htim->State;
}


 






 
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
   
  if((((TIMx) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((TIMx) == ((TIM_TypeDef *) (0x40000000U + 0x0000U))) || ((TIMx) == ((TIM_TypeDef *) (0x40000000U + 0x0400U))) || ((TIMx) == ((TIM_TypeDef *) (0x40000000U + 0x0800U))) || ((TIMx) == ((TIM_TypeDef *) (0x40000000U + 0x0C00U))) || ((TIMx) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)   
  {
     
    tmpcr1 &= ~((0x1U << (4U)) | (0x3U << (5U)));
    tmpcr1 |= Structure->CounterMode;
  }
 
  if((((TIMx) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((TIMx) == ((TIM_TypeDef *) (0x40000000U + 0x0000U))) || ((TIMx) == ((TIM_TypeDef *) (0x40000000U + 0x0400U))) || ((TIMx) == ((TIM_TypeDef *) (0x40000000U + 0x0800U))) || ((TIMx) == ((TIM_TypeDef *) (0x40000000U + 0x0C00U))) || ((TIMx) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U))) || ((TIMx) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x4000U))) || ((TIMx) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x4400U))) || ((TIMx) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x4800U))) || ((TIMx) == ((TIM_TypeDef *) (0x40000000U + 0x1800U))) || ((TIMx) == ((TIM_TypeDef *) (0x40000000U + 0x1C00U))) || ((TIMx) == ((TIM_TypeDef *) (0x40000000U + 0x2000U)))) != RESET)  
  {
     
    tmpcr1 &= ~(0x3U << (8U));
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  TIMx->CR1 = tmpcr1;

   
  TIMx->ARR = (uint32_t)Structure->Period ;
 
   
  TIMx->PSC = (uint32_t)Structure->Prescaler;
    
  if((((TIMx) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((TIMx) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)  
  {
     
    TIMx->RCR = Structure->RepetitionCounter;
  }

  
 
  TIMx->EGR = (0x1U << (0U));
}




















 
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
   
  TIMx->CCER &= ~(0x1U << (0U));
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

   
  if((((TIMx) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((TIMx) == ((TIM_TypeDef *) (0x40000000U + 0x0000U))) || ((TIMx) == ((TIM_TypeDef *) (0x40000000U + 0x0400U))) || ((TIMx) == ((TIM_TypeDef *) (0x40000000U + 0x0800U))) || ((TIMx) == ((TIM_TypeDef *) (0x40000000U + 0x0C00U))) || ((TIMx) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U))) || ((TIMx) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x4000U))) || ((TIMx) == ((TIM_TypeDef *) (0x40000000U + 0x1800U)))) != RESET)
  {
    tmpccmr1 &= ~(0x3U << (0U));
    tmpccmr1 |= TIM_ICSelection;
  } 
  else
  {
    tmpccmr1 &= ~(0x3U << (0U));
    tmpccmr1 |= (0x1U << (0U));
  }

   
  tmpccmr1 &= ~(0xFU << (4U));
  tmpccmr1 |= ((TIM_ICFilter << 4U) & (0xFU << (4U)));

   
  tmpccer &= ~((0x1U << (1U)) | (0x1U << (3U)));
  tmpccer |= (TIM_ICPolarity & ((0x1U << (1U)) | (0x1U << (3U))));

   
  TIMx->CCMR1 = tmpccmr1;
  TIMx->CCER = tmpccer;
}






 
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;
   
   
  TIMx->CCER &= ~(0x1U << (4U));
  
     
  tmpccer = TIMx->CCER;
   
  tmpcr2 = TIMx->CR2;
  
   
  tmpccmrx = TIMx->CCMR1;
    
   
  tmpccmrx &= ~(0x7U << (12U));
  tmpccmrx &= ~(0x3U << (8U));
  
   
  tmpccmrx |= (OC_Config->OCMode << 8U);
  
   
  tmpccer &= ~(0x1U << (5U));
   
  tmpccer |= (OC_Config->OCPolarity << 4U);
    
  if((((TIMx) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((TIMx) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)
  {
    ((void)0U);
    
     
    tmpccer &= ~(0x1U << (7U));
     
    tmpccer |= (OC_Config->OCNPolarity << 4U);
     
    tmpccer &= ~(0x1U << (6U));
    
     
    tmpcr2 &= ~(0x1U << (10U));
    tmpcr2 &= ~(0x1U << (11U));
     
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
     
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
  }
   
  TIMx->CR2 = tmpcr2;
  
   
  TIMx->CCMR1 = tmpccmrx;
  
   
  TIMx->CCR2 = OC_Config->Pulse;
  
   
  TIMx->CCER = tmpccer;
}






 
void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  htim->State= HAL_TIM_STATE_READY; 
  
  if(hdma == htim->hdma[((uint16_t)0x0001)])
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
  }
  else if(hdma == htim->hdma[((uint16_t)0x0002)])
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
  }
  else if(hdma == htim->hdma[((uint16_t)0x0003)])
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
  }
  else if(hdma == htim->hdma[((uint16_t)0x0004)])
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
  }

  HAL_TIM_PWM_PulseFinishedCallback(htim);

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;  
}






 
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  htim->State= HAL_TIM_STATE_READY;
   
  HAL_TIM_ErrorCallback(htim);
}






 
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  htim->State= HAL_TIM_STATE_READY;
  
  if(hdma == htim->hdma[((uint16_t)0x0001)])
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
  }
  else if(hdma == htim->hdma[((uint16_t)0x0002)])
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
  }
  else if(hdma == htim->hdma[((uint16_t)0x0003)])
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
  }
  else if(hdma == htim->hdma[((uint16_t)0x0004)])
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
  }
  
  HAL_TIM_IC_CaptureCallback(htim); 
  
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
}













 
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
  uint32_t tmp = 0U;

   
  ((void)0U); 
  ((void)0U);

  tmp = (0x1U << (0U)) << Channel;

   
  TIMx->CCER &= ~tmp;

    
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
}






 
static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma)
{
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  htim->State= HAL_TIM_STATE_READY;
  
  HAL_TIM_PeriodElapsedCallback(htim);
}






 
static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma)
{
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;  
  
  htim->State= HAL_TIM_STATE_READY; 
  
  HAL_TIM_TriggerCallback(htim);
}






 
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

   
  TIMx->CCER &= ~(0x1U << (0U));
  
   
  tmpccer = TIMx->CCER;
   
  tmpcr2 = TIMx->CR2;
  
   
  tmpccmrx = TIMx->CCMR1;
    
   
  tmpccmrx &= ~(0x7U << (4U));
  tmpccmrx &= ~(0x3U << (0U));
   
  tmpccmrx |= OC_Config->OCMode;
  
   
  tmpccer &= ~(0x1U << (1U));
   
  tmpccer |= OC_Config->OCPolarity;

    
  if((((TIMx) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((TIMx) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)
  {   
     
    tmpccer &= ~(0x1U << (3U));
     
    tmpccer |= OC_Config->OCNPolarity;
     
    tmpccer &= ~(0x1U << (2U));
    
     
    tmpcr2 &= ~(0x1U << (8U));
    tmpcr2 &= ~(0x1U << (9U));
     
    tmpcr2 |= OC_Config->OCIdleState;
     
    tmpcr2 |= OC_Config->OCNIdleState;
  }
   
  TIMx->CR2 = tmpcr2;
  
   
  TIMx->CCMR1 = tmpccmrx;
  
   
  TIMx->CCR1 = OC_Config->Pulse;
  
   
  TIMx->CCER = tmpccer;  
} 






 
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

   
  TIMx->CCER &= ~(0x1U << (8U));
  
   
  tmpccer = TIMx->CCER;
   
  tmpcr2 = TIMx->CR2;
  
   
  tmpccmrx = TIMx->CCMR2;
    
   
  tmpccmrx &= ~(0x7U << (4U));
  tmpccmrx &= ~(0x3U << (0U));  
   
  tmpccmrx |= OC_Config->OCMode;
  
   
  tmpccer &= ~(0x1U << (9U));
   
  tmpccer |= (OC_Config->OCPolarity << 8U);
    
  if((((TIMx) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((TIMx) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)
  {
    ((void)0U);
    ((void)0U);
    ((void)0U);
    
     
    tmpccer &= ~(0x1U << (11U));
     
    tmpccer |= (OC_Config->OCNPolarity << 8U);
     
    tmpccer &= ~(0x1U << (10U));
    
     
    tmpcr2 &= ~(0x1U << (12U));
    tmpcr2 &= ~(0x1U << (13U));
     
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
     
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }
   
  TIMx->CR2 = tmpcr2;
  
   
  TIMx->CCMR2 = tmpccmrx;
  
   
  TIMx->CCR3 = OC_Config->Pulse;
  
   
  TIMx->CCER = tmpccer;
}






 
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   
  TIMx->CCER &= ~(0x1U << (12U));
  
   
  tmpccer = TIMx->CCER;
   
  tmpcr2 = TIMx->CR2;
  
   
  tmpccmrx = TIMx->CCMR2;
    
   
  tmpccmrx &= ~(0x7U << (12U));
  tmpccmrx &= ~(0x3U << (8U));
  
   
  tmpccmrx |= (OC_Config->OCMode << 8U);
  
   
  tmpccer &= ~(0x1U << (13U));
   
  tmpccer |= (OC_Config->OCPolarity << 12U);
   
   
  if((((TIMx) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0000U))) || ((TIMx) == ((TIM_TypeDef *) ((0x40000000U + 0x00010000U) + 0x0400U)))) != RESET)
  {
    ((void)0U);
     
    tmpcr2 &= ~(0x1U << (14U));
     
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }
   
  TIMx->CR2 = tmpcr2;
  
     
  TIMx->CCMR2 = tmpccmrx;
    
   
  TIMx->CCR4 = OC_Config->Pulse;
  
   
  TIMx->CCER = tmpccer;
}







 
static void TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                              TIM_SlaveConfigTypeDef * sSlaveConfig)
{
  uint32_t tmpsmcr = 0U;
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  
  tmpsmcr = htim->Instance->SMCR;

   
  tmpsmcr &= ~(0x7U << (4U));
   
  tmpsmcr |= sSlaveConfig->InputTrigger;

   
  tmpsmcr &= ~(0x7U << (0U));
   
  tmpsmcr |= sSlaveConfig->SlaveMode;

   
  htim->Instance->SMCR = tmpsmcr;
  
   
  switch (sSlaveConfig->InputTrigger)
  {
  case 0x00000070U:
    {
       
      ((void)0U);
      ((void)0U);
      ((void)0U);
      ((void)0U);
       
      TIM_ETR_SetConfig(htim->Instance, 
                        sSlaveConfig->TriggerPrescaler, 
                        sSlaveConfig->TriggerPolarity, 
                        sSlaveConfig->TriggerFilter);
    }
    break;
    
  case 0x00000040U:
    {
       
      ((void)0U);
      ((void)0U);
      
       
      tmpccer = htim->Instance->CCER;
      htim->Instance->CCER &= ~(0x1U << (0U));
      tmpccmr1 = htim->Instance->CCMR1;    
      
       
      tmpccmr1 &= ~(0xFU << (4U));
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
      
       
      htim->Instance->CCMR1 = tmpccmr1;
      htim->Instance->CCER = tmpccer;                               
                               
    }
    break;
    
  case 0x00000050U:
    {
       
      ((void)0U);
      ((void)0U);
      ((void)0U);

       
      TIM_TI1_ConfigInputStage(htim->Instance,
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
    }
    break;
    
  case 0x00000060U:
    {
       
      ((void)0U);
      ((void)0U);
      ((void)0U);
      
       
      TIM_TI2_ConfigInputStage(htim->Instance,
                                sSlaveConfig->TriggerPolarity,
                                sSlaveConfig->TriggerFilter);
    }
    break;
    
  case 0x00000000U:
    {
       
      ((void)0U);
    }
    break;
    
  case 0x00000010U:
    {
       
      ((void)0U);
    }
    break;
    
  case 0x00000020U:
    {
       
      ((void)0U);
    }
    break;
    
  case 0x00000030U:
    {
       
      ((void)0U);
    }
    break;
       
  default:
    break;
  }
}













 
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
   
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~(0x1U << (0U));
  tmpccmr1 = TIMx->CCMR1;    
  
   
  tmpccmr1 &= ~(0xFU << (4U));
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
   
  tmpccer &= ~((0x1U << (1U)) | (0x1U << (3U)));
  tmpccer |= TIM_ICPolarity;
  
   
  TIMx->CCMR1 = tmpccmr1;
  TIMx->CCER = tmpccer;
}




















 
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

   
  TIMx->CCER &= ~(0x1U << (4U));
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  
   
  tmpccmr1 &= ~(0x3U << (8U));
  tmpccmr1 |= (TIM_ICSelection << 8U);
  
   
  tmpccmr1 &= ~(0xFU << (12U));
  tmpccmr1 |= ((TIM_ICFilter << 12U) & (0xFU << (12U)));

   
  tmpccer &= ~((0x1U << (5U)) | (0x1U << (7U)));
  tmpccer |= ((TIM_ICPolarity << 4U) & ((0x1U << (5U)) | (0x1U << (7U))));

   
  TIMx->CCMR1 = tmpccmr1 ;
  TIMx->CCER = tmpccer;
}












 
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
   
  TIMx->CCER &= ~(0x1U << (4U));
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  
   
  tmpccmr1 &= ~(0xFU << (12U));
  tmpccmr1 |= (TIM_ICFilter << 12U);

   
  tmpccer &= ~((0x1U << (5U)) | (0x1U << (7U)));
  tmpccer |= (TIM_ICPolarity << 4U);

   
  TIMx->CCMR1 = tmpccmr1 ;
  TIMx->CCER = tmpccer;
}




















 
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
  uint32_t tmpccmr2 = 0U;
  uint32_t tmpccer = 0U;

   
  TIMx->CCER &= ~(0x1U << (8U));
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;

   
  tmpccmr2 &= ~(0x3U << (0U));
  tmpccmr2 |= TIM_ICSelection;

   
  tmpccmr2 &= ~(0xFU << (4U));
  tmpccmr2 |= ((TIM_ICFilter << 4U) & (0xFU << (4U)));

   
  tmpccer &= ~((0x1U << (9U)) | (0x1U << (11U)));
  tmpccer |= ((TIM_ICPolarity << 8U) & ((0x1U << (9U)) | (0x1U << (11U))));

   
  TIMx->CCMR2 = tmpccmr2;
  TIMx->CCER = tmpccer;
}




















 
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
  uint32_t tmpccmr2 = 0U;
  uint32_t tmpccer = 0U;

   
  TIMx->CCER &= ~(0x1U << (12U));
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;

   
  tmpccmr2 &= ~(0x3U << (8U));
  tmpccmr2 |= (TIM_ICSelection << 8U);

   
  tmpccmr2 &= ~(0xFU << (12U));
  tmpccmr2 |= ((TIM_ICFilter << 12U) & (0xFU << (12U)));

   
  tmpccer &= ~((0x1U << (13U)) | (0x1U << (15U)));
  tmpccer |= ((TIM_ICPolarity << 12U) & ((0x1U << (13U)) | (0x1U << (15U))));

   
  TIMx->CCMR2 = tmpccmr2;
  TIMx->CCER = tmpccer ;
}















 
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
    
   tmpsmcr = TIMx->SMCR;
    
   tmpsmcr &= ~(0x7U << (4U));
    
   tmpsmcr |= TIM_ITRx | 0x00000007U;
    
   TIMx->SMCR = tmpsmcr;
}

















 
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;

   
  tmpsmcr &= ~((0xFU << (8U)) | (0x3U << (12U)) | (0x1U << (14U)) | (0x1U << (15U)));

   
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));

   
  TIMx->SMCR = tmpsmcr;
} 



 



  



  
 
