Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date             : Sat Sep  2 14:56:34 2023
| Host             : ASUS running 64-bit Ubuntu 22.04.2 LTS
| Command          : report_power -file zyNet_power_routed.rpt -pb zyNet_power_summary_routed.pb -rpx zyNet_power_routed.rpx
| Design           : zyNet
| Device           : xc7a100tcsg324-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 182.522 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 181.716                           |
| Device Static (W)        | 0.806                             |
| Effective TJA (C/W)      | 4.6                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    21.631 |    10215 |       --- |             --- |
|   LUT as Logic |    19.731 |     4729 |     63400 |            7.46 |
|   CARRY4       |     1.486 |      260 |     15850 |            1.64 |
|   Register     |     0.406 |     4119 |    126800 |            3.25 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes  |     0.002 |       32 |     63400 |            0.05 |
|   Others       |     0.000 |      336 |       --- |             --- |
| Signals        |    36.751 |    11410 |       --- |             --- |
| Block RAM      |     5.043 |       30 |       135 |           22.22 |
| DSPs           |   114.861 |      120 |       240 |           50.00 |
| I/O            |     3.430 |      105 |       210 |           50.00 |
| Static Power   |     0.806 |          |           |                 |
| Total          |   182.522 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   178.710 |     178.138 |      0.573 |
| Vccaux    |       1.800 |     0.354 |       0.261 |      0.093 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     1.515 |       1.511 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.412 |       0.389 |      0.023 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| zyNet            |   181.716 |
|   alw            |     0.248 |
|   l1             |   104.918 |
|     n_0          |     4.016 |
|       siginst.s1 |     0.557 |
|     n_1          |     3.279 |
|       siginst.s1 |     0.003 |
|     n_10         |     3.726 |
|       siginst.s1 |     0.456 |
|     n_11         |     3.505 |
|       siginst.s1 |     0.004 |
|     n_12         |     3.705 |
|       siginst.s1 |     0.451 |
|     n_13         |     3.158 |
|       siginst.s1 |     0.002 |
|     n_14         |     3.587 |
|       siginst.s1 |     0.451 |
|     n_15         |     3.065 |
|     n_16         |     3.590 |
|       siginst.s1 |     0.457 |
|     n_17         |     3.340 |
|       siginst.s1 |     0.001 |
|     n_18         |     3.819 |
|       siginst.s1 |     0.495 |
|     n_19         |     3.322 |
|       siginst.s1 |     0.004 |
|     n_2          |     3.897 |
|       siginst.s1 |     0.494 |
|     n_20         |     3.955 |
|       siginst.s1 |     0.472 |
|     n_21         |     3.185 |
|       siginst.s1 |     0.002 |
|     n_22         |     3.730 |
|       siginst.s1 |     0.458 |
|     n_23         |     3.323 |
|       siginst.s1 |     0.002 |
|     n_24         |     3.674 |
|       siginst.s1 |     0.452 |
|     n_25         |     3.282 |
|       siginst.s1 |     0.001 |
|     n_26         |     3.817 |
|       siginst.s1 |     0.472 |
|     n_27         |     3.277 |
|       siginst.s1 |     0.002 |
|     n_28         |     3.378 |
|       siginst.s1 |     0.288 |
|     n_29         |     3.090 |
|     n_3          |     3.109 |
|       siginst.s1 |     0.001 |
|     n_4          |     3.763 |
|       siginst.s1 |     0.454 |
|     n_5          |     3.297 |
|       siginst.s1 |     0.003 |
|     n_6          |     3.737 |
|       siginst.s1 |     0.466 |
|     n_7          |     3.296 |
|       siginst.s1 |     0.002 |
|     n_8          |     3.659 |
|       siginst.s1 |     0.451 |
|     n_9          |     3.336 |
|       siginst.s1 |     0.002 |
|   l2             |    51.189 |
|     n_0          |     2.936 |
|       siginst.s1 |     0.246 |
|     n_1          |     2.387 |
|     n_10         |     2.728 |
|       siginst.s1 |     0.305 |
|     n_11         |     2.390 |
|     n_12         |     2.581 |
|       siginst.s1 |     0.063 |
|     n_13         |     2.532 |
|     n_14         |     2.715 |
|       siginst.s1 |     0.288 |
|     n_15         |     2.387 |
|     n_16         |     2.573 |
|       siginst.s1 |     0.181 |
|     n_17         |     2.577 |
|     n_18         |     2.518 |
|       siginst.s1 |     0.087 |
|     n_19         |     2.408 |
|     n_2          |     2.629 |
|       siginst.s1 |     0.205 |
|     n_3          |     2.484 |
|     n_4          |     2.622 |
|       siginst.s1 |     0.063 |
|     n_5          |     2.588 |
|     n_6          |     2.583 |
|       siginst.s1 |     0.064 |
|     n_7          |     2.482 |
|     n_8          |     2.602 |
|       siginst.s1 |     0.063 |
|     n_9          |     2.465 |
|   l3             |    17.328 |
|     n_0          |     1.934 |
|     n_1          |     1.506 |
|     n_2          |     1.798 |
|     n_3          |     1.536 |
|     n_4          |     1.778 |
|     n_5          |     1.904 |
|     n_6          |     1.908 |
|     n_7          |     1.411 |
|     n_8          |     1.416 |
|     n_9          |     2.136 |
|   mFind          |     1.705 |
+------------------+-----------+


