0.6
2016.4
Jan 23 2017
19:37:30
D:/ECE 440/project2/project2.sim/sim_1/synth/func/tb_func_synth.v,1580433204,verilog,,,,dp;fsm;gcd_core;glbl,,,,,,,,
D:/ECE 440/project2/project2.srcs/sim_1/new/tb.sv,1580433190,systemVerilog,,,,tb,,,,,,,,
