# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:44 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs_valid

.latch        n70 Memory[0][0]  2
.latch        n75 Memory[0][1]  2
.latch        n80 Memory[0][2]  2
.latch        n85 Memory[0][3]  2
.latch        n90 Memory[0][4]  2
.latch        n95 Memory[0][5]  2
.latch       n100 Memory[0][6]  2
.latch       n105 Memory[0][7]  2
.latch       n110 Memory[0][8]  2
.latch       n115 Memory[0][9]  2
.latch       n120 Memory[0][10]  2
.latch       n125 Memory[0][11]  2
.latch       n130 Memory[0][12]  2
.latch       n135 Memory[0][13]  2
.latch       n140 control.valid_reg  2

.names outs_ready control.valid_reg ins_ready
01 0
.names Memory[0][0] ins_ready new_n81
10 1
.names ins[0] ins_ready new_n82
11 1
.names new_n81 new_n82 n70
00 0
.names Memory[0][1] ins_ready new_n84
10 1
.names ins[1] ins_ready new_n85_1
11 1
.names new_n84 new_n85_1 n75
00 0
.names Memory[0][2] ins_ready new_n87
10 1
.names ins[2] ins_ready new_n88
11 1
.names new_n87 new_n88 n80
00 0
.names Memory[0][3] ins_ready new_n90_1
10 1
.names ins[3] ins_ready new_n91
11 1
.names new_n90_1 new_n91 n85
00 0
.names Memory[0][4] ins_ready new_n93
10 1
.names ins[4] ins_ready new_n94
11 1
.names new_n93 new_n94 n90
00 0
.names Memory[0][5] ins_ready new_n96
10 1
.names ins[5] ins_ready new_n97
11 1
.names new_n96 new_n97 n95
00 0
.names Memory[0][6] ins_ready new_n99
10 1
.names ins[6] ins_ready new_n100_1
11 1
.names new_n99 new_n100_1 n100
00 0
.names Memory[0][7] ins_ready new_n102
10 1
.names ins[7] ins_ready new_n103
11 1
.names new_n102 new_n103 n105
00 0
.names Memory[0][8] ins_ready new_n105_1
10 1
.names ins[8] ins_ready new_n106
11 1
.names new_n105_1 new_n106 n110
00 0
.names Memory[0][9] ins_ready new_n108
10 1
.names ins[9] ins_ready new_n109
11 1
.names new_n108 new_n109 n115
00 0
.names Memory[0][10] ins_ready new_n111
10 1
.names ins[10] ins_ready new_n112
11 1
.names new_n111 new_n112 n120
00 0
.names Memory[0][11] ins_ready new_n114
10 1
.names ins[11] ins_ready new_n115_1
11 1
.names new_n114 new_n115_1 n125
00 0
.names Memory[0][12] ins_ready new_n117
10 1
.names ins[12] ins_ready new_n118
11 1
.names new_n117 new_n118 n130
00 0
.names Memory[0][13] ins_ready new_n120_1
10 1
.names ins[13] ins_ready new_n121
11 1
.names new_n120_1 new_n121 n135
00 0
.names ins_valid ins_ready new_n123
01 1
.names rst new_n123 n140
00 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names Memory[0][6] outs[6]
1 1
.names Memory[0][7] outs[7]
1 1
.names Memory[0][8] outs[8]
1 1
.names Memory[0][9] outs[9]
1 1
.names Memory[0][10] outs[10]
1 1
.names Memory[0][11] outs[11]
1 1
.names Memory[0][12] outs[12]
1 1
.names Memory[0][13] outs[13]
1 1
.names control.valid_reg outs_valid
1 1
.end
