 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 20
        -transition_time
        -crosstalk_delta
        -capacitance
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 07:36:34 2020
****************************************

 * Some/all delay information is back-annotated.

  Startpoint: khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (988.09,211.32)               1.05
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg/Q (fd2qd1_hd)   0.1285        0.9250    0.3971     1.1471 f    (978.96,210.82)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge (net)     2   0.0054              0.9250    0.0000     1.1471 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/U73/A (or2d1_hd)   0.0000    0.1285    0.0000     0.9250    0.0000 *   1.1472 f    (982.78,214.40)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/U73/Y (or2d1_hd)             0.1144               0.9250    0.2060     1.3531 f    (981.19,214.50)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/n145 (net)     1   0.0053                         0.9250    0.0000     1.3531 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/EN (SNPS_CLOCK_GATE_HIGH_spi_master_2)   0.9250   0.0000   1.3531 f (netlink)                     
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/EN (net)   0.0053          0.9250    0.0000     1.3531 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch/EN (cglpd1_hd)   0.0000   0.1144   0.0000   0.9250   0.0000 *   1.3532 f (975.00,207.12) u so  1.05
  data arrival time                                                                                                   1.3532                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch/CK (cglpd1_hd)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0893     1.0143                                            
  data required time                                                                                                  1.0143                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0143                                            
  data arrival time                                                                                                  -1.3532                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3388                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_AB_ACK_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (792.73,808.82)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_AB_ACK_reg/Q (fd1eqd1_hd)   0.1574            0.9250    0.3915     1.1415 f    (793.28,808.58)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n155 (net)     2   0.0104                       0.9250    0.0000     1.1415 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U178/B (nd2d1_hd)   0.0000   0.1574   0.0000    0.9250    0.0001 *   1.1415 f    (781.40,808.81)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U178/Y (nd2d1_hd)          0.1286               0.9250    0.0996     1.2412 r    (780.81,809.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n864 (net)     1   0.0026                       0.9250    0.0000     1.2412 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U181/A (nr2d1_hd)   0.0000   0.1286   0.0000    0.9250    0.0000 *   1.2412 r    (780.04,808.79)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U181/Y (nr2d1_hd)          0.1761               0.9250    0.1243     1.3655 f    (779.79,808.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n700 (net)     3   0.0165                       0.9250    0.0000     1.3655 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_0)   0.9250   0.0000   1.3655 f (netlink)                    
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/EN (net)   0.0165                 0.9250    0.0000     1.3655 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/latch/EN (cglpd1_hd)   0.0000   0.1761   0.0000   0.9250   0.0002 *   1.3657 f (756.76,823.33) u so      1.05
  data arrival time                                                                                                   1.3657                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0788     1.0038                                            
  data required time                                                                                                  1.0038                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0038                                            
  data arrival time                                                                                                  -1.3657                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3619                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (790.53,286.42)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_/Q (fd1eqd1_hd)    0.2491               0.9250    0.4478     1.1978 f    (791.08,286.66)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_m[23] (net)     4   0.0210                       0.9250    0.0000     1.1978 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U219/A (oa21d1_hd)   0.0000   0.2491    0.0000     0.9250    0.0001 *   1.1979 f    (789.34,297.39)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U219/Y (oa21d1_hd)            0.1993               0.9250    0.1884     1.3863 r    (788.74,297.57)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n81 (net)     1   0.0051                           0.9250    0.0000     1.3863 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/EN (SNPS_CLOCK_GATE_HIGH_converter_i2f_2)   0.9250   0.0000   1.3863 r (netlink)                         
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/EN (net)   0.0051                 0.9250    0.0000     1.3863 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/latch/EN (cglpd1_hd)   0.0000   0.1993   0.0000   0.9250   0.0000 *   1.3864 r (782.28,293.52) u so      1.05
  data arrival time                                                                                                   1.3864                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.3864                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4514                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_A_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_f2i/o_A_ACK_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (966.22,484.90)                      1.05
  khu_sensor_top/ads1292_filter/converter_f2i/o_A_ACK_reg/Q (fds2eqd1_hd)   0.2114               0.9250    0.4429     1.1929 f    (965.32,484.87)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/o_A_ACK (net)     3   0.0152                       0.9250    0.0000     1.1929 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U75/B (nd2d1_hd)    0.0000    0.2114    0.0000     0.9250    0.0001 *   1.1930 f    (967.53,477.61)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U75/Y (nd2d1_hd)              0.1820               0.9250    0.1444     1.3374 r    (968.11,477.84)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n135 (net)     2   0.0067                          0.9250    0.0000     1.3374 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U77/A (nr2d1_hd)    0.0000    0.1820    0.0000     0.9250    0.0001 *   1.3375 r    (978.11,480.85)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U77/Y (nr2d1_hd)              0.1980               0.9250    0.1482     1.4856 f    (978.37,481.20)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n7 (net)     2   0.0185                            0.9250    0.0000     1.4856 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_f2i_1)   0.9250   0.0000   1.4856 f (netlink)                         
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/EN (net)   0.0185                 0.9250    0.0000     1.4856 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1980   0.0000   0.9250   0.0003 *   1.4860 f (1001.40,520.92) u so     1.05
  data arrival time                                                                                                   1.4860                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0751     1.0001                                            
  data required time                                                                                                  1.0001                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0001                                            
  data arrival time                                                                                                  -1.4860                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4859                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_pstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_pstate_reg_0_/CK (fd2qd1_hd)    0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (949.15,420.12)                       1.05
  khu_sensor_top/ads1292_filter/r_pstate_reg_0_/Q (fd2qd1_hd)               0.3569               0.9250    0.5415     1.2915 f    (958.28,419.62)                       1.05
  khu_sensor_top/ads1292_filter/r_pstate[0] (net)     8   0.0322                                 0.9250    0.0000     1.2915 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/U55/C (oa21d1_hd)                 0.0000    0.3569    0.0000     0.9250    0.0005 *   1.2921 f    (955.66,437.88)                       1.05
  khu_sensor_top/ads1292_filter/U55/Y (oa21d1_hd)                           0.2398               0.9250    0.1543     1.4464 r    (955.94,437.67)                       1.05
  khu_sensor_top/ads1292_filter/n109 (net)      1       0.0044                                   0.9250    0.0000     1.4464 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/EN (SNPS_CLOCK_GATE_HIGH_ads1292_filter_7)   0.9250   0.0000   1.4464 r (netlink)                    
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/EN (net)   0.0044             0.9250    0.0000     1.4464 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch/EN (cglpd1_hd)   0.0000   0.2398   0.0000   0.9250   0.0000 *   1.4464 r (955.20,444.71) u so  1.05
  data arrival time                                                                                                   1.4464                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4464                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5114                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/latch
            (gating element for clock clk_half)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_2_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1118.55,225.73)       i              1.05
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_2_/Q (fd2qd1_hd)     0.3428               0.9250    0.5338     1.2838 f    (1127.68,225.22)                      1.05
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main[2] (net)     9   0.0305                       0.9250    0.0000     1.2838 f    [0.01,0.03]                           
  khu_sensor_top/uart_controller/uart_rx/U91/C (oa21d1_hd)        0.0000    0.3428    0.0000     0.9250    0.0003 *   1.2841 f    (1123.69,218.16)                      1.05
  khu_sensor_top/uart_controller/uart_rx/U91/Y (oa21d1_hd)                  0.2608               0.9250    0.1669     1.4510 r    (1123.42,218.37)                      1.05
  khu_sensor_top/uart_controller/uart_rx/n90 (net)     1   0.0061                                0.9250    0.0000     1.4510 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/EN (SNPS_CLOCK_GATE_HIGH_uart_rx_0)   0.9250   0.0000   1.4510 r (netlink)                            
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/EN (net)   0.0061              0.9250    0.0000     1.4510 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/latch/EN (cglpd1_hd)   0.0000   0.2608   0.0000   0.9250   0.0000 *   1.4511 r (1127.68,232.93) u so  1.05
  data arrival time                                                                                                   1.4511                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4511                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5161                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_0_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (459.65,588.82)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_0_/Q (fd1eqd1_hd)   0.3499              0.9250    0.5021     1.2521 f    (460.20,589.06)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state[0] (net)     8   0.0328                     0.9250    0.0000     1.2521 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U207/A (nr2d1_hd)   0.0000   0.3499    0.0000     0.9250    0.0009 *   1.2530 f    (439.05,614.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U207/Y (nr2d1_hd)            0.1911               0.9250    0.1511     1.4041 r    (438.79,614.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n880 (net)     1   0.0037                         0.9250    0.0000     1.4041 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U208/B (oa21d1_hd)   0.0000   0.1911   0.0000     0.9250    0.0000 *   1.4042 r    (442.35,614.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U208/Y (oa21d1_hd)           0.1368               0.9250    0.1230     1.5271 f    (443.62,614.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1133 (net)     1   0.0059                        0.9250    0.0000     1.5271 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_9)   0.9250   0.0000   1.5271 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/EN (net)   0.0059                0.9250    0.0000     1.5271 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/latch/EN (cglpd1_hd)   0.0000   0.1368   0.0000   0.9250   0.0000 *   1.5272 f (430.28,614.53) u so     1.05
  data arrival time                                                                                                   1.5272                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0855     1.0105                                            
  data required time                                                                                                  1.0105                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0105                                            
  data arrival time                                                                                                  -1.5272                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5166                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_Tx_Done_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/latch
            (gating element for clock clk_half)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Done_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1148.47,228.71)       i              1.05
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Done_reg/Q (fd2qd1_hd)        0.3292               0.9250    0.5262     1.2762 f    (1157.60,229.22)                      1.05
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Done (net)     5   0.0289                          0.9250    0.0000     1.2762 f    [0.02,0.03]                           
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Done (uart_tx)                                     0.9250    0.0000     1.2762 f    (netlink)                             
  khu_sensor_top/uart_controller/w_uart_data_tx_done (net)   0.0289                              0.9250    0.0000     1.2762 f    [0.02,0.03]                           
  khu_sensor_top/uart_controller/U145/A (scg16d1_hd)              0.0000    0.3292    0.0000     0.9250    0.0008 *   1.2770 f    (1160.68,312.12)                      1.05
  khu_sensor_top/uart_controller/U145/Y (scg16d1_hd)                        0.1336               0.9250    0.2562     1.5332 f    (1162.37,311.91)                      1.05
  khu_sensor_top/uart_controller/n43 (net)      2       0.0067                                   0.9250    0.0000     1.5332 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/EN (SNPS_CLOCK_GATE_HIGH_uart_controller_0)   0.9250   0.0000   1.5332 f (netlink)                 
  khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/EN (net)   0.0067           0.9250    0.0000     1.5332 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1336   0.0000   0.9250   0.0001 *   1.5333 f (1170.80,312.12) u so  1.05
  data arrival time                                                                                                   1.5333                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/latch/CK (cglpd1_hd)                  0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0861     1.0111                                            
  data required time                                                                                                  1.0111                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0111                                            
  data arrival time                                                                                                  -1.5333                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5222                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_AB_ACK_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (989.10,1035.14)                  1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_AB_ACK_reg/Q (fds2eqd1_hd)   0.1723            0.9250    0.4179     1.1679 f    (988.20,1035.17)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_AB_ACK (net)     2   0.0107                    0.9250    0.0000     1.1679 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U232/B (nd2d1_hd)   0.0000   0.1723   0.0000     0.9250    0.0001 *   1.1680 f    (993.48,1042.43)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U232/Y (nd2d1_hd)           0.2188               0.9250    0.1523     1.3203 r    (994.07,1042.20)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n321 (net)     2   0.0091                        0.9250    0.0000     1.3203 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U235/A (nr2d1_hd)   0.0000   0.2188   0.0000     0.9250    0.0001 *   1.3204 r    (1009.79,1031.99)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U235/Y (nr2d1_hd)           0.2922               0.9250    0.2025     1.5229 f    (1010.05,1031.64)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n12 (net)     2   0.0289                         0.9250    0.0000     1.5229 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_0)   0.9250   0.0000   1.5229 f (netlink)                         
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_reg/EN (net)   0.0289                 0.9250    0.0000     1.5229 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_reg/latch/EN (cglpd1_hd)   0.0000   0.2922   0.0000   0.9250   0.0001 *   1.5230 f (1002.72,1027.92) u so    1.05
  data arrival time                                                                                                   1.5230                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_reg/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0662     0.9912                                            
  data required time                                                                                                  0.9912                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9912                                            
  data arrival time                                                                                                  -1.5230                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5318                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_0_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (743.01,1121.62)                  1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_0_/Q (fd1eqd1_hd)   0.3633            0.9250    0.5093     1.2593 f    (743.55,1121.86)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state[0] (net)     8   0.0344                   0.9250    0.0000     1.2593 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U208/A (nr2d1_hd)   0.0000   0.3633   0.0000    0.9250    0.0009 *   1.2602 f    (720.21,1147.19)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U208/Y (nr2d1_hd)          0.1927               0.9250    0.1550     1.4151 r    (719.95,1146.84)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n881 (net)     1   0.0037                       0.9250    0.0000     1.4151 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U209/B (oa21d1_hd)   0.0000   0.1927   0.0000   0.9250    0.0000 *   1.4152 r    (716.09,1146.83)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U209/Y (oa21d1_hd)         0.1499               0.9250    0.1301     1.5452 f    (714.82,1147.17)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1149 (net)     1   0.0071                      0.9250    0.0000     1.5452 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_9)   0.9250   0.0000   1.5452 f (netlink)                 
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/EN (net)   0.0071              0.9250    0.0000     1.5452 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/latch/EN (cglpd1_hd)   0.0000   0.1499   0.0000   0.9250   0.0001 *   1.5453 f (702.64,1140.12) u so  1.05
  data arrival time                                                                                                   1.5453                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0833     1.0083                                            
  data required time                                                                                                  1.0083                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0083                                            
  data arrival time                                                                                                  -1.5453                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5370                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_STB_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (972.83,473.54)                      1.05
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_STB_reg/Q (fds2eqd1_hd)   0.1745               0.9250    0.4193     1.1693 f    (971.92,473.57)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_STB (net)     2   0.0110                       0.9250    0.0000     1.1693 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_STB (converter_f2i)                            0.9250    0.0000     1.1693 f    (netlink)                             
  khu_sensor_top/ads1292_filter/w_converter_f2i_z_stb (net)   0.0110                             0.9250    0.0000     1.1693 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/U260/B (nd2d1_hd)                 0.0000    0.1745    0.0000     0.9250    0.0001 *   1.1694 f    (949.03,463.21)                       1.05
  khu_sensor_top/ads1292_filter/U260/Y (nd2d1_hd)                           0.3063               0.9250    0.1917     1.3611 r    (948.45,463.44)                       1.05
  khu_sensor_top/ads1292_filter/n35 (net)       3       0.0143                                   0.9250    0.0000     1.3611 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/U153/A (nr2d1_hd)                 0.0000    0.3063    0.0000     0.9250    0.0001 *   1.3612 r    (935.80,463.19)                       1.05
  khu_sensor_top/ads1292_filter/U153/Y (nr2d1_hd)                           0.2134               0.9250    0.1787     1.5399 f    (935.55,462.84)                       1.05
  khu_sensor_top/ads1292_filter/n7 (net)        2       0.0174                                   0.9250    0.0000     1.5399 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_filter_5)   0.9250   0.0000   1.5399 f (netlink)                
  khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/EN (net)   0.0174         0.9250    0.0000     1.5399 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2134   0.0000   0.9250   0.0003 *   1.5402 f (989.52,456.12) u so  1.05
  data arrival time                                                                                                   1.5402                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/latch/CK (cglpd1_hd)                0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0724     0.9974                                            
  data required time                                                                                                  0.9974                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9974                                            
  data arrival time                                                                                                  -1.5402                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5428                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (988.22,1056.73)                  1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg/Q (fds2eqd1_hd)   0.1250            0.9250    0.3858     1.1358 f    (987.32,1056.77)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK (net)     2   0.0058                    0.9250    0.0000     1.1358 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U220/B (nd2d1_hd)   0.0000   0.1250   0.0000     0.9250    0.0000 *   1.1359 f    (987.32,1060.81)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U220/Y (nd2d1_hd)           0.2066               0.9250    0.1361     1.2720 r    (986.73,1061.04)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n321 (net)     2   0.0086                        0.9250    0.0000     1.2720 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U222/A (nr2ad1_hd)   0.0000   0.2066   0.0000    0.9250    0.0000 *   1.2720 r    (994.79,1063.57)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U222/Y (nr2ad1_hd)          0.4274               0.9250    0.2706     1.5427 f    (995.08,1063.83)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n12 (net)     2   0.0440                         0.9250    0.0000     1.5427 f    [0.04,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_0)   0.9250   0.0000   1.5427 f (netlink)                         
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/EN (net)   0.0440                 0.9250    0.0000     1.5427 f    [0.04,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/latch/EN (cglpd1_hd)   0.0000   0.4274   0.0000   0.9250   0.0001 *   1.5428 f (980.28,1068.12) u so     1.05
  data arrival time                                                                                                   1.5428                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0599     0.9849                                            
  data required time                                                                                                  0.9849                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9849                                            
  data arrival time                                                                                                  -1.5428                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5579                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_f2i/state_reg_2_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1000.41,473.62)                     1.05
  khu_sensor_top/ads1292_filter/converter_f2i/state_reg_2_/Q (fd1eqd1_hd)   0.2829               0.9250    0.4660     1.2160 f    (1000.96,473.86)                      1.05
  khu_sensor_top/ads1292_filter/converter_f2i/state[2] (net)     6   0.0250                      0.9250    0.0000     1.2160 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U73/C (nd3d1_hd)    0.0000    0.2829    0.0000     0.9250    0.0005 *   1.2165 f    (977.64,488.03)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U73/Y (nd3d1_hd)              0.3325               0.9250    0.2353     1.4519 r    (978.96,488.32)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n358 (net)     3   0.0136                          0.9250    0.0000     1.4519 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U160/A (ivd1_hd)    0.0000    0.3325    0.0000     0.9250    0.0002 *   1.4520 r    (994.80,480.83)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U160/Y (ivd1_hd)              0.1398               0.9250    0.1210     1.5730 f    (995.23,480.97)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n5 (net)     1   0.0069                            0.9250    0.0000     1.5730 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_f2i_3)   0.9250   0.0000   1.5730 f (netlink)                       
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/EN (net)   0.0069               0.9250    0.0000     1.5730 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1398   0.0000   0.9250   0.0001 *   1.5731 f (1005.36,470.52) u so   1.05
  data arrival time                                                                                                   1.5731                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0850     1.0100                                            
  data required time                                                                                                  1.0100                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0100                                            
  data arrival time                                                                                                  -1.5731                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5631                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_pstate_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_pstate_reg_4_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (940.35,307.92)                       1.05
  khu_sensor_top/ads1292_controller/r_pstate_reg_4_/Q (fd2qd1_hd)           0.3122               0.9250    0.5167     1.2667 f    (949.48,308.42)                       1.05
  khu_sensor_top/ads1292_controller/r_pstate[4] (net)     6   0.0268                             0.9250    0.0000     1.2667 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_controller/U98/C (nr3d1_hd)              0.0000    0.3122    0.0000     0.9250    0.0003 *   1.2670 f    (952.56,297.71)                       1.05
  khu_sensor_top/ads1292_controller/U98/Y (nr3d1_hd)                        0.2939               0.9250    0.2094     1.4764 r    (953.85,297.74)                       1.05
  khu_sensor_top/ads1292_controller/n507 (net)     1    0.0044                                   0.9250    0.0000     1.4764 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/U97/B (nd2d1_hd)              0.0000    0.2939    0.0000     0.9250    0.0000 *   1.4764 r    (962.24,297.61)                       1.05
  khu_sensor_top/ads1292_controller/U97/Y (nd2d1_hd)                        0.1145               0.9250    0.1020     1.5785 f    (962.83,297.84)                       1.05
  khu_sensor_top/ads1292_controller/n516 (net)     1    0.0038                                   0.9250    0.0000     1.5785 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_7)   0.9250   0.0000   1.5785 f (netlink)                   
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/EN (net)   0.0038                0.9250    0.0000     1.5785 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/latch/EN (cglpd1_hd)   0.0000   0.1145   0.0000   0.9250   0.0000 *   1.5785 f (961.80,300.71) u so     1.05
  data arrival time                                                                                                   1.5785                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0893     1.0143                                            
  data required time                                                                                                  1.0143                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0143                                            
  data arrival time                                                                                                  -1.5785                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5641                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sticky_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (855.21,549.62)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/guard_reg/Q (fd1eqd1_hd)        0.1852               0.9250    0.4088     1.1588 f    (855.76,549.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/guard (net)     3   0.0136                           0.9250    0.0000     1.1588 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U286/B (nd2d1_hd)     0.0000    0.1852    0.0000     0.9250    0.0001 *   1.1589 f    (843.88,556.81)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U286/Y (nd2d1_hd)               0.3838               0.9250    0.2188     1.3777 r    (843.29,557.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1060 (net)     4   0.0176                           0.9250    0.0000     1.3777 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U335/B (oa21d1_hd)    0.0000    0.3838    0.0000     0.9250    0.0002 *   1.3779 r    (841.86,570.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U335/Y (oa21d1_hd)              0.2061               0.9250    0.1854     1.5633 f    (843.14,571.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1440 (net)     3   0.0100                           0.9250    0.0000     1.5633 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sticky_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_6)   0.9250   0.0000   1.5633 f (netlink)                        
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sticky_reg/EN (net)   0.0100                0.9250    0.0000     1.5633 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sticky_reg/latch/EN (cglpd1_hd)   0.0000   0.2061   0.0000   0.9250   0.0001 *   1.5634 f (852.68,567.11) u so     1.05
  data arrival time                                                                                                   1.5634                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sticky_reg/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0737     0.9987                                            
  data required time                                                                                                  0.9987                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9987                                            
  data arrival time                                                                                                  -1.5634                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5647                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/latch
            (gating element for clock clk_half)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1167.83,235.91)       i              1.05
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_/Q (fd2qd1_hd)     0.4066               0.9250    0.5691     1.3191 f    (1176.96,236.42)                      1.05
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main[2] (net)    11   0.0382                       0.9250    0.0000     1.3191 f    [0.02,0.04]                           
  khu_sensor_top/uart_controller/uart_tx/U116/A (nd2d1_hd)        0.0000    0.4066    0.0000     0.9250    0.0006 *   1.3197 f    (1165.91,214.38)                      1.05
  khu_sensor_top/uart_controller/uart_tx/U116/Y (nd2d1_hd)                  0.1947               0.9250    0.1802     1.4999 r    (1165.67,214.20)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n140 (net)     1   0.0070                               0.9250    0.0000     1.4999 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/EN (SNPS_CLOCK_GATE_HIGH_uart_tx_1)   0.9250   0.0000   1.4999 r (netlink)                            
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/EN (net)   0.0070              0.9250    0.0000     1.4999 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/latch/EN (cglpd1_hd)   0.0000   0.1947   0.0000   0.9250   0.0001 *   1.4999 r (1144.84,218.52) u so  1.05
  data arrival time                                                                                                   1.4999                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4999                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5649                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (959.49,257.52)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/Q (fd2qd1_hd)    0.2692               0.9250    0.4930     1.2430 f    (950.36,258.02)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (net)     2   0.0217                      0.9250    0.0000     1.2430 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (spi_master)                              0.9250    0.0000     1.2430 f    (netlink)                             
  khu_sensor_top/ads1292_controller/w_spi_data_out_valid (net)   0.0217                          0.9250    0.0000     1.2430 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_controller/U306/A (ivd1_hd)              0.0000    0.2692    0.0000     0.9250    0.0003 *   1.2432 f    (938.04,276.01)                       1.05
  khu_sensor_top/ads1292_controller/U306/Y (ivd1_hd)                        0.2617               0.9250    0.1743     1.4175 r    (938.47,275.87)                       1.05
  khu_sensor_top/ads1292_controller/n207 (net)     3    0.0111                                   0.9250    0.0000     1.4175 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U194/C (nr4d1_hd)             0.0000    0.2617    0.0000     0.9250    0.0001 *   1.4176 r    (942.14,283.27)                       1.05
  khu_sensor_top/ads1292_controller/U194/Y (nr4d1_hd)                       0.1287               0.9250    0.1630     1.5806 f    (943.02,283.43)                       1.05
  khu_sensor_top/ads1292_controller/n164 (net)     1    0.0096                                   0.9250    0.0000     1.5806 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_6)   0.9250   0.0000   1.5806 f (netlink)         
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/EN (net)   0.0096      0.9250    0.0000     1.5806 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1287   0.0000   0.9250   0.0001 *   1.5807 f (970.16,283.33) u so  1.05
  data arrival time                                                                                                   1.5807                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch/CK (cglpd1_hd)             0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0869     1.0119                                            
  data required time                                                                                                  1.0119                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0119                                            
  data arrival time                                                                                                  -1.5807                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5688                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/data_out_valid_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_DATA_OUT_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/data_out_valid_reg_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1159.47,624.82)           1.05
  khu_sensor_top/mpr121_controller/i2c_master/data_out_valid_reg_reg/Q (fd1eqd1_hd)   0.2687     0.9250    0.4584     1.2084 f    (1158.93,625.06)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/data_out_valid (net)     3   0.0233                0.9250    0.0000     1.2084 f    [0.02,0.02]                           
  khu_sensor_top/mpr121_controller/i2c_master/data_out_valid (i2c_master)                        0.9250    0.0000     1.2084 f    (netlink)                             
  khu_sensor_top/mpr121_controller/w_i2c_data_out_valid (net)   0.0233                           0.9250    0.0000     1.2084 f    [0.02,0.02]                           
  khu_sensor_top/mpr121_controller/U122/B (nd2d1_hd)              0.0000    0.2687    0.0000     0.9250    0.0002 *   1.2086 f    (1137.36,610.43)                      1.05
  khu_sensor_top/mpr121_controller/U122/Y (nd2d1_hd)                        0.3455               0.9250    0.2308     1.4394 r    (1137.95,610.20)                      1.05
  khu_sensor_top/mpr121_controller/n7 (net)     3       0.0162                                   0.9250    0.0000     1.4394 r    [0.01,0.02]                           
  khu_sensor_top/mpr121_controller/U14/A (ivd1_hd)                0.0000    0.3455    0.0000     0.9250    0.0002 *   1.4396 r    (1145.72,574.43)                      1.05
  khu_sensor_top/mpr121_controller/U14/Y (ivd1_hd)                          0.1596               0.9250    0.1398     1.5794 f    (1146.16,574.57)                      1.05
  khu_sensor_top/mpr121_controller/n6 (net)     1       0.0092                                   0.9250    0.0000     1.5794 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_DATA_OUT_reg_0/EN (SNPS_CLOCK_GATE_HIGH_mpr121_controller_3)   0.9250   0.0000   1.5794 f (netlink)                
  khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_DATA_OUT_reg_0/EN (net)   0.0092            0.9250    0.0000     1.5794 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_DATA_OUT_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1596   0.0000   0.9250   0.0001 *   1.5795 f (1158.48,552.72) u so  1.05
  data arrival time                                                                                                   1.5795                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_DATA_OUT_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0816     1.0066                                            
  data required time                                                                                                  1.0066                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0066                                            
  data arrival time                                                                                                  -1.5795                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5729                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sticky_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1177.95,1028.02)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/guard_reg/Q (fd1eqd1_hd)    0.1889               0.9250    0.4111     1.1611 f    (1177.41,1028.26)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/guard (net)     3   0.0140                       0.9250    0.0000     1.1611 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U286/B (nd2d1_hd)   0.0000   0.1889   0.0000     0.9250    0.0002 *   1.1613 f    (1185.32,1003.21)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U286/Y (nd2d1_hd)           0.3231               0.9250    0.1933     1.3546 r    (1185.91,1003.44)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n1055 (net)     4   0.0140                       0.9250    0.0000     1.3546 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U335/B (oa21d1_hd)   0.0000   0.3231   0.0000    0.9250    0.0001 *   1.3547 r    (1185.14,1006.80)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U335/Y (oa21d1_hd)          0.2913               0.9250    0.2227     1.5774 f    (1183.86,1006.47)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n1434 (net)     3   0.0186                       0.9250    0.0000     1.5774 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sticky_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_6)   0.9250   0.0000   1.5774 f (netlink)                    
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sticky_reg/EN (net)   0.0186            0.9250    0.0000     1.5774 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sticky_reg/latch/EN (cglpd1_hd)   0.0000   0.2913   0.0000   0.9250   0.0001 *   1.5775 f (1199.84,1027.92) u so  1.05
  data arrival time                                                                                                   1.5775                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sticky_reg/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0662     0.9912                                            
  data required time                                                                                                  0.9912                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9912                                            
  data arrival time                                                                                                  -1.5775                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5863                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_1_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (802.85,549.62)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_1_/Q (fd1eqd1_hd)     0.3080               0.9250    0.4796     1.2296 f    (803.40,549.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state[1] (net)     7   0.0279                        0.9250    0.0000     1.2296 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U192/A (nd2d1_hd)     0.0000    0.3080    0.0000     0.9250    0.0003 *   1.2298 f    (826.77,538.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U192/Y (nd2d1_hd)               0.2141               0.9250    0.1613     1.3911 r    (827.01,538.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1057 (net)     2   0.0072                           0.9250    0.0000     1.3911 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U332/B (oa211d1_hd)   0.0000    0.2141    0.0000     0.9250    0.0001 *   1.3912 r    (837.39,538.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U332/Y (oa211d1_hd)             0.2638               0.9250    0.1991     1.5903 f    (839.13,538.65)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1415 (net)     3   0.0113                           0.9250    0.0000     1.5903 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_7)   0.9250   0.0000   1.5903 f (netlink)                         
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/EN (net)   0.0113                 0.9250    0.0000     1.5903 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2638   0.0000   0.9250   0.0000 *   1.5903 f (842.56,538.32) u so      1.05
  data arrival time                                                                                                   1.5903                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0675     0.9925                                            
  data required time                                                                                                  0.9925                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9925                                            
  data arrival time                                                                                                  -1.5903                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5978                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_2_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1211.61,610.42)             1.05
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_2_/Q (fd1eqd1_hd)   0.1938       0.9250    0.4141     1.1641 f    (1212.16,610.66)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg[2] (net)     4   0.0146              0.9250    0.0000     1.1641 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/U78/A (nr2d1_hd)    0.0000    0.1938    0.0000     0.9250    0.0001 *   1.1642 f    (1201.12,610.45)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/U78/Y (nr2d1_hd)              0.1451               0.9250    0.1033     1.2675 r    (1200.87,610.80)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/n594 (net)     1   0.0020                          0.9250    0.0000     1.2675 r    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_2_/D (fd1eqd1_hd)   0.0000   0.1451   0.0000   0.9250   0.0000 *   1.2675 r (1204.18,610.73)            1.05
  data arrival time                                                                                                   1.2675                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_2_/CK (fd1eqd1_hd)                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.2675                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2675                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (988.22,1056.73)                  1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg/Q (fds2eqd1_hd)   0.1250            0.9250    0.3858     1.1358 f    (987.32,1056.77)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK (net)     2   0.0058                    0.9250    0.0000     1.1358 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U220/B (nd2d1_hd)   0.0000   0.1250   0.0000     0.9250    0.0000 *   1.1359 f    (987.32,1060.81)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U220/Y (nd2d1_hd)           0.2066               0.9250    0.1361     1.2720 r    (986.73,1061.04)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n321 (net)     2   0.0086                        0.9250    0.0000     1.2720 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg/D (fds2eqd1_hd)   0.0000   0.2066   0.0000   0.9250   0.0000 *   1.2720 r (996.14,1057.26)                 1.05
  data arrival time                                                                                                   1.2720                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg/CK (fds2eqd1_hd)                              0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.2720                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2720                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_1_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1203.69,603.22)             1.05
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_1_/Q (fd1eqd1_hd)   0.2112       0.9250    0.4250     1.1750 f    (1204.23,603.46)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg[1] (net)     4   0.0166              0.9250    0.0000     1.1750 f    [0.01,0.02]                           
  khu_sensor_top/mpr121_controller/i2c_master/U39/A (nr2d1_hd)    0.0000    0.2112    0.0000     0.9250    0.0000 *   1.1750 f    (1199.81,610.45)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/U39/Y (nr2d1_hd)              0.1797               0.9250    0.1225     1.2975 r    (1199.55,610.80)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/n592 (net)     1   0.0035                          0.9250    0.0000     1.2975 r    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_1_/D (fd1eqd1_hd)   0.0000   0.1797   0.0000   0.9250   0.0000 *   1.2975 r (1196.26,603.53)            1.05
  data arrival time                                                                                                   1.2975                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_1_/CK (fd1eqd1_hd)                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.2975                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2975                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/o_AB_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_AB_ACK_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (989.10,1035.14)                  1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_AB_ACK_reg/Q (fds2eqd1_hd)   0.1723            0.9250    0.4179     1.1679 f    (988.20,1035.17)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_AB_ACK (net)     2   0.0107                    0.9250    0.0000     1.1679 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U232/B (nd2d1_hd)   0.0000   0.1723   0.0000     0.9250    0.0001 *   1.1680 f    (993.48,1042.43)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U232/Y (nd2d1_hd)           0.2188               0.9250    0.1523     1.3203 r    (994.07,1042.20)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n321 (net)     2   0.0091                        0.9250    0.0000     1.3203 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_AB_ACK_reg/D (fds2eqd1_hd)   0.0000   0.2188   0.0000   0.9250   0.0001 *   1.3204 r (997.02,1035.66)                 1.05
  data arrival time                                                                                                   1.3204                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_AB_ACK_reg/CK (fds2eqd1_hd)                              0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3204                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3204                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1148.91,628.92)                     1.05
  khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg/Q (fd2qd1_hd)   0.1728               0.9250    0.4307     1.1807 f    (1158.04,628.42)                      1.05
  khu_sensor_top/mpr121_controller/r_i2c_data_out_ready (net)     2   0.0102                     0.9250    0.0000     1.1807 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/U24/A (scg16d1_hd)             0.0000    0.1728    0.0000     0.9250    0.0001 *   1.1808 f    (1142.64,617.52)                      1.05
  khu_sensor_top/mpr121_controller/U24/Y (scg16d1_hd)                       0.1072               0.9250    0.2027     1.3835 f    (1144.33,617.73)                      1.05
  khu_sensor_top/mpr121_controller/n116 (net)     1     0.0045                                   0.9250    0.0000     1.3835 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg/D (fd2qd1_hd)   0.0000   0.1072   0.0000   0.9250   0.0000 *   1.3835 f (1150.49,628.94)                    1.05
  data arrival time                                                                                                   1.3835                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg/CK (fd2qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0624     1.0524                                            
  data required time                                                                                                  1.0524                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0524                                            
  data arrival time                                                                                                  -1.3835                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3311                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_i2c_stop_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/r_i2c_stop_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_i2c_stop_reg/CK (fd2qd1_hd)   0.0000   0.7000    0.0000     0.9250    0.0000     0.7500 r    (1149.35,621.72)                      1.05
  khu_sensor_top/mpr121_controller/r_i2c_stop_reg/Q (fd2qd1_hd)             0.1889               0.9250    0.4414     1.1914 f    (1158.48,621.22)                      1.05
  khu_sensor_top/mpr121_controller/r_i2c_stop (net)     3   0.0121                               0.9250    0.0000     1.1914 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/U27/A (scg16d1_hd)             0.0000    0.1889    0.0000     0.9250    0.0000 *   1.1914 f    (1147.48,617.52)                      1.05
  khu_sensor_top/mpr121_controller/U27/Y (scg16d1_hd)                       0.0937               0.9250    0.1986     1.3900 f    (1145.79,617.73)                      1.05
  khu_sensor_top/mpr121_controller/n117 (net)     1     0.0032                                   0.9250    0.0000     1.3900 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/r_i2c_stop_reg/D (fd2qd1_hd)   0.0000    0.0937    0.0000     0.9250    0.0000 *   1.3900 f    (1150.93,621.74)                      1.05
  data arrival time                                                                                                   1.3900                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/r_i2c_stop_reg/CK (fd2qd1_hd)                                           0.0000     0.9900 r                                          
  library hold time                                                                                        0.0652     1.0552                                            
  data required time                                                                                                  1.0552                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0552                                            
  data arrival time                                                                                                  -1.3900                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3349                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_A_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_A_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_f2i/o_A_ACK_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (966.22,484.90)                      1.05
  khu_sensor_top/ads1292_filter/converter_f2i/o_A_ACK_reg/Q (fds2eqd1_hd)   0.2114               0.9250    0.4429     1.1929 f    (965.32,484.87)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/o_A_ACK (net)     3   0.0152                       0.9250    0.0000     1.1929 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U75/B (nd2d1_hd)    0.0000    0.2114    0.0000     0.9250    0.0001 *   1.1930 f    (967.53,477.61)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U75/Y (nd2d1_hd)              0.1820               0.9250    0.1444     1.3374 r    (968.11,477.84)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n135 (net)     2   0.0067                          0.9250    0.0000     1.3374 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/o_A_ACK_reg/D (fds2eqd1_hd)   0.0000   0.1820   0.0000   0.9250   0.0000 *   1.3375 r (974.14,484.39)                     1.05
  data arrival time                                                                                                   1.3375                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_f2i/o_A_ACK_reg/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3375                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3375                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_add_Z_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_add_Z_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_Z_ACK_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (668.43,513.72)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_Z_ACK_reg/Q (fd2qd1_hd)       0.1423               0.9250    0.4077     1.1577 f    (677.56,513.22)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_Z_ACK (net)     2   0.0069                         0.9250    0.0000     1.1577 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U48/D0 (mx2d1_hd)         0.0000    0.1423    0.0000     0.9250    0.0000 *   1.1577 f    (670.97,506.55)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U48/Y (mx2d1_hd)                    0.1187               0.9250    0.2389     1.3966 f    (668.35,506.33)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n636 (net)     1   0.0032                                0.9250    0.0000     1.3966 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_Z_ACK_reg/D (fd2qd1_hd)   0.0000   0.1187   0.0000   0.9250   0.0000 *   1.3966 f   (670.01,513.74)                       1.05
  data arrival time                                                                                                   1.3966                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_Z_ACK_reg/CK (fd2qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0601     1.0501                                            
  data required time                                                                                                  1.0501                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0501                                            
  data arrival time                                                                                                  -1.3966                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3466                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_converter_f2i_z_ack_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_STB_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_converter_f2i_z_ack_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (971.15,463.33)                       1.05
  khu_sensor_top/ads1292_filter/r_converter_f2i_z_ack_reg/Q (fd2qd1_hd)     0.1512               0.9250    0.4144     1.1644 f    (980.28,462.82)                       1.05
  khu_sensor_top/ads1292_filter/r_converter_f2i_z_ack (net)     2   0.0079                       0.9250    0.0000     1.1644 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/i_Z_ACK (converter_f2i)                            0.9250    0.0000     1.1644 f    (netlink)                             
  khu_sensor_top/ads1292_filter/converter_f2i/i_Z_ACK (net)   0.0079                             0.9250    0.0000     1.1644 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U71/B (nd2d1_hd)    0.0000    0.1512    0.0000     0.9250    0.0000 *   1.1645 f    (978.08,466.43)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U71/Y (nd2d1_hd)              0.3224               0.9250    0.1898     1.3543 r    (977.49,466.20)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n108 (net)     3   0.0149                          0.9250    0.0000     1.3543 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_STB_reg/D (fds2eqd1_hd)   0.0000   0.3224   0.0000   0.9250   0.0001 *   1.3544 r (980.73,474.05)                     1.05
  data arrival time                                                                                                   1.3544                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_STB_reg/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3544                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3544                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_converter_f2i_z_ack_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/r_converter_f2i_z_ack_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_converter_f2i_z_ack_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (971.15,463.33)                       1.05
  khu_sensor_top/ads1292_filter/r_converter_f2i_z_ack_reg/Q (fd2qd1_hd)     0.1512               0.9250    0.4144     1.1644 f    (980.28,462.82)                       1.05
  khu_sensor_top/ads1292_filter/r_converter_f2i_z_ack (net)     2   0.0079                       0.9250    0.0000     1.1644 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/U19/D0 (mx2d1_hd)                 0.0000    0.1512    0.0000     0.9250    0.0001 *   1.1645 f    (967.96,473.49)                       1.05
  khu_sensor_top/ads1292_filter/U19/Y (mx2d1_hd)                            0.1223               0.9250    0.2447     1.4092 f    (970.57,473.71)                       1.05
  khu_sensor_top/ads1292_filter/n32 (net)       1       0.0035                                   0.9250    0.0000     1.4092 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/r_converter_f2i_z_ack_reg/D (fd2qd1_hd)   0.0000   0.1223   0.0000   0.9250   0.0000 *   1.4092 f (972.73,463.34)                       1.05
  data arrival time                                                                                                   1.4092                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/r_converter_f2i_z_ack_reg/CK (fd2qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0593     1.0493                                            
  data required time                                                                                                  1.0493                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0493                                            
  data arrival time                                                                                                  -1.4092                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3599                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/r_lstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_lstate_reg_0_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (1122.07,552.72)                      1.05
  khu_sensor_top/mpr121_controller/r_lstate_reg_0_/Q (fd2qd1_hd)            0.1508               0.9250    0.4141     1.1641 f    (1131.20,553.22)                      1.05
  khu_sensor_top/mpr121_controller/n97 (net)     2      0.0078                                   0.9250    0.0000     1.1641 f    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/U22/C (scg2d2_hd)              0.0000    0.1508    0.0000     0.9250    0.0001 *   1.1642 f    (1127.91,559.53)                      1.05
  khu_sensor_top/mpr121_controller/U22/Y (scg2d2_hd)                        0.0888               0.9250    0.2564     1.4205 f    (1125.92,560.05)                      1.05
  khu_sensor_top/mpr121_controller/n114 (net)     1     0.0033                                   0.9250    0.0000     1.4205 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/r_lstate_reg_0_/D (fd2qd1_hd)   0.0000   0.0888    0.0000     0.9250    0.0000 *   1.4206 f    (1123.65,552.70)                      1.05
  data arrival time                                                                                                   1.4206                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/r_lstate_reg_0_/CK (fd2qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0661     1.0561                                            
  data required time                                                                                                  1.0561                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0561                                            
  data arrival time                                                                                                  -1.4206                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3644                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_i2c_stop_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/mode_stop_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_i2c_stop_reg/CK (fd2qd1_hd)   0.0000   0.7000    0.0000     0.9250    0.0000     0.7500 r    (1149.35,621.72)                      1.05
  khu_sensor_top/mpr121_controller/r_i2c_stop_reg/Q (fd2qd1_hd)             0.1889               0.9250    0.4414     1.1914 f    (1158.48,621.22)                      1.05
  khu_sensor_top/mpr121_controller/r_i2c_stop (net)     3   0.0121                               0.9250    0.0000     1.1914 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/cmd_stop (i2c_master)                              0.9250    0.0000     1.1914 f    (netlink)                             
  khu_sensor_top/mpr121_controller/i2c_master/cmd_stop (net)   0.0121                            0.9250    0.0000     1.1914 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/U125/AN (nr2bd1_hd)   0.0000   0.1889   0.0000     0.9250    0.0001 *   1.1914 f    (1154.93,636.15)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/U125/Y (nr2bd1_hd)            0.0794               0.9250    0.1740     1.3654 f    (1155.89,635.84)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/n610 (net)     1   0.0027                          0.9250    0.0000     1.3654 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/mode_stop_reg_reg/D (fd1eqd1_hd)   0.0000   0.0794   0.0000   0.9250   0.0000 *   1.3655 f (1155.78,642.91)               1.05
  data arrival time                                                                                                   1.3655                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/i2c_master/mode_stop_reg_reg/CK (fd1eqd1_hd)                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3655                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3655                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/bus_active_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1155.75,830.36)                1.05
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/Q (fd3qd1_hd)   0.1604          0.9250    0.4151     1.1651 f    (1147.98,830.77)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg (net)     3   0.0095                0.9250    0.0000     1.1651 f    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/U83/A (ad2d1_hd)    0.0000    0.1604    0.0000     0.9250    0.0001 *   1.1652 f    (1148.81,819.59)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/U83/Y (ad2d1_hd)              0.0997               0.9250    0.2028     1.3680 f    (1150.36,819.36)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/n597 (net)     1   0.0043                          0.9250    0.0000     1.3680 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/bus_active_reg_reg/D (fd1eqd1_hd)   0.0000   0.0997   0.0000   0.9250   0.0000 *   1.3680 f (1158.42,812.34)              1.05
  data arrival time                                                                                                   1.3680                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/i2c_master/bus_active_reg_reg/CK (fd1eqd1_hd)                           0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3680                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3680                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_i2c_data_in_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/r_i2c_data_in_valid_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_i2c_data_in_valid_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1158.59,607.33)                      1.05
  khu_sensor_top/mpr121_controller/r_i2c_data_in_valid_reg/Q (fd2qd1_hd)    0.1641               0.9250    0.4243     1.1743 f    (1167.72,606.82)                      1.05
  khu_sensor_top/mpr121_controller/r_i2c_data_in_valid (net)     2   0.0093                      0.9250    0.0000     1.1743 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/U35/D0 (mx2d1_hd)              0.0000    0.1641    0.0000     0.9250    0.0000 *   1.1743 f    (1156.72,603.09)                      1.05
  khu_sensor_top/mpr121_controller/U35/Y (mx2d1_hd)                         0.1211               0.9250    0.2470     1.4213 f    (1154.11,603.31)                      1.05
  khu_sensor_top/mpr121_controller/n125 (net)     1     0.0034                                   0.9250    0.0000     1.4213 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/r_i2c_data_in_valid_reg/D (fd2qd1_hd)   0.0000   0.1211   0.0000   0.9250   0.0000 *   1.4213 f (1160.17,607.34)                     1.05
  data arrival time                                                                                                   1.4213                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/r_i2c_data_in_valid_reg/CK (fd2qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0596     1.0496                                            
  data required time                                                                                                  1.0496                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0496                                            
  data arrival time                                                                                                  -1.4213                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3718                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_i2c_data_in_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/r_i2c_data_in_last_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_i2c_data_in_last_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1138.35,624.72)                      1.05
  khu_sensor_top/mpr121_controller/r_i2c_data_in_last_reg/Q (fd2qd1_hd)     0.1771               0.9250    0.4336     1.1836 f    (1147.48,625.22)                      1.05
  khu_sensor_top/mpr121_controller/r_i2c_data_in_last (net)     2   0.0107                       0.9250    0.0000     1.1836 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/U36/D0 (mx2d1_hd)              0.0000    0.1771    0.0000     0.9250    0.0000 *   1.1836 f    (1133.83,624.69)                      1.05
  khu_sensor_top/mpr121_controller/U36/Y (mx2d1_hd)                         0.1097               0.9250    0.2401     1.4237 f    (1136.45,624.91)                      1.05
  khu_sensor_top/mpr121_controller/n126 (net)     1     0.0023                                   0.9250    0.0000     1.4237 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/r_i2c_data_in_last_reg/D (fd2qd1_hd)   0.0000   0.1097   0.0000   0.9250   0.0000 *   1.4237 f (1139.93,624.70)                      1.05
  data arrival time                                                                                                   1.4237                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/r_i2c_data_in_last_reg/CK (fd2qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0619     1.0519                                            
  data required time                                                                                                  1.0519                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0519                                            
  data arrival time                                                                                                  -1.4237                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3719                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_lstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/r_lstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (1111.51,552.72)                      1.05
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/Q (fd2qd1_hd)            0.1511               0.9250    0.4144     1.1644 f    (1120.64,553.22)                      1.05
  khu_sensor_top/mpr121_controller/r_lstate_1_ (net)     2   0.0079                              0.9250    0.0000     1.1644 f    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/U21/C (scg2d2_hd)              0.0000    0.1511    0.0000     0.9250    0.0000 *   1.1644 f    (1120.43,564.51)                      1.05
  khu_sensor_top/mpr121_controller/U21/Y (scg2d2_hd)                        0.0956               0.9250    0.2626     1.4270 f    (1118.44,563.99)                      1.05
  khu_sensor_top/mpr121_controller/n113 (net)     1     0.0046                                   0.9250    0.0000     1.4270 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/D (fd2qd1_hd)   0.0000   0.0956    0.0000     0.9250    0.0000 *   1.4270 f    (1113.09,552.70)                      1.05
  data arrival time                                                                                                   1.4270                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/CK (fd2qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0648     1.0548                                            
  data required time                                                                                                  1.0548                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0548                                            
  data arrival time                                                                                                  -1.4270                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3723                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_Z_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_Z_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_Z_ACK_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (493.53,513.72)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_Z_ACK_reg/Q (fd2qd1_hd)      0.2135               0.9250    0.4576     1.2076 f    (484.40,513.22)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_Z_ACK (net)     3   0.0151                        0.9250    0.0000     1.2076 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U45/D0 (clkmx2d1_hd)      0.0000    0.2135    0.0000     0.9250    0.0001 *   1.2077 f    (489.23,520.91)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U45/Y (clkmx2d1_hd)                 0.1091               0.9250    0.2172     1.4249 f    (491.85,520.72)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n633 (net)     1   0.0029                                0.9250    0.0000     1.4249 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_Z_ACK_reg/D (fd2qd1_hd)   0.0000   0.1091   0.0000   0.9250   0.0000 *   1.4249 f  (491.95,513.74)                       1.05
  data arrival time                                                                                                   1.4249                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_Z_ACK_reg/CK (fd2qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0620     1.0520                                            
  data required time                                                                                                  1.0520                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0520                                            
  data arrival time                                                                                                  -1.4249                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3729                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_rreg_mode_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_rreg_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_rreg_mode_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (942.55,333.73)                       1.05
  khu_sensor_top/ads1292_controller/r_rreg_mode_reg/Q (fd2qd1_hd)           0.1726               0.9250    0.4306     1.1806 f    (951.68,333.22)                       1.05
  khu_sensor_top/ads1292_controller/r_rreg_mode (net)     3   0.0102                             0.9250    0.0000     1.1806 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U57/D0 (mx2d1_hd)             0.0000    0.1726    0.0000     0.9250    0.0000 *   1.1806 f    (946.84,340.95)                       1.05
  khu_sensor_top/ads1292_controller/U57/Y (mx2d1_hd)                        0.1154               0.9250    0.2441     1.4247 f    (944.23,340.73)                       1.05
  khu_sensor_top/ads1292_controller/n499 (net)     1    0.0029                                   0.9250    0.0000     1.4247 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_rreg_mode_reg/D (fd2qd1_hd)   0.0000   0.1154   0.0000     0.9250    0.0000 *   1.4247 f    (944.13,333.74)                       1.05
  data arrival time                                                                                                   1.4247                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_rreg_mode_reg/CK (fd2qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0607     1.0507                                            
  data required time                                                                                                  1.0507                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0507                                            
  data arrival time                                                                                                  -1.4247                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3740                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_iir_notch_y_ack_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/r_iir_notch_y_ack_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_iir_notch_y_ack_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (898.33,477.73)                       1.05
  khu_sensor_top/ads1292_filter/r_iir_notch_y_ack_reg/Q (fd2qd1_hd)         0.1819               0.9250    0.4367     1.1867 f    (889.20,477.22)                       1.05
  khu_sensor_top/ads1292_filter/r_iir_notch_y_ack (net)     2   0.0113                           0.9250    0.0000     1.1867 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/U15/D0 (mx2d1_hd)                 0.0000    0.1819    0.0000     0.9250    0.0000 *   1.1867 f    (903.72,477.75)                       1.05
  khu_sensor_top/ads1292_filter/U15/Y (mx2d1_hd)                            0.1114               0.9250    0.2429     1.4296 f    (901.11,477.53)                       1.05
  khu_sensor_top/ads1292_filter/n8 (net)        1       0.0025                                   0.9250    0.0000     1.4296 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/r_iir_notch_y_ack_reg/D (fd2qd1_hd)   0.0000   0.1114   0.0000   0.9250    0.0000 *   1.4296 f    (896.75,477.74)                       1.05
  data arrival time                                                                                                   1.4296                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/r_iir_notch_y_ack_reg/CK (fd2qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0615     1.0515                                            
  data required time                                                                                                  1.0515                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0515                                            
  data arrival time                                                                                                  -1.4296                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3781                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_add_2_Z_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_add_2_Z_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_Z_ACK_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (964.99,1068.12)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_Z_ACK_reg/Q (fd2qd1_hd)   0.1616               0.9250    0.4224     1.1724 f    (974.12,1067.62)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_Z_ACK (net)     2   0.0090                     0.9250    0.0000     1.1724 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U13/D0 (mx2d1_hd)       0.0000    0.1616    0.0000     0.9250    0.0000 *   1.1724 f    (976.77,1060.95)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/U13/Y (mx2d1_hd)                  0.1335               0.9250    0.2577     1.4301 f    (974.15,1060.73)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/n1145 (net)     1   0.0046                             0.9250    0.0000     1.4301 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_Z_ACK_reg/D (fd2qd1_hd)   0.0000   0.1335   0.0000   0.9250   0.0000 *   1.4301 f (966.57,1068.14)                    1.05
  data arrival time                                                                                                   1.4301                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_Z_ACK_reg/CK (fd2qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0570     1.0470                                            
  data required time                                                                                                  1.0470                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0470                                            
  data arrival time                                                                                                  -1.4301                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3831                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (1119.23,254.37)       i              1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)      0.1136               0.9250    0.3827     1.1327 f    (1111.46,254.76)                      1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R (net)     1   0.0046                        0.9250    0.0000     1.1327 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)   0.0000   0.1136   0.0000   0.9250   0.0000 *   1.1327 f    (1117.19,242.93)                      1.05
  data arrival time                                                                                                   1.1327                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0568     1.0468                                            
  data required time                                                                                                  1.0468                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0468                                            
  data arrival time                                                                                                  -1.1327                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0859                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (980.63,405.57)        i              1.05
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/Q (fd3qd1_hd)              0.1303               0.9250    0.3945     1.1445 f    (972.86,405.96)                       1.05
  khu_sensor_top/sensor_core/r_ads_lstate[0] (net)     2   0.0064                                0.9250    0.0000     1.1445 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U16/AN (nr2bd1_hd)                   0.0000    0.1303    0.0000     0.9250    0.0000 *   1.1445 f    (984.27,405.75)                       1.05
  khu_sensor_top/sensor_core/U16/Y (nr2bd1_hd)                              0.0768               0.9250    0.1569     1.3015 f    (983.31,405.44)                       1.05
  khu_sensor_top/sensor_core/n377 (net)         1       0.0025                                   0.9250    0.0000     1.3015 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/D (fd3qd1_hd)    0.0000    0.0768    0.0000     0.9250    0.0000 *   1.3015 f    (979.03,405.91)                       1.05
  data arrival time                                                                                                   1.3015                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0646     1.0546                                            
  data required time                                                                                                  1.0546                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0546                                            
  data arrival time                                                                                                  -1.3015                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2468                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (989.17,405.57)        i              1.05
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/Q (fd3qd1_hd)              0.1748               0.9250    0.4244     1.1744 f    (996.94,405.96)                       1.05
  khu_sensor_top/sensor_core/r_ads_lstate[1] (net)     3   0.0112                                0.9250    0.0000     1.1744 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U15/AN (nr2bd1_hd)                   0.0000    0.1748    0.0000     0.9250    0.0001 *   1.1745 f    (993.07,391.35)                       1.05
  khu_sensor_top/sensor_core/U15/Y (nr2bd1_hd)                              0.0961               0.9250    0.1822     1.3567 f    (992.11,391.04)                       1.05
  khu_sensor_top/sensor_core/n376 (net)         1       0.0047                                   0.9250    0.0000     1.3567 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/D (fd3qd1_hd)    0.0000    0.0961    0.0000     0.9250    0.0000 *   1.3567 f    (990.77,405.91)                       1.05
  data arrival time                                                                                                   1.3567                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0605     1.0505                                            
  data required time                                                                                                  1.0505                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0505                                            
  data arrival time                                                                                                  -1.3567                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3062                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_chip_set_done_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_chip_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_chip_set_done_reg/CK (fj2d1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (1030.71,398.42)       i              1.05
  khu_sensor_top/sensor_core/r_ads_chip_set_done_reg/QN (fj2d1_hd)          0.2319               0.9250    0.5269     1.2769 r    (1038.73,398.38)                      1.05
  khu_sensor_top/sensor_core/n375 (net)         2       0.0102                                   0.9250    0.0000     1.2769 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U628/B (nr2d1_hd)                    0.0000    0.2319    0.0000     0.9250    0.0000 *   1.2770 r    (1044.52,402.02)                      1.05
  khu_sensor_top/sensor_core/U628/Y (nr2d1_hd)                              0.1033               0.9250    0.0970     1.3740 f    (1045.11,402.00)                      1.05
  khu_sensor_top/sensor_core/N251 (net)         1       0.0034                                   0.9250    0.0000     1.3740 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_chip_set_reg/D (fd2qd1_hd)         0.0000    0.1033    0.0000     0.9250    0.0000 *   1.3740 f    (1050.17,398.54)                      1.05
  data arrival time                                                                                                   1.3740                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_chip_set_reg/CK (fd2qd1_hd)                                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0632     1.0532                                            
  data required time                                                                                                  1.0532                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0532                                            
  data arrival time                                                                                                  -1.3740                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3208                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (fd2qd1_hd)    0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1055.41,348.12)       i              1.05
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/Q (fd2qd1_hd)               0.1460               0.9250    0.4105     1.1605 f    (1046.28,347.62)                      1.05
  khu_sensor_top/sensor_core/r_ads_read_reg (net)     2   0.0073                                 0.9250    0.0000     1.1605 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U37/D0 (mx2d1_hd)                    0.0000    0.1460    0.0000     0.9250    0.0001 *   1.1606 f    (1053.76,355.35)                      1.05
  khu_sensor_top/sensor_core/U37/Y (mx2d1_hd)                               0.1236               0.9250    0.2444     1.4050 f    (1056.37,355.13)                      1.05
  khu_sensor_top/sensor_core/n397 (net)         1       0.0037                                   0.9250    0.0000     1.4050 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/D (fd2qd1_hd)     0.0000    0.1236    0.0000     0.9250    0.0000 *   1.4050 f    (1053.83,348.14)                      1.05
  data arrival time                                                                                                   1.4050                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (fd2qd1_hd)                                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0591     1.0491                                            
  data required time                                                                                                  1.0491                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0491                                            
  data arrival time                                                                                                  -1.4050                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3560                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (1126.03,297.73)       i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/Q (fd2qd1_hd)         0.1625               0.9250    0.4231     1.1731 f    (1135.16,297.22)                      1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID (net)     2   0.0091                           0.9250    0.0000     1.1731 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U43/D0 (mx2d1_hd)                    0.0000    0.1625    0.0000     0.9250    0.0001 *   1.1731 f    (1121.52,293.49)                      1.05
  khu_sensor_top/sensor_core/U43/Y (mx2d1_hd)                               0.1168               0.9250    0.2427     1.4158 f    (1124.13,293.71)                      1.05
  khu_sensor_top/sensor_core/n402 (net)         1       0.0030                                   0.9250    0.0000     1.4158 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/D (fd2qd1_hd)   0.0000   0.1168   0.0000   0.9250    0.0000 *   1.4159 f    (1127.61,297.74)                      1.05
  data arrival time                                                                                                   1.4159                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (fd2qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0604     1.0504                                            
  data required time                                                                                                  1.0504                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0504                                            
  data arrival time                                                                                                  -1.4159                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3654                                            


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1119.87,243.12)       i              1.05
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/Q (fd2qd1_hd)        0.1691               0.9250    0.4281     1.1781 f    (1129.00,243.62)                      1.05
  khu_sensor_top/uart_controller/n76 (net)      3       0.0098                                   0.9250    0.0000     1.1781 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U14/D0 (mx2d1_hd)                0.0000    0.1691    0.0000     0.9250    0.0001 *   1.1782 f    (1123.72,250.29)                      1.05
  khu_sensor_top/uart_controller/U14/Y (mx2d1_hd)                           0.1160               0.9250    0.2438     1.4220 f    (1121.11,250.51)                      1.05
  khu_sensor_top/uart_controller/n186 (net)     1       0.0029                                   0.9250    0.0000     1.4220 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/D (fd2qd1_hd)   0.0000   0.1160   0.0000   0.9250   0.0000 *   1.4220 f    (1121.45,243.10)                      1.05
  data arrival time                                                                                                   1.4220                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0606     1.0506                                            
  data required time                                                                                                  1.0506                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0506                                            
  data arrival time                                                                                                  -1.4220                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3714                                            


  Startpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1109.31,286.32)       i              1.05
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg/Q (fd2qd1_hd)     0.1640               0.9250    0.4242     1.1742 f    (1118.44,286.82)                      1.05
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID (net)     3   0.0093                       0.9250    0.0000     1.1742 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U18/D0 (mx2d1_hd)                0.0000    0.1640    0.0000     0.9250    0.0000 *   1.1742 f    (1121.08,283.35)                      1.05
  khu_sensor_top/uart_controller/U18/Y (mx2d1_hd)                           0.1210               0.9250    0.2470     1.4212 f    (1118.47,283.13)                      1.05
  khu_sensor_top/uart_controller/n189 (net)     1       0.0034                                   0.9250    0.0000     1.4212 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg/D (fd2qd1_hd)   0.0000   0.1210   0.0000   0.9250   0.0000 *   1.4213 f (1110.89,286.30)                      1.05
  data arrival time                                                                                                   1.4213                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg/CK (fd2qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0596     1.0496                                            
  data required time                                                                                                  1.0496                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0496                                            
  data arrival time                                                                                                  -1.4213                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3717                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_chip_set_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_chip_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/CK (fd2qd1_hd)    0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1058.71,401.52)       i              1.05
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/Q (fd2qd1_hd)               0.1636               0.9250    0.4239     1.1739 f    (1067.84,402.02)                      1.05
  khu_sensor_top/sensor_core/n364 (net)         2       0.0092                                   0.9250    0.0000     1.1739 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U18/C (scg2d2_hd)                    0.0000    0.1636    0.0000     0.9250    0.0000 *   1.1740 f    (1063.23,393.93)                      1.05
  khu_sensor_top/sensor_core/U18/Y (scg2d2_hd)                              0.0877               0.9250    0.2582     1.4321 f    (1061.23,394.45)                      1.05
  khu_sensor_top/sensor_core/n379 (net)         1       0.0032                                   0.9250    0.0000     1.4321 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/D (fd2qd1_hd)     0.0000    0.0877    0.0000     0.9250    0.0000 *   1.4321 f    (1060.29,401.50)                      1.05
  data arrival time                                                                                                   1.4321                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/CK (fd2qd1_hd)                                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0664     1.0564                                            
  data required time                                                                                                  1.0564                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0564                                            
  data arrival time                                                                                                  -1.4321                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3758                                            


  Startpoint: khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1131.53,286.32)       i              1.05
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg/Q (fd2qd1_hd)     0.1797               0.9250    0.4352     1.1852 f    (1122.40,286.82)                      1.05
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY (net)     2   0.0110                       0.9250    0.0000     1.1852 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U17/D0 (mx2d1_hd)                0.0000    0.1797    0.0000     0.9250    0.0000 *   1.1853 f    (1133.83,286.29)                      1.05
  khu_sensor_top/uart_controller/U17/Y (mx2d1_hd)                           0.1154               0.9250    0.2458     1.4311 f    (1136.45,286.51)                      1.05
  khu_sensor_top/uart_controller/n188 (net)     1       0.0028                                   0.9250    0.0000     1.4311 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg/D (fd2qd1_hd)   0.0000   0.1154   0.0000   0.9250   0.0000 *   1.4311 f (1129.95,286.30)                      1.05
  data arrival time                                                                                                   1.4311                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg/CK (fd2qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0607     1.0507                                            
  data required time                                                                                                  1.0507                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0507                                            
  data arrival time                                                                                                  -1.4311                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3803                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_chip_set_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_chip_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/CK (fd2qd1_hd)    0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1042.65,391.33)       i              1.05
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/Q (fd2qd1_hd)               0.1948               0.9250    0.4452     1.1952 f    (1033.52,390.82)                      1.05
  khu_sensor_top/sensor_core/r_ads_chip_set (net)     3   0.0128                                 0.9250    0.0000     1.1952 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U17/C (scg2d2_hd)                    0.0000    0.1948    0.0000     0.9250    0.0000 *   1.1953 f    (1043.87,398.91)                      1.05
  khu_sensor_top/sensor_core/U17/Y (scg2d2_hd)                              0.0869               0.9250    0.2636     1.4589 f    (1041.88,398.39)                      1.05
  khu_sensor_top/sensor_core/n378 (net)         1       0.0030                                   0.9250    0.0000     1.4589 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/D (fd2qd1_hd)     0.0000    0.0869    0.0000     0.9250    0.0000 *   1.4589 f    (1041.07,391.34)                      1.05
  data arrival time                                                                                                   1.4589                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/CK (fd2qd1_hd)                                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0665     1.0565                                            
  data required time                                                                                                  1.0565                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0565                                            
  data arrival time                                                                                                  -1.4589                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4024                                            


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1139.45,240.12)       i              1.05
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/Q (fd2qd1_hd)        0.2163               0.9250    0.4594     1.2094 f    (1130.32,239.62)                      1.05
  khu_sensor_top/uart_controller/r_data_counter_0_ (net)     4   0.0154                          0.9250    0.0000     1.2094 f    [0.01,0.02]                           
  khu_sensor_top/uart_controller/U16/D0 (mx2d1_hd)                0.0000    0.2163    0.0000     0.9250    0.0002 *   1.2097 f    (1143.53,243.09)                      1.05
  khu_sensor_top/uart_controller/U16/Y (mx2d1_hd)                           0.1144               0.9250    0.2538     1.4635 f    (1140.91,243.31)                      1.05
  khu_sensor_top/uart_controller/n187 (net)     1       0.0028                                   0.9250    0.0000     1.4635 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/D (fd2qd1_hd)   0.0000   0.1144   0.0000   0.9250   0.0000 *   1.4635 f    (1137.87,240.14)                      1.05
  data arrival time                                                                                                   1.4635                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0609     1.0509                                            
  data required time                                                                                                  1.0509                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0509                                            
  data arrival time                                                                                                  -1.4635                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4126                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_1_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1159.03,218.52)       i              1.05
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_1_/Q (fd2qd1_hd)     0.1012               0.9250    0.3759     1.1259 f    (1168.16,218.02)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n88 (net)     1   0.0029                                0.9250    0.0000     1.1259 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/U32/A (ivd1_hd)          0.0000    0.1012    0.0000     0.9250    0.0000 *   1.1259 f    (1173.00,218.41)                      1.05
  khu_sensor_top/uart_controller/uart_tx/U32/Y (ivd1_hd)                    0.4308               0.9250    0.2119     1.3378 r    (1173.44,218.27)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n53 (net)     7   0.0223                                0.9250    0.0000     1.3378 r    [0.01,0.02]                           
  khu_sensor_top/uart_controller/uart_tx/U31/A (oa22ad1_hd)       0.0000    0.4308    0.0000     0.9250    0.0001 *   1.3379 r    (1170.39,214.65)                      1.05
  khu_sensor_top/uart_controller/uart_tx/U31/Y (oa22ad1_hd)                 0.1249               0.9250    0.1410     1.4788 f    (1170.88,214.50)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n89 (net)     1   0.0039                                0.9250    0.0000     1.4788 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_1_/D (fd2qd1_hd)   0.0000   0.1249   0.0000   0.9250   0.0000 *   1.4788 f (1160.61,218.54)                      1.05
  data arrival time                                                                                                   1.4788                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_1_/CK (fd2qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0588     1.0488                                            
  data required time                                                                                                  1.0488                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0488                                            
  data arrival time                                                                                                  -1.4788                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4301                                            


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_lstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_lstate_reg_0_/CK (fd2qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1168.49,243.12)       i              1.05
  khu_sensor_top/uart_controller/r_lstate_reg_0_/Q (fd2qd1_hd)              0.2158               0.9250    0.4591     1.2091 f    (1159.36,243.62)                      1.05
  khu_sensor_top/uart_controller/r_lstate[0] (net)     4   0.0153                                0.9250    0.0000     1.2091 f    [0.01,0.02]                           
  khu_sensor_top/uart_controller/U9/C (scg2d2_hd)                 0.0000    0.2158    0.0000     0.9250    0.0002 *   1.2093 f    (1164.85,262.11)                      1.05
  khu_sensor_top/uart_controller/U9/Y (scg2d2_hd)                           0.0970               0.9250    0.2766     1.4859 f    (1166.84,261.59)                      1.05
  khu_sensor_top/uart_controller/n181 (net)     1       0.0049                                   0.9250    0.0000     1.4859 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_lstate_reg_0_/D (fd2qd1_hd)    0.0000    0.0970    0.0000     0.9250    0.0000 *   1.4859 f    (1166.91,243.10)                      1.05
  data arrival time                                                                                                   1.4859                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_lstate_reg_0_/CK (fd2qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0645     1.0545                                            
  data required time                                                                                                  1.0545                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0545                                            
  data arrival time                                                                                                  -1.4859                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4315                                            


  Startpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_pstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1109.31,286.32)       i              1.05
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg/Q (fd2qd1_hd)     0.1640               0.9250    0.4242     1.1742 f    (1118.44,286.82)                      1.05
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID (net)     3   0.0093                       0.9250    0.0000     1.1742 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID (uart_controller)                          0.9250    0.0000     1.1742 f    (netlink)                             
  khu_sensor_top/w_uart_data_rx_valid (net)             0.0093                                   0.9250    0.0000     1.1742 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/i_UART_DATA_RX_VALID (sensor_core)                                  0.9250    0.0000     1.1742 f    (netlink)                             
  khu_sensor_top/sensor_core/i_UART_DATA_RX_VALID (net)   0.0093                                 0.9250    0.0000     1.1742 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U636/A (ivd1_hd)                     0.0000    0.1640    0.0000     0.9250    0.0000 *   1.1742 f    (1118.00,293.63)                      1.05
  khu_sensor_top/sensor_core/U636/Y (ivd1_hd)                               0.3056               0.9250    0.1743     1.3485 r    (1117.56,293.77)                      1.05
  khu_sensor_top/sensor_core/n287 (net)         4       0.0149                                   0.9250    0.0000     1.3485 r    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U631/B (nr2d1_hd)                    0.0000    0.3056    0.0000     0.9250    0.0002 *   1.3487 r    (1111.40,304.42)                      1.05
  khu_sensor_top/sensor_core/U631/Y (nr2d1_hd)                              0.1412               0.9250    0.1346     1.4832 f    (1111.99,304.44)                      1.05
  khu_sensor_top/sensor_core/N244 (net)         2       0.0070                                   0.9250    0.0000     1.4832 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/r_uart_pstate_reg_1_/D (fd2qd1_hd)   0.0000    0.1412    0.0000     0.9250    0.0001 *   1.4833 f    (1122.47,312.14)                      1.05
  data arrival time                                                                                                   1.4833                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_pstate_reg_1_/CK (fd2qd1_hd)                                           0.0000     0.9900 r                                          
  library hold time                                                                                        0.0554     1.0454                                            
  data required time                                                                                                  1.0454                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0454                                            
  data arrival time                                                                                                  -1.4833                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4378                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_run_set_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_run_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_run_set_reg/CK (fd2qd1_hd)     0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1053.21,391.33)       i              1.05
  khu_sensor_top/sensor_core/r_ads_run_set_reg/Q (fd2qd1_hd)                0.2396               0.9250    0.4749     1.2249 f    (1044.08,390.82)                      1.05
  khu_sensor_top/sensor_core/r_ads_run_set (net)     4   0.0181                                  0.9250    0.0000     1.2249 f    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U36/D0 (mx2d1_hd)                    0.0000    0.2396    0.0000     0.9250    0.0000 *   1.2249 f    (1056.40,387.09)                      1.05
  khu_sensor_top/sensor_core/U36/Y (mx2d1_hd)                               0.1261               0.9250    0.2702     1.4951 f    (1059.01,387.31)                      1.05
  khu_sensor_top/sensor_core/n396 (net)         1       0.0039                                   0.9250    0.0000     1.4951 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_run_set_reg/D (fd2qd1_hd)      0.0000    0.1261    0.0000     0.9250    0.0000 *   1.4951 f    (1051.63,391.34)                      1.05
  data arrival time                                                                                                   1.4951                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_run_set_reg/CK (fd2qd1_hd)                                              0.0000     0.9900 r                                          
  library hold time                                                                                        0.0585     1.0485                                            
  data required time                                                                                                  1.0485                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0485                                            
  data arrival time                                                                                                  -1.4951                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4466                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_/CK (fd2qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1182.35,487.92)       i              1.05
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_/Q (fd2qd1_hd)              0.2555               0.9250    0.4853     1.2353 f    (1191.48,488.42)                      1.05
  khu_sensor_top/sensor_core/r_mpr_pstate[5] (net)     6   0.0200                                0.9250    0.0000     1.2353 f    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U30/D0 (mx2d1_hd)                    0.0000    0.2555    0.0000     0.9250    0.0002 *   1.2355 f    (1177.83,484.95)                      1.05
  khu_sensor_top/sensor_core/U30/Y (mx2d1_hd)                               0.1138               0.9250    0.2628     1.4983 f    (1180.45,484.73)                      1.05
  khu_sensor_top/sensor_core/n390 (net)         1       0.0027                                   0.9250    0.0000     1.4983 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_/D (fd2qd1_hd)    0.0000    0.1138    0.0000     0.9250    0.0000 *   1.4983 f    (1183.93,487.90)                      1.05
  data arrival time                                                                                                   1.4983                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_/CK (fd2qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0611     1.0511                                            
  data required time                                                                                                  1.0511                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0511                                            
  data arrival time                                                                                                  -1.4983                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4472                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250    0.0000     0.7500 r    (1110.41,329.52)       i              1.05
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/Q (fd2qd1_hd)          0.2528               0.9250    0.4836     1.2336 f    (1101.28,330.02)                      1.05
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode (net)     3   0.0197                            0.9250    0.0000     1.2336 f    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U29/D0 (mx2d1_hd)                    0.0000    0.2528    0.0000     0.9250    0.0000 *   1.2336 f    (1115.36,326.55)                      1.05
  khu_sensor_top/sensor_core/U29/Y (mx2d1_hd)                               0.1162               0.9250    0.2643     1.4979 f    (1112.75,326.33)                      1.05
  khu_sensor_top/sensor_core/n389 (net)         1       0.0029                                   0.9250    0.0000     1.4979 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/D (fd2qd1_hd)   0.0000   0.1162   0.0000    0.9250    0.0000 *   1.4979 f    (1108.83,329.50)                      1.05
  data arrival time                                                                                                   1.4979                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/CK (fd2qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0606     1.0506                                            
  data required time                                                                                                  1.0506                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0506                                            
  data arrival time                                                                                                  -1.4979                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4474                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250    0.0000     0.7500 r    (1090.17,326.52)       i              1.05
  khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg/Q (fd2qd1_hd)          0.2501               0.9250    0.4818     1.2318 f    (1081.04,326.02)                      1.05
  khu_sensor_top/sensor_core/r_ads_read_reg_mode (net)     3   0.0194                            0.9250    0.0000     1.2318 f    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U39/D0 (mx2d1_hd)                    0.0000    0.2501    0.0000     0.9250    0.0000 *   1.2318 f    (1093.36,319.35)                      1.05
  khu_sensor_top/sensor_core/U39/Y (mx2d1_hd)                               0.1217               0.9250    0.2687     1.5005 f    (1090.75,319.13)                      1.05
  khu_sensor_top/sensor_core/n398 (net)         1       0.0035                                   0.9250    0.0000     1.5005 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg/D (fd2qd1_hd)   0.0000   0.1217   0.0000    0.9250    0.0000 *   1.5005 f    (1088.59,326.54)                      1.05
  data arrival time                                                                                                   1.5005                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg/CK (fd2qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0594     1.0494                                            
  data required time                                                                                                  1.0494                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0494                                            
  data arrival time                                                                                                  -1.5005                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4511                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_0_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1159.03,228.71)       i              1.05
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_0_/Q (fd2qd1_hd)     0.2641               0.9250    0.4901     1.2401 f    (1168.16,229.22)                      1.05
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main[0] (net)     7   0.0211                       0.9250    0.0000     1.2401 f    [0.01,0.02]                           
  khu_sensor_top/uart_controller/uart_tx/U33/D0 (mx2d1_hd)        0.0000    0.2641    0.0000     0.9250    0.0001 *   1.2402 f    (1172.12,225.75)                      1.05
  khu_sensor_top/uart_controller/uart_tx/U33/Y (mx2d1_hd)                   0.1272               0.9250    0.2772     1.5174 f    (1169.51,225.53)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n90 (net)     1   0.0040                                0.9250    0.0000     1.5174 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_0_/D (fd2qd1_hd)   0.0000   0.1272   0.0000   0.9250   0.0000 *   1.5174 f (1160.61,228.70)                      1.05
  data arrival time                                                                                                   1.5174                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_0_/CK (fd2qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0583     1.0483                                            
  data required time                                                                                                  1.0483                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0483                                            
  data arrival time                                                                                                  -1.5174                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4691                                            


1
