###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       322935   # Number of WRITE/WRITEP commands
num_reads_done                 =       607755   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       513142   # Number of read row buffer hits
num_read_cmds                  =       607753   # Number of READ/READP commands
num_writes_done                =       322946   # Number of read requests issued
num_write_row_hits             =       249787   # Number of write row buffer hits
num_act_cmds                   =       168506   # Number of ACT commands
num_pre_cmds                   =       168482   # Number of PRE commands
num_ondemand_pres              =       147410   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9476786   # Cyles of rank active rank.0
rank_active_cycles.1           =      9231695   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       523214   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       768305   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       871913   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8513   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2696   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1782   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2314   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3370   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4772   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         9653   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         6133   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          503   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19063   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           85   # Write cmd latency (cycles)
write_latency[20-39]           =         1643   # Write cmd latency (cycles)
write_latency[40-59]           =         2598   # Write cmd latency (cycles)
write_latency[60-79]           =         6092   # Write cmd latency (cycles)
write_latency[80-99]           =        11826   # Write cmd latency (cycles)
write_latency[100-119]         =        15814   # Write cmd latency (cycles)
write_latency[120-139]         =        19741   # Write cmd latency (cycles)
write_latency[140-159]         =        21327   # Write cmd latency (cycles)
write_latency[160-179]         =        22351   # Write cmd latency (cycles)
write_latency[180-199]         =        22562   # Write cmd latency (cycles)
write_latency[200-]            =       198896   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       254444   # Read request latency (cycles)
read_latency[40-59]            =        81942   # Read request latency (cycles)
read_latency[60-79]            =        69955   # Read request latency (cycles)
read_latency[80-99]            =        26635   # Read request latency (cycles)
read_latency[100-119]          =        19310   # Read request latency (cycles)
read_latency[120-139]          =        16054   # Read request latency (cycles)
read_latency[140-159]          =        13129   # Read request latency (cycles)
read_latency[160-179]          =        10249   # Read request latency (cycles)
read_latency[180-199]          =         8477   # Read request latency (cycles)
read_latency[200-]             =       107558   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.61209e+09   # Write energy
read_energy                    =  2.45046e+09   # Read energy
act_energy                     =  4.61032e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.51143e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.68786e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91351e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76058e+09   # Active standby energy rank.1
average_read_latency           =      134.547   # Average read request latency (cycles)
average_interarrival           =      10.7445   # Average request interarrival latency (cycles)
total_energy                   =  1.75223e+10   # Total energy (pJ)
average_power                  =      1752.23   # Average power (mW)
average_bandwidth              =      7.94198   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       329275   # Number of WRITE/WRITEP commands
num_reads_done                 =       613641   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       515582   # Number of read row buffer hits
num_read_cmds                  =       613642   # Number of READ/READP commands
num_writes_done                =       329282   # Number of read requests issued
num_write_row_hits             =       251713   # Number of write row buffer hits
num_act_cmds                   =       176313   # Number of ACT commands
num_pre_cmds                   =       176296   # Number of PRE commands
num_ondemand_pres              =       154801   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9340734   # Cyles of rank active rank.0
rank_active_cycles.1           =      9324008   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       659266   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       675992   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       883431   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9422   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2575   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1739   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2221   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3286   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4585   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         9713   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         6307   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          569   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19083   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           92   # Write cmd latency (cycles)
write_latency[20-39]           =         1712   # Write cmd latency (cycles)
write_latency[40-59]           =         2960   # Write cmd latency (cycles)
write_latency[60-79]           =         6724   # Write cmd latency (cycles)
write_latency[80-99]           =        12982   # Write cmd latency (cycles)
write_latency[100-119]         =        16873   # Write cmd latency (cycles)
write_latency[120-139]         =        21403   # Write cmd latency (cycles)
write_latency[140-159]         =        22855   # Write cmd latency (cycles)
write_latency[160-179]         =        23363   # Write cmd latency (cycles)
write_latency[180-199]         =        23431   # Write cmd latency (cycles)
write_latency[200-]            =       196880   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       242403   # Read request latency (cycles)
read_latency[40-59]            =        86543   # Read request latency (cycles)
read_latency[60-79]            =        77540   # Read request latency (cycles)
read_latency[80-99]            =        27580   # Read request latency (cycles)
read_latency[100-119]          =        19538   # Read request latency (cycles)
read_latency[120-139]          =        16164   # Read request latency (cycles)
read_latency[140-159]          =        13387   # Read request latency (cycles)
read_latency[160-179]          =        10854   # Read request latency (cycles)
read_latency[180-199]          =         8623   # Read request latency (cycles)
read_latency[200-]             =       111009   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.64374e+09   # Write energy
read_energy                    =   2.4742e+09   # Read energy
act_energy                     =  4.82392e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.16448e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.24476e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82862e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81818e+09   # Active standby energy rank.1
average_read_latency           =      140.084   # Average read request latency (cycles)
average_interarrival           =      10.6052   # Average request interarrival latency (cycles)
total_energy                   =  1.75927e+10   # Total energy (pJ)
average_power                  =      1759.27   # Average power (mW)
average_bandwidth              =      8.04628   # Average bandwidth
