

================================================================
== Vivado HLS Report for 'myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc'
================================================================
* Date:           Tue Jul 18 15:59:08 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.188 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     18|    -|
|Register         |        -|      -|       2|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       2|     20|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done                    |   9|          2|    1|          2|
    |layer2_out_V_data_V_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  18|          4|    2|          4|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | myproject_Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | myproject_Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | myproject_Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc | return value |
|ap_done                     | out |    1| ap_ctrl_hs | myproject_Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs | myproject_Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | myproject_Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | myproject_Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc | return value |
|p_read                      |  in |   32|   ap_none  |                                  p_read                                 |    scalar    |
|layer2_out_V_data_V_din     | out |   32|   ap_fifo  |                           layer2_out_V_data_V                           |    pointer   |
|layer2_out_V_data_V_full_n  |  in |    1|   ap_fifo  |                           layer2_out_V_data_V                           |    pointer   |
|layer2_out_V_data_V_write   | out |    1|   ap_fifo  |                           layer2_out_V_data_V                           |    pointer   |
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

