# Reading pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi Pro vmap 2021.3 Lib Mapping Utility 2021.07 Jul 14 2021
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vmap 2021.3 Lib Mapping Utility 2021.07 Jul 14 2021
# vmap PolarFire C:/Microsemi/Libero_SoC_v2022.1/Designer/lib/modelsimpro/precompiled/vlog/PolarFire 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi Pro vmap 2021.3 Lib Mapping Utility 2021.07 Jul 14 2021
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:51 on May 15,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C0/CORERESET_PF_C0_0/core/corereset_pf.v 
# -- Compiling module CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF
# 
# Top level modules:
# 	CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF
# End time: 11:02:51 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:52 on May 15,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C0/CORERESET_PF_C0.v 
# -- Compiling module CORERESET_PF_C0
# 
# Top level modules:
# 	CORERESET_PF_C0
# End time: 11:02:52 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:52 on May 15,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Clock_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Clock_Controller
# -- Compiling architecture rtl of Clock_Controller
# End time: 11:02:52 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:52 on May 15,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Synchronizer
# -- Compiling architecture arch of Synchronizer
# End time: 11:02:52 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:52 on May 15,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Clock_Switch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Clock_Switch
# -- Compiling architecture rtl of Clock_Switch
# End time: 11:02:52 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:52 on May 15,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C0/PF_CCC_C0_0/PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v 
# -- Compiling module PF_CCC_C0_PF_CCC_C0_0_PF_CCC
# 
# Top level modules:
# 	PF_CCC_C0_PF_CCC_C0_0_PF_CCC
# End time: 11:02:52 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:52 on May 15,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C0/PF_CCC_C0.v 
# -- Compiling module PF_CCC_C0
# 
# Top level modules:
# 	PF_CCC_C0
# End time: 11:02:52 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:52 on May 15,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C3/PF_CCC_C3_0/PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v 
# -- Compiling module PF_CCC_C3_PF_CCC_C3_0_PF_CCC
# 
# Top level modules:
# 	PF_CCC_C3_PF_CCC_C3_0_PF_CCC
# End time: 11:02:52 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:52 on May 15,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C3/PF_CCC_C3.v 
# -- Compiling module PF_CCC_C3
# 
# Top level modules:
# 	PF_CCC_C3
# End time: 11:02:52 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:52 on May 15,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C7/PF_CCC_C7_0/PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v 
# -- Compiling module PF_CCC_C7_PF_CCC_C7_0_PF_CCC
# 
# Top level modules:
# 	PF_CCC_C7_PF_CCC_C7_0_PF_CCC
# End time: 11:02:52 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:52 on May 15,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C7/PF_CCC_C7.v 
# -- Compiling module PF_CCC_C7
# 
# Top level modules:
# 	PF_CCC_C7
# End time: 11:02:53 on May 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:53 on May 15,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C8/PF_CCC_C8_0/PF_CCC_C8_PF_CCC_C8_0_PF_CCC.v 
# -- Compiling module PF_CCC_C8_PF_CCC_C8_0_PF_CCC
# 
# Top level modules:
# 	PF_CCC_C8_PF_CCC_C8_0_PF_CCC
# End time: 11:02:53 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:53 on May 15,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C8/PF_CCC_C8.v 
# -- Compiling module PF_CCC_C8
# 
# Top level modules:
# 	PF_CCC_C8
# End time: 11:02:53 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:53 on May 15,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C2/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV.v 
# -- Compiling module PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV
# 
# Top level modules:
# 	PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV
# End time: 11:02:53 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:53 on May 15,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C2/PF_CLK_DIV_C2.v 
# -- Compiling module PF_CLK_DIV_C2
# 
# Top level modules:
# 	PF_CLK_DIV_C2
# End time: 11:02:53 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:53 on May 15,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C3/PF_CLK_DIV_C3_0/PF_CLK_DIV_C3_PF_CLK_DIV_C3_0_PF_CLK_DIV.v 
# -- Compiling module PF_CLK_DIV_C3_PF_CLK_DIV_C3_0_PF_CLK_DIV
# 
# Top level modules:
# 	PF_CLK_DIV_C3_PF_CLK_DIV_C3_0_PF_CLK_DIV
# End time: 11:02:53 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:53 on May 15,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C3/PF_CLK_DIV_C3.v 
# -- Compiling module PF_CLK_DIV_C3
# 
# Top level modules:
# 	PF_CLK_DIV_C3
# End time: 11:02:53 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:53 on May 15,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v 
# -- Compiling module PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR
# 
# Top level modules:
# 	PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR
# End time: 11:02:53 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:53 on May 15,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0.v 
# -- Compiling module PF_INIT_MONITOR_C0
# 
# Top level modules:
# 	PF_INIT_MONITOR_C0
# End time: 11:02:53 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:53 on May 15,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0_0/PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v 
# -- Compiling module PF_OSC_C0_PF_OSC_C0_0_PF_OSC
# 
# Top level modules:
# 	PF_OSC_C0_PF_OSC_C0_0_PF_OSC
# End time: 11:02:53 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:53 on May 15,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0.v 
# -- Compiling module PF_OSC_C0
# 
# Top level modules:
# 	PF_OSC_C0
# End time: 11:02:53 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:54 on May 15,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Clock_Reset/Clock_Reset.v 
# -- Compiling module Clock_Reset
# 
# Top level modules:
# 	Clock_Reset
# End time: 11:02:54 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:54 on May 15,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package cmd_table
# End time: 11:02:54 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:54 on May 15,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package cmd_table_trigger
# End time: 11:02:54 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 11:02:54 on May 15,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_ClockReset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_ClockReset
# -- Compiling architecture behavioral of TB_ClockReset
# End time: 11:02:54 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L PolarFire -L presynth -L CORESPI_LIB -t 1ps -pli "C:/Microsemi/Libero_SoC_v2022.1/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll" presynth.TB_ClockReset -gSIM_PA5M300T=0 
# Start time: 11:02:54 on May 15,2024
# //  ModelSim Microsemi Pro 2021.3 Jul 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.tb_clockreset(behavioral)
# Loading sv_std.std
# Loading presynth.Clock_Reset
# Loading presynth.CORERESET_PF_C0
# Loading presynth.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF
# Loading presynth.PF_CCC_C0
# Loading presynth.PF_CCC_C0_PF_CCC_C0_0_PF_CCC
# Loading PolarFire.CLKINT
# Loading PolarFire.PLL
# Loading PolarFire.PLL_DELAY
# Loading PolarFire.PLL_DELAY_IP
# Loading PolarFire.DLL_DELAY_BLOCK
# Loading PolarFire.PLL_IP
# Loading PolarFire.PLL_DRI_REGISTERS
# Loading PolarFire.pll_lp_vco
# Loading PolarFire.CCC_RF_DIV
# Loading PolarFire.Freq_Divider
# Loading PolarFire.Even_Divider
# Loading PolarFire.Odd_Divider
# Loading PolarFire.CCC_FB_DIV
# Loading PolarFire.frac_divider
# Loading PolarFire.freq_multiplier
# Loading PolarFire.CCC_PLL
# Loading PolarFire.ABISCB82
# Loading PolarFire.ABI_PLL_FRONT
# Loading PolarFire.refstop
# Loading PolarFire.Divide_2
# Loading PolarFire.ABI_PHASE
# Loading PolarFire.PLL_PHASE_SELECT
# Loading PolarFire.PF_PLLUM28HLPMFFRAC_postdiv_pd_sync
# Loading PolarFire.PF_PLLUM28HLPMFFRAC_divsw8
# Loading PolarFire.PF_PLLUM28HLPMFFRAC_tff_st1x_loadb
# Loading PolarFire.PF_PLLUM28HLPMFFRAC_cmosdiv_2to127
# Loading PolarFire.PF_PLLUM28HLPMFFRAC_ffbrx1cstm
# Loading PolarFire.PF_PLLUM28HLPMFFRAC_latchx1cstmb
# Loading PolarFire.PF_PLLUM28HLPMFFRAC_ffqbibrbx1cstm
# Loading PolarFire.CCC_POST_DIV
# Loading PolarFire.CCC_POSTDIVEN_SYNC
# Loading PolarFire.div2
# Loading PolarFire.CCC_8X1_MUX
# Loading PolarFire.CCC_2X1_MUX
# Loading PolarFire.VCC
# Loading PolarFire.GND
# Loading presynth.PF_CCC_C3
# Loading presynth.PF_CCC_C3_PF_CCC_C3_0_PF_CCC
# Loading presynth.PF_CCC_C7
# Loading presynth.PF_CCC_C7_PF_CCC_C7_0_PF_CCC
# Loading presynth.PF_CCC_C8
# Loading presynth.PF_CCC_C8_PF_CCC_C8_0_PF_CCC
# Loading presynth.PF_CLK_DIV_C2
# Loading presynth.PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV
# Loading PolarFire.ICB_CLKDIV
# Loading PolarFire.ICB_CLKDIVDELAY
# Loading PolarFire.clk_div_3p5
# Loading PolarFire.clk_div_5
# Loading presynth.PF_CLK_DIV_C3
# Loading presynth.PF_CLK_DIV_C3_PF_CLK_DIV_C3_0_PF_CLK_DIV
# Loading presynth.PF_INIT_MONITOR_C0
# Loading presynth.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR
# Loading presynth.PF_OSC_C0
# Loading presynth.PF_OSC_C0_PF_OSC_C0_0_PF_OSC
# Loading PolarFire.OSC_RC160MHZ
# Loading PolarFire.OSC_GENERIC
# Loading ieee.numeric_std(body)
# Loading presynth.clock_controller(rtl)
# Loading presynth.clock_switch(rtl)
# Loading presynth.synchronizer(arch)
# Loading PolarFire.UDP_GBLAT_T
# Loading C:/Microsemi/Libero_SoC_v2022.1/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
# ** Warning: (vsim-3040) Command line generic/parameter "SIM_PA5M300T" not found in design.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tomáš  Hostname: DESKTOP-TDPVUTD  ProcessID: 61208
#           Attempting to use alternate WLF file "./wlftexwj6x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftexwj6x
# WARNING tb_clockreset.Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT: USRAM_INIT_DONE assertion delay should be larger than the SRAM_INIT_DONE assertion delay by at least 3ns
# WARNING tb_clockreset.Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT: DEVICE_INIT_DONE assertion delay should be larger than the USRAM_INIT_DONE assertion delay by at least 3ns
do C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/simulation/wave16.do
run -all
# Break key hit
# Break in Module PF_PLLUM28HLPMFFRAC_cmosdiv_2to127 at $MODEL_TECH/../../Designer/lib/modelsim/precompiled/vlog/src/polarfire.v line 49011
# End time: 23:09:36 on May 15,2024, Elapsed time: 12:06:42
# Errors: 0, Warnings: 3
