###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-06.ucsd.edu)
#  Generated on:      Fri Mar 21 12:58:21 2025
#  Design:            fullchip
#  Command:           report_timing -max_paths 100 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__6_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__6_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.288
- Setup                         0.660
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.578
- Arrival Time                  3.604
= Slack Time                   -3.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^         |          |       |   0.276 |   -2.750 | 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.522 | 
     | fifo_core_1_2/U23           | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.391 | 
     | fifo_core_1_2/U217          | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.249 | 
     | fifo_core_1_2/U219          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.169 | 
     | fifo_core_1_2/U223          | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.087 | 
     | fifo_core_1_2/U224          | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.915 | 
     | fifo_core_1_2/U263          | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.780 | 
     | fifo_core_1_2/U264          | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.704 | 
     | fifo_core_1_2/U11           | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.628 | 
     | fifo_core_1_2/U8            | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.540 | 
     | fifo_core_1_2/mem_reg_7__6_ | E ^          | EDFQD1   | 0.038 |   3.604 |    0.578 | 
     +------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__5_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__5_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.290
- Setup                         0.660
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.580
- Arrival Time                  3.605
= Slack Time                   -3.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^         |          |       |   0.276 |   -2.749 | 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.521 | 
     | fifo_core_1_2/U23           | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.390 | 
     | fifo_core_1_2/U217          | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.248 | 
     | fifo_core_1_2/U219          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.168 | 
     | fifo_core_1_2/U223          | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.086 | 
     | fifo_core_1_2/U224          | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.914 | 
     | fifo_core_1_2/U263          | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.779 | 
     | fifo_core_1_2/U264          | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.703 | 
     | fifo_core_1_2/U11           | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.627 | 
     | fifo_core_1_2/U8            | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.541 | 
     | fifo_core_1_2/mem_reg_7__5_ | E ^          | EDFQD1   | 0.039 |   3.605 |    0.580 | 
     +------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__3_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__3_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.290
- Setup                         0.660
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.580
- Arrival Time                  3.605
= Slack Time                   -3.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^         |          |       |   0.276 |   -2.749 | 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.521 | 
     | fifo_core_1_2/U23           | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.390 | 
     | fifo_core_1_2/U217          | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.248 | 
     | fifo_core_1_2/U219          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.168 | 
     | fifo_core_1_2/U223          | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.086 | 
     | fifo_core_1_2/U224          | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.914 | 
     | fifo_core_1_2/U263          | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.779 | 
     | fifo_core_1_2/U264          | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.703 | 
     | fifo_core_1_2/U11           | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.627 | 
     | fifo_core_1_2/U8            | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.541 | 
     | fifo_core_1_2/mem_reg_7__3_ | E ^          | EDFQD1   | 0.039 |   3.605 |    0.580 | 
     +------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__1_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__1_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.290
- Setup                         0.660
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.580
- Arrival Time                  3.605
= Slack Time                   -3.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^         |          |       |   0.276 |   -2.749 | 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.521 | 
     | fifo_core_1_2/U23           | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.390 | 
     | fifo_core_1_2/U217          | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.248 | 
     | fifo_core_1_2/U219          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.168 | 
     | fifo_core_1_2/U223          | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.086 | 
     | fifo_core_1_2/U224          | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.914 | 
     | fifo_core_1_2/U263          | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.779 | 
     | fifo_core_1_2/U264          | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.703 | 
     | fifo_core_1_2/U11           | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.627 | 
     | fifo_core_1_2/U8            | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.541 | 
     | fifo_core_1_2/mem_reg_7__1_ | E ^          | EDFQD1   | 0.039 |   3.605 |    0.580 | 
     +------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__0_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__0_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.290
- Setup                         0.660
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.580
- Arrival Time                  3.605
= Slack Time                   -3.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^         |          |       |   0.276 |   -2.749 | 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.521 | 
     | fifo_core_1_2/U23           | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.390 | 
     | fifo_core_1_2/U217          | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.248 | 
     | fifo_core_1_2/U219          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.168 | 
     | fifo_core_1_2/U223          | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.086 | 
     | fifo_core_1_2/U224          | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.914 | 
     | fifo_core_1_2/U263          | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.779 | 
     | fifo_core_1_2/U264          | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.703 | 
     | fifo_core_1_2/U11           | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.627 | 
     | fifo_core_1_2/U8            | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.541 | 
     | fifo_core_1_2/mem_reg_7__0_ | E ^          | EDFQD1   | 0.039 |   3.605 |    0.580 | 
     +------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__4_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__4_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.290
- Setup                         0.660
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.580
- Arrival Time                  3.605
= Slack Time                   -3.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^         |          |       |   0.276 |   -2.749 | 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.521 | 
     | fifo_core_1_2/U23           | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.390 | 
     | fifo_core_1_2/U217          | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.248 | 
     | fifo_core_1_2/U219          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.168 | 
     | fifo_core_1_2/U223          | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.086 | 
     | fifo_core_1_2/U224          | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.914 | 
     | fifo_core_1_2/U263          | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.779 | 
     | fifo_core_1_2/U264          | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.703 | 
     | fifo_core_1_2/U11           | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.627 | 
     | fifo_core_1_2/U8            | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.541 | 
     | fifo_core_1_2/mem_reg_7__4_ | E ^          | EDFQD1   | 0.039 |   3.605 |    0.580 | 
     +------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__12_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__12_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.289
- Setup                         0.659
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.579
- Arrival Time                  3.597
= Slack Time                   -3.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.741 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.513 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.383 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.240 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.160 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.078 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.906 | 
     | fifo_core_1_2/U263           | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.771 | 
     | fifo_core_1_2/U264           | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.695 | 
     | fifo_core_1_2/U11            | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.619 | 
     | fifo_core_1_2/U8             | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.549 | 
     | fifo_core_1_2/mem_reg_7__12_ | E ^          | EDFQD1   | 0.030 |   3.597 |    0.579 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__8_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__8_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.295
- Setup                         0.659
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.585
- Arrival Time                  3.602
= Slack Time                   -3.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^         |          |       |   0.276 |   -2.741 | 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.513 | 
     | fifo_core_1_2/U23           | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.382 | 
     | fifo_core_1_2/U217          | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.240 | 
     | fifo_core_1_2/U219          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.160 | 
     | fifo_core_1_2/U223          | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.078 | 
     | fifo_core_1_2/U224          | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.906 | 
     | fifo_core_1_2/U263          | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.771 | 
     | fifo_core_1_2/U264          | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.695 | 
     | fifo_core_1_2/U11           | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.619 | 
     | fifo_core_1_2/U8            | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.549 | 
     | fifo_core_1_2/mem_reg_7__8_ | E ^          | EDFQD1   | 0.036 |   3.602 |    0.585 | 
     +------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__11_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__11_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.290
- Setup                         0.659
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.581
- Arrival Time                  3.598
= Slack Time                   -3.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.741 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.513 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.382 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.240 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.160 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.078 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.906 | 
     | fifo_core_1_2/U263           | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.771 | 
     | fifo_core_1_2/U264           | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.695 | 
     | fifo_core_1_2/U11            | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.619 | 
     | fifo_core_1_2/U8             | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.549 | 
     | fifo_core_1_2/mem_reg_7__11_ | E ^          | EDFQD1   | 0.031 |   3.598 |    0.581 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__14_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__14_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.287
- Setup                         0.659
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.578
- Arrival Time                  3.595
= Slack Time                   -3.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.740 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.513 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.382 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.240 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.160 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.078 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.905 | 
     | fifo_core_1_2/U263           | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.770 | 
     | fifo_core_1_2/U264           | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.695 | 
     | fifo_core_1_2/U11            | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.618 | 
     | fifo_core_1_2/U8             | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.550 | 
     | fifo_core_1_2/mem_reg_7__14_ | E ^          | EDFQD1   | 0.028 |   3.595 |    0.578 | 
     +-------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__7_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__7_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.295
- Setup                         0.659
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.586
- Arrival Time                  3.602
= Slack Time                   -3.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^         |          |       |   0.276 |   -2.740 | 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.512 | 
     | fifo_core_1_2/U23           | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.382 | 
     | fifo_core_1_2/U217          | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.239 | 
     | fifo_core_1_2/U219          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.159 | 
     | fifo_core_1_2/U223          | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.077 | 
     | fifo_core_1_2/U224          | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.905 | 
     | fifo_core_1_2/U263          | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.770 | 
     | fifo_core_1_2/U264          | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.694 | 
     | fifo_core_1_2/U11           | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.618 | 
     | fifo_core_1_2/U8            | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.550 | 
     | fifo_core_1_2/mem_reg_7__7_ | E ^          | EDFQD1   | 0.036 |   3.602 |    0.586 | 
     +------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__10_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__10_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.293
- Setup                         0.659
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.584
- Arrival Time                  3.600
= Slack Time                   -3.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.740 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.512 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.381 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.239 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.159 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.077 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.905 | 
     | fifo_core_1_2/U263           | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.770 | 
     | fifo_core_1_2/U264           | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.694 | 
     | fifo_core_1_2/U11            | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.618 | 
     | fifo_core_1_2/U8             | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.550 | 
     | fifo_core_1_2/mem_reg_7__10_ | E ^          | EDFQD1   | 0.033 |   3.600 |    0.584 | 
     +-------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__2_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__2_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.295
- Setup                         0.659
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.586
- Arrival Time                  3.602
= Slack Time                   -3.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^         |          |       |   0.276 |   -2.739 | 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.512 | 
     | fifo_core_1_2/U23           | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.381 | 
     | fifo_core_1_2/U217          | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.239 | 
     | fifo_core_1_2/U219          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.159 | 
     | fifo_core_1_2/U223          | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.077 | 
     | fifo_core_1_2/U224          | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.904 | 
     | fifo_core_1_2/U263          | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.769 | 
     | fifo_core_1_2/U264          | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.694 | 
     | fifo_core_1_2/U11           | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.617 | 
     | fifo_core_1_2/U8            | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.551 | 
     | fifo_core_1_2/mem_reg_7__2_ | E ^          | EDFQD1   | 0.036 |   3.602 |    0.586 | 
     +------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__9_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__9_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.295
- Setup                         0.659
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.586
- Arrival Time                  3.602
= Slack Time                   -3.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^         |          |       |   0.276 |   -2.739 | 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.512 | 
     | fifo_core_1_2/U23           | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.381 | 
     | fifo_core_1_2/U217          | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.239 | 
     | fifo_core_1_2/U219          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.159 | 
     | fifo_core_1_2/U223          | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.077 | 
     | fifo_core_1_2/U224          | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.904 | 
     | fifo_core_1_2/U263          | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.769 | 
     | fifo_core_1_2/U264          | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.694 | 
     | fifo_core_1_2/U11           | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.617 | 
     | fifo_core_1_2/U8            | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.551 | 
     | fifo_core_1_2/mem_reg_7__9_ | E ^          | EDFQD1   | 0.035 |   3.602 |    0.586 | 
     +------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__20_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__20_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.274
- Setup                         0.663
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.561
- Arrival Time                  3.575
= Slack Time                   -3.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.738 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.510 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.379 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.237 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.157 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.075 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.903 | 
     | fifo_core_1_2/U263           | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.768 | 
     | fifo_core_1_2/U264           | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.692 | 
     | fifo_core_1_2/U11            | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.616 | 
     | fifo_core_1_2/U8             | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.552 | 
     | fifo_core_1_2/mem_reg_7__20_ | E ^          | EDFQD1   | 0.008 |   3.575 |    0.561 | 
     +-------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__21_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__21_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.274
- Setup                         0.663
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.560
- Arrival Time                  3.573
= Slack Time                   -3.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.736 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.509 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.378 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.236 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.156 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.074 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.901 | 
     | fifo_core_1_2/U263           | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.766 | 
     | fifo_core_1_2/U264           | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.691 | 
     | fifo_core_1_2/U11            | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.614 | 
     | fifo_core_1_2/U8             | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.554 | 
     | fifo_core_1_2/mem_reg_7__21_ | E ^          | EDFQD1   | 0.007 |   3.573 |    0.560 | 
     +-------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__16_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__16_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.293
- Setup                         0.659
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.583
- Arrival Time                  3.595
= Slack Time                   -3.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.735 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.508 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.377 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.234 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.155 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.072 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.900 | 
     | fifo_core_1_2/U263           | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.765 | 
     | fifo_core_1_2/U264           | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.690 | 
     | fifo_core_1_2/U11            | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.613 | 
     | fifo_core_1_2/U8             | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.555 | 
     | fifo_core_1_2/mem_reg_7__16_ | E ^          | EDFQD1   | 0.029 |   3.595 |    0.583 | 
     +-------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__23_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__23_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.273
- Setup                         0.663
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.560
- Arrival Time                  3.572
= Slack Time                   -3.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.735 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.507 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.377 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.234 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.155 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.072 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.900 | 
     | fifo_core_1_2/U263           | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.765 | 
     | fifo_core_1_2/U264           | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.689 | 
     | fifo_core_1_2/U11            | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.613 | 
     | fifo_core_1_2/U8             | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.555 | 
     | fifo_core_1_2/mem_reg_7__23_ | E ^          | EDFQD1   | 0.005 |   3.572 |    0.560 | 
     +-------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__13_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__13_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.293
- Setup                         0.659
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.584
- Arrival Time                  3.595
= Slack Time                   -3.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.735 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.507 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.376 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.234 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.154 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.072 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.900 | 
     | fifo_core_1_2/U263           | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.765 | 
     | fifo_core_1_2/U264           | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.689 | 
     | fifo_core_1_2/U11            | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.613 | 
     | fifo_core_1_2/U8             | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.555 | 
     | fifo_core_1_2/mem_reg_7__13_ | E ^          | EDFQD1   | 0.029 |   3.595 |    0.584 | 
     +-------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__22_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__22_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.273
- Setup                         0.663
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.560
- Arrival Time                  3.570
= Slack Time                   -3.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.734 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.506 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.375 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.233 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.153 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.071 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.898 | 
     | fifo_core_1_2/U263           | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.764 | 
     | fifo_core_1_2/U264           | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.688 | 
     | fifo_core_1_2/U11            | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.611 | 
     | fifo_core_1_2/U8             | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.556 | 
     | fifo_core_1_2/mem_reg_7__22_ | E ^          | EDFQD1   | 0.004 |   3.570 |    0.560 | 
     +-------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__15_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__15_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.291
- Setup                         0.659
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.582
- Arrival Time                  3.590
= Slack Time                   -3.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.732 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.504 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.373 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.231 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.151 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.069 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.896 | 
     | fifo_core_1_2/U263           | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.762 | 
     | fifo_core_1_2/U264           | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.686 | 
     | fifo_core_1_2/U11            | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.609 | 
     | fifo_core_1_2/U8             | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.558 | 
     | fifo_core_1_2/mem_reg_7__15_ | E ^          | EDFQD1   | 0.023 |   3.590 |    0.582 | 
     +-------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__18_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__18_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.290
- Setup                         0.659
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.581
- Arrival Time                  3.588
= Slack Time                   -3.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.730 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.503 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.372 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.230 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.150 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.068 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.895 | 
     | fifo_core_1_2/U263           | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.760 | 
     | fifo_core_1_2/U264           | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.685 | 
     | fifo_core_1_2/U11            | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.608 | 
     | fifo_core_1_2/U8             | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.560 | 
     | fifo_core_1_2/mem_reg_7__18_ | E ^          | EDFQD1   | 0.021 |   3.588 |    0.581 | 
     +-------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__17_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__17_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.289
- Setup                         0.659
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.580
- Arrival Time                  3.587
= Slack Time                   -3.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.730 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.503 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.372 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.229 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.150 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.067 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.895 | 
     | fifo_core_1_2/U263           | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.760 | 
     | fifo_core_1_2/U264           | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.685 | 
     | fifo_core_1_2/U11            | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.608 | 
     | fifo_core_1_2/U8             | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.560 | 
     | fifo_core_1_2/mem_reg_7__17_ | E ^          | EDFQD1   | 0.020 |   3.587 |    0.580 | 
     +-------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_7__19_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__19_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.288
- Setup                         0.659
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.579
- Arrival Time                  3.584
= Slack Time                   -3.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.729 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.502 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.371 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.229 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.149 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -2.067 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.894 | 
     | fifo_core_1_2/U263           | A1 ^ -> ZN v | CKND2D0  | 0.135 |   1.246 |   -1.759 | 
     | fifo_core_1_2/U264           | I v -> ZN ^  | CKND0    | 0.076 |   1.322 |   -1.684 | 
     | fifo_core_1_2/U11            | A2 ^ -> ZN v | CKND2D0  | 0.076 |   1.398 |   -1.607 | 
     | fifo_core_1_2/U8             | A2 v -> ZN ^ | NR2D0    | 2.168 |   3.566 |    0.561 | 
     | fifo_core_1_2/mem_reg_7__19_ | E ^          | EDFQD1   | 0.018 |   3.584 |    0.579 | 
     +-------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__23_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__23_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.274
- Setup                         0.638
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.586
- Arrival Time                  3.501
= Slack Time                   -2.915
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.639 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -2.411 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -2.280 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -2.138 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -2.058 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.976 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.804 | 
     | fifo_core_1_2/U56            | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.709 | 
     | fifo_core_1_2/U266           | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    0.578 | 
     | fifo_core_1_2/mem_reg_2__23_ | E ^          | EDFQD1   | 0.008 |   3.501 |    0.586 | 
     +-------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__7_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__7_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.286
- Setup                        -0.000
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.237
- Arrival Time                  3.722
= Slack Time                   -2.485
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^         |          |       |   0.276 |   -2.209 | 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.981 | 
     | fifo_core_1_2/U23           | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.850 | 
     | fifo_core_1_2/U217          | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.708 | 
     | fifo_core_1_2/U219          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.628 | 
     | fifo_core_1_2/U223          | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.546 | 
     | fifo_core_1_2/U224          | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.373 | 
     | fifo_core_1_2/U56           | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.279 | 
     | fifo_core_1_2/U266          | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.008 | 
     | fifo_core_1_2/U168          | S ^ -> Z v   | MUX2D0   | 0.229 |   3.722 |    1.237 | 
     | fifo_core_1_2/mem_reg_2__7_ | D v          | DFQD1    | 0.000 |   3.722 |    1.237 | 
     +------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__0_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__0_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.289
- Setup                        -0.000
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.239
- Arrival Time                  3.724
= Slack Time                   -2.485
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^         |          |       |   0.276 |   -2.208 | 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.981 | 
     | fifo_core_1_2/U23           | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.850 | 
     | fifo_core_1_2/U217          | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.707 | 
     | fifo_core_1_2/U219          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.628 | 
     | fifo_core_1_2/U223          | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.545 | 
     | fifo_core_1_2/U224          | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.373 | 
     | fifo_core_1_2/U56           | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.278 | 
     | fifo_core_1_2/U266          | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.008 | 
     | fifo_core_1_2/U175          | S ^ -> Z v   | MUX2D0   | 0.230 |   3.724 |    1.239 | 
     | fifo_core_1_2/mem_reg_2__0_ | D v          | DFQD1    | 0.000 |   3.724 |    1.239 | 
     +------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__2_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__2_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.286
- Setup                        -0.000
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.236
- Arrival Time                  3.721
= Slack Time                   -2.484
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^         |          |       |   0.276 |   -2.208 | 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.980 | 
     | fifo_core_1_2/U23           | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.850 | 
     | fifo_core_1_2/U217          | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.707 | 
     | fifo_core_1_2/U219          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.627 | 
     | fifo_core_1_2/U223          | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.545 | 
     | fifo_core_1_2/U224          | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.373 | 
     | fifo_core_1_2/U56           | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.278 | 
     | fifo_core_1_2/U266          | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.009 | 
     | fifo_core_1_2/U173          | S ^ -> Z v   | MUX2D0   | 0.228 |   3.721 |    1.236 | 
     | fifo_core_1_2/mem_reg_2__2_ | D v          | DFQD1    | 0.000 |   3.721 |    1.236 | 
     +------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__1_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__1_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.289
- Setup                        -0.000
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.239
- Arrival Time                  3.722
= Slack Time                   -2.483
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^         |          |       |   0.276 |   -2.206 | 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.979 | 
     | fifo_core_1_2/U23           | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.848 | 
     | fifo_core_1_2/U217          | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.705 | 
     | fifo_core_1_2/U219          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.626 | 
     | fifo_core_1_2/U223          | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.543 | 
     | fifo_core_1_2/U224          | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.371 | 
     | fifo_core_1_2/U56           | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.276 | 
     | fifo_core_1_2/U266          | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.010 | 
     | fifo_core_1_2/U174          | S ^ -> Z v   | MUX2D0   | 0.229 |   3.722 |    1.239 | 
     | fifo_core_1_2/mem_reg_2__1_ | D v          | DFQD1    | 0.000 |   3.722 |    1.239 | 
     +------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__4_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__4_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.289
- Setup                        -0.000
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.240
- Arrival Time                  3.722
= Slack Time                   -2.482
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^         |          |       |   0.276 |   -2.206 | 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.978 | 
     | fifo_core_1_2/U23           | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.848 | 
     | fifo_core_1_2/U217          | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.705 | 
     | fifo_core_1_2/U219          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.625 | 
     | fifo_core_1_2/U223          | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.543 | 
     | fifo_core_1_2/U224          | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.371 | 
     | fifo_core_1_2/U56           | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.276 | 
     | fifo_core_1_2/U266          | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.011 | 
     | fifo_core_1_2/U171          | S ^ -> Z v   | MUX2D0   | 0.229 |   3.722 |    1.240 | 
     | fifo_core_1_2/mem_reg_2__4_ | D v          | DFQD1    | 0.000 |   3.722 |    1.240 | 
     +------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__5_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__5_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.289
- Setup                        -0.001
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.239
- Arrival Time                  3.721
= Slack Time                   -2.482
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^         |          |       |   0.276 |   -2.206 | 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.978 | 
     | fifo_core_1_2/U23           | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.847 | 
     | fifo_core_1_2/U217          | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.705 | 
     | fifo_core_1_2/U219          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.625 | 
     | fifo_core_1_2/U223          | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.543 | 
     | fifo_core_1_2/U224          | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.371 | 
     | fifo_core_1_2/U56           | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.276 | 
     | fifo_core_1_2/U266          | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.011 | 
     | fifo_core_1_2/U170          | S ^ -> Z v   | MUX2D0   | 0.228 |   3.721 |    1.239 | 
     | fifo_core_1_2/mem_reg_2__5_ | D v          | DFQD1    | 0.000 |   3.721 |    1.239 | 
     +------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__6_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__6_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.287
- Setup                        -0.001
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.238
- Arrival Time                  3.717
= Slack Time                   -2.479
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^         |          |       |   0.276 |   -2.202 | 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.975 | 
     | fifo_core_1_2/U23           | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.844 | 
     | fifo_core_1_2/U217          | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.701 | 
     | fifo_core_1_2/U219          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.622 | 
     | fifo_core_1_2/U223          | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.539 | 
     | fifo_core_1_2/U224          | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.367 | 
     | fifo_core_1_2/U56           | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.272 | 
     | fifo_core_1_2/U266          | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.014 | 
     | fifo_core_1_2/U169          | S ^ -> Z v   | MUX2D0   | 0.224 |   3.717 |    1.238 | 
     | fifo_core_1_2/mem_reg_2__6_ | D v          | DFQD1    | 0.000 |   3.717 |    1.238 | 
     +------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__3_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__3_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.289
- Setup                        -0.001
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.240
- Arrival Time                  3.719
= Slack Time                   -2.478
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^         |          |       |   0.276 |   -2.202 | 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.974 | 
     | fifo_core_1_2/U23           | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.843 | 
     | fifo_core_1_2/U217          | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.701 | 
     | fifo_core_1_2/U219          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.621 | 
     | fifo_core_1_2/U223          | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.539 | 
     | fifo_core_1_2/U224          | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.367 | 
     | fifo_core_1_2/U56           | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.272 | 
     | fifo_core_1_2/U266          | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.015 | 
     | fifo_core_1_2/U172          | S ^ -> Z v   | MUX2D0   | 0.226 |   3.719 |    1.240 | 
     | fifo_core_1_2/mem_reg_2__3_ | D v          | DFQD1    | 0.000 |   3.719 |    1.240 | 
     +------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__21_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__21_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.274
- Setup                         0.003
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.221
- Arrival Time                  3.698
= Slack Time                   -2.477
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.200 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.973 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.842 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.700 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.620 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.538 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.365 | 
     | fifo_core_1_2/U56            | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.270 | 
     | fifo_core_1_2/U266           | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.016 | 
     | fifo_core_1_2/U155           | S ^ -> Z v   | MUX2D0   | 0.205 |   3.698 |    1.221 | 
     | fifo_core_1_2/mem_reg_2__21_ | D v          | DFQD1    | 0.000 |   3.698 |    1.221 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__14_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__14_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.289
- Setup                        -0.001
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.239
- Arrival Time                  3.714
= Slack Time                   -2.475
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.198 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.971 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.840 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.698 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.618 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.536 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.363 | 
     | fifo_core_1_2/U56            | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.268 | 
     | fifo_core_1_2/U266           | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.018 | 
     | fifo_core_1_2/U214           | S ^ -> Z v   | MUX2D0   | 0.221 |   3.714 |    1.239 | 
     | fifo_core_1_2/mem_reg_2__14_ | D v          | DFQD1    | 0.000 |   3.714 |    1.239 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__8_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__8_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.293
- Setup                        -0.001
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.244
- Arrival Time                  3.716
= Slack Time                   -2.472
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^         |          |       |   0.276 |   -2.196 | 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.968 | 
     | fifo_core_1_2/U23           | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.837 | 
     | fifo_core_1_2/U217          | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.695 | 
     | fifo_core_1_2/U219          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.615 | 
     | fifo_core_1_2/U223          | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.533 | 
     | fifo_core_1_2/U224          | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.361 | 
     | fifo_core_1_2/U56           | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.266 | 
     | fifo_core_1_2/U266          | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.021 | 
     | fifo_core_1_2/U167          | S ^ -> Z v   | MUX2D0   | 0.223 |   3.716 |    1.244 | 
     | fifo_core_1_2/mem_reg_2__8_ | D v          | DFQD1    | 0.000 |   3.716 |    1.244 | 
     +------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__22_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__22_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.274
- Setup                         0.003
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.221
- Arrival Time                  3.693
= Slack Time                   -2.472
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.195 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.968 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.837 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.695 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.615 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.533 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.360 | 
     | fifo_core_1_2/U56            | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.266 | 
     | fifo_core_1_2/U266           | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.021 | 
     | fifo_core_1_2/U154           | S ^ -> Z v   | MUX2D0   | 0.200 |   3.693 |    1.221 | 
     | fifo_core_1_2/mem_reg_2__22_ | D v          | DFQD1    | 0.000 |   3.693 |    1.221 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__9_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__9_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.293
- Setup                        -0.001
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.245
- Arrival Time                  3.716
= Slack Time                   -2.472
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^         |          |       |   0.276 |   -2.195 | 
     | fifo_core_1_2/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.968 | 
     | fifo_core_1_2/U23           | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.837 | 
     | fifo_core_1_2/U217          | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.694 | 
     | fifo_core_1_2/U219          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.615 | 
     | fifo_core_1_2/U223          | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.532 | 
     | fifo_core_1_2/U224          | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.360 | 
     | fifo_core_1_2/U56           | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.265 | 
     | fifo_core_1_2/U266          | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.021 | 
     | fifo_core_1_2/U166          | S ^ -> Z v   | MUX2D0   | 0.223 |   3.716 |    1.245 | 
     | fifo_core_1_2/mem_reg_2__9_ | D v          | DFQD1    | 0.000 |   3.716 |    1.245 | 
     +------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__12_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__12_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.292
- Setup                        -0.001
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.243
- Arrival Time                  3.714
= Slack Time                   -2.471
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.194 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.967 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.836 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.693 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.614 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.531 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.359 | 
     | fifo_core_1_2/U56            | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.264 | 
     | fifo_core_1_2/U266           | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.022 | 
     | fifo_core_1_2/U163           | S ^ -> Z v   | MUX2D0   | 0.221 |   3.714 |    1.243 | 
     | fifo_core_1_2/mem_reg_2__12_ | D v          | DFQD1    | 0.000 |   3.714 |    1.243 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__13_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__13_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.288
- Setup                        -0.002
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.240
- Arrival Time                  3.709
= Slack Time                   -2.470
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.193 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.966 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.835 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.692 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.613 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.530 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.358 | 
     | fifo_core_1_2/U56            | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.263 | 
     | fifo_core_1_2/U266           | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.023 | 
     | fifo_core_1_2/U162           | S ^ -> Z v   | MUX2D0   | 0.216 |   3.709 |    1.240 | 
     | fifo_core_1_2/mem_reg_2__13_ | D v          | DFQD1    | 0.000 |   3.709 |    1.240 | 
     +-------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__10_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__10_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.293
- Setup                        -0.002
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.245
- Arrival Time                  3.713
= Slack Time                   -2.469
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.192 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.965 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.834 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.692 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.612 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.530 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.357 | 
     | fifo_core_1_2/U56            | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.262 | 
     | fifo_core_1_2/U266           | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.024 | 
     | fifo_core_1_2/U165           | S ^ -> Z v   | MUX2D0   | 0.220 |   3.713 |    1.245 | 
     | fifo_core_1_2/mem_reg_2__10_ | D v          | DFQD1    | 0.000 |   3.713 |    1.245 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__16_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__16_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.292
- Setup                        -0.001
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.243
- Arrival Time                  3.711
= Slack Time                   -2.469
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.192 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.965 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.834 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.691 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.612 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.529 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.357 | 
     | fifo_core_1_2/U56            | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.262 | 
     | fifo_core_1_2/U266           | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.024 | 
     | fifo_core_1_2/U160           | S ^ -> Z v   | MUX2D0   | 0.218 |   3.711 |    1.243 | 
     | fifo_core_1_2/mem_reg_2__16_ | D v          | DFQD1    | 0.000 |   3.711 |    1.243 | 
     +-------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__11_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__11_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.291
- Setup                        -0.002
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.243
- Arrival Time                  3.711
= Slack Time                   -2.469
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.192 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.965 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.834 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.691 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.612 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.529 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.357 | 
     | fifo_core_1_2/U56            | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.262 | 
     | fifo_core_1_2/U266           | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.024 | 
     | fifo_core_1_2/U164           | S ^ -> Z v   | MUX2D0   | 0.218 |   3.711 |    1.243 | 
     | fifo_core_1_2/mem_reg_2__11_ | D v          | DFQD1    | 0.000 |   3.711 |    1.243 | 
     +-------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__15_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__15_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.286
- Setup                        -0.002
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.238
- Arrival Time                  3.705
= Slack Time                   -2.468
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.191 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.964 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.833 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.690 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.611 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.528 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.356 | 
     | fifo_core_1_2/U56            | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.261 | 
     | fifo_core_1_2/U266           | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.025 | 
     | fifo_core_1_2/U161           | S ^ -> Z v   | MUX2D0   | 0.212 |   3.705 |    1.238 | 
     | fifo_core_1_2/mem_reg_2__15_ | D v          | DFQD1    | 0.000 |   3.705 |    1.238 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__18_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__18_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.290
- Setup                        -0.001
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.241
- Arrival Time                  3.707
= Slack Time                   -2.466
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.190 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.962 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.832 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.689 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.609 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.527 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.355 | 
     | fifo_core_1_2/U56            | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.260 | 
     | fifo_core_1_2/U266           | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.027 | 
     | fifo_core_1_2/U158           | S ^ -> Z v   | MUX2D0   | 0.214 |   3.707 |    1.241 | 
     | fifo_core_1_2/mem_reg_2__18_ | D v          | DFQD1    | 0.000 |   3.707 |    1.241 | 
     +-------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__17_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__17_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.285
- Setup                        -0.002
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.236
- Arrival Time                  3.701
= Slack Time                   -2.465
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.188 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.961 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.830 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.687 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.608 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.525 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.353 | 
     | fifo_core_1_2/U56            | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.258 | 
     | fifo_core_1_2/U266           | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.028 | 
     | fifo_core_1_2/U159           | S ^ -> Z v   | MUX2D0   | 0.208 |   3.701 |    1.236 | 
     | fifo_core_1_2/mem_reg_2__17_ | D v          | DFQD1    | 0.000 |   3.701 |    1.236 | 
     +-------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__19_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__19_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.285
- Setup                        -0.001
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.236
- Arrival Time                  3.700
= Slack Time                   -2.463
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.187 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.959 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.829 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.686 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.606 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.524 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.352 | 
     | fifo_core_1_2/U56            | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.257 | 
     | fifo_core_1_2/U266           | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.030 | 
     | fifo_core_1_2/U157           | S ^ -> Z v   | MUX2D0   | 0.207 |   3.700 |    1.236 | 
     | fifo_core_1_2/mem_reg_2__19_ | D v          | DFQD1    | 0.000 |   3.700 |    1.236 | 
     +-------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin fifo_core_1_2/mem_reg_2__20_/CP 
Endpoint:   fifo_core_1_2/mem_reg_2__20_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.286
- Setup                        -0.001
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.237
- Arrival Time                  3.698
= Slack Time                   -2.461
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.276
     = Beginpoint Arrival Time       0.276
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^         |          |       |   0.276 |   -2.185 | 
     | fifo_core_1_2/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.228 |   0.504 |   -1.957 | 
     | fifo_core_1_2/U23            | I ^ -> ZN v  | CKND0    | 0.131 |   0.635 |   -1.826 | 
     | fifo_core_1_2/U217           | I0 v -> ZN ^ | MUX2ND0  | 0.142 |   0.777 |   -1.684 | 
     | fifo_core_1_2/U219           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.857 |   -1.604 | 
     | fifo_core_1_2/U223           | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.939 |   -1.522 | 
     | fifo_core_1_2/U224           | A2 ^ -> Z ^  | OA21D0   | 0.172 |   1.112 |   -1.350 | 
     | fifo_core_1_2/U56            | A1 ^ -> ZN v | CKND2D0  | 0.095 |   1.206 |   -1.255 | 
     | fifo_core_1_2/U266           | A1 v -> ZN ^ | NR4D0    | 2.287 |   3.493 |    1.032 | 
     | fifo_core_1_2/U156           | S ^ -> Z v   | MUX2D0   | 0.205 |   3.698 |    1.237 | 
     | fifo_core_1_2/mem_reg_2__20_ | D v          | DFQD1    | 0.000 |   3.698 |    1.237 | 
     +-------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_11_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_11_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                        (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.263
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.178
- Arrival Time                  3.145
= Slack Time                   -1.967
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     |                               | inst[43] ^   |         |       |   0.200 |   -1.767 | 
     | fifo_core_1_2/U261            | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.173 | 
     | fifo_core_1_2/U60             | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.787 | 
     | fifo_core_1_2/U26             | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.598 | 
     | fifo_core_1_2/U269            | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.805 | 
     | fifo_core_1_2/U207            | A1 ^ -> ZN v | AOI22D0 | 0.260 |   3.032 |    1.066 | 
     | fifo_core_1_2/U102            | A4 v -> ZN ^ | ND4D0   | 0.113 |   3.145 |    1.178 | 
     | fifo_core_1_2/rd_data_reg_11_ | D ^          | DFCNQD1 | 0.000 |   3.145 |    1.178 | 
     +-------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_3_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_3_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                       (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.268
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.183
- Arrival Time                  3.150
= Slack Time                   -1.967
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     |                              | inst[43] ^   |         |       |   0.200 |   -1.767 | 
     | fifo_core_1_2/U261           | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.172 | 
     | fifo_core_1_2/U60            | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.787 | 
     | fifo_core_1_2/U26            | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.598 | 
     | fifo_core_1_2/U269           | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.805 | 
     | fifo_core_1_2/U74            | A1 ^ -> ZN v | AOI22D0 | 0.260 |   3.032 |    1.066 | 
     | fifo_core_1_2/U72            | A4 v -> ZN ^ | ND4D0   | 0.118 |   3.150 |    1.183 | 
     | fifo_core_1_2/rd_data_reg_3_ | D ^          | DFCNQD1 | 0.000 |   3.150 |    1.183 | 
     +------------------------------------------------------------------------------------+ 
Path 51: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_10_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_10_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                        (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.265
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.178
- Arrival Time                  3.105
= Slack Time                   -1.927
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     |                               | inst[43] ^   |         |       |   0.200 |   -1.727 | 
     | fifo_core_1_2/U261            | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.133 | 
     | fifo_core_1_2/U60             | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.748 | 
     | fifo_core_1_2/U26             | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.559 | 
     | fifo_core_1_2/U269            | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.845 | 
     | fifo_core_1_2/U100            | A1 ^ -> ZN v | AOI22D0 | 0.198 |   2.970 |    1.043 | 
     | fifo_core_1_2/U98             | A4 v -> ZN ^ | ND4D0   | 0.136 |   3.105 |    1.178 | 
     | fifo_core_1_2/rd_data_reg_10_ | D ^          | DFCNQD1 | 0.000 |   3.105 |    1.178 | 
     +-------------------------------------------------------------------------------------+ 
Path 52: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_18_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_18_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                        (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.274
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.193
- Arrival Time                  3.107
= Slack Time                   -1.914
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     |                               | inst[43] ^   |         |       |   0.200 |   -1.714 | 
     | fifo_core_1_2/U261            | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.120 | 
     | fifo_core_1_2/U60             | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.734 | 
     | fifo_core_1_2/U26             | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.546 | 
     | fifo_core_1_2/U269            | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.858 | 
     | fifo_core_1_2/U130            | A1 ^ -> ZN v | AOI22D0 | 0.213 |   2.985 |    1.071 | 
     | fifo_core_1_2/U128            | A4 v -> ZN ^ | ND4D0   | 0.121 |   3.106 |    1.193 | 
     | fifo_core_1_2/rd_data_reg_18_ | D ^          | DFCNQD1 | 0.000 |   3.107 |    1.193 | 
     +-------------------------------------------------------------------------------------+ 
Path 53: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_17_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_17_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                        (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.274
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.192
- Arrival Time                  3.103
= Slack Time                   -1.911
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     |                               | inst[43] ^   |         |       |   0.200 |   -1.711 | 
     | fifo_core_1_2/U261            | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.117 | 
     | fifo_core_1_2/U60             | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.731 | 
     | fifo_core_1_2/U26             | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.543 | 
     | fifo_core_1_2/U269            | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.861 | 
     | fifo_core_1_2/U126            | A1 ^ -> ZN v | AOI22D0 | 0.205 |   2.977 |    1.066 | 
     | fifo_core_1_2/U124            | A4 v -> ZN ^ | ND4D0   | 0.126 |   3.103 |    1.192 | 
     | fifo_core_1_2/rd_data_reg_17_ | D ^          | DFCNQD1 | 0.000 |   3.103 |    1.192 | 
     +-------------------------------------------------------------------------------------+ 
Path 54: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_12_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_12_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                        (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.264
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.179
- Arrival Time                  3.083
= Slack Time                   -1.904
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     |                               | inst[43] ^   |         |       |   0.200 |   -1.704 | 
     | fifo_core_1_2/U261            | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.110 | 
     | fifo_core_1_2/U60             | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.725 | 
     | fifo_core_1_2/U26             | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.536 | 
     | fifo_core_1_2/U269            | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.867 | 
     | fifo_core_1_2/U107            | A1 ^ -> ZN v | AOI22D0 | 0.181 |   2.953 |    1.048 | 
     | fifo_core_1_2/U105            | A4 v -> ZN ^ | ND4D0   | 0.130 |   3.083 |    1.179 | 
     | fifo_core_1_2/rd_data_reg_12_ | D ^          | DFCNQD1 | 0.000 |   3.083 |    1.179 | 
     +-------------------------------------------------------------------------------------+ 
Path 55: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_13_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_13_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                        (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.263
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.177
- Arrival Time                  3.080
= Slack Time                   -1.903
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     |                               | inst[43] ^   |         |       |   0.200 |   -1.703 | 
     | fifo_core_1_2/U261            | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.109 | 
     | fifo_core_1_2/U60             | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.723 | 
     | fifo_core_1_2/U26             | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.534 | 
     | fifo_core_1_2/U269            | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.869 | 
     | fifo_core_1_2/U111            | A1 ^ -> ZN v | AOI22D0 | 0.192 |   2.964 |    1.062 | 
     | fifo_core_1_2/U109            | A4 v -> ZN ^ | ND4D0   | 0.116 |   3.080 |    1.177 | 
     | fifo_core_1_2/rd_data_reg_13_ | D ^          | DFCNQD1 | 0.000 |   3.080 |    1.177 | 
     +-------------------------------------------------------------------------------------+ 
Path 56: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_15_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_15_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                        (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.274
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.192
- Arrival Time                  3.093
= Slack Time                   -1.900
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     |                               | inst[43] ^   |         |       |   0.200 |   -1.700 | 
     | fifo_core_1_2/U261            | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.106 | 
     | fifo_core_1_2/U60             | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.721 | 
     | fifo_core_1_2/U26             | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.532 | 
     | fifo_core_1_2/U269            | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.872 | 
     | fifo_core_1_2/U118            | A1 ^ -> ZN v | AOI22D0 | 0.195 |   2.967 |    1.067 | 
     | fifo_core_1_2/U116            | A4 v -> ZN ^ | ND4D0   | 0.126 |   3.093 |    1.192 | 
     | fifo_core_1_2/rd_data_reg_15_ | D ^          | DFCNQD1 | 0.000 |   3.093 |    1.192 | 
     +-------------------------------------------------------------------------------------+ 
Path 57: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_2_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_2_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                       (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.267
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.183
- Arrival Time                  3.081
= Slack Time                   -1.899
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     |                              | inst[43] ^   |         |       |   0.200 |   -1.699 | 
     | fifo_core_1_2/U261           | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.105 | 
     | fifo_core_1_2/U60            | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.719 | 
     | fifo_core_1_2/U26            | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.530 | 
     | fifo_core_1_2/U269           | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.873 | 
     | fifo_core_1_2/U70            | A1 ^ -> ZN v | AOI22D0 | 0.185 |   2.957 |    1.058 | 
     | fifo_core_1_2/U68            | A4 v -> ZN ^ | ND4D0   | 0.125 |   3.081 |    1.182 | 
     | fifo_core_1_2/rd_data_reg_2_ | D ^          | DFCNQD1 | 0.000 |   3.081 |    1.183 | 
     +------------------------------------------------------------------------------------+ 
Path 58: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_4_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_4_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                       (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.268
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.184
- Arrival Time                  3.081
= Slack Time                   -1.897
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     |                              | inst[43] ^   |         |       |   0.200 |   -1.697 | 
     | fifo_core_1_2/U261           | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.102 | 
     | fifo_core_1_2/U60            | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.717 | 
     | fifo_core_1_2/U26            | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.528 | 
     | fifo_core_1_2/U269           | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.875 | 
     | fifo_core_1_2/U78            | A1 ^ -> ZN v | AOI22D0 | 0.203 |   2.975 |    1.079 | 
     | fifo_core_1_2/U76            | A4 v -> ZN ^ | ND4D0   | 0.105 |   3.081 |    1.184 | 
     | fifo_core_1_2/rd_data_reg_4_ | D ^          | DFCNQD1 | 0.000 |   3.081 |    1.184 | 
     +------------------------------------------------------------------------------------+ 
Path 59: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_8_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_8_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                       (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.266
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.181
- Arrival Time                  3.075
= Slack Time                   -1.894
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     |                              | inst[43] ^   |         |       |   0.200 |   -1.694 | 
     | fifo_core_1_2/U261           | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.100 | 
     | fifo_core_1_2/U60            | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.714 | 
     | fifo_core_1_2/U26            | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.526 | 
     | fifo_core_1_2/U269           | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.878 | 
     | fifo_core_1_2/U92            | A1 ^ -> ZN v | AOI22D0 | 0.177 |   2.949 |    1.055 | 
     | fifo_core_1_2/U90            | A4 v -> ZN ^ | ND4D0   | 0.125 |   3.075 |    1.181 | 
     | fifo_core_1_2/rd_data_reg_8_ | D ^          | DFCNQD1 | 0.000 |   3.075 |    1.181 | 
     +------------------------------------------------------------------------------------+ 
Path 60: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_1_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_1_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                       (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.268
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.184
- Arrival Time                  3.076
= Slack Time                   -1.892
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     |                              | inst[43] ^   |         |       |   0.200 |   -1.692 | 
     | fifo_core_1_2/U261           | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.098 | 
     | fifo_core_1_2/U60            | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.712 | 
     | fifo_core_1_2/U26            | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.523 | 
     | fifo_core_1_2/U269           | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.880 | 
     | fifo_core_1_2/U66            | A1 ^ -> ZN v | AOI22D0 | 0.204 |   2.976 |    1.084 | 
     | fifo_core_1_2/U211           | A4 v -> ZN ^ | ND4D0   | 0.100 |   3.076 |    1.184 | 
     | fifo_core_1_2/rd_data_reg_1_ | D ^          | DFCNQD1 | 0.000 |   3.076 |    1.184 | 
     +------------------------------------------------------------------------------------+ 
Path 61: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_14_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_14_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                        (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.263
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.179
- Arrival Time                  3.066
= Slack Time                   -1.887
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     |                               | inst[43] ^   |         |       |   0.200 |   -1.687 | 
     | fifo_core_1_2/U261            | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.093 | 
     | fifo_core_1_2/U60             | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.708 | 
     | fifo_core_1_2/U26             | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.519 | 
     | fifo_core_1_2/U269            | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.885 | 
     | fifo_core_1_2/U115            | A1 ^ -> ZN v | AOI22D0 | 0.178 |   2.950 |    1.062 | 
     | fifo_core_1_2/U113            | A4 v -> ZN ^ | ND4D0   | 0.116 |   3.066 |    1.178 | 
     | fifo_core_1_2/rd_data_reg_14_ | D ^          | DFCNQD1 | 0.000 |   3.066 |    1.179 | 
     +-------------------------------------------------------------------------------------+ 
Path 62: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_7_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_7_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                       (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.267
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.183
- Arrival Time                  3.070
= Slack Time                   -1.887
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     |                              | inst[43] ^   |         |       |   0.200 |   -1.687 | 
     | fifo_core_1_2/U261           | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.093 | 
     | fifo_core_1_2/U60            | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.707 | 
     | fifo_core_1_2/U26            | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.518 | 
     | fifo_core_1_2/U269           | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.885 | 
     | fifo_core_1_2/U88            | A1 ^ -> ZN v | AOI22D0 | 0.188 |   2.960 |    1.074 | 
     | fifo_core_1_2/U87            | A4 v -> ZN ^ | ND4D0   | 0.110 |   3.070 |    1.183 | 
     | fifo_core_1_2/rd_data_reg_7_ | D ^          | DFCNQD1 | 0.000 |   3.070 |    1.183 | 
     +------------------------------------------------------------------------------------+ 
Path 63: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_22_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_22_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                        (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.270
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.188
- Arrival Time                  3.075
= Slack Time                   -1.886
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     |                               | inst[43] ^   |         |       |   0.200 |   -1.686 | 
     | fifo_core_1_2/U261            | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.092 | 
     | fifo_core_1_2/U60             | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.707 | 
     | fifo_core_1_2/U26             | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.518 | 
     | fifo_core_1_2/U269            | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.886 | 
     | fifo_core_1_2/U144            | A1 ^ -> ZN v | AOI22D0 | 0.195 |   2.967 |    1.080 | 
     | fifo_core_1_2/U143            | A4 v -> ZN ^ | ND4D0   | 0.108 |   3.075 |    1.188 | 
     | fifo_core_1_2/rd_data_reg_22_ | D ^          | DFCNQD1 | 0.000 |   3.075 |    1.188 | 
     +-------------------------------------------------------------------------------------+ 
Path 64: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_5_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_5_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                       (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.268
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.182
- Arrival Time                  3.067
= Slack Time                   -1.885
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     |                              | inst[43] ^   |         |       |   0.200 |   -1.685 | 
     | fifo_core_1_2/U261           | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.091 | 
     | fifo_core_1_2/U60            | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.706 | 
     | fifo_core_1_2/U26            | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.517 | 
     | fifo_core_1_2/U269           | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.887 | 
     | fifo_core_1_2/U81            | A1 ^ -> ZN v | AOI22D0 | 0.178 |   2.950 |    1.065 | 
     | fifo_core_1_2/U212           | A4 v -> ZN ^ | ND4D0   | 0.118 |   3.067 |    1.182 | 
     | fifo_core_1_2/rd_data_reg_5_ | D ^          | DFCNQD1 | 0.000 |   3.067 |    1.182 | 
     +------------------------------------------------------------------------------------+ 
Path 65: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_0_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_0_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                       (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.268
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.185
- Arrival Time                  3.067
= Slack Time                   -1.883
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     |                              | inst[43] ^   |         |       |   0.200 |   -1.683 | 
     | fifo_core_1_2/U261           | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.088 | 
     | fifo_core_1_2/U60            | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.703 | 
     | fifo_core_1_2/U26            | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.514 | 
     | fifo_core_1_2/U269           | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.889 | 
     | fifo_core_1_2/U152           | A1 ^ -> ZN v | AOI22D0 | 0.192 |   2.964 |    1.081 | 
     | fifo_core_1_2/U150           | A4 v -> ZN ^ | ND4D0   | 0.103 |   3.067 |    1.185 | 
     | fifo_core_1_2/rd_data_reg_0_ | D ^          | DFCNQD1 | 0.000 |   3.067 |    1.185 | 
     +------------------------------------------------------------------------------------+ 
Path 66: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_23_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_23_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                        (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.270
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.188
- Arrival Time                  3.070
= Slack Time                   -1.882
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     |                               | inst[43] ^   |         |       |   0.200 |   -1.682 | 
     | fifo_core_1_2/U261            | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.088 | 
     | fifo_core_1_2/U60             | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.703 | 
     | fifo_core_1_2/U26             | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.514 | 
     | fifo_core_1_2/U269            | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.890 | 
     | fifo_core_1_2/U148            | A1 ^ -> ZN v | AOI22D0 | 0.188 |   2.960 |    1.078 | 
     | fifo_core_1_2/U146            | A4 v -> ZN ^ | ND4D0   | 0.110 |   3.070 |    1.188 | 
     | fifo_core_1_2/rd_data_reg_23_ | D ^          | DFCNQD1 | 0.000 |   3.070 |    1.188 | 
     +-------------------------------------------------------------------------------------+ 
Path 67: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_16_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_16_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                        (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.274
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.192
- Arrival Time                  3.067
= Slack Time                   -1.876
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     |                               | inst[43] ^   |         |       |   0.200 |   -1.676 | 
     | fifo_core_1_2/U261            | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.081 | 
     | fifo_core_1_2/U60             | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.696 | 
     | fifo_core_1_2/U26             | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.507 | 
     | fifo_core_1_2/U269            | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.896 | 
     | fifo_core_1_2/U122            | A1 ^ -> ZN v | AOI22D0 | 0.166 |   2.938 |    1.062 | 
     | fifo_core_1_2/U120            | A4 v -> ZN ^ | ND4D0   | 0.130 |   3.067 |    1.192 | 
     | fifo_core_1_2/rd_data_reg_16_ | D ^          | DFCNQD1 | 0.000 |   3.067 |    1.192 | 
     +-------------------------------------------------------------------------------------+ 
Path 68: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_19_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_19_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                        (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.273
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.191
- Arrival Time                  3.059
= Slack Time                   -1.868
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     |                               | inst[43] ^   |         |       |   0.200 |   -1.668 | 
     | fifo_core_1_2/U261            | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.074 | 
     | fifo_core_1_2/U60             | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.688 | 
     | fifo_core_1_2/U26             | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.499 | 
     | fifo_core_1_2/U269            | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.904 | 
     | fifo_core_1_2/U134            | A1 ^ -> ZN v | AOI22D0 | 0.160 |   2.932 |    1.064 | 
     | fifo_core_1_2/U132            | A4 v -> ZN ^ | ND4D0   | 0.127 |   3.059 |    1.191 | 
     | fifo_core_1_2/rd_data_reg_19_ | D ^          | DFCNQD1 | 0.000 |   3.059 |    1.191 | 
     +-------------------------------------------------------------------------------------+ 
Path 69: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_6_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_6_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                       (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.267
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.182
- Arrival Time                  3.046
= Slack Time                   -1.864
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     |                              | inst[43] ^   |         |       |   0.200 |   -1.664 | 
     | fifo_core_1_2/U261           | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.070 | 
     | fifo_core_1_2/U60            | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.684 | 
     | fifo_core_1_2/U26            | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.495 | 
     | fifo_core_1_2/U269           | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.908 | 
     | fifo_core_1_2/U85            | A1 ^ -> ZN v | AOI22D0 | 0.154 |   2.926 |    1.062 | 
     | fifo_core_1_2/U83            | A4 v -> ZN ^ | ND4D0   | 0.120 |   3.046 |    1.182 | 
     | fifo_core_1_2/rd_data_reg_6_ | D ^          | DFCNQD1 | 0.000 |   3.046 |    1.182 | 
     +------------------------------------------------------------------------------------+ 
Path 70: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_9_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_9_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                       (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.266
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.182
- Arrival Time                  3.029
= Slack Time                   -1.847
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     |                              | inst[43] ^   |         |       |   0.200 |   -1.647 | 
     | fifo_core_1_2/U261           | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.053 | 
     | fifo_core_1_2/U60            | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.668 | 
     | fifo_core_1_2/U26            | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.479 | 
     | fifo_core_1_2/U269           | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.925 | 
     | fifo_core_1_2/U96            | A1 ^ -> ZN v | AOI22D0 | 0.157 |   2.929 |    1.082 | 
     | fifo_core_1_2/U94            | A4 v -> ZN ^ | ND4D0   | 0.101 |   3.029 |    1.182 | 
     | fifo_core_1_2/rd_data_reg_9_ | D ^          | DFCNQD1 | 0.000 |   3.029 |    1.182 | 
     +------------------------------------------------------------------------------------+ 
Path 71: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_20_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_20_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                        (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.272
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.188
- Arrival Time                  3.034
= Slack Time                   -1.846
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     |                               | inst[43] ^   |         |       |   0.200 |   -1.646 | 
     | fifo_core_1_2/U261            | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.052 | 
     | fifo_core_1_2/U60             | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.667 | 
     | fifo_core_1_2/U26             | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.478 | 
     | fifo_core_1_2/U269            | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.926 | 
     | fifo_core_1_2/U137            | A1 ^ -> ZN v | AOI22D0 | 0.152 |   2.924 |    1.078 | 
     | fifo_core_1_2/U213            | A4 v -> ZN ^ | ND4D0   | 0.110 |   3.034 |    1.188 | 
     | fifo_core_1_2/rd_data_reg_20_ | D ^          | DFCNQD1 | 0.000 |   3.034 |    1.188 | 
     +-------------------------------------------------------------------------------------+ 
Path 72: VIOLATED Setup Check with Pin fifo_core_1_2/rd_data_reg_21_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_21_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: inst[43]                        (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.270
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.186
- Arrival Time                  3.015
= Slack Time                   -1.829
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     |                               | inst[43] ^   |         |       |   0.200 |   -1.629 | 
     | fifo_core_1_2/U261            | I ^ -> ZN v  | INVD0   | 0.594 |   0.794 |   -1.035 | 
     | fifo_core_1_2/U60             | B v -> ZN ^  | AOI31D0 | 0.385 |   1.179 |   -0.649 | 
     | fifo_core_1_2/U26             | A1 ^ -> ZN v | CKND2D0 | 0.189 |   1.368 |   -0.460 | 
     | fifo_core_1_2/U269            | A1 v -> ZN ^ | NR3D0   | 1.404 |   2.772 |    0.943 | 
     | fifo_core_1_2/U141            | A1 ^ -> ZN v | AOI22D0 | 0.131 |   2.903 |    1.074 | 
     | fifo_core_1_2/U139            | A4 v -> ZN ^ | ND4D0   | 0.112 |   3.015 |    1.186 | 
     | fifo_core_1_2/rd_data_reg_21_ | D ^          | DFCNQD1 | 0.000 |   3.015 |    1.186 | 
     +-------------------------------------------------------------------------------------+ 
Path 73: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__8_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__8_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.260
- Setup                         0.367
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.843
- Arrival Time                  2.298
= Slack Time                   -1.456
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^         |          |       |   0.268 |   -1.187 | 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.985 | 
     | fifo_core_2_1/U237          | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.892 | 
     | fifo_core_2_1/U238          | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.766 | 
     | fifo_core_2_1/U240          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.686 | 
     | fifo_core_2_1/U244          | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.603 | 
     | fifo_core_2_1/U56           | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.457 | 
     | fifo_core_2_1/U4            | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.318 | 
     | fifo_core_2_1/U292          | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.839 | 
     | fifo_core_2_1/mem_reg_0__8_ | E ^          | EDFQD1   | 0.004 |   2.298 |    0.843 | 
     +------------------------------------------------------------------------------------+ 
Path 74: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__7_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__7_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.260
- Setup                         0.367
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.843
- Arrival Time                  2.298
= Slack Time                   -1.456
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^         |          |       |   0.268 |   -1.187 | 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.985 | 
     | fifo_core_2_1/U237          | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.892 | 
     | fifo_core_2_1/U238          | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.766 | 
     | fifo_core_2_1/U240          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.686 | 
     | fifo_core_2_1/U244          | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.603 | 
     | fifo_core_2_1/U56           | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.457 | 
     | fifo_core_2_1/U4            | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.318 | 
     | fifo_core_2_1/U292          | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.839 | 
     | fifo_core_2_1/mem_reg_0__7_ | E ^          | EDFQD1   | 0.004 |   2.298 |    0.843 | 
     +------------------------------------------------------------------------------------+ 
Path 75: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__2_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__2_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.260
- Setup                         0.367
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.843
- Arrival Time                  2.298
= Slack Time                   -1.456
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^         |          |       |   0.268 |   -1.187 | 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.985 | 
     | fifo_core_2_1/U237          | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.892 | 
     | fifo_core_2_1/U238          | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.766 | 
     | fifo_core_2_1/U240          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.686 | 
     | fifo_core_2_1/U244          | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.603 | 
     | fifo_core_2_1/U56           | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.457 | 
     | fifo_core_2_1/U4            | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.318 | 
     | fifo_core_2_1/U292          | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.839 | 
     | fifo_core_2_1/mem_reg_0__2_ | E ^          | EDFQD1   | 0.004 |   2.298 |    0.843 | 
     +------------------------------------------------------------------------------------+ 
Path 76: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__9_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__9_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.262
- Setup                         0.367
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.846
- Arrival Time                  2.298
= Slack Time                   -1.453
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^         |          |       |   0.268 |   -1.184 | 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.982 | 
     | fifo_core_2_1/U237          | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.889 | 
     | fifo_core_2_1/U238          | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.763 | 
     | fifo_core_2_1/U240          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.683 | 
     | fifo_core_2_1/U244          | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.600 | 
     | fifo_core_2_1/U56           | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.454 | 
     | fifo_core_2_1/U4            | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.315 | 
     | fifo_core_2_1/U292          | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.842 | 
     | fifo_core_2_1/mem_reg_0__9_ | E ^          | EDFQD1   | 0.004 |   2.298 |    0.846 | 
     +------------------------------------------------------------------------------------+ 
Path 77: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__6_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__6_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.262
- Setup                         0.367
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.845
- Arrival Time                  2.298
= Slack Time                   -1.453
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^         |          |       |   0.268 |   -1.184 | 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.982 | 
     | fifo_core_2_1/U237          | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.889 | 
     | fifo_core_2_1/U238          | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.763 | 
     | fifo_core_2_1/U240          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.683 | 
     | fifo_core_2_1/U244          | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.600 | 
     | fifo_core_2_1/U56           | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.454 | 
     | fifo_core_2_1/U4            | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.315 | 
     | fifo_core_2_1/U292          | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.842 | 
     | fifo_core_2_1/mem_reg_0__6_ | E ^          | EDFQD1   | 0.004 |   2.298 |    0.845 | 
     +------------------------------------------------------------------------------------+ 
Path 78: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__4_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__4_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.262
- Setup                         0.367
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.845
- Arrival Time                  2.298
= Slack Time                   -1.453
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^         |          |       |   0.268 |   -1.184 | 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.982 | 
     | fifo_core_2_1/U237          | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.889 | 
     | fifo_core_2_1/U238          | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.763 | 
     | fifo_core_2_1/U240          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.683 | 
     | fifo_core_2_1/U244          | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.600 | 
     | fifo_core_2_1/U56           | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.454 | 
     | fifo_core_2_1/U4            | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.315 | 
     | fifo_core_2_1/U292          | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.842 | 
     | fifo_core_2_1/mem_reg_0__4_ | E ^          | EDFQD1   | 0.004 |   2.298 |    0.845 | 
     +------------------------------------------------------------------------------------+ 
Path 79: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__5_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__5_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.264
- Setup                         0.364
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.850
- Arrival Time                  2.297
= Slack Time                   -1.447
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^         |          |       |   0.268 |   -1.179 | 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.977 | 
     | fifo_core_2_1/U237          | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.883 | 
     | fifo_core_2_1/U238          | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.757 | 
     | fifo_core_2_1/U240          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.678 | 
     | fifo_core_2_1/U244          | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.594 | 
     | fifo_core_2_1/U56           | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.448 | 
     | fifo_core_2_1/U4            | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.310 | 
     | fifo_core_2_1/U292          | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.847 | 
     | fifo_core_2_1/mem_reg_0__5_ | E ^          | EDFQD1   | 0.003 |   2.297 |    0.850 | 
     +------------------------------------------------------------------------------------+ 
Path 80: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__3_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__3_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.266
- Setup                         0.364
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.852
- Arrival Time                  2.297
= Slack Time                   -1.445
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^         |          |       |   0.268 |   -1.177 | 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.975 | 
     | fifo_core_2_1/U237          | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.882 | 
     | fifo_core_2_1/U238          | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.755 | 
     | fifo_core_2_1/U240          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.676 | 
     | fifo_core_2_1/U244          | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.592 | 
     | fifo_core_2_1/U56           | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.447 | 
     | fifo_core_2_1/U4            | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.308 | 
     | fifo_core_2_1/U292          | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.849 | 
     | fifo_core_2_1/mem_reg_0__3_ | E ^          | EDFQD1   | 0.003 |   2.297 |    0.852 | 
     +------------------------------------------------------------------------------------+ 
Path 81: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__16_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__16_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.268
- Setup                         0.364
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.854
- Arrival Time                  2.298
= Slack Time                   -1.445
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^         |          |       |   0.268 |   -1.176 | 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.974 | 
     | fifo_core_2_1/U237           | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.881 | 
     | fifo_core_2_1/U238           | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.755 | 
     | fifo_core_2_1/U240           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.675 | 
     | fifo_core_2_1/U244           | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.592 | 
     | fifo_core_2_1/U56            | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.446 | 
     | fifo_core_2_1/U4             | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.308 | 
     | fifo_core_2_1/U292           | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.849 | 
     | fifo_core_2_1/mem_reg_0__16_ | E ^          | EDFQD1   | 0.004 |   2.298 |    0.854 | 
     +-------------------------------------------------------------------------------------+ 
Path 82: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__22_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__22_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.265
- Setup                         0.364
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.851
- Arrival Time                  2.296
= Slack Time                   -1.445
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^         |          |       |   0.268 |   -1.176 | 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.974 | 
     | fifo_core_2_1/U237           | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.881 | 
     | fifo_core_2_1/U238           | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.755 | 
     | fifo_core_2_1/U240           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.675 | 
     | fifo_core_2_1/U244           | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.592 | 
     | fifo_core_2_1/U56            | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.446 | 
     | fifo_core_2_1/U4             | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.308 | 
     | fifo_core_2_1/U292           | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.849 | 
     | fifo_core_2_1/mem_reg_0__22_ | E ^          | EDFQD1   | 0.002 |   2.296 |    0.851 | 
     +-------------------------------------------------------------------------------------+ 
Path 83: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__19_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__19_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.268
- Setup                         0.364
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.854
- Arrival Time                  2.298
= Slack Time                   -1.445
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^         |          |       |   0.268 |   -1.176 | 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.974 | 
     | fifo_core_2_1/U237           | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.881 | 
     | fifo_core_2_1/U238           | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.755 | 
     | fifo_core_2_1/U240           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.675 | 
     | fifo_core_2_1/U244           | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.592 | 
     | fifo_core_2_1/U56            | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.446 | 
     | fifo_core_2_1/U4             | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.307 | 
     | fifo_core_2_1/U292           | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.850 | 
     | fifo_core_2_1/mem_reg_0__19_ | E ^          | EDFQD1   | 0.004 |   2.298 |    0.854 | 
     +-------------------------------------------------------------------------------------+ 
Path 84: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__15_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__15_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.268
- Setup                         0.364
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.854
- Arrival Time                  2.298
= Slack Time                   -1.444
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^         |          |       |   0.268 |   -1.176 | 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.974 | 
     | fifo_core_2_1/U237           | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.881 | 
     | fifo_core_2_1/U238           | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.755 | 
     | fifo_core_2_1/U240           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.675 | 
     | fifo_core_2_1/U244           | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.592 | 
     | fifo_core_2_1/U56            | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.446 | 
     | fifo_core_2_1/U4             | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.307 | 
     | fifo_core_2_1/U292           | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.850 | 
     | fifo_core_2_1/mem_reg_0__15_ | E ^          | EDFQD1   | 0.004 |   2.298 |    0.854 | 
     +-------------------------------------------------------------------------------------+ 
Path 85: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__20_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__20_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.268
- Setup                         0.364
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.854
- Arrival Time                  2.296
= Slack Time                   -1.442
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^         |          |       |   0.268 |   -1.174 | 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.972 | 
     | fifo_core_2_1/U237           | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.879 | 
     | fifo_core_2_1/U238           | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.752 | 
     | fifo_core_2_1/U240           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.673 | 
     | fifo_core_2_1/U244           | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.589 | 
     | fifo_core_2_1/U56            | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.444 | 
     | fifo_core_2_1/U4             | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.305 | 
     | fifo_core_2_1/U292           | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.852 | 
     | fifo_core_2_1/mem_reg_0__20_ | E ^          | EDFQD1   | 0.002 |   2.296 |    0.854 | 
     +-------------------------------------------------------------------------------------+ 
Path 86: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__13_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__13_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.269
- Setup                         0.363
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.855
- Arrival Time                  2.297
= Slack Time                   -1.442
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^         |          |       |   0.268 |   -1.174 | 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.972 | 
     | fifo_core_2_1/U237           | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.878 | 
     | fifo_core_2_1/U238           | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.752 | 
     | fifo_core_2_1/U240           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.673 | 
     | fifo_core_2_1/U244           | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.589 | 
     | fifo_core_2_1/U56            | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.443 | 
     | fifo_core_2_1/U4             | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.305 | 
     | fifo_core_2_1/U292           | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.852 | 
     | fifo_core_2_1/mem_reg_0__13_ | E ^          | EDFQD1   | 0.003 |   2.297 |    0.855 | 
     +-------------------------------------------------------------------------------------+ 
Path 87: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__0_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__0_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.269
- Setup                         0.363
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.855
- Arrival Time                  2.297
= Slack Time                   -1.442
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^         |          |       |   0.268 |   -1.174 | 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.972 | 
     | fifo_core_2_1/U237          | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.878 | 
     | fifo_core_2_1/U238          | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.752 | 
     | fifo_core_2_1/U240          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.673 | 
     | fifo_core_2_1/U244          | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.589 | 
     | fifo_core_2_1/U56           | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.443 | 
     | fifo_core_2_1/U4            | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.305 | 
     | fifo_core_2_1/U292          | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.852 | 
     | fifo_core_2_1/mem_reg_0__0_ | E ^          | EDFQD1   | 0.003 |   2.297 |    0.855 | 
     +------------------------------------------------------------------------------------+ 
Path 88: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__21_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__21_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.268
- Setup                         0.364
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.854
- Arrival Time                  2.296
= Slack Time                   -1.441
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^         |          |       |   0.268 |   -1.173 | 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.971 | 
     | fifo_core_2_1/U237           | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.878 | 
     | fifo_core_2_1/U238           | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.751 | 
     | fifo_core_2_1/U240           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.672 | 
     | fifo_core_2_1/U244           | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.588 | 
     | fifo_core_2_1/U56            | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.443 | 
     | fifo_core_2_1/U4             | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.304 | 
     | fifo_core_2_1/U292           | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.853 | 
     | fifo_core_2_1/mem_reg_0__21_ | E ^          | EDFQD1   | 0.001 |   2.296 |    0.854 | 
     +-------------------------------------------------------------------------------------+ 
Path 89: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__1_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__1_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.270
- Setup                         0.363
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.856
- Arrival Time                  2.297
= Slack Time                   -1.441
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^         |          |       |   0.268 |   -1.173 | 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.971 | 
     | fifo_core_2_1/U237          | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.878 | 
     | fifo_core_2_1/U238          | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.751 | 
     | fifo_core_2_1/U240          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.672 | 
     | fifo_core_2_1/U244          | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.588 | 
     | fifo_core_2_1/U56           | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.443 | 
     | fifo_core_2_1/U4            | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.304 | 
     | fifo_core_2_1/U292          | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.853 | 
     | fifo_core_2_1/mem_reg_0__1_ | E ^          | EDFQD1   | 0.003 |   2.297 |    0.856 | 
     +------------------------------------------------------------------------------------+ 
Path 90: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__11_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__11_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.270
- Setup                         0.363
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.857
- Arrival Time                  2.297
= Slack Time                   -1.440
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^         |          |       |   0.268 |   -1.171 | 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.969 | 
     | fifo_core_2_1/U237           | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.876 | 
     | fifo_core_2_1/U238           | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.750 | 
     | fifo_core_2_1/U240           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.670 | 
     | fifo_core_2_1/U244           | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.587 | 
     | fifo_core_2_1/U56            | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.441 | 
     | fifo_core_2_1/U4             | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.303 | 
     | fifo_core_2_1/U292           | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.854 | 
     | fifo_core_2_1/mem_reg_0__11_ | E ^          | EDFQD1   | 0.003 |   2.297 |    0.857 | 
     +-------------------------------------------------------------------------------------+ 
Path 91: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__18_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__18_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.271
- Setup                         0.363
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.858
- Arrival Time                  2.296
= Slack Time                   -1.439
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^         |          |       |   0.268 |   -1.171 | 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.968 | 
     | fifo_core_2_1/U237           | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.875 | 
     | fifo_core_2_1/U238           | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.749 | 
     | fifo_core_2_1/U240           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.669 | 
     | fifo_core_2_1/U244           | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.586 | 
     | fifo_core_2_1/U56            | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.440 | 
     | fifo_core_2_1/U4             | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.302 | 
     | fifo_core_2_1/U292           | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.855 | 
     | fifo_core_2_1/mem_reg_0__18_ | E ^          | EDFQD1   | 0.002 |   2.296 |    0.858 | 
     +-------------------------------------------------------------------------------------+ 
Path 92: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__23_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__23_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.271
- Setup                         0.363
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.857
- Arrival Time                  2.296
= Slack Time                   -1.439
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^         |          |       |   0.268 |   -1.170 | 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.968 | 
     | fifo_core_2_1/U237           | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.875 | 
     | fifo_core_2_1/U238           | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.749 | 
     | fifo_core_2_1/U240           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.669 | 
     | fifo_core_2_1/U244           | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.586 | 
     | fifo_core_2_1/U56            | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.440 | 
     | fifo_core_2_1/U4             | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.302 | 
     | fifo_core_2_1/U292           | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.855 | 
     | fifo_core_2_1/mem_reg_0__23_ | E ^          | EDFQD1   | 0.002 |   2.296 |    0.857 | 
     +-------------------------------------------------------------------------------------+ 
Path 93: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__17_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__17_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.271
- Setup                         0.363
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.858
- Arrival Time                  2.296
= Slack Time                   -1.439
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^         |          |       |   0.268 |   -1.170 | 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.968 | 
     | fifo_core_2_1/U237           | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.875 | 
     | fifo_core_2_1/U238           | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.749 | 
     | fifo_core_2_1/U240           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.669 | 
     | fifo_core_2_1/U244           | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.586 | 
     | fifo_core_2_1/U56            | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.440 | 
     | fifo_core_2_1/U4             | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.301 | 
     | fifo_core_2_1/U292           | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.856 | 
     | fifo_core_2_1/mem_reg_0__17_ | E ^          | EDFQD1   | 0.002 |   2.296 |    0.858 | 
     +-------------------------------------------------------------------------------------+ 
Path 94: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__12_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__12_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.271
- Setup                         0.363
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.858
- Arrival Time                  2.297
= Slack Time                   -1.438
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^         |          |       |   0.268 |   -1.170 | 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.968 | 
     | fifo_core_2_1/U237           | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.875 | 
     | fifo_core_2_1/U238           | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.749 | 
     | fifo_core_2_1/U240           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.669 | 
     | fifo_core_2_1/U244           | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.586 | 
     | fifo_core_2_1/U56            | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.440 | 
     | fifo_core_2_1/U4             | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.301 | 
     | fifo_core_2_1/U292           | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.856 | 
     | fifo_core_2_1/mem_reg_0__12_ | E ^          | EDFQD1   | 0.003 |   2.297 |    0.858 | 
     +-------------------------------------------------------------------------------------+ 
Path 95: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__10_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__10_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.271
- Setup                         0.363
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.858
- Arrival Time                  2.297
= Slack Time                   -1.438
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^         |          |       |   0.268 |   -1.170 | 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.968 | 
     | fifo_core_2_1/U237           | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.875 | 
     | fifo_core_2_1/U238           | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.749 | 
     | fifo_core_2_1/U240           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.669 | 
     | fifo_core_2_1/U244           | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.586 | 
     | fifo_core_2_1/U56            | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.440 | 
     | fifo_core_2_1/U4             | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.301 | 
     | fifo_core_2_1/U292           | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.856 | 
     | fifo_core_2_1/mem_reg_0__10_ | E ^          | EDFQD1   | 0.003 |   2.297 |    0.858 | 
     +-------------------------------------------------------------------------------------+ 
Path 96: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_0__14_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__14_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.271
- Setup                         0.363
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.858
- Arrival Time                  2.296
= Slack Time                   -1.438
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^         |          |       |   0.268 |   -1.170 | 
     | fifo_core_2_1/wr_ptr_reg_0_  | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.968 | 
     | fifo_core_2_1/U237           | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.875 | 
     | fifo_core_2_1/U238           | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.749 | 
     | fifo_core_2_1/U240           | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.669 | 
     | fifo_core_2_1/U244           | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.586 | 
     | fifo_core_2_1/U56            | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.440 | 
     | fifo_core_2_1/U4             | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.301 | 
     | fifo_core_2_1/U292           | A3 v -> ZN ^ | NR3D0    | 1.157 |   2.294 |    0.856 | 
     | fifo_core_2_1/mem_reg_0__14_ | E ^          | EDFQD1   | 0.002 |   2.296 |    0.858 | 
     +-------------------------------------------------------------------------------------+ 
Path 97: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_1__7_/CP 
Endpoint:   fifo_core_2_1/mem_reg_1__7_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.260
- Setup                         0.360
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.850
- Arrival Time                  2.274
= Slack Time                   -1.424
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^         |          |       |   0.268 |   -1.156 | 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.954 | 
     | fifo_core_2_1/U237          | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.861 | 
     | fifo_core_2_1/U238          | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.734 | 
     | fifo_core_2_1/U240          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.655 | 
     | fifo_core_2_1/U244          | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.571 | 
     | fifo_core_2_1/U56           | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.426 | 
     | fifo_core_2_1/U4            | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.287 | 
     | fifo_core_2_1/U293          | A3 v -> ZN ^ | NR3D0    | 1.132 |   2.269 |    0.845 | 
     | fifo_core_2_1/mem_reg_1__7_ | E ^          | EDFQD1   | 0.004 |   2.274 |    0.850 | 
     +------------------------------------------------------------------------------------+ 
Path 98: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_1__8_/CP 
Endpoint:   fifo_core_2_1/mem_reg_1__8_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.260
- Setup                         0.360
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.850
- Arrival Time                  2.274
= Slack Time                   -1.424
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^         |          |       |   0.268 |   -1.156 | 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.954 | 
     | fifo_core_2_1/U237          | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.861 | 
     | fifo_core_2_1/U238          | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.734 | 
     | fifo_core_2_1/U240          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.655 | 
     | fifo_core_2_1/U244          | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.571 | 
     | fifo_core_2_1/U56           | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.426 | 
     | fifo_core_2_1/U4            | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.287 | 
     | fifo_core_2_1/U293          | A3 v -> ZN ^ | NR3D0    | 1.132 |   2.269 |    0.845 | 
     | fifo_core_2_1/mem_reg_1__8_ | E ^          | EDFQD1   | 0.004 |   2.274 |    0.850 | 
     +------------------------------------------------------------------------------------+ 
Path 99: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_1__2_/CP 
Endpoint:   fifo_core_2_1/mem_reg_1__2_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.260
- Setup                         0.360
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.850
- Arrival Time                  2.274
= Slack Time                   -1.424
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^         |          |       |   0.268 |   -1.156 | 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.954 | 
     | fifo_core_2_1/U237          | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.861 | 
     | fifo_core_2_1/U238          | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.734 | 
     | fifo_core_2_1/U240          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.655 | 
     | fifo_core_2_1/U244          | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.571 | 
     | fifo_core_2_1/U56           | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.426 | 
     | fifo_core_2_1/U4            | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.287 | 
     | fifo_core_2_1/U293          | A3 v -> ZN ^ | NR3D0    | 1.132 |   2.269 |    0.845 | 
     | fifo_core_2_1/mem_reg_1__2_ | E ^          | EDFQD1   | 0.004 |   2.274 |    0.850 | 
     +------------------------------------------------------------------------------------+ 
Path 100: VIOLATED Setup Check with Pin fifo_core_2_1/mem_reg_1__5_/CP 
Endpoint:   fifo_core_2_1/mem_reg_1__5_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.262
- Setup                         0.360
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.851
- Arrival Time                  2.273
= Slack Time                   -1.421
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.268
     = Beginpoint Arrival Time       0.268
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^         |          |       |   0.268 |   -1.153 | 
     | fifo_core_2_1/wr_ptr_reg_0_ | CP ^ -> Q ^  | DFCNQD1  | 0.202 |   0.470 |   -0.951 | 
     | fifo_core_2_1/U237          | I ^ -> ZN v  | CKND0    | 0.093 |   0.563 |   -0.858 | 
     | fifo_core_2_1/U238          | I0 v -> ZN ^ | MUX2ND0  | 0.126 |   0.690 |   -0.732 | 
     | fifo_core_2_1/U240          | A1 ^ -> ZN v | AOI221D0 | 0.080 |   0.769 |   -0.652 | 
     | fifo_core_2_1/U244          | I0 v -> ZN ^ | MUX2ND0  | 0.084 |   0.853 |   -0.568 | 
     | fifo_core_2_1/U56           | A2 ^ -> Z ^  | OA21D0   | 0.146 |   0.998 |   -0.423 | 
     | fifo_core_2_1/U4            | A1 ^ -> ZN v | ND3D0    | 0.139 |   1.137 |   -0.284 | 
     | fifo_core_2_1/U293          | A3 v -> ZN ^ | NR3D0    | 1.132 |   2.269 |    0.848 | 
     | fifo_core_2_1/mem_reg_1__5_ | E ^          | EDFQD1   | 0.003 |   2.273 |    0.851 | 
     +------------------------------------------------------------------------------------+ 

