// Seed: 1460991604
`resetall
module module_0 (
    output id_0,
    input  id_1
    , id_2
);
  generate
    always @(posedge id_1) id_0 <= id_1[1][(1)];
  endgenerate
endmodule
