Starting build at Mon 18 Aug 2025 11:16:19 AM UTC
make[1]: Entering directory '/home/riscv_sec/metro-mpi/temp/DPI-MPI-MESH/library'
Elaborating with DPI...
verilator -cc alu_tile_noc.v calculator.v intermediate.v terminate.v \
	--exe sim.cpp  \
	--Mdir obj_dir \
	--top-module calculator \
	-CFLAGS "-O2 " \
	-LDFLAGS " -lstdc++" \
	--timing --trace --Wall --Wno-fatal --Wno-UNUSED --Wno-lint -Wno-UNOPTFLAT --mmpi-o1 --d2
Printing the argString - 
Begin //==  -cc alu_tile_noc.v calculator.v intermediate.v terminate.v --exe sim.cpp --Mdir obj_dir --top-module calculator -CFLAGS -O2  -LDFLAGS  -lstdc++ --timing --trace --Wall --Wno-fatal --Wno-UNUSED --Wno-lint -Wno-UNOPTFLAT --mmpi-o1 --d2 ==// End
[DEBUG TRACE] Entering process() function - Call #1
[Verilator.cpp] Calling Metro_MPI version 1 and Design 2
[DEBUG TRACE] Entering metro_mpi() function - Call #1
MetroMPI: Starting Partition Analysis...
Building hierarchy graph and calculating weights...

Finding partition instances via BFS hash check...
Duplicate hash(es) found at level 1:
  Hash: faa5da1052ec1dc49e58c2aba0040ad8 (Max weight sum: 9)
    Module: alu_tile_noc, Instance: t0_0, Hier: $root.int_con.t0_0, Weight: 1
    Module: alu_tile_noc, Instance: t0_1, Hier: $root.int_con.t0_1, Weight: 1
    Module: alu_tile_noc, Instance: t0_2, Hier: $root.int_con.t0_2, Weight: 1
    Module: alu_tile_noc, Instance: t1_0, Hier: $root.int_con.t1_0, Weight: 1
    Module: alu_tile_noc, Instance: t1_1, Hier: $root.int_con.t1_1, Weight: 1
    Module: alu_tile_noc, Instance: t1_2, Hier: $root.int_con.t1_2, Weight: 1
    Module: alu_tile_noc, Instance: t2_0, Hier: $root.int_con.t2_0, Weight: 1
    Module: alu_tile_noc, Instance: t2_1, Hier: $root.int_con.t2_1, Weight: 1
    Module: alu_tile_noc, Instance: t2_2, Hier: $root.int_con.t2_2, Weight: 1

=========================================================================================================================
PARTITION ANALYSIS REPORT
Found 9 partition instances of module 'alu_tile_noc'
Parent Module: 'intermediate' (Hier: $root.int_con)

Instance: t0_0
-------------------------------------------
Port Name                 Direction  Width   IsActive   Type    Tile_Side_Connection           t0_0 <-> ???         with_whom_is_it_communicating
TILE_X                               0       No         init    ?32?sh0                        idk                  []
TILE_Y                               0       No         init    ?32?sh0                        idk                  []
in_a_n                               0       No         wire    in_a_n[0]                      idk                  []
in_b_n                               0       No         wire    in_b_n[0]                      idk                  []
in_ctrl_n                            0       No         wire    in_ctrl_n[0]                   idk                  []
in_valid_n                           0       No         wire    in_valid_n[0]                  idk                  []
in_a_e                               0       No         wire    in_a_e[0]                      idk                  []
in_b_e                               0       No         wire    in_b_e[0]                      idk                  []
in_ctrl_e                            0       No         wire    in_ctrl_e[0]                   idk                  []
in_valid_e                           0       No         wire    in_valid_e[0]                  idk                  []
in_a_s                               0       No         wire    in_a_s[0]                      idk                  []
in_b_s                               0       No         wire    in_b_s[0]                      idk                  []
in_ctrl_s                            0       No         wire    in_ctrl_s[0]                   idk                  []
in_valid_s                           0       No         wire    in_valid_s[0]                  idk                  []
in_a_w                               0       No         wire    in_a_w[0]                      idk                  []
in_b_w                               0       No         wire    in_b_w[0]                      idk                  []
in_ctrl_w                            0       No         wire    in_ctrl_w[0]                   idk                  []
in_valid_w                           0       No         wire    in_valid_w[0]                  idk                  []
host_in_a                            0       No         wire    host_in_a[0]                   idk                  []
host_in_b                            0       No         wire    host_in_b[0]                   idk                  []
host_in_ctrl                         0       No         wire    host_in_ctrl[0]                idk                  []
host_in_valid                        0       No         wire    host_in_valid[0]               idk                  []
out_a_n                              0       No         wire    out_a_n[0]                     idk                  []
out_b_n                              0       No         wire    out_b_n[0]                     idk                  []
out_ctrl_n                           0       No         wire    out_ctrl_n[0]                  idk                  []
out_valid_n                          0       No         wire    out_valid_n[0]                 idk                  []
out_a_e                              0       No         wire    out_a_e[0]                     idk                  []
out_b_e                              0       No         wire    out_b_e[0]                     idk                  []
out_ctrl_e                           0       No         wire    out_ctrl_e[0]                  idk                  []
out_valid_e                          0       No         wire    out_valid_e[0]                 idk                  []
out_a_s                              0       No         wire    out_a_s[0]                     idk                  []
out_b_s                              0       No         wire    out_b_s[0]                     idk                  []
out_ctrl_s                           0       No         wire    out_ctrl_s[0]                  idk                  []
out_valid_s                          0       No         wire    out_valid_s[0]                 idk                  []
out_a_w                              0       No         wire    out_a_w[0]                     idk                  []
out_b_w                              0       No         wire    out_b_w[0]                     idk                  []
out_ctrl_w                           0       No         wire    out_ctrl_w[0]                  idk                  []
out_valid_w                          0       No         wire    out_valid_w[0]                 idk                  []
host_out_a                           0       Yes        wire    host_out_a[0]                  system(intermediate) [intermediate]
host_out_valid                       0       Yes        wire    host_out_valid[0]              system(intermediate) [intermediate]

Instance: t0_1
-------------------------------------------
Port Name                 Direction  Width   IsActive   Type    Tile_Side_Connection           t0_1 <-> ???         with_whom_is_it_communicating
TILE_X                               0       No         init    ?32?sh1                        idk                  []
TILE_Y                               0       No         init    ?32?sh0                        idk                  []
in_a_n                               0       No         wire    in_a_n[1]                      idk                  []
in_b_n                               0       No         wire    in_b_n[1]                      idk                  []
in_ctrl_n                            0       No         wire    in_ctrl_n[1]                   idk                  []
in_valid_n                           0       No         wire    in_valid_n[1]                  idk                  []
in_a_e                               0       No         wire    in_a_e[1]                      idk                  []
in_b_e                               0       No         wire    in_b_e[1]                      idk                  []
in_ctrl_e                            0       No         wire    in_ctrl_e[1]                   idk                  []
in_valid_e                           0       No         wire    in_valid_e[1]                  idk                  []
in_a_s                               0       No         wire    in_a_s[1]                      idk                  []
in_b_s                               0       No         wire    in_b_s[1]                      idk                  []
in_ctrl_s                            0       No         wire    in_ctrl_s[1]                   idk                  []
in_valid_s                           0       No         wire    in_valid_s[1]                  idk                  []
in_a_w                               0       No         wire    in_a_w[1]                      idk                  []
in_b_w                               0       No         wire    in_b_w[1]                      idk                  []
in_ctrl_w                            0       No         wire    in_ctrl_w[1]                   idk                  []
in_valid_w                           0       No         wire    in_valid_w[1]                  idk                  []
host_in_a                            0       No         wire    host_in_a[1]                   idk                  []
host_in_b                            0       No         wire    host_in_b[1]                   idk                  []
host_in_ctrl                         0       No         wire    host_in_ctrl[1]                idk                  []
host_in_valid                        0       No         wire    host_in_valid[1]               idk                  []
out_a_n                              0       No         wire    out_a_n[1]                     idk                  []
out_b_n                              0       No         wire    out_b_n[1]                     idk                  []
out_ctrl_n                           0       No         wire    out_ctrl_n[1]                  idk                  []
out_valid_n                          0       No         wire    out_valid_n[1]                 idk                  []
out_a_e                              0       No         wire    out_a_e[1]                     idk                  []
out_b_e                              0       No         wire    out_b_e[1]                     idk                  []
out_ctrl_e                           0       No         wire    out_ctrl_e[1]                  idk                  []
out_valid_e                          0       No         wire    out_valid_e[1]                 idk                  []
out_a_s                              0       No         wire    out_a_s[1]                     idk                  []
out_b_s                              0       No         wire    out_b_s[1]                     idk                  []
out_ctrl_s                           0       No         wire    out_ctrl_s[1]                  idk                  []
out_valid_s                          0       No         wire    out_valid_s[1]                 idk                  []
out_a_w                              0       No         wire    out_a_w[1]                     idk                  []
out_b_w                              0       No         wire    out_b_w[1]                     idk                  []
out_ctrl_w                           0       No         wire    out_ctrl_w[1]                  idk                  []
out_valid_w                          0       No         wire    out_valid_w[1]                 idk                  []
host_out_a                           0       No         wire    host_out_a[1]                  idk                  []
host_out_valid                       0       No         wire    host_out_valid[1]              idk                  []

Instance: t0_2
-------------------------------------------
Port Name                 Direction  Width   IsActive   Type    Tile_Side_Connection           t0_2 <-> ???         with_whom_is_it_communicating
TILE_X                               0       No         init    ?32?sh2                        idk                  []
TILE_Y                               0       No         init    ?32?sh0                        idk                  []
in_a_n                               0       No         wire    in_a_n[2]                      idk                  []
in_b_n                               0       No         wire    in_b_n[2]                      idk                  []
in_ctrl_n                            0       No         wire    in_ctrl_n[2]                   idk                  []
in_valid_n                           0       No         wire    in_valid_n[2]                  idk                  []
in_a_e                               0       No         wire    in_a_e[2]                      idk                  []
in_b_e                               0       No         wire    in_b_e[2]                      idk                  []
in_ctrl_e                            0       No         wire    in_ctrl_e[2]                   idk                  []
in_valid_e                           0       No         wire    in_valid_e[2]                  idk                  []
in_a_s                               0       No         wire    in_a_s[2]                      idk                  []
in_b_s                               0       No         wire    in_b_s[2]                      idk                  []
in_ctrl_s                            0       No         wire    in_ctrl_s[2]                   idk                  []
in_valid_s                           0       No         wire    in_valid_s[2]                  idk                  []
in_a_w                               0       No         wire    in_a_w[2]                      idk                  []
in_b_w                               0       No         wire    in_b_w[2]                      idk                  []
in_ctrl_w                            0       No         wire    in_ctrl_w[2]                   idk                  []
in_valid_w                           0       No         wire    in_valid_w[2]                  idk                  []
host_in_a                            0       No         wire    host_in_a[2]                   idk                  []
host_in_b                            0       No         wire    host_in_b[2]                   idk                  []
host_in_ctrl                         0       No         wire    host_in_ctrl[2]                idk                  []
host_in_valid                        0       No         wire    host_in_valid[2]               idk                  []
out_a_n                              0       No         wire    out_a_n[2]                     idk                  []
out_b_n                              0       No         wire    out_b_n[2]                     idk                  []
out_ctrl_n                           0       No         wire    out_ctrl_n[2]                  idk                  []
out_valid_n                          0       No         wire    out_valid_n[2]                 idk                  []
out_a_e                              0       No         wire    out_a_e[2]                     idk                  []
out_b_e                              0       No         wire    out_b_e[2]                     idk                  []
out_ctrl_e                           0       No         wire    out_ctrl_e[2]                  idk                  []
out_valid_e                          0       No         wire    out_valid_e[2]                 idk                  []
out_a_s                              0       No         wire    out_a_s[2]                     idk                  []
out_b_s                              0       No         wire    out_b_s[2]                     idk                  []
out_ctrl_s                           0       No         wire    out_ctrl_s[2]                  idk                  []
out_valid_s                          0       No         wire    out_valid_s[2]                 idk                  []
out_a_w                              0       No         wire    out_a_w[2]                     idk                  []
out_b_w                              0       No         wire    out_b_w[2]                     idk                  []
out_ctrl_w                           0       No         wire    out_ctrl_w[2]                  idk                  []
out_valid_w                          0       No         wire    out_valid_w[2]                 idk                  []
host_out_a                           0       No         wire    host_out_a[2]                  idk                  []
host_out_valid                       0       No         wire    host_out_valid[2]              idk                  []

Instance: t1_0
-------------------------------------------
Port Name                 Direction  Width   IsActive   Type    Tile_Side_Connection           t1_0 <-> ???         with_whom_is_it_communicating
TILE_X                               0       No         init    ?32?sh0                        idk                  []
TILE_Y                               0       No         init    ?32?sh1                        idk                  []
in_a_n                               0       No         wire    in_a_n[3]                      idk                  []
in_b_n                               0       No         wire    in_b_n[3]                      idk                  []
in_ctrl_n                            0       No         wire    in_ctrl_n[3]                   idk                  []
in_valid_n                           0       No         wire    in_valid_n[3]                  idk                  []
in_a_e                               0       No         wire    in_a_e[3]                      idk                  []
in_b_e                               0       No         wire    in_b_e[3]                      idk                  []
in_ctrl_e                            0       No         wire    in_ctrl_e[3]                   idk                  []
in_valid_e                           0       No         wire    in_valid_e[3]                  idk                  []
in_a_s                               0       No         wire    in_a_s[3]                      idk                  []
in_b_s                               0       No         wire    in_b_s[3]                      idk                  []
in_ctrl_s                            0       No         wire    in_ctrl_s[3]                   idk                  []
in_valid_s                           0       No         wire    in_valid_s[3]                  idk                  []
in_a_w                               0       No         wire    in_a_w[3]                      idk                  []
in_b_w                               0       No         wire    in_b_w[3]                      idk                  []
in_ctrl_w                            0       No         wire    in_ctrl_w[3]                   idk                  []
in_valid_w                           0       No         wire    in_valid_w[3]                  idk                  []
host_in_a                            0       No         wire    host_in_a[3]                   idk                  []
host_in_b                            0       No         wire    host_in_b[3]                   idk                  []
host_in_ctrl                         0       No         wire    host_in_ctrl[3]                idk                  []
host_in_valid                        0       No         wire    host_in_valid[3]               idk                  []
out_a_n                              0       No         wire    out_a_n[3]                     idk                  []
out_b_n                              0       No         wire    out_b_n[3]                     idk                  []
out_ctrl_n                           0       No         wire    out_ctrl_n[3]                  idk                  []
out_valid_n                          0       No         wire    out_valid_n[3]                 idk                  []
out_a_e                              0       No         wire    out_a_e[3]                     idk                  []
out_b_e                              0       No         wire    out_b_e[3]                     idk                  []
out_ctrl_e                           0       No         wire    out_ctrl_e[3]                  idk                  []
out_valid_e                          0       No         wire    out_valid_e[3]                 idk                  []
out_a_s                              0       No         wire    out_a_s[3]                     idk                  []
out_b_s                              0       No         wire    out_b_s[3]                     idk                  []
out_ctrl_s                           0       No         wire    out_ctrl_s[3]                  idk                  []
out_valid_s                          0       No         wire    out_valid_s[3]                 idk                  []
out_a_w                              0       No         wire    out_a_w[3]                     idk                  []
out_b_w                              0       No         wire    out_b_w[3]                     idk                  []
out_ctrl_w                           0       No         wire    out_ctrl_w[3]                  idk                  []
out_valid_w                          0       No         wire    out_valid_w[3]                 idk                  []
host_out_a                           0       No         wire    host_out_a[3]                  idk                  []
host_out_valid                       0       No         wire    host_out_valid[3]              idk                  []

Instance: t1_1
-------------------------------------------
Port Name                 Direction  Width   IsActive   Type    Tile_Side_Connection           t1_1 <-> ???         with_whom_is_it_communicating
TILE_X                               0       No         init    ?32?sh1                        idk                  []
TILE_Y                               0       No         init    ?32?sh1                        idk                  []
in_a_n                               0       No         wire    in_a_n[4]                      idk                  []
in_b_n                               0       No         wire    in_b_n[4]                      idk                  []
in_ctrl_n                            0       No         wire    in_ctrl_n[4]                   idk                  []
in_valid_n                           0       No         wire    in_valid_n[4]                  idk                  []
in_a_e                               0       No         wire    in_a_e[4]                      idk                  []
in_b_e                               0       No         wire    in_b_e[4]                      idk                  []
in_ctrl_e                            0       No         wire    in_ctrl_e[4]                   idk                  []
in_valid_e                           0       No         wire    in_valid_e[4]                  idk                  []
in_a_s                               0       No         wire    in_a_s[4]                      idk                  []
in_b_s                               0       No         wire    in_b_s[4]                      idk                  []
in_ctrl_s                            0       No         wire    in_ctrl_s[4]                   idk                  []
in_valid_s                           0       No         wire    in_valid_s[4]                  idk                  []
in_a_w                               0       No         wire    in_a_w[4]                      idk                  []
in_b_w                               0       No         wire    in_b_w[4]                      idk                  []
in_ctrl_w                            0       No         wire    in_ctrl_w[4]                   idk                  []
in_valid_w                           0       No         wire    in_valid_w[4]                  idk                  []
host_in_a                            0       No         wire    host_in_a[4]                   idk                  []
host_in_b                            0       No         wire    host_in_b[4]                   idk                  []
host_in_ctrl                         0       No         wire    host_in_ctrl[4]                idk                  []
host_in_valid                        0       No         wire    host_in_valid[4]               idk                  []
out_a_n                              0       No         wire    out_a_n[4]                     idk                  []
out_b_n                              0       No         wire    out_b_n[4]                     idk                  []
out_ctrl_n                           0       No         wire    out_ctrl_n[4]                  idk                  []
out_valid_n                          0       No         wire    out_valid_n[4]                 idk                  []
out_a_e                              0       No         wire    out_a_e[4]                     idk                  []
out_b_e                              0       No         wire    out_b_e[4]                     idk                  []
out_ctrl_e                           0       No         wire    out_ctrl_e[4]                  idk                  []
out_valid_e                          0       No         wire    out_valid_e[4]                 idk                  []
out_a_s                              0       No         wire    out_a_s[4]                     idk                  []
out_b_s                              0       No         wire    out_b_s[4]                     idk                  []
out_ctrl_s                           0       No         wire    out_ctrl_s[4]                  idk                  []
out_valid_s                          0       No         wire    out_valid_s[4]                 idk                  []
out_a_w                              0       No         wire    out_a_w[4]                     idk                  []
out_b_w                              0       No         wire    out_b_w[4]                     idk                  []
out_ctrl_w                           0       No         wire    out_ctrl_w[4]                  idk                  []
out_valid_w                          0       No         wire    out_valid_w[4]                 idk                  []
host_out_a                           0       No         wire    host_out_a[4]                  idk                  []
host_out_valid                       0       No         wire    host_out_valid[4]              idk                  []

Instance: t1_2
-------------------------------------------
Port Name                 Direction  Width   IsActive   Type    Tile_Side_Connection           t1_2 <-> ???         with_whom_is_it_communicating
TILE_X                               0       No         init    ?32?sh2                        idk                  []
TILE_Y                               0       No         init    ?32?sh1                        idk                  []
in_a_n                               0       No         wire    in_a_n[5]                      idk                  []
in_b_n                               0       No         wire    in_b_n[5]                      idk                  []
in_ctrl_n                            0       No         wire    in_ctrl_n[5]                   idk                  []
in_valid_n                           0       No         wire    in_valid_n[5]                  idk                  []
in_a_e                               0       No         wire    in_a_e[5]                      idk                  []
in_b_e                               0       No         wire    in_b_e[5]                      idk                  []
in_ctrl_e                            0       No         wire    in_ctrl_e[5]                   idk                  []
in_valid_e                           0       No         wire    in_valid_e[5]                  idk                  []
in_a_s                               0       No         wire    in_a_s[5]                      idk                  []
in_b_s                               0       No         wire    in_b_s[5]                      idk                  []
in_ctrl_s                            0       No         wire    in_ctrl_s[5]                   idk                  []
in_valid_s                           0       No         wire    in_valid_s[5]                  idk                  []
in_a_w                               0       No         wire    in_a_w[5]                      idk                  []
in_b_w                               0       No         wire    in_b_w[5]                      idk                  []
in_ctrl_w                            0       No         wire    in_ctrl_w[5]                   idk                  []
in_valid_w                           0       No         wire    in_valid_w[5]                  idk                  []
host_in_a                            0       No         wire    host_in_a[5]                   idk                  []
host_in_b                            0       No         wire    host_in_b[5]                   idk                  []
host_in_ctrl                         0       No         wire    host_in_ctrl[5]                idk                  []
host_in_valid                        0       No         wire    host_in_valid[5]               idk                  []
out_a_n                              0       No         wire    out_a_n[5]                     idk                  []
out_b_n                              0       No         wire    out_b_n[5]                     idk                  []
out_ctrl_n                           0       No         wire    out_ctrl_n[5]                  idk                  []
out_valid_n                          0       No         wire    out_valid_n[5]                 idk                  []
out_a_e                              0       No         wire    out_a_e[5]                     idk                  []
out_b_e                              0       No         wire    out_b_e[5]                     idk                  []
out_ctrl_e                           0       No         wire    out_ctrl_e[5]                  idk                  []
out_valid_e                          0       No         wire    out_valid_e[5]                 idk                  []
out_a_s                              0       No         wire    out_a_s[5]                     idk                  []
out_b_s                              0       No         wire    out_b_s[5]                     idk                  []
out_ctrl_s                           0       No         wire    out_ctrl_s[5]                  idk                  []
out_valid_s                          0       No         wire    out_valid_s[5]                 idk                  []
out_a_w                              0       No         wire    out_a_w[5]                     idk                  []
out_b_w                              0       No         wire    out_b_w[5]                     idk                  []
out_ctrl_w                           0       No         wire    out_ctrl_w[5]                  idk                  []
out_valid_w                          0       No         wire    out_valid_w[5]                 idk                  []
host_out_a                           0       No         wire    host_out_a[5]                  idk                  []
host_out_valid                       0       No         wire    host_out_valid[5]              idk                  []

Instance: t2_0
-------------------------------------------
Port Name                 Direction  Width   IsActive   Type    Tile_Side_Connection           t2_0 <-> ???         with_whom_is_it_communicating
TILE_X                               0       No         init    ?32?sh0                        idk                  []
TILE_Y                               0       No         init    ?32?sh2                        idk                  []
in_a_n                               0       No         wire    in_a_n[6]                      idk                  []
in_b_n                               0       No         wire    in_b_n[6]                      idk                  []
in_ctrl_n                            0       No         wire    in_ctrl_n[6]                   idk                  []
in_valid_n                           0       No         wire    in_valid_n[6]                  idk                  []
in_a_e                               0       No         wire    in_a_e[6]                      idk                  []
in_b_e                               0       No         wire    in_b_e[6]                      idk                  []
in_ctrl_e                            0       No         wire    in_ctrl_e[6]                   idk                  []
in_valid_e                           0       No         wire    in_valid_e[6]                  idk                  []
in_a_s                               0       No         wire    in_a_s[6]                      idk                  []
in_b_s                               0       No         wire    in_b_s[6]                      idk                  []
in_ctrl_s                            0       No         wire    in_ctrl_s[6]                   idk                  []
in_valid_s                           0       No         wire    in_valid_s[6]                  idk                  []
in_a_w                               0       No         wire    in_a_w[6]                      idk                  []
in_b_w                               0       No         wire    in_b_w[6]                      idk                  []
in_ctrl_w                            0       No         wire    in_ctrl_w[6]                   idk                  []
in_valid_w                           0       No         wire    in_valid_w[6]                  idk                  []
host_in_a                            0       No         wire    host_in_a[6]                   idk                  []
host_in_b                            0       No         wire    host_in_b[6]                   idk                  []
host_in_ctrl                         0       No         wire    host_in_ctrl[6]                idk                  []
host_in_valid                        0       No         wire    host_in_valid[6]               idk                  []
out_a_n                              0       No         wire    out_a_n[6]                     idk                  []
out_b_n                              0       No         wire    out_b_n[6]                     idk                  []
out_ctrl_n                           0       No         wire    out_ctrl_n[6]                  idk                  []
out_valid_n                          0       No         wire    out_valid_n[6]                 idk                  []
out_a_e                              0       No         wire    out_a_e[6]                     idk                  []
out_b_e                              0       No         wire    out_b_e[6]                     idk                  []
out_ctrl_e                           0       No         wire    out_ctrl_e[6]                  idk                  []
out_valid_e                          0       No         wire    out_valid_e[6]                 idk                  []
out_a_s                              0       No         wire    out_a_s[6]                     idk                  []
out_b_s                              0       No         wire    out_b_s[6]                     idk                  []
out_ctrl_s                           0       No         wire    out_ctrl_s[6]                  idk                  []
out_valid_s                          0       No         wire    out_valid_s[6]                 idk                  []
out_a_w                              0       No         wire    out_a_w[6]                     idk                  []
out_b_w                              0       No         wire    out_b_w[6]                     idk                  []
out_ctrl_w                           0       No         wire    out_ctrl_w[6]                  idk                  []
out_valid_w                          0       No         wire    out_valid_w[6]                 idk                  []
host_out_a                           0       No         wire    host_out_a[6]                  idk                  []
host_out_valid                       0       No         wire    host_out_valid[6]              idk                  []

Instance: t2_1
-------------------------------------------
Port Name                 Direction  Width   IsActive   Type    Tile_Side_Connection           t2_1 <-> ???         with_whom_is_it_communicating
TILE_X                               0       No         init    ?32?sh1                        idk                  []
TILE_Y                               0       No         init    ?32?sh2                        idk                  []
in_a_n                               0       No         wire    in_a_n[7]                      idk                  []
in_b_n                               0       No         wire    in_b_n[7]                      idk                  []
in_ctrl_n                            0       No         wire    in_ctrl_n[7]                   idk                  []
in_valid_n                           0       No         wire    in_valid_n[7]                  idk                  []
in_a_e                               0       No         wire    in_a_e[7]                      idk                  []
in_b_e                               0       No         wire    in_b_e[7]                      idk                  []
in_ctrl_e                            0       No         wire    in_ctrl_e[7]                   idk                  []
in_valid_e                           0       No         wire    in_valid_e[7]                  idk                  []
in_a_s                               0       No         wire    in_a_s[7]                      idk                  []
in_b_s                               0       No         wire    in_b_s[7]                      idk                  []
in_ctrl_s                            0       No         wire    in_ctrl_s[7]                   idk                  []
in_valid_s                           0       No         wire    in_valid_s[7]                  idk                  []
in_a_w                               0       No         wire    in_a_w[7]                      idk                  []
in_b_w                               0       No         wire    in_b_w[7]                      idk                  []
in_ctrl_w                            0       No         wire    in_ctrl_w[7]                   idk                  []
in_valid_w                           0       No         wire    in_valid_w[7]                  idk                  []
host_in_a                            0       No         wire    host_in_a[7]                   idk                  []
host_in_b                            0       No         wire    host_in_b[7]                   idk                  []
host_in_ctrl                         0       No         wire    host_in_ctrl[7]                idk                  []
host_in_valid                        0       No         wire    host_in_valid[7]               idk                  []
out_a_n                              0       No         wire    out_a_n[7]                     idk                  []
out_b_n                              0       No         wire    out_b_n[7]                     idk                  []
out_ctrl_n                           0       No         wire    out_ctrl_n[7]                  idk                  []
out_valid_n                          0       No         wire    out_valid_n[7]                 idk                  []
out_a_e                              0       No         wire    out_a_e[7]                     idk                  []
out_b_e                              0       No         wire    out_b_e[7]                     idk                  []
out_ctrl_e                           0       No         wire    out_ctrl_e[7]                  idk                  []
out_valid_e                          0       No         wire    out_valid_e[7]                 idk                  []
out_a_s                              0       No         wire    out_a_s[7]                     idk                  []
out_b_s                              0       No         wire    out_b_s[7]                     idk                  []
out_ctrl_s                           0       No         wire    out_ctrl_s[7]                  idk                  []
out_valid_s                          0       No         wire    out_valid_s[7]                 idk                  []
out_a_w                              0       No         wire    out_a_w[7]                     idk                  []
out_b_w                              0       No         wire    out_b_w[7]                     idk                  []
out_ctrl_w                           0       No         wire    out_ctrl_w[7]                  idk                  []
out_valid_w                          0       No         wire    out_valid_w[7]                 idk                  []
host_out_a                           0       No         wire    host_out_a[7]                  idk                  []
host_out_valid                       0       No         wire    host_out_valid[7]              idk                  []

Instance: t2_2
-------------------------------------------
Port Name                 Direction  Width   IsActive   Type    Tile_Side_Connection           t2_2 <-> ???         with_whom_is_it_communicating
TILE_X                               0       No         init    ?32?sh2                        idk                  []
TILE_Y                               0       No         init    ?32?sh2                        idk                  []
in_a_n                               0       No         wire    in_a_n[8]                      idk                  []
in_b_n                               0       No         wire    in_b_n[8]                      idk                  []
in_ctrl_n                            0       No         wire    in_ctrl_n[8]                   idk                  []
in_valid_n                           0       No         wire    in_valid_n[8]                  idk                  []
in_a_e                               0       No         wire    in_a_e[8]                      idk                  []
in_b_e                               0       No         wire    in_b_e[8]                      idk                  []
in_ctrl_e                            0       No         wire    in_ctrl_e[8]                   idk                  []
in_valid_e                           0       No         wire    in_valid_e[8]                  idk                  []
in_a_s                               0       No         wire    in_a_s[8]                      idk                  []
in_b_s                               0       No         wire    in_b_s[8]                      idk                  []
in_ctrl_s                            0       No         wire    in_ctrl_s[8]                   idk                  []
in_valid_s                           0       No         wire    in_valid_s[8]                  idk                  []
in_a_w                               0       No         wire    in_a_w[8]                      idk                  []
in_b_w                               0       No         wire    in_b_w[8]                      idk                  []
in_ctrl_w                            0       No         wire    in_ctrl_w[8]                   idk                  []
in_valid_w                           0       No         wire    in_valid_w[8]                  idk                  []
host_in_a                            0       No         wire    host_in_a[8]                   idk                  []
host_in_b                            0       No         wire    host_in_b[8]                   idk                  []
host_in_ctrl                         0       No         wire    host_in_ctrl[8]                idk                  []
host_in_valid                        0       No         wire    host_in_valid[8]               idk                  []
out_a_n                              0       No         wire    out_a_n[8]                     idk                  []
out_b_n                              0       No         wire    out_b_n[8]                     idk                  []
out_ctrl_n                           0       No         wire    out_ctrl_n[8]                  idk                  []
out_valid_n                          0       No         wire    out_valid_n[8]                 idk                  []
out_a_e                              0       No         wire    out_a_e[8]                     idk                  []
out_b_e                              0       No         wire    out_b_e[8]                     idk                  []
out_ctrl_e                           0       No         wire    out_ctrl_e[8]                  idk                  []
out_valid_e                          0       No         wire    out_valid_e[8]                 idk                  []
out_a_s                              0       No         wire    out_a_s[8]                     idk                  []
out_b_s                              0       No         wire    out_b_s[8]                     idk                  []
out_ctrl_s                           0       No         wire    out_ctrl_s[8]                  idk                  []
out_valid_s                          0       No         wire    out_valid_s[8]                 idk                  []
out_a_w                              0       No         wire    out_a_w[8]                     idk                  []
out_b_w                              0       No         wire    out_b_w[8]                     idk                  []
out_ctrl_w                           0       No         wire    out_ctrl_w[8]                  idk                  []
out_valid_w                          0       No         wire    out_valid_w[8]                 idk                  []
host_out_a                           0       No         wire    host_out_a[8]                  idk                  []
host_out_valid                       0       No         wire    host_out_valid[8]              idk                  []

=========================================================================================================================

MetroMPI: Partition Analysis Finished.
[Verilator.cpp] Returned from Metro_MPI version 1 and Design 2
- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036-9-g62350cd50
- Verilator: Built from 0.142 MB sources in 5 modules, into 0.782 MB in 10 C++ files needing 0.002 MB
- Verilator: Walltime 0.090 s (elab=0.006, cvt=0.057, bld=0.000); cpu 0.090 s on 1 threads; alloced 30.680 MB
make[1]: Leaving directory '/home/riscv_sec/metro-mpi/temp/DPI-MPI-MESH/library'
Build finished at Mon 18 Aug 2025 11:16:19 AM UTC
