

================================================================
== Vivado HLS Report for 'compute_weight_2'
================================================================
* Date:           Fri Apr  5 17:11:25 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        compute_weight_128-128-16
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.745|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  17424|  17424|  17424|  17424|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  4098|  4098|         4|          1|          1|  4096|    yes   |
        |- Loop 2     |  9216|  9216|       144|          -|          -|    64|    no    |
        | + Loop 2.1  |    32|    32|         8|          -|          -|     4|    no    |
        | + Loop 2.2  |    38|    38|        19|          -|          -|     2|    no    |
        |- Loop 3     |  4105|  4105|        11|          1|          1|  4096|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 117
* Pipeline : 2
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
  Pipeline-1 : II = 1, D = 11, States = { 106 107 108 109 110 111 112 113 114 115 116 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
	7  / true
7 --> 
	8  / (!exitcond2)
	106  / (exitcond2)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / (!exitcond3)
	18  / (exitcond3)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	10  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / (!exitcond4)
	7  / (exitcond4)
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	87  / true
106 --> 
	117  / (exitcond)
	107  / (!exitcond)
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	106  / true
117 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %input_data), !map !236"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_last), !map !242"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %output_data), !map !246"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_last), !map !252"   --->   Operation 121 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @compute_weight_2_str) nounwind"   --->   Operation 122 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%v_in_V = alloca [4096 x i32], align 4" [main.cpp:23]   --->   Operation 123 'alloca' 'v_in_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%output_temp_V = alloca [4096 x i32], align 4" [main.cpp:23]   --->   Operation 124 'alloca' 'output_temp_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [main.cpp:19]   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %input_data, i1* %input_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %output_data, i1* %output_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (1.76ns)   --->   "br label %0" [main.cpp:28]   --->   Operation 128 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.07>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%i = phi i13 [ %i_3, %_ifconv ], [ 0, %arrayctor.loop.preheader ]"   --->   Operation 129 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (2.09ns)   --->   "%exitcond1 = icmp eq i13 %i, -4096" [main.cpp:28]   --->   Operation 130 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 131 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (1.67ns)   --->   "%i_3 = add i13 %i, 1" [main.cpp:28]   --->   Operation 132 'add' 'i_3' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader114.preheader, label %_ifconv" [main.cpp:28]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [2/2] (0.00ns)   --->   "%empty_46 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 134 'read' 'empty_46' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 8.33>
ST_3 : Operation 135 [1/2] (0.00ns)   --->   "%empty_46 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 135 'read' 'empty_46' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%input_data_val = extractvalue { float, i1 } %empty_46, 0"   --->   Operation 136 'extractvalue' 'input_data_val' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (5.54ns)   --->   "%d_assign = fpext float %input_data_val to double" [main.cpp:30]   --->   Operation 137 'fpext' 'd_assign' <Predicate = (!exitcond1)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [main.cpp:30]   --->   Operation 138 'bitcast' 'ireg_V' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_104 = trunc i64 %ireg_V to i63" [main.cpp:30]   --->   Operation 139 'trunc' 'tmp_104' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [main.cpp:30]   --->   Operation 140 'bitselect' 'isneg' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [main.cpp:30]   --->   Operation 141 'partselect' 'exp_tmp_V' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_106 = trunc i64 %ireg_V to i52" [main.cpp:30]   --->   Operation 142 'trunc' 'tmp_106' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (2.78ns)   --->   "%tmp_31 = icmp eq i63 %tmp_104, 0" [main.cpp:30]   --->   Operation 143 'icmp' 'tmp_31' <Predicate = (!exitcond1)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.70>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_s = zext i11 %exp_tmp_V to i12" [main.cpp:30]   --->   Operation 144 'zext' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_66 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_106)" [main.cpp:30]   --->   Operation 145 'bitconcatenate' 'tmp_66' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_s = zext i53 %tmp_66 to i54" [main.cpp:30]   --->   Operation 146 'zext' 'p_Result_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_s" [main.cpp:30]   --->   Operation 147 'sub' 'man_V_1' <Predicate = (!exitcond1 & isneg)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s" [main.cpp:30]   --->   Operation 148 'select' 'man_V_2' <Predicate = (!exitcond1)> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %tmp_s" [main.cpp:30]   --->   Operation 149 'sub' 'F2' <Predicate = (!exitcond1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (1.99ns)   --->   "%tmp_34 = icmp sgt i12 %F2, 16" [main.cpp:30]   --->   Operation 150 'icmp' 'tmp_34' <Predicate = (!exitcond1)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (1.54ns)   --->   "%tmp_35 = add i12 -16, %F2" [main.cpp:30]   --->   Operation 151 'add' 'tmp_35' <Predicate = (!exitcond1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (1.54ns)   --->   "%tmp_36 = sub i12 16, %F2" [main.cpp:30]   --->   Operation 152 'sub' 'tmp_36' <Predicate = (!exitcond1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %tmp_34, i12 %tmp_35, i12 %tmp_36" [main.cpp:30]   --->   Operation 153 'select' 'sh_amt' <Predicate = (!exitcond1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (1.99ns)   --->   "%tmp_37 = icmp eq i12 %F2, 16" [main.cpp:30]   --->   Operation 154 'icmp' 'tmp_37' <Predicate = (!exitcond1)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_107 = trunc i54 %man_V_2 to i32" [main.cpp:30]   --->   Operation 155 'trunc' 'tmp_107' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_108 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [main.cpp:30]   --->   Operation 156 'partselect' 'tmp_108' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (1.48ns)   --->   "%icmp = icmp eq i7 %tmp_108, 0" [main.cpp:30]   --->   Operation 157 'icmp' 'icmp' <Predicate = (!exitcond1)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.97ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_31, %tmp_37" [main.cpp:30]   --->   Operation 158 'or' 'sel_tmp6_demorgan' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [main.cpp:30]   --->   Operation 159 'xor' 'sel_tmp6' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_34, %sel_tmp6" [main.cpp:30]   --->   Operation 160 'and' 'sel_tmp7' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp22)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_34" [main.cpp:30]   --->   Operation 161 'or' 'sel_tmp21_demorgan' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp22)   --->   "%sel_tmp21 = xor i1 %sel_tmp21_demorgan, true" [main.cpp:30]   --->   Operation 162 'xor' 'sel_tmp21' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp22 = and i1 %icmp, %sel_tmp21" [main.cpp:30]   --->   Operation 163 'and' 'sel_tmp22' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.56>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [main.cpp:28]   --->   Operation 164 'specregionbegin' 'tmp_62' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [main.cpp:29]   --->   Operation 165 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%tmp = zext i13 %i to i64" [main.cpp:30]   --->   Operation 166 'zext' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [main.cpp:30]   --->   Operation 167 'sext' 'sh_amt_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (1.99ns)   --->   "%tmp_48 = icmp ult i12 %sh_amt, 54" [main.cpp:30]   --->   Operation 168 'icmp' 'tmp_48' <Predicate = (!exitcond1)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_56 = zext i32 %sh_amt_cast to i54" [main.cpp:30]   --->   Operation 169 'zext' 'tmp_56' <Predicate = (!exitcond1 & !sel_tmp22)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_57 = ashr i54 %man_V_2, %tmp_56" [main.cpp:30]   --->   Operation 170 'ashr' 'tmp_57' <Predicate = (!exitcond1 & !sel_tmp22)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_109 = trunc i54 %tmp_57 to i32" [main.cpp:30]   --->   Operation 171 'trunc' 'tmp_109' <Predicate = (!exitcond1 & !sel_tmp22)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%storemerge = select i1 %isneg, i32 -1, i32 0" [main.cpp:30]   --->   Operation 172 'select' 'storemerge' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_59 = shl i32 %tmp_107, %sh_amt_cast" [main.cpp:30]   --->   Operation 173 'shl' 'tmp_59' <Predicate = (!exitcond1 & sel_tmp22)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp1 = xor i1 %tmp_31, true" [main.cpp:30]   --->   Operation 174 'xor' 'sel_tmp1' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp2 = and i1 %tmp_37, %sel_tmp1" [main.cpp:30]   --->   Operation 175 'and' 'sel_tmp2' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = xor i1 %tmp_48, true" [main.cpp:30]   --->   Operation 176 'xor' 'sel_tmp8' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [main.cpp:30]   --->   Operation 177 'and' 'sel_tmp9' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp15 = and i1 %sel_tmp7, %tmp_48" [main.cpp:30]   --->   Operation 178 'and' 'sel_tmp15' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel = select i1 %sel_tmp22, i32 %tmp_59, i32 %tmp_109" [main.cpp:30]   --->   Operation 179 'select' 'newSel' <Predicate = (!exitcond1)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp22, %sel_tmp15" [main.cpp:30]   --->   Operation 180 'or' 'or_cond' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel1 = select i1 %sel_tmp9, i32 %storemerge, i32 %tmp_107" [main.cpp:30]   --->   Operation 181 'select' 'newSel1' <Predicate = (!exitcond1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%or_cond1 = or i1 %sel_tmp9, %sel_tmp2" [main.cpp:30]   --->   Operation 182 'or' 'or_cond1' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node newSel3)   --->   "%newSel2 = select i1 %or_cond, i32 %newSel, i32 %newSel1" [main.cpp:30]   --->   Operation 183 'select' 'newSel2' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond2 = or i1 %or_cond, %or_cond1" [main.cpp:30]   --->   Operation 184 'or' 'or_cond2' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.69ns) (out node of the LUT)   --->   "%newSel3 = select i1 %or_cond2, i32 %newSel2, i32 0" [main.cpp:30]   --->   Operation 185 'select' 'newSel3' <Predicate = (!exitcond1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%v_in_V_addr_1 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp" [main.cpp:30]   --->   Operation 186 'getelementptr' 'v_in_V_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (3.25ns)   --->   "store i32 %newSel3, i32* %v_in_V_addr_1, align 4" [main.cpp:30]   --->   Operation 187 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_62)" [main.cpp:32]   --->   Operation 188 'specregionend' 'empty_47' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "br label %0" [main.cpp:28]   --->   Operation 189 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.76>
ST_6 : Operation 190 [1/1] (1.76ns)   --->   "br label %.preheader114" [main.cpp:36]   --->   Operation 190 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 3> <Delay = 3.25>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%indvars_iv = phi i13 [ %indvars_iv_next, %6 ], [ 64, %.preheader114.preheader ]" [main.cpp:36]   --->   Operation 191 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%i_1 = phi i7 [ %i_5, %6 ], [ 0, %.preheader114.preheader ]"   --->   Operation 192 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%counter = phi i13 [ %counter_2, %6 ], [ 0, %.preheader114.preheader ]"   --->   Operation 193 'phi' 'counter' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (1.48ns)   --->   "%exitcond2 = icmp eq i7 %i_1, -64" [main.cpp:36]   --->   Operation 194 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 195 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (1.87ns)   --->   "%i_5 = add i7 %i_1, 1" [main.cpp:36]   --->   Operation 196 'add' 'i_5' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %1" [main.cpp:36]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_32 = zext i7 %i_1 to i64" [main.cpp:37]   --->   Operation 198 'zext' 'tmp_32' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%v_in_V_addr = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_32" [main.cpp:40]   --->   Operation 199 'getelementptr' 'v_in_V_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 200 [2/2] (3.25ns)   --->   "%v_in_V_load = load i32* %v_in_V_addr, align 4" [main.cpp:40]   --->   Operation 200 'load' 'v_in_V_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 201 [1/1] (1.76ns)   --->   "br label %.preheader" [main.cpp:51]   --->   Operation 201 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 202 [1/2] (3.25ns)   --->   "%v_in_V_load = load i32* %v_in_V_addr, align 4" [main.cpp:40]   --->   Operation 202 'load' 'v_in_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 9 <SV = 5> <Delay = 8.51>
ST_9 : Operation 203 [1/1] (1.67ns)   --->   "%counter_2 = add i13 %counter, 64" [main.cpp:41]   --->   Operation 203 'add' 'counter_2' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_67 = sext i32 %v_in_V_load to i48" [main.cpp:40]   --->   Operation 204 'sext' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (8.51ns)   --->   "%tmp_81_cast = mul i48 %tmp_67, %tmp_67" [main.cpp:38]   --->   Operation 205 'mul' 'tmp_81_cast' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/1] (1.76ns)   --->   "br label %2" [main.cpp:38]   --->   Operation 206 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 6> <Delay = 6.62>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%norm_V_addr_loc = phi i32 [ 0, %1 ], [ %tmp_93_s, %3 ]" [main.cpp:40]   --->   Operation 207 'phi' 'norm_V_addr_loc' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%counter_s = phi i13 [ %counter, %1 ], [ %tmp_94_s, %3 ]" [main.cpp:41]   --->   Operation 208 'phi' 'counter_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 209 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (2.09ns)   --->   "%exitcond3 = icmp eq i13 %counter_s, %indvars_iv" [main.cpp:38]   --->   Operation 210 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %_ifconv24, label %3" [main.cpp:38]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_82 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %norm_V_addr_loc, i16 0)" [main.cpp:40]   --->   Operation 212 'bitconcatenate' 'tmp_82' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (3.10ns)   --->   "%p_Val2_s = add i48 %tmp_82, %tmp_81_cast" [main.cpp:40]   --->   Operation 213 'add' 'p_Val2_s' <Predicate = (!exitcond3)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_83 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_s, i32 16, i32 47)" [main.cpp:40]   --->   Operation 214 'partselect' 'tmp_83' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_90_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_83, i16 0)" [main.cpp:40]   --->   Operation 215 'bitconcatenate' 'tmp_90_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (3.10ns)   --->   "%p_Val2_68_1 = add i48 %tmp_90_1, %tmp_81_cast" [main.cpp:40]   --->   Operation 216 'add' 'p_Val2_68_1' <Predicate = (!exitcond3)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_1, i32 16, i32 47)" [main.cpp:40]   --->   Operation 217 'partselect' 'tmp_84' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (1.67ns)   --->   "%tmp_94_s = add i13 %counter_s, 16" [main.cpp:41]   --->   Operation 218 'add' 'tmp_94_s' <Predicate = (!exitcond3)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 219 [18/18] (6.62ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43]   --->   Operation 219 'call' 'agg_result_V_i' <Predicate = (exitcond3)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 6.20>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_90_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_84, i16 0)" [main.cpp:40]   --->   Operation 220 'bitconcatenate' 'tmp_90_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (3.10ns)   --->   "%p_Val2_68_2 = add i48 %tmp_90_2, %tmp_81_cast" [main.cpp:40]   --->   Operation 221 'add' 'p_Val2_68_2' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_86 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_2, i32 16, i32 47)" [main.cpp:40]   --->   Operation 222 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_90_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_86, i16 0)" [main.cpp:40]   --->   Operation 223 'bitconcatenate' 'tmp_90_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (3.10ns)   --->   "%p_Val2_68_3 = add i48 %tmp_90_3, %tmp_81_cast" [main.cpp:40]   --->   Operation 224 'add' 'p_Val2_68_3' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_88 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_3, i32 16, i32 47)" [main.cpp:40]   --->   Operation 225 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>

State 12 <SV = 8> <Delay = 6.20>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_90_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_88, i16 0)" [main.cpp:40]   --->   Operation 226 'bitconcatenate' 'tmp_90_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (3.10ns)   --->   "%p_Val2_68_4 = add i48 %tmp_90_4, %tmp_81_cast" [main.cpp:40]   --->   Operation 227 'add' 'p_Val2_68_4' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_89 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_4, i32 16, i32 47)" [main.cpp:40]   --->   Operation 228 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_90_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_89, i16 0)" [main.cpp:40]   --->   Operation 229 'bitconcatenate' 'tmp_90_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (3.10ns)   --->   "%p_Val2_68_5 = add i48 %tmp_90_5, %tmp_81_cast" [main.cpp:40]   --->   Operation 230 'add' 'p_Val2_68_5' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_90 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_5, i32 16, i32 47)" [main.cpp:40]   --->   Operation 231 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>

State 13 <SV = 9> <Delay = 6.20>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_90_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_90, i16 0)" [main.cpp:40]   --->   Operation 232 'bitconcatenate' 'tmp_90_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (3.10ns)   --->   "%p_Val2_68_6 = add i48 %tmp_90_6, %tmp_81_cast" [main.cpp:40]   --->   Operation 233 'add' 'p_Val2_68_6' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_91 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_6, i32 16, i32 47)" [main.cpp:40]   --->   Operation 234 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_90_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_91, i16 0)" [main.cpp:40]   --->   Operation 235 'bitconcatenate' 'tmp_90_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (3.10ns)   --->   "%p_Val2_68_7 = add i48 %tmp_90_7, %tmp_81_cast" [main.cpp:40]   --->   Operation 236 'add' 'p_Val2_68_7' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_92 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_7, i32 16, i32 47)" [main.cpp:40]   --->   Operation 237 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>

State 14 <SV = 10> <Delay = 6.20>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_90_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_92, i16 0)" [main.cpp:40]   --->   Operation 238 'bitconcatenate' 'tmp_90_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (3.10ns)   --->   "%p_Val2_68_8 = add i48 %tmp_90_8, %tmp_81_cast" [main.cpp:40]   --->   Operation 239 'add' 'p_Val2_68_8' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_93 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_8, i32 16, i32 47)" [main.cpp:40]   --->   Operation 240 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_90_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_93, i16 0)" [main.cpp:40]   --->   Operation 241 'bitconcatenate' 'tmp_90_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (3.10ns)   --->   "%p_Val2_68_9 = add i48 %tmp_90_9, %tmp_81_cast" [main.cpp:40]   --->   Operation 242 'add' 'p_Val2_68_9' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_94 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_9, i32 16, i32 47)" [main.cpp:40]   --->   Operation 243 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>

State 15 <SV = 11> <Delay = 6.20>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_90_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_94, i16 0)" [main.cpp:40]   --->   Operation 244 'bitconcatenate' 'tmp_90_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (3.10ns)   --->   "%p_Val2_68_s = add i48 %tmp_90_s, %tmp_81_cast" [main.cpp:40]   --->   Operation 245 'add' 'p_Val2_68_s' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_95 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_s, i32 16, i32 47)" [main.cpp:40]   --->   Operation 246 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_90_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_95, i16 0)" [main.cpp:40]   --->   Operation 247 'bitconcatenate' 'tmp_90_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (3.10ns)   --->   "%p_Val2_68_10 = add i48 %tmp_90_10, %tmp_81_cast" [main.cpp:40]   --->   Operation 248 'add' 'p_Val2_68_10' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_96 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_10, i32 16, i32 47)" [main.cpp:40]   --->   Operation 249 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>

State 16 <SV = 12> <Delay = 6.20>
ST_16 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_90_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_96, i16 0)" [main.cpp:40]   --->   Operation 250 'bitconcatenate' 'tmp_90_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 251 [1/1] (3.10ns)   --->   "%p_Val2_68_11 = add i48 %tmp_90_11, %tmp_81_cast" [main.cpp:40]   --->   Operation 251 'add' 'p_Val2_68_11' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_97 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_11, i32 16, i32 47)" [main.cpp:40]   --->   Operation 252 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_90_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_97, i16 0)" [main.cpp:40]   --->   Operation 253 'bitconcatenate' 'tmp_90_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 254 [1/1] (3.10ns)   --->   "%p_Val2_68_12 = add i48 %tmp_90_12, %tmp_81_cast" [main.cpp:40]   --->   Operation 254 'add' 'p_Val2_68_12' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_98 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_12, i32 16, i32 47)" [main.cpp:40]   --->   Operation 255 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>

State 17 <SV = 13> <Delay = 6.20>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_90_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_98, i16 0)" [main.cpp:40]   --->   Operation 256 'bitconcatenate' 'tmp_90_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 257 [1/1] (3.10ns)   --->   "%p_Val2_68_13 = add i48 %tmp_90_13, %tmp_81_cast" [main.cpp:40]   --->   Operation 257 'add' 'p_Val2_68_13' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_99 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_13, i32 16, i32 47)" [main.cpp:40]   --->   Operation 258 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_90_14 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_99, i16 0)" [main.cpp:40]   --->   Operation 259 'bitconcatenate' 'tmp_90_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 260 [1/1] (3.10ns)   --->   "%p_Val2_68_14 = add i48 %tmp_90_14, %tmp_81_cast" [main.cpp:40]   --->   Operation 260 'add' 'p_Val2_68_14' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_93_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_14, i32 16, i32 47)" [main.cpp:40]   --->   Operation 261 'partselect' 'tmp_93_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 262 [1/1] (0.00ns)   --->   "br label %2" [main.cpp:38]   --->   Operation 262 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 7> <Delay = 8.74>
ST_18 : Operation 263 [17/18] (8.74ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43]   --->   Operation 263 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 8> <Delay = 8.74>
ST_19 : Operation 264 [16/18] (8.74ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43]   --->   Operation 264 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 9> <Delay = 8.74>
ST_20 : Operation 265 [15/18] (8.74ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43]   --->   Operation 265 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 10> <Delay = 8.74>
ST_21 : Operation 266 [14/18] (8.74ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43]   --->   Operation 266 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 11> <Delay = 8.74>
ST_22 : Operation 267 [13/18] (8.74ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43]   --->   Operation 267 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 12> <Delay = 8.74>
ST_23 : Operation 268 [12/18] (8.74ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43]   --->   Operation 268 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 13> <Delay = 8.74>
ST_24 : Operation 269 [11/18] (8.74ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43]   --->   Operation 269 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 14> <Delay = 8.74>
ST_25 : Operation 270 [10/18] (8.74ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43]   --->   Operation 270 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 15> <Delay = 8.74>
ST_26 : Operation 271 [9/18] (8.74ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43]   --->   Operation 271 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 16> <Delay = 8.74>
ST_27 : Operation 272 [8/18] (8.74ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43]   --->   Operation 272 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 17> <Delay = 8.74>
ST_28 : Operation 273 [7/18] (8.74ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43]   --->   Operation 273 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 18> <Delay = 8.74>
ST_29 : Operation 274 [6/18] (8.74ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43]   --->   Operation 274 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 19> <Delay = 8.74>
ST_30 : Operation 275 [5/18] (8.74ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43]   --->   Operation 275 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 20> <Delay = 8.74>
ST_31 : Operation 276 [2/2] (0.00ns)   --->   "%empty_50 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 276 'read' 'empty_50' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_31 : Operation 277 [4/18] (8.74ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43]   --->   Operation 277 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 21> <Delay = 8.74>
ST_32 : Operation 278 [1/2] (0.00ns)   --->   "%empty_50 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 278 'read' 'empty_50' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_32 : Operation 279 [1/1] (0.00ns)   --->   "%input_data_val1 = extractvalue { float, i1 } %empty_50, 0"   --->   Operation 279 'extractvalue' 'input_data_val1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 280 [1/1] (5.54ns)   --->   "%d_assign_4 = fpext float %input_data_val1 to double" [main.cpp:43]   --->   Operation 280 'fpext' 'd_assign_4' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 281 [1/1] (0.00ns)   --->   "%ireg_V_1 = bitcast double %d_assign_4 to i64" [main.cpp:43]   --->   Operation 281 'bitcast' 'ireg_V_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_112 = trunc i64 %ireg_V_1 to i63" [main.cpp:43]   --->   Operation 282 'trunc' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 283 [1/1] (0.00ns)   --->   "%isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [main.cpp:43]   --->   Operation 283 'bitselect' 'isneg_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 284 [1/1] (0.00ns)   --->   "%exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)" [main.cpp:43]   --->   Operation 284 'partselect' 'exp_tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_114 = trunc i64 %ireg_V_1 to i52" [main.cpp:43]   --->   Operation 285 'trunc' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 286 [1/1] (2.78ns)   --->   "%tmp_47 = icmp eq i63 %tmp_112, 0" [main.cpp:43]   --->   Operation 286 'icmp' 'tmp_47' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 287 [3/18] (8.74ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43]   --->   Operation 287 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 22> <Delay = 8.74>
ST_33 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_45 = zext i11 %exp_tmp_V_1 to i12" [main.cpp:43]   --->   Operation 288 'zext' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_72 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_114)" [main.cpp:43]   --->   Operation 289 'bitconcatenate' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 290 [1/1] (0.00ns)   --->   "%p_Result_1 = zext i53 %tmp_72 to i54" [main.cpp:43]   --->   Operation 290 'zext' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 291 [1/1] (3.23ns)   --->   "%man_V_4 = sub i54 0, %p_Result_1" [main.cpp:43]   --->   Operation 291 'sub' 'man_V_4' <Predicate = (isneg_1)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 292 [1/1] (0.94ns)   --->   "%man_V_5 = select i1 %isneg_1, i54 %man_V_4, i54 %p_Result_1" [main.cpp:43]   --->   Operation 292 'select' 'man_V_5' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 293 [1/1] (1.54ns)   --->   "%F2_1 = sub i12 1075, %tmp_45" [main.cpp:43]   --->   Operation 293 'sub' 'F2_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 294 [1/1] (1.99ns)   --->   "%tmp_52 = icmp sgt i12 %F2_1, 16" [main.cpp:43]   --->   Operation 294 'icmp' 'tmp_52' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 295 [1/1] (1.54ns)   --->   "%tmp_53 = add i12 -16, %F2_1" [main.cpp:43]   --->   Operation 295 'add' 'tmp_53' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 296 [1/1] (1.54ns)   --->   "%tmp_54 = sub i12 16, %F2_1" [main.cpp:43]   --->   Operation 296 'sub' 'tmp_54' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 297 [1/1] (0.69ns)   --->   "%sh_amt_1 = select i1 %tmp_52, i12 %tmp_53, i12 %tmp_54" [main.cpp:43]   --->   Operation 297 'select' 'sh_amt_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 298 [1/1] (1.99ns)   --->   "%tmp_55 = icmp eq i12 %F2_1, 16" [main.cpp:43]   --->   Operation 298 'icmp' 'tmp_55' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_115 = trunc i54 %man_V_5 to i32" [main.cpp:43]   --->   Operation 299 'trunc' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_116 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)" [main.cpp:43]   --->   Operation 300 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 301 [1/1] (1.48ns)   --->   "%icmp1 = icmp eq i7 %tmp_116, 0" [main.cpp:43]   --->   Operation 301 'icmp' 'icmp1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 302 [2/18] (8.74ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43]   --->   Operation 302 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 23> <Delay = 7.54>
ST_34 : Operation 303 [1/1] (0.00ns)   --->   "%sh_amt_1_cast = sext i12 %sh_amt_1 to i32" [main.cpp:43]   --->   Operation 303 'sext' 'sh_amt_1_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 304 [1/1] (1.99ns)   --->   "%tmp_61 = icmp ult i12 %sh_amt_1, 54" [main.cpp:43]   --->   Operation 304 'icmp' 'tmp_61' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node tmp_74)   --->   "%tmp_64 = zext i32 %sh_amt_1_cast to i54" [main.cpp:43]   --->   Operation 305 'zext' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node tmp_74)   --->   "%tmp_65 = ashr i54 %man_V_5, %tmp_64" [main.cpp:43]   --->   Operation 306 'ashr' 'tmp_65' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node tmp_74)   --->   "%tmp_73 = shl i32 %tmp_115, %sh_amt_1_cast" [main.cpp:43]   --->   Operation 307 'shl' 'tmp_73' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%sel_tmp26 = xor i1 %tmp_47, true" [main.cpp:43]   --->   Operation 308 'xor' 'sel_tmp26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%sel_tmp27 = and i1 %tmp_55, %sel_tmp26" [main.cpp:43]   --->   Operation 309 'and' 'sel_tmp27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 310 [1/1] (0.97ns)   --->   "%sel_tmp31_demorgan = or i1 %tmp_47, %tmp_55" [main.cpp:43]   --->   Operation 310 'or' 'sel_tmp31_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp32)   --->   "%sel_tmp31 = xor i1 %sel_tmp31_demorgan, true" [main.cpp:43]   --->   Operation 311 'xor' 'sel_tmp31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 312 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp32 = and i1 %tmp_52, %sel_tmp31" [main.cpp:43]   --->   Operation 312 'and' 'sel_tmp32' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp34)   --->   "%sel_tmp33 = xor i1 %tmp_61, true" [main.cpp:43]   --->   Operation 313 'xor' 'sel_tmp33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 314 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp34 = and i1 %sel_tmp32, %sel_tmp33" [main.cpp:43]   --->   Operation 314 'and' 'sel_tmp34' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node or_cond3)   --->   "%sel_tmp40 = and i1 %sel_tmp32, %tmp_61" [main.cpp:43]   --->   Operation 315 'and' 'sel_tmp40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp47)   --->   "%sel_tmp46_demorgan = or i1 %sel_tmp31_demorgan, %tmp_52" [main.cpp:43]   --->   Operation 316 'or' 'sel_tmp46_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp47)   --->   "%sel_tmp46 = xor i1 %sel_tmp46_demorgan, true" [main.cpp:43]   --->   Operation 317 'xor' 'sel_tmp46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 318 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp47 = and i1 %icmp1, %sel_tmp46" [main.cpp:43]   --->   Operation 318 'and' 'sel_tmp47' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 319 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond3 = or i1 %sel_tmp47, %sel_tmp40" [main.cpp:43]   --->   Operation 319 'or' 'or_cond3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%or_cond4 = or i1 %sel_tmp34, %sel_tmp27" [main.cpp:43]   --->   Operation 320 'or' 'or_cond4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 321 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond5 = or i1 %or_cond3, %or_cond4" [main.cpp:43]   --->   Operation 321 'or' 'or_cond5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 322 [1/18] (7.54ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43]   --->   Operation 322 'call' 'agg_result_V_i' <Predicate = true> <Delay = 7.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node tmp_74)   --->   "%tmp_117 = trunc i54 %tmp_65 to i32" [main.cpp:43]   --->   Operation 323 'trunc' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 324 [1/1] (4.61ns) (out node of the LUT)   --->   "%tmp_74 = select i1 %sel_tmp47, i32 %tmp_73, i32 %tmp_117" [main.cpp:43]   --->   Operation 324 'select' 'tmp_74' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%tmp_75 = select i1 %isneg_1, i32 -1, i32 0" [main.cpp:43]   --->   Operation 325 'select' 'tmp_75' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 326 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_76 = select i1 %sel_tmp34, i32 %tmp_75, i32 %tmp_115" [main.cpp:43]   --->   Operation 326 'select' 'tmp_76' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node tmp_81)   --->   "%tmp_80 = select i1 %or_cond3, i32 %tmp_74, i32 %tmp_76" [main.cpp:43]   --->   Operation 327 'select' 'tmp_80' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 328 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp_81 = select i1 %or_cond5, i32 %tmp_80, i32 0" [main.cpp:43]   --->   Operation 328 'select' 'tmp_81' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 35 <SV = 24> <Delay = 4.55>
ST_35 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_77 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_81, i16 0)" [main.cpp:43]   --->   Operation 329 'bitconcatenate' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_78 = zext i24 %agg_result_V_i to i48" [main.cpp:43]   --->   Operation 330 'zext' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 331 [52/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 331 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 25> <Delay = 4.55>
ST_36 : Operation 332 [51/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 332 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 26> <Delay = 4.55>
ST_37 : Operation 333 [50/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 333 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 27> <Delay = 4.55>
ST_38 : Operation 334 [49/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 334 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 28> <Delay = 4.55>
ST_39 : Operation 335 [48/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 335 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 29> <Delay = 4.55>
ST_40 : Operation 336 [47/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 336 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 30> <Delay = 4.55>
ST_41 : Operation 337 [46/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 337 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 31> <Delay = 4.55>
ST_42 : Operation 338 [45/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 338 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 32> <Delay = 4.55>
ST_43 : Operation 339 [44/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 339 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 33> <Delay = 4.55>
ST_44 : Operation 340 [43/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 340 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 34> <Delay = 4.55>
ST_45 : Operation 341 [42/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 341 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 35> <Delay = 4.55>
ST_46 : Operation 342 [41/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 342 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 36> <Delay = 4.55>
ST_47 : Operation 343 [40/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 343 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 37> <Delay = 4.55>
ST_48 : Operation 344 [39/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 344 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 38> <Delay = 4.55>
ST_49 : Operation 345 [38/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 345 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 39> <Delay = 4.55>
ST_50 : Operation 346 [37/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 346 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 40> <Delay = 4.55>
ST_51 : Operation 347 [36/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 347 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 41> <Delay = 4.55>
ST_52 : Operation 348 [35/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 348 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 42> <Delay = 4.55>
ST_53 : Operation 349 [34/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 349 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 43> <Delay = 4.55>
ST_54 : Operation 350 [33/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 350 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 44> <Delay = 4.55>
ST_55 : Operation 351 [32/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 351 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 45> <Delay = 4.55>
ST_56 : Operation 352 [31/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 352 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 46> <Delay = 4.55>
ST_57 : Operation 353 [30/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 353 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 47> <Delay = 4.55>
ST_58 : Operation 354 [29/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 354 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 48> <Delay = 4.55>
ST_59 : Operation 355 [28/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 355 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 49> <Delay = 4.55>
ST_60 : Operation 356 [27/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 356 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 50> <Delay = 4.55>
ST_61 : Operation 357 [26/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 357 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 51> <Delay = 4.55>
ST_62 : Operation 358 [25/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 358 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 52> <Delay = 4.55>
ST_63 : Operation 359 [24/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 359 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 53> <Delay = 4.55>
ST_64 : Operation 360 [23/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 360 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 54> <Delay = 4.55>
ST_65 : Operation 361 [22/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 361 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 55> <Delay = 4.55>
ST_66 : Operation 362 [21/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 362 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 56> <Delay = 4.55>
ST_67 : Operation 363 [20/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 363 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 57> <Delay = 4.55>
ST_68 : Operation 364 [19/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 364 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 58> <Delay = 4.55>
ST_69 : Operation 365 [18/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 365 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 59> <Delay = 4.55>
ST_70 : Operation 366 [17/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 366 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 60> <Delay = 4.55>
ST_71 : Operation 367 [16/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 367 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 61> <Delay = 4.55>
ST_72 : Operation 368 [15/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 368 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 62> <Delay = 4.55>
ST_73 : Operation 369 [14/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 369 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 63> <Delay = 4.55>
ST_74 : Operation 370 [13/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 370 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 64> <Delay = 4.55>
ST_75 : Operation 371 [12/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 371 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 65> <Delay = 4.55>
ST_76 : Operation 372 [11/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 372 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 66> <Delay = 4.55>
ST_77 : Operation 373 [10/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 373 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 67> <Delay = 4.55>
ST_78 : Operation 374 [9/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 374 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 68> <Delay = 4.55>
ST_79 : Operation 375 [8/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 375 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 69> <Delay = 4.55>
ST_80 : Operation 376 [7/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 376 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 70> <Delay = 4.55>
ST_81 : Operation 377 [6/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 377 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 71> <Delay = 4.55>
ST_82 : Operation 378 [5/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 378 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 72> <Delay = 4.55>
ST_83 : Operation 379 [4/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 379 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 73> <Delay = 4.55>
ST_84 : Operation 380 [3/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 380 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 74> <Delay = 4.55>
ST_85 : Operation 381 [2/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 381 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 75> <Delay = 4.55>
ST_86 : Operation 382 [1/52] (4.55ns)   --->   "%tmp_79 = sdiv i48 %tmp_77, %tmp_78" [main.cpp:43]   --->   Operation 382 'sdiv' 'tmp_79' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_118 = trunc i48 %tmp_79 to i32" [main.cpp:43]   --->   Operation 383 'trunc' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 384 [1/1] (0.00ns)   --->   "%OP2_V_1_cast = sext i32 %tmp_118 to i48" [main.cpp:44]   --->   Operation 384 'sext' 'OP2_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 385 [1/1] (1.76ns)   --->   "br label %4" [main.cpp:44]   --->   Operation 385 'br' <Predicate = true> <Delay = 1.76>

State 87 <SV = 76> <Delay = 3.25>
ST_87 : Operation 386 [1/1] (0.00ns)   --->   "%counter2_1 = phi i13 [ %counter, %_ifconv24 ], [ %tmp_124_31, %5 ]" [main.cpp:41]   --->   Operation 386 'phi' 'counter2_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 387 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 387 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 388 [1/1] (2.09ns)   --->   "%exitcond4 = icmp eq i13 %counter2_1, %indvars_iv" [main.cpp:44]   --->   Operation 388 'icmp' 'exitcond4' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 389 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %6, label %5" [main.cpp:44]   --->   Operation 389 'br' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_85 = zext i13 %counter2_1 to i64" [main.cpp:46]   --->   Operation 390 'zext' 'tmp_85' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_87 : Operation 391 [1/1] (0.00ns)   --->   "%v_in_V_addr_2 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_85" [main.cpp:46]   --->   Operation 391 'getelementptr' 'v_in_V_addr_2' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_87 : Operation 392 [2/2] (3.25ns)   --->   "%v_in_V_load_1 = load i32* %v_in_V_addr_2, align 4" [main.cpp:46]   --->   Operation 392 'load' 'v_in_V_load_1' <Predicate = (!exitcond4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_87 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_119 = trunc i13 %counter2_1 to i12" [main.cpp:41]   --->   Operation 393 'trunc' 'tmp_119' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_87 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_124_s = or i12 %tmp_119, 1" [main.cpp:47]   --->   Operation 394 'or' 'tmp_124_s' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_87 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_121_1 = zext i12 %tmp_124_s to i64" [main.cpp:46]   --->   Operation 395 'zext' 'tmp_121_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_87 : Operation 396 [1/1] (0.00ns)   --->   "%v_in_V_addr_3 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_1" [main.cpp:46]   --->   Operation 396 'getelementptr' 'v_in_V_addr_3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_87 : Operation 397 [2/2] (3.25ns)   --->   "%v_in_V_load_2 = load i32* %v_in_V_addr_3, align 4" [main.cpp:46]   --->   Operation 397 'load' 'v_in_V_load_2' <Predicate = (!exitcond4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_87 : Operation 398 [1/1] (1.67ns)   --->   "%tmp_124_31 = add i13 32, %counter2_1" [main.cpp:47]   --->   Operation 398 'add' 'tmp_124_31' <Predicate = (!exitcond4)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 399 [1/1] (1.67ns)   --->   "%indvars_iv_next = add i13 %indvars_iv, 64" [main.cpp:36]   --->   Operation 399 'add' 'indvars_iv_next' <Predicate = (exitcond4)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 400 [1/1] (0.00ns)   --->   "br label %.preheader114" [main.cpp:36]   --->   Operation 400 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 88 <SV = 77> <Delay = 3.25>
ST_88 : Operation 401 [1/2] (3.25ns)   --->   "%v_in_V_load_1 = load i32* %v_in_V_addr_2, align 4" [main.cpp:46]   --->   Operation 401 'load' 'v_in_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_88 : Operation 402 [1/2] (3.25ns)   --->   "%v_in_V_load_2 = load i32* %v_in_V_addr_3, align 4" [main.cpp:46]   --->   Operation 402 'load' 'v_in_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_88 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_124_1 = or i12 %tmp_119, 2" [main.cpp:47]   --->   Operation 403 'or' 'tmp_124_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_121_2 = zext i12 %tmp_124_1 to i64" [main.cpp:46]   --->   Operation 404 'zext' 'tmp_121_2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 405 [1/1] (0.00ns)   --->   "%v_in_V_addr_4 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_2" [main.cpp:46]   --->   Operation 405 'getelementptr' 'v_in_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 406 [2/2] (3.25ns)   --->   "%v_in_V_load_3 = load i32* %v_in_V_addr_4, align 4" [main.cpp:46]   --->   Operation 406 'load' 'v_in_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_88 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_124_2 = or i12 %tmp_119, 3" [main.cpp:47]   --->   Operation 407 'or' 'tmp_124_2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_121_3 = zext i12 %tmp_124_2 to i64" [main.cpp:46]   --->   Operation 408 'zext' 'tmp_121_3' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 409 [1/1] (0.00ns)   --->   "%v_in_V_addr_5 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_3" [main.cpp:46]   --->   Operation 409 'getelementptr' 'v_in_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 410 [2/2] (3.25ns)   --->   "%v_in_V_load_4 = load i32* %v_in_V_addr_5, align 4" [main.cpp:46]   --->   Operation 410 'load' 'v_in_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 89 <SV = 78> <Delay = 8.51>
ST_89 : Operation 411 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i32 %v_in_V_load_1 to i48" [main.cpp:46]   --->   Operation 411 'sext' 'OP1_V_cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 412 [1/1] (8.51ns)   --->   "%p_Val2_5 = mul i48 %OP2_V_1_cast, %OP1_V_cast" [main.cpp:46]   --->   Operation 412 'mul' 'p_Val2_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_87 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5, i32 16, i32 47)" [main.cpp:46]   --->   Operation 413 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 414 [1/1] (0.00ns)   --->   "%OP1_V_1_cast = sext i32 %v_in_V_load_2 to i48" [main.cpp:46]   --->   Operation 414 'sext' 'OP1_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 415 [1/1] (8.51ns)   --->   "%p_Val2_75_1 = mul i48 %OP2_V_1_cast, %OP1_V_1_cast" [main.cpp:46]   --->   Operation 415 'mul' 'p_Val2_75_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_123_1 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_1, i32 16, i32 47)" [main.cpp:46]   --->   Operation 416 'partselect' 'tmp_123_1' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 417 [1/2] (3.25ns)   --->   "%v_in_V_load_3 = load i32* %v_in_V_addr_4, align 4" [main.cpp:46]   --->   Operation 417 'load' 'v_in_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_89 : Operation 418 [1/2] (3.25ns)   --->   "%v_in_V_load_4 = load i32* %v_in_V_addr_5, align 4" [main.cpp:46]   --->   Operation 418 'load' 'v_in_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_89 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_124_3 = or i12 %tmp_119, 4" [main.cpp:47]   --->   Operation 419 'or' 'tmp_124_3' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_121_4 = zext i12 %tmp_124_3 to i64" [main.cpp:46]   --->   Operation 420 'zext' 'tmp_121_4' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 421 [1/1] (0.00ns)   --->   "%v_in_V_addr_6 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_4" [main.cpp:46]   --->   Operation 421 'getelementptr' 'v_in_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 422 [2/2] (3.25ns)   --->   "%v_in_V_load_5 = load i32* %v_in_V_addr_6, align 4" [main.cpp:46]   --->   Operation 422 'load' 'v_in_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_89 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_124_4 = or i12 %tmp_119, 5" [main.cpp:47]   --->   Operation 423 'or' 'tmp_124_4' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_121_5 = zext i12 %tmp_124_4 to i64" [main.cpp:46]   --->   Operation 424 'zext' 'tmp_121_5' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 425 [1/1] (0.00ns)   --->   "%v_in_V_addr_7 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_5" [main.cpp:46]   --->   Operation 425 'getelementptr' 'v_in_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 426 [2/2] (3.25ns)   --->   "%v_in_V_load_6 = load i32* %v_in_V_addr_7, align 4" [main.cpp:46]   --->   Operation 426 'load' 'v_in_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 90 <SV = 79> <Delay = 8.51>
ST_90 : Operation 427 [1/1] (0.00ns)   --->   "%output_temp_V_addr_1 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_85" [main.cpp:46]   --->   Operation 427 'getelementptr' 'output_temp_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 428 [1/1] (3.25ns)   --->   "store i32 %tmp_87, i32* %output_temp_V_addr_1, align 4" [main.cpp:46]   --->   Operation 428 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_90 : Operation 429 [1/1] (0.00ns)   --->   "%output_temp_V_addr_2 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_1" [main.cpp:46]   --->   Operation 429 'getelementptr' 'output_temp_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 430 [1/1] (3.25ns)   --->   "store i32 %tmp_123_1, i32* %output_temp_V_addr_2, align 4" [main.cpp:46]   --->   Operation 430 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_90 : Operation 431 [1/1] (0.00ns)   --->   "%OP1_V_cast_52 = sext i32 %v_in_V_load_3 to i48" [main.cpp:46]   --->   Operation 431 'sext' 'OP1_V_cast_52' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 432 [1/1] (8.51ns)   --->   "%p_Val2_75_2 = mul i48 %OP2_V_1_cast, %OP1_V_cast_52" [main.cpp:46]   --->   Operation 432 'mul' 'p_Val2_75_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_123_2 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_2, i32 16, i32 47)" [main.cpp:46]   --->   Operation 433 'partselect' 'tmp_123_2' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 434 [1/1] (0.00ns)   --->   "%OP1_V_3_cast = sext i32 %v_in_V_load_4 to i48" [main.cpp:46]   --->   Operation 434 'sext' 'OP1_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 435 [1/1] (8.51ns)   --->   "%p_Val2_75_3 = mul i48 %OP2_V_1_cast, %OP1_V_3_cast" [main.cpp:46]   --->   Operation 435 'mul' 'p_Val2_75_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_123_3 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_3, i32 16, i32 47)" [main.cpp:46]   --->   Operation 436 'partselect' 'tmp_123_3' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 437 [1/2] (3.25ns)   --->   "%v_in_V_load_5 = load i32* %v_in_V_addr_6, align 4" [main.cpp:46]   --->   Operation 437 'load' 'v_in_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_90 : Operation 438 [1/2] (3.25ns)   --->   "%v_in_V_load_6 = load i32* %v_in_V_addr_7, align 4" [main.cpp:46]   --->   Operation 438 'load' 'v_in_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_90 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_124_5 = or i12 %tmp_119, 6" [main.cpp:47]   --->   Operation 439 'or' 'tmp_124_5' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_121_6 = zext i12 %tmp_124_5 to i64" [main.cpp:46]   --->   Operation 440 'zext' 'tmp_121_6' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 441 [1/1] (0.00ns)   --->   "%v_in_V_addr_8 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_6" [main.cpp:46]   --->   Operation 441 'getelementptr' 'v_in_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 442 [2/2] (3.25ns)   --->   "%v_in_V_load_7 = load i32* %v_in_V_addr_8, align 4" [main.cpp:46]   --->   Operation 442 'load' 'v_in_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_90 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_124_6 = or i12 %tmp_119, 7" [main.cpp:47]   --->   Operation 443 'or' 'tmp_124_6' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_121_7 = zext i12 %tmp_124_6 to i64" [main.cpp:46]   --->   Operation 444 'zext' 'tmp_121_7' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 445 [1/1] (0.00ns)   --->   "%v_in_V_addr_9 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_7" [main.cpp:46]   --->   Operation 445 'getelementptr' 'v_in_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 446 [2/2] (3.25ns)   --->   "%v_in_V_load_8 = load i32* %v_in_V_addr_9, align 4" [main.cpp:46]   --->   Operation 446 'load' 'v_in_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 91 <SV = 80> <Delay = 8.51>
ST_91 : Operation 447 [1/1] (0.00ns)   --->   "%output_temp_V_addr_3 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_2" [main.cpp:46]   --->   Operation 447 'getelementptr' 'output_temp_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 448 [1/1] (3.25ns)   --->   "store i32 %tmp_123_2, i32* %output_temp_V_addr_3, align 4" [main.cpp:46]   --->   Operation 448 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_91 : Operation 449 [1/1] (0.00ns)   --->   "%output_temp_V_addr_4 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_3" [main.cpp:46]   --->   Operation 449 'getelementptr' 'output_temp_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 450 [1/1] (3.25ns)   --->   "store i32 %tmp_123_3, i32* %output_temp_V_addr_4, align 4" [main.cpp:46]   --->   Operation 450 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_91 : Operation 451 [1/1] (0.00ns)   --->   "%OP1_V_4_cast = sext i32 %v_in_V_load_5 to i48" [main.cpp:46]   --->   Operation 451 'sext' 'OP1_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 452 [1/1] (8.51ns)   --->   "%p_Val2_75_4 = mul i48 %OP2_V_1_cast, %OP1_V_4_cast" [main.cpp:46]   --->   Operation 452 'mul' 'p_Val2_75_4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_123_4 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_4, i32 16, i32 47)" [main.cpp:46]   --->   Operation 453 'partselect' 'tmp_123_4' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 454 [1/1] (0.00ns)   --->   "%OP1_V_5_cast = sext i32 %v_in_V_load_6 to i48" [main.cpp:46]   --->   Operation 454 'sext' 'OP1_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 455 [1/1] (8.51ns)   --->   "%p_Val2_75_5 = mul i48 %OP2_V_1_cast, %OP1_V_5_cast" [main.cpp:46]   --->   Operation 455 'mul' 'p_Val2_75_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_123_5 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_5, i32 16, i32 47)" [main.cpp:46]   --->   Operation 456 'partselect' 'tmp_123_5' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 457 [1/2] (3.25ns)   --->   "%v_in_V_load_7 = load i32* %v_in_V_addr_8, align 4" [main.cpp:46]   --->   Operation 457 'load' 'v_in_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_91 : Operation 458 [1/2] (3.25ns)   --->   "%v_in_V_load_8 = load i32* %v_in_V_addr_9, align 4" [main.cpp:46]   --->   Operation 458 'load' 'v_in_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_91 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_124_7 = or i12 %tmp_119, 8" [main.cpp:47]   --->   Operation 459 'or' 'tmp_124_7' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_121_8 = zext i12 %tmp_124_7 to i64" [main.cpp:46]   --->   Operation 460 'zext' 'tmp_121_8' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 461 [1/1] (0.00ns)   --->   "%v_in_V_addr_10 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_8" [main.cpp:46]   --->   Operation 461 'getelementptr' 'v_in_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 462 [2/2] (3.25ns)   --->   "%v_in_V_load_9 = load i32* %v_in_V_addr_10, align 4" [main.cpp:46]   --->   Operation 462 'load' 'v_in_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_91 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_124_8 = or i12 %tmp_119, 9" [main.cpp:47]   --->   Operation 463 'or' 'tmp_124_8' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_121_9 = zext i12 %tmp_124_8 to i64" [main.cpp:46]   --->   Operation 464 'zext' 'tmp_121_9' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 465 [1/1] (0.00ns)   --->   "%v_in_V_addr_11 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_9" [main.cpp:46]   --->   Operation 465 'getelementptr' 'v_in_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 466 [2/2] (3.25ns)   --->   "%v_in_V_load_10 = load i32* %v_in_V_addr_11, align 4" [main.cpp:46]   --->   Operation 466 'load' 'v_in_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 92 <SV = 81> <Delay = 8.51>
ST_92 : Operation 467 [1/1] (0.00ns)   --->   "%output_temp_V_addr_5 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_4" [main.cpp:46]   --->   Operation 467 'getelementptr' 'output_temp_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 468 [1/1] (3.25ns)   --->   "store i32 %tmp_123_4, i32* %output_temp_V_addr_5, align 4" [main.cpp:46]   --->   Operation 468 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_92 : Operation 469 [1/1] (0.00ns)   --->   "%output_temp_V_addr_6 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_5" [main.cpp:46]   --->   Operation 469 'getelementptr' 'output_temp_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 470 [1/1] (3.25ns)   --->   "store i32 %tmp_123_5, i32* %output_temp_V_addr_6, align 4" [main.cpp:46]   --->   Operation 470 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_92 : Operation 471 [1/1] (0.00ns)   --->   "%OP1_V_6_cast = sext i32 %v_in_V_load_7 to i48" [main.cpp:46]   --->   Operation 471 'sext' 'OP1_V_6_cast' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 472 [1/1] (8.51ns)   --->   "%p_Val2_75_6 = mul i48 %OP2_V_1_cast, %OP1_V_6_cast" [main.cpp:46]   --->   Operation 472 'mul' 'p_Val2_75_6' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_123_6 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_6, i32 16, i32 47)" [main.cpp:46]   --->   Operation 473 'partselect' 'tmp_123_6' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 474 [1/1] (0.00ns)   --->   "%OP1_V_7_cast = sext i32 %v_in_V_load_8 to i48" [main.cpp:46]   --->   Operation 474 'sext' 'OP1_V_7_cast' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 475 [1/1] (8.51ns)   --->   "%p_Val2_75_7 = mul i48 %OP2_V_1_cast, %OP1_V_7_cast" [main.cpp:46]   --->   Operation 475 'mul' 'p_Val2_75_7' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_123_7 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_7, i32 16, i32 47)" [main.cpp:46]   --->   Operation 476 'partselect' 'tmp_123_7' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 477 [1/2] (3.25ns)   --->   "%v_in_V_load_9 = load i32* %v_in_V_addr_10, align 4" [main.cpp:46]   --->   Operation 477 'load' 'v_in_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_92 : Operation 478 [1/2] (3.25ns)   --->   "%v_in_V_load_10 = load i32* %v_in_V_addr_11, align 4" [main.cpp:46]   --->   Operation 478 'load' 'v_in_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_92 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_124_9 = or i12 %tmp_119, 10" [main.cpp:47]   --->   Operation 479 'or' 'tmp_124_9' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_121_s = zext i12 %tmp_124_9 to i64" [main.cpp:46]   --->   Operation 480 'zext' 'tmp_121_s' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 481 [1/1] (0.00ns)   --->   "%v_in_V_addr_12 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_s" [main.cpp:46]   --->   Operation 481 'getelementptr' 'v_in_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 482 [2/2] (3.25ns)   --->   "%v_in_V_load_11 = load i32* %v_in_V_addr_12, align 4" [main.cpp:46]   --->   Operation 482 'load' 'v_in_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_92 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_124_10 = or i12 %tmp_119, 11" [main.cpp:47]   --->   Operation 483 'or' 'tmp_124_10' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_121_10 = zext i12 %tmp_124_10 to i64" [main.cpp:46]   --->   Operation 484 'zext' 'tmp_121_10' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 485 [1/1] (0.00ns)   --->   "%v_in_V_addr_13 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_10" [main.cpp:46]   --->   Operation 485 'getelementptr' 'v_in_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 486 [2/2] (3.25ns)   --->   "%v_in_V_load_12 = load i32* %v_in_V_addr_13, align 4" [main.cpp:46]   --->   Operation 486 'load' 'v_in_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 93 <SV = 82> <Delay = 8.51>
ST_93 : Operation 487 [1/1] (0.00ns)   --->   "%output_temp_V_addr_7 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_6" [main.cpp:46]   --->   Operation 487 'getelementptr' 'output_temp_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 488 [1/1] (3.25ns)   --->   "store i32 %tmp_123_6, i32* %output_temp_V_addr_7, align 4" [main.cpp:46]   --->   Operation 488 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_93 : Operation 489 [1/1] (0.00ns)   --->   "%output_temp_V_addr_8 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_7" [main.cpp:46]   --->   Operation 489 'getelementptr' 'output_temp_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 490 [1/1] (3.25ns)   --->   "store i32 %tmp_123_7, i32* %output_temp_V_addr_8, align 4" [main.cpp:46]   --->   Operation 490 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_93 : Operation 491 [1/1] (0.00ns)   --->   "%OP1_V_8_cast = sext i32 %v_in_V_load_9 to i48" [main.cpp:46]   --->   Operation 491 'sext' 'OP1_V_8_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 492 [1/1] (8.51ns)   --->   "%p_Val2_75_8 = mul i48 %OP2_V_1_cast, %OP1_V_8_cast" [main.cpp:46]   --->   Operation 492 'mul' 'p_Val2_75_8' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_123_8 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_8, i32 16, i32 47)" [main.cpp:46]   --->   Operation 493 'partselect' 'tmp_123_8' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 494 [1/1] (0.00ns)   --->   "%OP1_V_9_cast = sext i32 %v_in_V_load_10 to i48" [main.cpp:46]   --->   Operation 494 'sext' 'OP1_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 495 [1/1] (8.51ns)   --->   "%p_Val2_75_9 = mul i48 %OP2_V_1_cast, %OP1_V_9_cast" [main.cpp:46]   --->   Operation 495 'mul' 'p_Val2_75_9' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_123_9 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_9, i32 16, i32 47)" [main.cpp:46]   --->   Operation 496 'partselect' 'tmp_123_9' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 497 [1/2] (3.25ns)   --->   "%v_in_V_load_11 = load i32* %v_in_V_addr_12, align 4" [main.cpp:46]   --->   Operation 497 'load' 'v_in_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_93 : Operation 498 [1/2] (3.25ns)   --->   "%v_in_V_load_12 = load i32* %v_in_V_addr_13, align 4" [main.cpp:46]   --->   Operation 498 'load' 'v_in_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_93 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_124_11 = or i12 %tmp_119, 12" [main.cpp:47]   --->   Operation 499 'or' 'tmp_124_11' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_121_11 = zext i12 %tmp_124_11 to i64" [main.cpp:46]   --->   Operation 500 'zext' 'tmp_121_11' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 501 [1/1] (0.00ns)   --->   "%v_in_V_addr_14 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_11" [main.cpp:46]   --->   Operation 501 'getelementptr' 'v_in_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 502 [2/2] (3.25ns)   --->   "%v_in_V_load_13 = load i32* %v_in_V_addr_14, align 4" [main.cpp:46]   --->   Operation 502 'load' 'v_in_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_93 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_124_12 = or i12 %tmp_119, 13" [main.cpp:47]   --->   Operation 503 'or' 'tmp_124_12' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_121_12 = zext i12 %tmp_124_12 to i64" [main.cpp:46]   --->   Operation 504 'zext' 'tmp_121_12' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 505 [1/1] (0.00ns)   --->   "%v_in_V_addr_15 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_12" [main.cpp:46]   --->   Operation 505 'getelementptr' 'v_in_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 506 [2/2] (3.25ns)   --->   "%v_in_V_load_14 = load i32* %v_in_V_addr_15, align 4" [main.cpp:46]   --->   Operation 506 'load' 'v_in_V_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 94 <SV = 83> <Delay = 8.51>
ST_94 : Operation 507 [1/1] (0.00ns)   --->   "%output_temp_V_addr_9 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_8" [main.cpp:46]   --->   Operation 507 'getelementptr' 'output_temp_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 508 [1/1] (3.25ns)   --->   "store i32 %tmp_123_8, i32* %output_temp_V_addr_9, align 4" [main.cpp:46]   --->   Operation 508 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_94 : Operation 509 [1/1] (0.00ns)   --->   "%output_temp_V_addr_10 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_9" [main.cpp:46]   --->   Operation 509 'getelementptr' 'output_temp_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 510 [1/1] (3.25ns)   --->   "store i32 %tmp_123_9, i32* %output_temp_V_addr_10, align 4" [main.cpp:46]   --->   Operation 510 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_94 : Operation 511 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = sext i32 %v_in_V_load_11 to i48" [main.cpp:46]   --->   Operation 511 'sext' 'OP1_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 512 [1/1] (8.51ns)   --->   "%p_Val2_75_s = mul i48 %OP2_V_1_cast, %OP1_V_2_cast" [main.cpp:46]   --->   Operation 512 'mul' 'p_Val2_75_s' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_123_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_s, i32 16, i32 47)" [main.cpp:46]   --->   Operation 513 'partselect' 'tmp_123_s' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 514 [1/1] (0.00ns)   --->   "%OP1_V_10_cast = sext i32 %v_in_V_load_12 to i48" [main.cpp:46]   --->   Operation 514 'sext' 'OP1_V_10_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 515 [1/1] (8.51ns)   --->   "%p_Val2_75_10 = mul i48 %OP2_V_1_cast, %OP1_V_10_cast" [main.cpp:46]   --->   Operation 515 'mul' 'p_Val2_75_10' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_123_10 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_10, i32 16, i32 47)" [main.cpp:46]   --->   Operation 516 'partselect' 'tmp_123_10' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 517 [1/2] (3.25ns)   --->   "%v_in_V_load_13 = load i32* %v_in_V_addr_14, align 4" [main.cpp:46]   --->   Operation 517 'load' 'v_in_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_94 : Operation 518 [1/2] (3.25ns)   --->   "%v_in_V_load_14 = load i32* %v_in_V_addr_15, align 4" [main.cpp:46]   --->   Operation 518 'load' 'v_in_V_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_94 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_124_13 = or i12 %tmp_119, 14" [main.cpp:47]   --->   Operation 519 'or' 'tmp_124_13' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_121_13 = zext i12 %tmp_124_13 to i64" [main.cpp:46]   --->   Operation 520 'zext' 'tmp_121_13' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 521 [1/1] (0.00ns)   --->   "%v_in_V_addr_16 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_13" [main.cpp:46]   --->   Operation 521 'getelementptr' 'v_in_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 522 [2/2] (3.25ns)   --->   "%v_in_V_load_15 = load i32* %v_in_V_addr_16, align 4" [main.cpp:46]   --->   Operation 522 'load' 'v_in_V_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_94 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_124_14 = or i12 %tmp_119, 15" [main.cpp:47]   --->   Operation 523 'or' 'tmp_124_14' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_121_14 = zext i12 %tmp_124_14 to i64" [main.cpp:46]   --->   Operation 524 'zext' 'tmp_121_14' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 525 [1/1] (0.00ns)   --->   "%v_in_V_addr_17 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_14" [main.cpp:46]   --->   Operation 525 'getelementptr' 'v_in_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 526 [2/2] (3.25ns)   --->   "%v_in_V_load_16 = load i32* %v_in_V_addr_17, align 4" [main.cpp:46]   --->   Operation 526 'load' 'v_in_V_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 95 <SV = 84> <Delay = 8.51>
ST_95 : Operation 527 [1/1] (0.00ns)   --->   "%output_temp_V_addr_11 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_s" [main.cpp:46]   --->   Operation 527 'getelementptr' 'output_temp_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 528 [1/1] (3.25ns)   --->   "store i32 %tmp_123_s, i32* %output_temp_V_addr_11, align 4" [main.cpp:46]   --->   Operation 528 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_95 : Operation 529 [1/1] (0.00ns)   --->   "%output_temp_V_addr_12 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_10" [main.cpp:46]   --->   Operation 529 'getelementptr' 'output_temp_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 530 [1/1] (3.25ns)   --->   "store i32 %tmp_123_10, i32* %output_temp_V_addr_12, align 4" [main.cpp:46]   --->   Operation 530 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_95 : Operation 531 [1/1] (0.00ns)   --->   "%OP1_V_11_cast = sext i32 %v_in_V_load_13 to i48" [main.cpp:46]   --->   Operation 531 'sext' 'OP1_V_11_cast' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 532 [1/1] (8.51ns)   --->   "%p_Val2_75_11 = mul i48 %OP2_V_1_cast, %OP1_V_11_cast" [main.cpp:46]   --->   Operation 532 'mul' 'p_Val2_75_11' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_123_11 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_11, i32 16, i32 47)" [main.cpp:46]   --->   Operation 533 'partselect' 'tmp_123_11' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 534 [1/1] (0.00ns)   --->   "%OP1_V_12_cast = sext i32 %v_in_V_load_14 to i48" [main.cpp:46]   --->   Operation 534 'sext' 'OP1_V_12_cast' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 535 [1/1] (8.51ns)   --->   "%p_Val2_75_12 = mul i48 %OP2_V_1_cast, %OP1_V_12_cast" [main.cpp:46]   --->   Operation 535 'mul' 'p_Val2_75_12' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_123_12 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_12, i32 16, i32 47)" [main.cpp:46]   --->   Operation 536 'partselect' 'tmp_123_12' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 537 [1/2] (3.25ns)   --->   "%v_in_V_load_15 = load i32* %v_in_V_addr_16, align 4" [main.cpp:46]   --->   Operation 537 'load' 'v_in_V_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_95 : Operation 538 [1/2] (3.25ns)   --->   "%v_in_V_load_16 = load i32* %v_in_V_addr_17, align 4" [main.cpp:46]   --->   Operation 538 'load' 'v_in_V_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_95 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_124_15 = or i12 %tmp_119, 16" [main.cpp:47]   --->   Operation 539 'or' 'tmp_124_15' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_121_15 = zext i12 %tmp_124_15 to i64" [main.cpp:46]   --->   Operation 540 'zext' 'tmp_121_15' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 541 [1/1] (0.00ns)   --->   "%v_in_V_addr_18 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_15" [main.cpp:46]   --->   Operation 541 'getelementptr' 'v_in_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 542 [2/2] (3.25ns)   --->   "%v_in_V_load_17 = load i32* %v_in_V_addr_18, align 4" [main.cpp:46]   --->   Operation 542 'load' 'v_in_V_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_95 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_124_16 = or i12 %tmp_119, 17" [main.cpp:47]   --->   Operation 543 'or' 'tmp_124_16' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_121_16 = zext i12 %tmp_124_16 to i64" [main.cpp:46]   --->   Operation 544 'zext' 'tmp_121_16' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 545 [1/1] (0.00ns)   --->   "%v_in_V_addr_19 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_16" [main.cpp:46]   --->   Operation 545 'getelementptr' 'v_in_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 546 [2/2] (3.25ns)   --->   "%v_in_V_load_18 = load i32* %v_in_V_addr_19, align 4" [main.cpp:46]   --->   Operation 546 'load' 'v_in_V_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 96 <SV = 85> <Delay = 8.51>
ST_96 : Operation 547 [1/1] (0.00ns)   --->   "%output_temp_V_addr_13 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_11" [main.cpp:46]   --->   Operation 547 'getelementptr' 'output_temp_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 548 [1/1] (3.25ns)   --->   "store i32 %tmp_123_11, i32* %output_temp_V_addr_13, align 4" [main.cpp:46]   --->   Operation 548 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_96 : Operation 549 [1/1] (0.00ns)   --->   "%output_temp_V_addr_14 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_12" [main.cpp:46]   --->   Operation 549 'getelementptr' 'output_temp_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 550 [1/1] (3.25ns)   --->   "store i32 %tmp_123_12, i32* %output_temp_V_addr_14, align 4" [main.cpp:46]   --->   Operation 550 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_96 : Operation 551 [1/1] (0.00ns)   --->   "%OP1_V_13_cast = sext i32 %v_in_V_load_15 to i48" [main.cpp:46]   --->   Operation 551 'sext' 'OP1_V_13_cast' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 552 [1/1] (8.51ns)   --->   "%p_Val2_75_13 = mul i48 %OP2_V_1_cast, %OP1_V_13_cast" [main.cpp:46]   --->   Operation 552 'mul' 'p_Val2_75_13' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_123_13 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_13, i32 16, i32 47)" [main.cpp:46]   --->   Operation 553 'partselect' 'tmp_123_13' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 554 [1/1] (0.00ns)   --->   "%OP1_V_14_cast = sext i32 %v_in_V_load_16 to i48" [main.cpp:46]   --->   Operation 554 'sext' 'OP1_V_14_cast' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 555 [1/1] (8.51ns)   --->   "%p_Val2_75_14 = mul i48 %OP2_V_1_cast, %OP1_V_14_cast" [main.cpp:46]   --->   Operation 555 'mul' 'p_Val2_75_14' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_123_14 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_14, i32 16, i32 47)" [main.cpp:46]   --->   Operation 556 'partselect' 'tmp_123_14' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 557 [1/2] (3.25ns)   --->   "%v_in_V_load_17 = load i32* %v_in_V_addr_18, align 4" [main.cpp:46]   --->   Operation 557 'load' 'v_in_V_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_96 : Operation 558 [1/2] (3.25ns)   --->   "%v_in_V_load_18 = load i32* %v_in_V_addr_19, align 4" [main.cpp:46]   --->   Operation 558 'load' 'v_in_V_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_96 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_124_17 = or i12 %tmp_119, 18" [main.cpp:47]   --->   Operation 559 'or' 'tmp_124_17' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_121_17 = zext i12 %tmp_124_17 to i64" [main.cpp:46]   --->   Operation 560 'zext' 'tmp_121_17' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 561 [1/1] (0.00ns)   --->   "%v_in_V_addr_20 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_17" [main.cpp:46]   --->   Operation 561 'getelementptr' 'v_in_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 562 [2/2] (3.25ns)   --->   "%v_in_V_load_19 = load i32* %v_in_V_addr_20, align 4" [main.cpp:46]   --->   Operation 562 'load' 'v_in_V_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_96 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_124_18 = or i12 %tmp_119, 19" [main.cpp:47]   --->   Operation 563 'or' 'tmp_124_18' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_121_18 = zext i12 %tmp_124_18 to i64" [main.cpp:46]   --->   Operation 564 'zext' 'tmp_121_18' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 565 [1/1] (0.00ns)   --->   "%v_in_V_addr_21 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_18" [main.cpp:46]   --->   Operation 565 'getelementptr' 'v_in_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 566 [2/2] (3.25ns)   --->   "%v_in_V_load_20 = load i32* %v_in_V_addr_21, align 4" [main.cpp:46]   --->   Operation 566 'load' 'v_in_V_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 97 <SV = 86> <Delay = 8.51>
ST_97 : Operation 567 [1/1] (0.00ns)   --->   "%output_temp_V_addr_15 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_13" [main.cpp:46]   --->   Operation 567 'getelementptr' 'output_temp_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 568 [1/1] (3.25ns)   --->   "store i32 %tmp_123_13, i32* %output_temp_V_addr_15, align 4" [main.cpp:46]   --->   Operation 568 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_97 : Operation 569 [1/1] (0.00ns)   --->   "%output_temp_V_addr_16 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_14" [main.cpp:46]   --->   Operation 569 'getelementptr' 'output_temp_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 570 [1/1] (3.25ns)   --->   "store i32 %tmp_123_14, i32* %output_temp_V_addr_16, align 4" [main.cpp:46]   --->   Operation 570 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_97 : Operation 571 [1/1] (0.00ns)   --->   "%OP1_V_15_cast = sext i32 %v_in_V_load_17 to i48" [main.cpp:46]   --->   Operation 571 'sext' 'OP1_V_15_cast' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 572 [1/1] (8.51ns)   --->   "%p_Val2_75_15 = mul i48 %OP2_V_1_cast, %OP1_V_15_cast" [main.cpp:46]   --->   Operation 572 'mul' 'p_Val2_75_15' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_123_15 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_15, i32 16, i32 47)" [main.cpp:46]   --->   Operation 573 'partselect' 'tmp_123_15' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 574 [1/1] (0.00ns)   --->   "%OP1_V_16_cast = sext i32 %v_in_V_load_18 to i48" [main.cpp:46]   --->   Operation 574 'sext' 'OP1_V_16_cast' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 575 [1/1] (8.51ns)   --->   "%p_Val2_75_16 = mul i48 %OP2_V_1_cast, %OP1_V_16_cast" [main.cpp:46]   --->   Operation 575 'mul' 'p_Val2_75_16' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_123_16 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_16, i32 16, i32 47)" [main.cpp:46]   --->   Operation 576 'partselect' 'tmp_123_16' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 577 [1/2] (3.25ns)   --->   "%v_in_V_load_19 = load i32* %v_in_V_addr_20, align 4" [main.cpp:46]   --->   Operation 577 'load' 'v_in_V_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_97 : Operation 578 [1/2] (3.25ns)   --->   "%v_in_V_load_20 = load i32* %v_in_V_addr_21, align 4" [main.cpp:46]   --->   Operation 578 'load' 'v_in_V_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_97 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_124_19 = or i12 %tmp_119, 20" [main.cpp:47]   --->   Operation 579 'or' 'tmp_124_19' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_121_19 = zext i12 %tmp_124_19 to i64" [main.cpp:46]   --->   Operation 580 'zext' 'tmp_121_19' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 581 [1/1] (0.00ns)   --->   "%v_in_V_addr_22 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_19" [main.cpp:46]   --->   Operation 581 'getelementptr' 'v_in_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 582 [2/2] (3.25ns)   --->   "%v_in_V_load_21 = load i32* %v_in_V_addr_22, align 4" [main.cpp:46]   --->   Operation 582 'load' 'v_in_V_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_97 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_124_20 = or i12 %tmp_119, 21" [main.cpp:47]   --->   Operation 583 'or' 'tmp_124_20' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_121_20 = zext i12 %tmp_124_20 to i64" [main.cpp:46]   --->   Operation 584 'zext' 'tmp_121_20' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 585 [1/1] (0.00ns)   --->   "%v_in_V_addr_23 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_20" [main.cpp:46]   --->   Operation 585 'getelementptr' 'v_in_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 586 [2/2] (3.25ns)   --->   "%v_in_V_load_22 = load i32* %v_in_V_addr_23, align 4" [main.cpp:46]   --->   Operation 586 'load' 'v_in_V_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 98 <SV = 87> <Delay = 8.51>
ST_98 : Operation 587 [1/1] (0.00ns)   --->   "%output_temp_V_addr_17 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_15" [main.cpp:46]   --->   Operation 587 'getelementptr' 'output_temp_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 588 [1/1] (3.25ns)   --->   "store i32 %tmp_123_15, i32* %output_temp_V_addr_17, align 4" [main.cpp:46]   --->   Operation 588 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_98 : Operation 589 [1/1] (0.00ns)   --->   "%output_temp_V_addr_18 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_16" [main.cpp:46]   --->   Operation 589 'getelementptr' 'output_temp_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 590 [1/1] (3.25ns)   --->   "store i32 %tmp_123_16, i32* %output_temp_V_addr_18, align 4" [main.cpp:46]   --->   Operation 590 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_98 : Operation 591 [1/1] (0.00ns)   --->   "%OP1_V_17_cast = sext i32 %v_in_V_load_19 to i48" [main.cpp:46]   --->   Operation 591 'sext' 'OP1_V_17_cast' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 592 [1/1] (8.51ns)   --->   "%p_Val2_75_17 = mul i48 %OP2_V_1_cast, %OP1_V_17_cast" [main.cpp:46]   --->   Operation 592 'mul' 'p_Val2_75_17' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_123_17 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_17, i32 16, i32 47)" [main.cpp:46]   --->   Operation 593 'partselect' 'tmp_123_17' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 594 [1/1] (0.00ns)   --->   "%OP1_V_18_cast = sext i32 %v_in_V_load_20 to i48" [main.cpp:46]   --->   Operation 594 'sext' 'OP1_V_18_cast' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 595 [1/1] (8.51ns)   --->   "%p_Val2_75_18 = mul i48 %OP2_V_1_cast, %OP1_V_18_cast" [main.cpp:46]   --->   Operation 595 'mul' 'p_Val2_75_18' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_123_18 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_18, i32 16, i32 47)" [main.cpp:46]   --->   Operation 596 'partselect' 'tmp_123_18' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 597 [1/2] (3.25ns)   --->   "%v_in_V_load_21 = load i32* %v_in_V_addr_22, align 4" [main.cpp:46]   --->   Operation 597 'load' 'v_in_V_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_98 : Operation 598 [1/2] (3.25ns)   --->   "%v_in_V_load_22 = load i32* %v_in_V_addr_23, align 4" [main.cpp:46]   --->   Operation 598 'load' 'v_in_V_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_98 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_124_21 = or i12 %tmp_119, 22" [main.cpp:47]   --->   Operation 599 'or' 'tmp_124_21' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_121_21 = zext i12 %tmp_124_21 to i64" [main.cpp:46]   --->   Operation 600 'zext' 'tmp_121_21' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 601 [1/1] (0.00ns)   --->   "%v_in_V_addr_24 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_21" [main.cpp:46]   --->   Operation 601 'getelementptr' 'v_in_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 602 [2/2] (3.25ns)   --->   "%v_in_V_load_23 = load i32* %v_in_V_addr_24, align 4" [main.cpp:46]   --->   Operation 602 'load' 'v_in_V_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_98 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_124_22 = or i12 %tmp_119, 23" [main.cpp:47]   --->   Operation 603 'or' 'tmp_124_22' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_121_22 = zext i12 %tmp_124_22 to i64" [main.cpp:46]   --->   Operation 604 'zext' 'tmp_121_22' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 605 [1/1] (0.00ns)   --->   "%v_in_V_addr_25 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_22" [main.cpp:46]   --->   Operation 605 'getelementptr' 'v_in_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 606 [2/2] (3.25ns)   --->   "%v_in_V_load_24 = load i32* %v_in_V_addr_25, align 4" [main.cpp:46]   --->   Operation 606 'load' 'v_in_V_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 99 <SV = 88> <Delay = 8.51>
ST_99 : Operation 607 [1/1] (0.00ns)   --->   "%output_temp_V_addr_19 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_17" [main.cpp:46]   --->   Operation 607 'getelementptr' 'output_temp_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 608 [1/1] (3.25ns)   --->   "store i32 %tmp_123_17, i32* %output_temp_V_addr_19, align 4" [main.cpp:46]   --->   Operation 608 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_99 : Operation 609 [1/1] (0.00ns)   --->   "%output_temp_V_addr_20 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_18" [main.cpp:46]   --->   Operation 609 'getelementptr' 'output_temp_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 610 [1/1] (3.25ns)   --->   "store i32 %tmp_123_18, i32* %output_temp_V_addr_20, align 4" [main.cpp:46]   --->   Operation 610 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_99 : Operation 611 [1/1] (0.00ns)   --->   "%OP1_V_19_cast = sext i32 %v_in_V_load_21 to i48" [main.cpp:46]   --->   Operation 611 'sext' 'OP1_V_19_cast' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 612 [1/1] (8.51ns)   --->   "%p_Val2_75_19 = mul i48 %OP2_V_1_cast, %OP1_V_19_cast" [main.cpp:46]   --->   Operation 612 'mul' 'p_Val2_75_19' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_123_19 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_19, i32 16, i32 47)" [main.cpp:46]   --->   Operation 613 'partselect' 'tmp_123_19' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 614 [1/1] (0.00ns)   --->   "%OP1_V_20_cast = sext i32 %v_in_V_load_22 to i48" [main.cpp:46]   --->   Operation 614 'sext' 'OP1_V_20_cast' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 615 [1/1] (8.51ns)   --->   "%p_Val2_75_20 = mul i48 %OP2_V_1_cast, %OP1_V_20_cast" [main.cpp:46]   --->   Operation 615 'mul' 'p_Val2_75_20' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_123_20 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_20, i32 16, i32 47)" [main.cpp:46]   --->   Operation 616 'partselect' 'tmp_123_20' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 617 [1/2] (3.25ns)   --->   "%v_in_V_load_23 = load i32* %v_in_V_addr_24, align 4" [main.cpp:46]   --->   Operation 617 'load' 'v_in_V_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_99 : Operation 618 [1/2] (3.25ns)   --->   "%v_in_V_load_24 = load i32* %v_in_V_addr_25, align 4" [main.cpp:46]   --->   Operation 618 'load' 'v_in_V_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_99 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_124_23 = or i12 %tmp_119, 24" [main.cpp:47]   --->   Operation 619 'or' 'tmp_124_23' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_121_23 = zext i12 %tmp_124_23 to i64" [main.cpp:46]   --->   Operation 620 'zext' 'tmp_121_23' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 621 [1/1] (0.00ns)   --->   "%v_in_V_addr_26 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_23" [main.cpp:46]   --->   Operation 621 'getelementptr' 'v_in_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 622 [2/2] (3.25ns)   --->   "%v_in_V_load_25 = load i32* %v_in_V_addr_26, align 4" [main.cpp:46]   --->   Operation 622 'load' 'v_in_V_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_99 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_124_24 = or i12 %tmp_119, 25" [main.cpp:47]   --->   Operation 623 'or' 'tmp_124_24' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_121_24 = zext i12 %tmp_124_24 to i64" [main.cpp:46]   --->   Operation 624 'zext' 'tmp_121_24' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 625 [1/1] (0.00ns)   --->   "%v_in_V_addr_27 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_24" [main.cpp:46]   --->   Operation 625 'getelementptr' 'v_in_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 626 [2/2] (3.25ns)   --->   "%v_in_V_load_26 = load i32* %v_in_V_addr_27, align 4" [main.cpp:46]   --->   Operation 626 'load' 'v_in_V_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 100 <SV = 89> <Delay = 8.51>
ST_100 : Operation 627 [1/1] (0.00ns)   --->   "%output_temp_V_addr_21 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_19" [main.cpp:46]   --->   Operation 627 'getelementptr' 'output_temp_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 628 [1/1] (3.25ns)   --->   "store i32 %tmp_123_19, i32* %output_temp_V_addr_21, align 4" [main.cpp:46]   --->   Operation 628 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_100 : Operation 629 [1/1] (0.00ns)   --->   "%output_temp_V_addr_22 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_20" [main.cpp:46]   --->   Operation 629 'getelementptr' 'output_temp_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 630 [1/1] (3.25ns)   --->   "store i32 %tmp_123_20, i32* %output_temp_V_addr_22, align 4" [main.cpp:46]   --->   Operation 630 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_100 : Operation 631 [1/1] (0.00ns)   --->   "%OP1_V_21_cast = sext i32 %v_in_V_load_23 to i48" [main.cpp:46]   --->   Operation 631 'sext' 'OP1_V_21_cast' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 632 [1/1] (8.51ns)   --->   "%p_Val2_75_21 = mul i48 %OP2_V_1_cast, %OP1_V_21_cast" [main.cpp:46]   --->   Operation 632 'mul' 'p_Val2_75_21' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_123_21 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_21, i32 16, i32 47)" [main.cpp:46]   --->   Operation 633 'partselect' 'tmp_123_21' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 634 [1/1] (0.00ns)   --->   "%OP1_V_22_cast = sext i32 %v_in_V_load_24 to i48" [main.cpp:46]   --->   Operation 634 'sext' 'OP1_V_22_cast' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 635 [1/1] (8.51ns)   --->   "%p_Val2_75_22 = mul i48 %OP2_V_1_cast, %OP1_V_22_cast" [main.cpp:46]   --->   Operation 635 'mul' 'p_Val2_75_22' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_123_22 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_22, i32 16, i32 47)" [main.cpp:46]   --->   Operation 636 'partselect' 'tmp_123_22' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 637 [1/2] (3.25ns)   --->   "%v_in_V_load_25 = load i32* %v_in_V_addr_26, align 4" [main.cpp:46]   --->   Operation 637 'load' 'v_in_V_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_100 : Operation 638 [1/2] (3.25ns)   --->   "%v_in_V_load_26 = load i32* %v_in_V_addr_27, align 4" [main.cpp:46]   --->   Operation 638 'load' 'v_in_V_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_100 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_124_25 = or i12 %tmp_119, 26" [main.cpp:47]   --->   Operation 639 'or' 'tmp_124_25' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_121_25 = zext i12 %tmp_124_25 to i64" [main.cpp:46]   --->   Operation 640 'zext' 'tmp_121_25' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 641 [1/1] (0.00ns)   --->   "%v_in_V_addr_28 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_25" [main.cpp:46]   --->   Operation 641 'getelementptr' 'v_in_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 642 [2/2] (3.25ns)   --->   "%v_in_V_load_27 = load i32* %v_in_V_addr_28, align 4" [main.cpp:46]   --->   Operation 642 'load' 'v_in_V_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_100 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_124_26 = or i12 %tmp_119, 27" [main.cpp:47]   --->   Operation 643 'or' 'tmp_124_26' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_121_26 = zext i12 %tmp_124_26 to i64" [main.cpp:46]   --->   Operation 644 'zext' 'tmp_121_26' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 645 [1/1] (0.00ns)   --->   "%v_in_V_addr_29 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_26" [main.cpp:46]   --->   Operation 645 'getelementptr' 'v_in_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 646 [2/2] (3.25ns)   --->   "%v_in_V_load_28 = load i32* %v_in_V_addr_29, align 4" [main.cpp:46]   --->   Operation 646 'load' 'v_in_V_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 101 <SV = 90> <Delay = 8.51>
ST_101 : Operation 647 [1/1] (0.00ns)   --->   "%output_temp_V_addr_23 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_21" [main.cpp:46]   --->   Operation 647 'getelementptr' 'output_temp_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 648 [1/1] (3.25ns)   --->   "store i32 %tmp_123_21, i32* %output_temp_V_addr_23, align 4" [main.cpp:46]   --->   Operation 648 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_101 : Operation 649 [1/1] (0.00ns)   --->   "%output_temp_V_addr_24 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_22" [main.cpp:46]   --->   Operation 649 'getelementptr' 'output_temp_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 650 [1/1] (3.25ns)   --->   "store i32 %tmp_123_22, i32* %output_temp_V_addr_24, align 4" [main.cpp:46]   --->   Operation 650 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_101 : Operation 651 [1/1] (0.00ns)   --->   "%OP1_V_23_cast = sext i32 %v_in_V_load_25 to i48" [main.cpp:46]   --->   Operation 651 'sext' 'OP1_V_23_cast' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 652 [1/1] (8.51ns)   --->   "%p_Val2_75_23 = mul i48 %OP2_V_1_cast, %OP1_V_23_cast" [main.cpp:46]   --->   Operation 652 'mul' 'p_Val2_75_23' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_123_23 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_23, i32 16, i32 47)" [main.cpp:46]   --->   Operation 653 'partselect' 'tmp_123_23' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 654 [1/1] (0.00ns)   --->   "%OP1_V_24_cast = sext i32 %v_in_V_load_26 to i48" [main.cpp:46]   --->   Operation 654 'sext' 'OP1_V_24_cast' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 655 [1/1] (8.51ns)   --->   "%p_Val2_75_24 = mul i48 %OP2_V_1_cast, %OP1_V_24_cast" [main.cpp:46]   --->   Operation 655 'mul' 'p_Val2_75_24' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_123_24 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_24, i32 16, i32 47)" [main.cpp:46]   --->   Operation 656 'partselect' 'tmp_123_24' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 657 [1/2] (3.25ns)   --->   "%v_in_V_load_27 = load i32* %v_in_V_addr_28, align 4" [main.cpp:46]   --->   Operation 657 'load' 'v_in_V_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_101 : Operation 658 [1/2] (3.25ns)   --->   "%v_in_V_load_28 = load i32* %v_in_V_addr_29, align 4" [main.cpp:46]   --->   Operation 658 'load' 'v_in_V_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_101 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_124_27 = or i12 %tmp_119, 28" [main.cpp:47]   --->   Operation 659 'or' 'tmp_124_27' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_121_27 = zext i12 %tmp_124_27 to i64" [main.cpp:46]   --->   Operation 660 'zext' 'tmp_121_27' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 661 [1/1] (0.00ns)   --->   "%v_in_V_addr_30 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_27" [main.cpp:46]   --->   Operation 661 'getelementptr' 'v_in_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 662 [2/2] (3.25ns)   --->   "%v_in_V_load_29 = load i32* %v_in_V_addr_30, align 4" [main.cpp:46]   --->   Operation 662 'load' 'v_in_V_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_101 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_124_28 = or i12 %tmp_119, 29" [main.cpp:47]   --->   Operation 663 'or' 'tmp_124_28' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_121_28 = zext i12 %tmp_124_28 to i64" [main.cpp:46]   --->   Operation 664 'zext' 'tmp_121_28' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 665 [1/1] (0.00ns)   --->   "%v_in_V_addr_31 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_28" [main.cpp:46]   --->   Operation 665 'getelementptr' 'v_in_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 666 [2/2] (3.25ns)   --->   "%v_in_V_load_30 = load i32* %v_in_V_addr_31, align 4" [main.cpp:46]   --->   Operation 666 'load' 'v_in_V_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 102 <SV = 91> <Delay = 8.51>
ST_102 : Operation 667 [1/1] (0.00ns)   --->   "%output_temp_V_addr_25 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_23" [main.cpp:46]   --->   Operation 667 'getelementptr' 'output_temp_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 668 [1/1] (3.25ns)   --->   "store i32 %tmp_123_23, i32* %output_temp_V_addr_25, align 4" [main.cpp:46]   --->   Operation 668 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_102 : Operation 669 [1/1] (0.00ns)   --->   "%output_temp_V_addr_26 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_24" [main.cpp:46]   --->   Operation 669 'getelementptr' 'output_temp_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 670 [1/1] (3.25ns)   --->   "store i32 %tmp_123_24, i32* %output_temp_V_addr_26, align 4" [main.cpp:46]   --->   Operation 670 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_102 : Operation 671 [1/1] (0.00ns)   --->   "%OP1_V_25_cast = sext i32 %v_in_V_load_27 to i48" [main.cpp:46]   --->   Operation 671 'sext' 'OP1_V_25_cast' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 672 [1/1] (8.51ns)   --->   "%p_Val2_75_25 = mul i48 %OP2_V_1_cast, %OP1_V_25_cast" [main.cpp:46]   --->   Operation 672 'mul' 'p_Val2_75_25' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_123_25 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_25, i32 16, i32 47)" [main.cpp:46]   --->   Operation 673 'partselect' 'tmp_123_25' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 674 [1/1] (0.00ns)   --->   "%OP1_V_26_cast = sext i32 %v_in_V_load_28 to i48" [main.cpp:46]   --->   Operation 674 'sext' 'OP1_V_26_cast' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 675 [1/1] (8.51ns)   --->   "%p_Val2_75_26 = mul i48 %OP2_V_1_cast, %OP1_V_26_cast" [main.cpp:46]   --->   Operation 675 'mul' 'p_Val2_75_26' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_123_26 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_26, i32 16, i32 47)" [main.cpp:46]   --->   Operation 676 'partselect' 'tmp_123_26' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 677 [1/2] (3.25ns)   --->   "%v_in_V_load_29 = load i32* %v_in_V_addr_30, align 4" [main.cpp:46]   --->   Operation 677 'load' 'v_in_V_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_102 : Operation 678 [1/2] (3.25ns)   --->   "%v_in_V_load_30 = load i32* %v_in_V_addr_31, align 4" [main.cpp:46]   --->   Operation 678 'load' 'v_in_V_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_102 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_124_29 = or i12 %tmp_119, 30" [main.cpp:47]   --->   Operation 679 'or' 'tmp_124_29' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_121_29 = zext i12 %tmp_124_29 to i64" [main.cpp:46]   --->   Operation 680 'zext' 'tmp_121_29' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 681 [1/1] (0.00ns)   --->   "%v_in_V_addr_32 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_29" [main.cpp:46]   --->   Operation 681 'getelementptr' 'v_in_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 682 [2/2] (3.25ns)   --->   "%v_in_V_load_31 = load i32* %v_in_V_addr_32, align 4" [main.cpp:46]   --->   Operation 682 'load' 'v_in_V_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_102 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_124_30 = or i12 %tmp_119, 31" [main.cpp:47]   --->   Operation 683 'or' 'tmp_124_30' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_121_30 = zext i12 %tmp_124_30 to i64" [main.cpp:46]   --->   Operation 684 'zext' 'tmp_121_30' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 685 [1/1] (0.00ns)   --->   "%v_in_V_addr_33 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_30" [main.cpp:46]   --->   Operation 685 'getelementptr' 'v_in_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 686 [2/2] (3.25ns)   --->   "%v_in_V_load_32 = load i32* %v_in_V_addr_33, align 4" [main.cpp:46]   --->   Operation 686 'load' 'v_in_V_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 103 <SV = 92> <Delay = 8.51>
ST_103 : Operation 687 [1/1] (0.00ns)   --->   "%output_temp_V_addr_27 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_25" [main.cpp:46]   --->   Operation 687 'getelementptr' 'output_temp_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 688 [1/1] (3.25ns)   --->   "store i32 %tmp_123_25, i32* %output_temp_V_addr_27, align 4" [main.cpp:46]   --->   Operation 688 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_103 : Operation 689 [1/1] (0.00ns)   --->   "%output_temp_V_addr_28 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_26" [main.cpp:46]   --->   Operation 689 'getelementptr' 'output_temp_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 690 [1/1] (3.25ns)   --->   "store i32 %tmp_123_26, i32* %output_temp_V_addr_28, align 4" [main.cpp:46]   --->   Operation 690 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_103 : Operation 691 [1/1] (0.00ns)   --->   "%OP1_V_27_cast = sext i32 %v_in_V_load_29 to i48" [main.cpp:46]   --->   Operation 691 'sext' 'OP1_V_27_cast' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 692 [1/1] (8.51ns)   --->   "%p_Val2_75_27 = mul i48 %OP2_V_1_cast, %OP1_V_27_cast" [main.cpp:46]   --->   Operation 692 'mul' 'p_Val2_75_27' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_123_27 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_27, i32 16, i32 47)" [main.cpp:46]   --->   Operation 693 'partselect' 'tmp_123_27' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 694 [1/1] (0.00ns)   --->   "%OP1_V_28_cast = sext i32 %v_in_V_load_30 to i48" [main.cpp:46]   --->   Operation 694 'sext' 'OP1_V_28_cast' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 695 [1/1] (8.51ns)   --->   "%p_Val2_75_28 = mul i48 %OP2_V_1_cast, %OP1_V_28_cast" [main.cpp:46]   --->   Operation 695 'mul' 'p_Val2_75_28' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_123_28 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_28, i32 16, i32 47)" [main.cpp:46]   --->   Operation 696 'partselect' 'tmp_123_28' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 697 [1/2] (3.25ns)   --->   "%v_in_V_load_31 = load i32* %v_in_V_addr_32, align 4" [main.cpp:46]   --->   Operation 697 'load' 'v_in_V_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_103 : Operation 698 [1/2] (3.25ns)   --->   "%v_in_V_load_32 = load i32* %v_in_V_addr_33, align 4" [main.cpp:46]   --->   Operation 698 'load' 'v_in_V_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 104 <SV = 93> <Delay = 8.51>
ST_104 : Operation 699 [1/1] (0.00ns)   --->   "%output_temp_V_addr_29 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_27" [main.cpp:46]   --->   Operation 699 'getelementptr' 'output_temp_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 700 [1/1] (3.25ns)   --->   "store i32 %tmp_123_27, i32* %output_temp_V_addr_29, align 4" [main.cpp:46]   --->   Operation 700 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_104 : Operation 701 [1/1] (0.00ns)   --->   "%output_temp_V_addr_30 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_28" [main.cpp:46]   --->   Operation 701 'getelementptr' 'output_temp_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 702 [1/1] (3.25ns)   --->   "store i32 %tmp_123_28, i32* %output_temp_V_addr_30, align 4" [main.cpp:46]   --->   Operation 702 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_104 : Operation 703 [1/1] (0.00ns)   --->   "%OP1_V_29_cast = sext i32 %v_in_V_load_31 to i48" [main.cpp:46]   --->   Operation 703 'sext' 'OP1_V_29_cast' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 704 [1/1] (8.51ns)   --->   "%p_Val2_75_29 = mul i48 %OP2_V_1_cast, %OP1_V_29_cast" [main.cpp:46]   --->   Operation 704 'mul' 'p_Val2_75_29' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_123_29 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_29, i32 16, i32 47)" [main.cpp:46]   --->   Operation 705 'partselect' 'tmp_123_29' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 706 [1/1] (0.00ns)   --->   "%OP1_V_30_cast = sext i32 %v_in_V_load_32 to i48" [main.cpp:46]   --->   Operation 706 'sext' 'OP1_V_30_cast' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 707 [1/1] (8.51ns)   --->   "%p_Val2_75_30 = mul i48 %OP2_V_1_cast, %OP1_V_30_cast" [main.cpp:46]   --->   Operation 707 'mul' 'p_Val2_75_30' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_123_30 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_30, i32 16, i32 47)" [main.cpp:46]   --->   Operation 708 'partselect' 'tmp_123_30' <Predicate = true> <Delay = 0.00>

State 105 <SV = 94> <Delay = 3.25>
ST_105 : Operation 709 [1/1] (0.00ns)   --->   "%output_temp_V_addr_31 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_29" [main.cpp:46]   --->   Operation 709 'getelementptr' 'output_temp_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 710 [1/1] (3.25ns)   --->   "store i32 %tmp_123_29, i32* %output_temp_V_addr_31, align 4" [main.cpp:46]   --->   Operation 710 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_105 : Operation 711 [1/1] (0.00ns)   --->   "%output_temp_V_addr_32 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_30" [main.cpp:46]   --->   Operation 711 'getelementptr' 'output_temp_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 712 [1/1] (3.25ns)   --->   "store i32 %tmp_123_30, i32* %output_temp_V_addr_32, align 4" [main.cpp:46]   --->   Operation 712 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_105 : Operation 713 [1/1] (0.00ns)   --->   "br label %4" [main.cpp:44]   --->   Operation 713 'br' <Predicate = true> <Delay = 0.00>

State 106 <SV = 4> <Delay = 3.25>
ST_106 : Operation 714 [1/1] (0.00ns)   --->   "%i_2 = phi i13 [ %i_4, %_ifconv49 ], [ 0, %.preheader.preheader ]"   --->   Operation 714 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 715 [1/1] (2.09ns)   --->   "%exitcond = icmp eq i13 %i_2, -4096" [main.cpp:51]   --->   Operation 715 'icmp' 'exitcond' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 716 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 716 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 717 [1/1] (1.67ns)   --->   "%i_4 = add i13 %i_2, 1" [main.cpp:51]   --->   Operation 717 'add' 'i_4' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 718 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %7, label %_ifconv49" [main.cpp:51]   --->   Operation 718 'br' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_38 = zext i13 %i_2 to i64" [main.cpp:53]   --->   Operation 719 'zext' 'tmp_38' <Predicate = (!exitcond)> <Delay = 0.00>
ST_106 : Operation 720 [1/1] (0.00ns)   --->   "%output_temp_V_addr = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_38" [main.cpp:53]   --->   Operation 720 'getelementptr' 'output_temp_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_106 : Operation 721 [2/2] (3.25ns)   --->   "%p_Val2_7 = load i32* %output_temp_V_addr, align 4" [main.cpp:53]   --->   Operation 721 'load' 'p_Val2_7' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_106 : Operation 722 [1/1] (0.00ns)   --->   "%last_addr = getelementptr inbounds [4096 x i1]* @last, i64 0, i64 %tmp_38" [main.cpp:54]   --->   Operation 722 'getelementptr' 'last_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_106 : Operation 723 [2/2] (3.25ns)   --->   "%last_load = load i1* %last_addr, align 1" [main.cpp:54]   --->   Operation 723 'load' 'last_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 4096> <ROM>

State 107 <SV = 5> <Delay = 5.80>
ST_107 : Operation 724 [1/2] (3.25ns)   --->   "%p_Val2_7 = load i32* %output_temp_V_addr, align 4" [main.cpp:53]   --->   Operation 724 'load' 'p_Val2_7' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_107 : Operation 725 [1/1] (0.00ns)   --->   "%is_neg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_7, i32 31)" [main.cpp:53]   --->   Operation 725 'bitselect' 'is_neg' <Predicate = (!exitcond)> <Delay = 0.00>
ST_107 : Operation 726 [1/1] (2.55ns)   --->   "%tmp_41 = sub nsw i32 0, %p_Val2_7" [main.cpp:53]   --->   Operation 726 'sub' 'tmp_41' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 727 [1/2] (3.25ns)   --->   "%last_load = load i1* %last_addr, align 1" [main.cpp:54]   --->   Operation 727 'load' 'last_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 4096> <ROM>

State 108 <SV = 6> <Delay = 8.51>
ST_108 : Operation 728 [1/1] (2.47ns)   --->   "%tmp_39 = icmp eq i32 %p_Val2_7, 0" [main.cpp:53]   --->   Operation 728 'icmp' 'tmp_39' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 729 [1/1] (0.69ns)   --->   "%p_Val2_s_54 = select i1 %is_neg, i32 %tmp_41, i32 %p_Val2_7" [main.cpp:53]   --->   Operation 729 'select' 'p_Val2_s_54' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 730 [1/1] (0.00ns)   --->   "%p_Result_2 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_s_54, i32 31, i32 0)" [main.cpp:53]   --->   Operation 730 'partselect' 'p_Result_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_108 : Operation 731 [1/1] (3.39ns)   --->   "%num_zeros = call i32 @llvm.cttz.i32(i32 %p_Result_2, i1 true) nounwind" [main.cpp:53]   --->   Operation 731 'cttz' 'num_zeros' <Predicate = (!exitcond)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 732 [1/1] (4.42ns)   --->   "%tmp32_V_1 = shl i32 %p_Val2_s_54, %num_zeros" [main.cpp:53]   --->   Operation 732 'shl' 'tmp32_V_1' <Predicate = (!exitcond)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_111 = trunc i32 %num_zeros to i8" [main.cpp:53]   --->   Operation 733 'trunc' 'tmp_111' <Predicate = (!exitcond)> <Delay = 0.00>

State 109 <SV = 7> <Delay = 6.41>
ST_109 : Operation 734 [6/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [main.cpp:53]   --->   Operation 734 'uitofp' 'f_1' <Predicate = (!exitcond & !tmp_39)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 8> <Delay = 6.41>
ST_110 : Operation 735 [5/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [main.cpp:53]   --->   Operation 735 'uitofp' 'f_1' <Predicate = (!exitcond & !tmp_39)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 9> <Delay = 6.41>
ST_111 : Operation 736 [4/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [main.cpp:53]   --->   Operation 736 'uitofp' 'f_1' <Predicate = (!exitcond & !tmp_39)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 10> <Delay = 6.41>
ST_112 : Operation 737 [3/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [main.cpp:53]   --->   Operation 737 'uitofp' 'f_1' <Predicate = (!exitcond & !tmp_39)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 113 <SV = 11> <Delay = 6.41>
ST_113 : Operation 738 [2/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [main.cpp:53]   --->   Operation 738 'uitofp' 'f_1' <Predicate = (!exitcond & !tmp_39)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 114 <SV = 12> <Delay = 7.96>
ST_114 : Operation 739 [1/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [main.cpp:53]   --->   Operation 739 'uitofp' 'f_1' <Predicate = (!exitcond & !tmp_39)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 740 [1/1] (0.00ns)   --->   "%tmp32_V = bitcast float %f_1 to i32" [main.cpp:53]   --->   Operation 740 'bitcast' 'tmp32_V' <Predicate = (!exitcond & !tmp_39)> <Delay = 0.00>
ST_114 : Operation 741 [1/1] (0.00ns)   --->   "%p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V, i32 23, i32 30)" [main.cpp:53]   --->   Operation 741 'partselect' 'p_Result_4' <Predicate = (!exitcond & !tmp_39)> <Delay = 0.00>
ST_114 : Operation 742 [1/1] (1.55ns)   --->   "%tmp_42 = icmp ne i8 %p_Result_4, -98" [main.cpp:53]   --->   Operation 742 'icmp' 'tmp_42' <Predicate = (!exitcond & !tmp_39)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 13> <Delay = 4.36>
ST_115 : Operation 743 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_69 = sub i8 -114, %tmp_111" [main.cpp:53]   --->   Operation 743 'sub' 'tmp_69' <Predicate = (!exitcond & !tmp_39)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_70 = zext i1 %tmp_42 to i8" [main.cpp:53]   --->   Operation 744 'zext' 'tmp_70' <Predicate = (!exitcond & !tmp_39)> <Delay = 0.00>
ST_115 : Operation 745 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_12_trunc = add i8 %tmp_69, %tmp_70" [main.cpp:53]   --->   Operation 745 'add' 'p_Repl2_12_trunc' <Predicate = (!exitcond & !tmp_39)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_71 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_12_trunc)" [main.cpp:53]   --->   Operation 746 'bitconcatenate' 'tmp_71' <Predicate = (!exitcond & !tmp_39)> <Delay = 0.00>
ST_115 : Operation 747 [1/1] (0.00ns)   --->   "%p_Result_3 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V, i9 %tmp_71, i32 23, i32 31)" [main.cpp:53]   --->   Operation 747 'partset' 'p_Result_3' <Predicate = (!exitcond & !tmp_39)> <Delay = 0.00>
ST_115 : Operation 748 [1/1] (0.00ns)   --->   "%f = bitcast i32 %p_Result_3 to float" [main.cpp:53]   --->   Operation 748 'bitcast' 'f' <Predicate = (!exitcond & !tmp_39)> <Delay = 0.00>
ST_115 : Operation 749 [1/1] (0.69ns)   --->   "%p_03_i = select i1 %tmp_39, float 0.000000e+00, float %f" [main.cpp:53]   --->   Operation 749 'select' 'p_03_i' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 750 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %output_data, i1* %output_last, float %p_03_i, i1 %last_load)" [main.cpp:53]   --->   Operation 750 'write' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 116 <SV = 14> <Delay = 0.00>
ST_116 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [main.cpp:51]   --->   Operation 751 'specregionbegin' 'tmp_68' <Predicate = (!exitcond)> <Delay = 0.00>
ST_116 : Operation 752 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [main.cpp:52]   --->   Operation 752 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_116 : Operation 753 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %output_data, i1* %output_last, float %p_03_i, i1 %last_load)" [main.cpp:53]   --->   Operation 753 'write' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_116 : Operation 754 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_68)" [main.cpp:55]   --->   Operation 754 'specregionend' 'empty_55' <Predicate = (!exitcond)> <Delay = 0.00>
ST_116 : Operation 755 [1/1] (0.00ns)   --->   "br label %.preheader" [main.cpp:51]   --->   Operation 755 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 117 <SV = 5> <Delay = 0.00>
ST_117 : Operation 756 [1/1] (0.00ns)   --->   "ret void" [main.cpp:57]   --->   Operation 756 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', main.cpp:28) [18]  (1.77 ns)

 <State 2>: 3.08ns
The critical path consists of the following:
	'icmp' operation ('exitcond1', main.cpp:28) [19]  (2.1 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 8.33ns
The critical path consists of the following:
	axis read on port 'input_data' [27]  (0 ns)
	'fpext' operation ('d', main.cpp:30) [29]  (5.55 ns)
	'icmp' operation ('tmp_31', main.cpp:30) [40]  (2.79 ns)

 <State 4>: 6.7ns
The critical path consists of the following:
	'sub' operation ('F2', main.cpp:30) [41]  (1.55 ns)
	'icmp' operation ('tmp_34', main.cpp:30) [42]  (1.99 ns)
	'select' operation ('sh_amt', main.cpp:30) [45]  (0.697 ns)
	'icmp' operation ('icmp', main.cpp:30) [51]  (1.49 ns)
	'and' operation ('sel_tmp22', main.cpp:30) [67]  (0.978 ns)

 <State 5>: 8.56ns
The critical path consists of the following:
	'ashr' operation ('tmp_57', main.cpp:30) [53]  (0 ns)
	'select' operation ('newSel', main.cpp:30) [68]  (4.61 ns)
	'select' operation ('newSel2', main.cpp:30) [72]  (0 ns)
	'select' operation ('newSel3', main.cpp:30) [74]  (0.698 ns)
	'store' operation (main.cpp:30) of variable 'newSel3', main.cpp:30 on array 'v_in.V', main.cpp:23 [76]  (3.25 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvars_iv', main.cpp:36) with incoming values : ('indvars_iv_next', main.cpp:36) [82]  (1.77 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', main.cpp:36) [83]  (0 ns)
	'getelementptr' operation ('v_in_V_addr', main.cpp:40) [92]  (0 ns)
	'load' operation ('v_in_V_load', main.cpp:40) on array 'v_in.V', main.cpp:23 [93]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_in_V_load', main.cpp:40) on array 'v_in.V', main.cpp:23 [93]  (3.25 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_81_cast', main.cpp:38) [95]  (8.51 ns)

 <State 10>: 6.63ns
The critical path consists of the following:
	'phi' operation ('norm_V_addr_loc', main.cpp:40) with incoming values : ('tmp_93_s', main.cpp:40) [98]  (0 ns)
	'call' operation ('agg_result_V_i', C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43) to 'sqrt_fixed<32, 16>' [197]  (6.63 ns)

 <State 11>: 6.21ns
The critical path consists of the following:
	'add' operation ('p_Val2_68_2', main.cpp:40) [111]  (3.1 ns)
	'add' operation ('p_Val2_68_3', main.cpp:40) [114]  (3.1 ns)

 <State 12>: 6.21ns
The critical path consists of the following:
	'add' operation ('p_Val2_68_4', main.cpp:40) [117]  (3.1 ns)
	'add' operation ('p_Val2_68_5', main.cpp:40) [120]  (3.1 ns)

 <State 13>: 6.21ns
The critical path consists of the following:
	'add' operation ('p_Val2_68_6', main.cpp:40) [123]  (3.1 ns)
	'add' operation ('p_Val2_68_7', main.cpp:40) [126]  (3.1 ns)

 <State 14>: 6.21ns
The critical path consists of the following:
	'add' operation ('p_Val2_68_8', main.cpp:40) [129]  (3.1 ns)
	'add' operation ('p_Val2_68_9', main.cpp:40) [132]  (3.1 ns)

 <State 15>: 6.21ns
The critical path consists of the following:
	'add' operation ('p_Val2_68_s', main.cpp:40) [135]  (3.1 ns)
	'add' operation ('p_Val2_68_10', main.cpp:40) [138]  (3.1 ns)

 <State 16>: 6.21ns
The critical path consists of the following:
	'add' operation ('p_Val2_68_11', main.cpp:40) [141]  (3.1 ns)
	'add' operation ('p_Val2_68_12', main.cpp:40) [144]  (3.1 ns)

 <State 17>: 6.21ns
The critical path consists of the following:
	'add' operation ('p_Val2_68_13', main.cpp:40) [147]  (3.1 ns)
	'add' operation ('p_Val2_68_14', main.cpp:40) [150]  (3.1 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43) to 'sqrt_fixed<32, 16>' [197]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43) to 'sqrt_fixed<32, 16>' [197]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43) to 'sqrt_fixed<32, 16>' [197]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43) to 'sqrt_fixed<32, 16>' [197]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43) to 'sqrt_fixed<32, 16>' [197]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43) to 'sqrt_fixed<32, 16>' [197]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43) to 'sqrt_fixed<32, 16>' [197]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43) to 'sqrt_fixed<32, 16>' [197]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43) to 'sqrt_fixed<32, 16>' [197]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43) to 'sqrt_fixed<32, 16>' [197]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43) to 'sqrt_fixed<32, 16>' [197]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43) to 'sqrt_fixed<32, 16>' [197]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43) to 'sqrt_fixed<32, 16>' [197]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43) to 'sqrt_fixed<32, 16>' [197]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43) to 'sqrt_fixed<32, 16>' [197]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43) to 'sqrt_fixed<32, 16>' [197]  (8.75 ns)

 <State 34>: 7.55ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', C:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_math.h:1066->main.cpp:43) to 'sqrt_fixed<32, 16>' [197]  (7.55 ns)

 <State 35>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 36>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 37>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 38>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 39>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 40>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 41>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 42>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 43>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 44>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 45>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 46>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 47>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 48>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 49>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 50>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 51>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 52>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 53>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 54>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 55>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 56>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 57>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 58>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 59>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 60>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 61>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 62>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 63>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 64>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 65>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 66>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 67>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 68>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 69>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 70>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 71>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 72>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 73>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 74>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 75>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 76>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 77>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 78>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 79>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 80>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 81>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 82>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 83>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 84>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 85>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 86>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('tmp_79', main.cpp:43) [206]  (4.55 ns)

 <State 87>: 3.25ns
The critical path consists of the following:
	'phi' operation ('counter2_1', main.cpp:41) with incoming values : ('counter', main.cpp:41) ('tmp_124_31', main.cpp:47) [211]  (0 ns)
	'or' operation ('tmp_124_s', main.cpp:47) [225]  (0 ns)
	'getelementptr' operation ('v_in_V_addr_3', main.cpp:46) [227]  (0 ns)
	'load' operation ('v_in_V_load_2', main.cpp:46) on array 'v_in.V', main.cpp:23 [228]  (3.25 ns)

 <State 88>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_in_V_load_1', main.cpp:46) on array 'v_in.V', main.cpp:23 [218]  (3.25 ns)

 <State 89>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_5', main.cpp:46) [220]  (8.51 ns)

 <State 90>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_75_2', main.cpp:46) [239]  (8.51 ns)

 <State 91>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_75_4', main.cpp:46) [257]  (8.51 ns)

 <State 92>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_75_6', main.cpp:46) [275]  (8.51 ns)

 <State 93>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_75_8', main.cpp:46) [293]  (8.51 ns)

 <State 94>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_75_s', main.cpp:46) [311]  (8.51 ns)

 <State 95>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_75_11', main.cpp:46) [329]  (8.51 ns)

 <State 96>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_75_13', main.cpp:46) [347]  (8.51 ns)

 <State 97>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_75_15', main.cpp:46) [365]  (8.51 ns)

 <State 98>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_75_17', main.cpp:46) [383]  (8.51 ns)

 <State 99>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_75_19', main.cpp:46) [401]  (8.51 ns)

 <State 100>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_75_21', main.cpp:46) [419]  (8.51 ns)

 <State 101>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_75_23', main.cpp:46) [437]  (8.51 ns)

 <State 102>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_75_25', main.cpp:46) [455]  (8.51 ns)

 <State 103>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_75_27', main.cpp:46) [473]  (8.51 ns)

 <State 104>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_75_29', main.cpp:46) [491]  (8.51 ns)

 <State 105>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_temp_V_addr_31', main.cpp:46) [493]  (0 ns)
	'store' operation (main.cpp:46) of variable 'tmp_123_29', main.cpp:46 on array 'output_temp.V', main.cpp:23 [494]  (3.25 ns)

 <State 106>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', main.cpp:51) [512]  (0 ns)
	'getelementptr' operation ('output_temp_V_addr', main.cpp:53) [521]  (0 ns)
	'load' operation ('__Val2__', main.cpp:53) on array 'output_temp.V', main.cpp:23 [522]  (3.25 ns)

 <State 107>: 5.81ns
The critical path consists of the following:
	'load' operation ('__Val2__', main.cpp:53) on array 'output_temp.V', main.cpp:23 [522]  (3.25 ns)
	'sub' operation ('tmp_41', main.cpp:53) [525]  (2.55 ns)

 <State 108>: 8.52ns
The critical path consists of the following:
	'select' operation ('__Val2__', main.cpp:53) [526]  (0.698 ns)
	'cttz' operation ('num_zeros', main.cpp:53) [528]  (3.4 ns)
	'shl' operation ('tmp32.V', main.cpp:53) [529]  (4.42 ns)

 <State 109>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', main.cpp:53) [530]  (6.41 ns)

 <State 110>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', main.cpp:53) [530]  (6.41 ns)

 <State 111>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', main.cpp:53) [530]  (6.41 ns)

 <State 112>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', main.cpp:53) [530]  (6.41 ns)

 <State 113>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', main.cpp:53) [530]  (6.41 ns)

 <State 114>: 7.96ns
The critical path consists of the following:
	'uitofp' operation ('f', main.cpp:53) [530]  (6.41 ns)
	'icmp' operation ('tmp_42', main.cpp:53) [533]  (1.55 ns)

 <State 115>: 4.37ns
The critical path consists of the following:
	'sub' operation ('tmp_69', main.cpp:53) [535]  (0 ns)
	'add' operation ('p_Repl2_12_trunc', main.cpp:53) [537]  (3.67 ns)
	'select' operation ('p_03_i', main.cpp:53) [541]  (0.698 ns)
	axis write on port 'output_data' (main.cpp:53) [544]  (0 ns)

 <State 116>: 0ns
The critical path consists of the following:

 <State 117>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
