INFO-FLOW: Workspace /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project/solution1 opened at Mon Oct 27 18:38:00 EDT 2025
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 0.2 sec.
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.26 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       send_msg_by_id WARNING @200-1998@%s%s ../../heston_mc_tb.cpp /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project/solution /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project 
WARNING: [HLS 200-1998] cannot find relative file path '../../heston_mc_tb.cpp' in directory(s): /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project/solution /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       send_msg_by_id ERROR @200-627@ 
ERROR: [HLS 200-627] Cannot find C test bench. Please specify test bench files using 'add_files -tb'.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 0.36 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project/solution1 opened at Mon Oct 27 18:38:41 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.18 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.22 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.28 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 2.87 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.44 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.87 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 3.25 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project/solution1 opened at Mon Oct 27 18:39:28 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.19 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.28 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 2.75 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.39 seconds. CPU system time: 0.35 seconds. Elapsed time: 2.75 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 3.12 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project/solution1 opened at Tue Oct 28 11:48:56 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.18 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.28 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 2.74 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.44 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.74 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 3.11 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project/solution1 opened at Tue Oct 28 11:49:16 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.18 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.27 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 13.41 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 12.51 seconds. CPU system time: 0.88 seconds. Elapsed time: 13.41 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 13.78 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project/solution1 opened at Tue Oct 28 11:55:53 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.19 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.28 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 15.77 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 14.8 seconds. CPU system time: 0.94 seconds. Elapsed time: 15.77 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 16.14 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project/solution1 opened at Tue Oct 28 12:01:08 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.19 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.28 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source run_sim.tcl 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       ap_source done; error code: 1; 838.58 sec.
Command     csim_design done; error code: 1; 860.48 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 858.4 seconds. CPU system time: 1.66 seconds. Elapsed time: 860.48 seconds; current allocated memory: 8.000 MB.
Command   ap_source done; error code: 1; 860.85 sec.
Command vitis_hls_bin done; error code: 1; 860.86 sec.
INFO-FLOW: Workspace /home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project/solution1 opened at Tue Oct 28 12:22:01 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.19 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.24 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.28 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source run_sim.tcl 
INFO-FLOW: Workspace /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1 opened at Thu Oct 30 11:16:06 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.22 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.27 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.31 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 43.68 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 65.79 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 63.89 seconds. CPU system time: 1.71 seconds. Elapsed time: 65.79 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 249.480 MB.
Execute         set_directive_top heston_mc_kernel -name=heston_mc_kernel 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'Mersenne_Twister.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Mersenne_Twister.cpp as C++
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang Mersenne_Twister.cpp -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json -E -std=c++11 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp std=c++11 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp std=c++11 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp std=c++11 -target fpga  
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -std=c++11 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.bc -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'heston_mc.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling heston_mc.cpp as C++
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang heston_mc.cpp -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json -E -std=c++11 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp std=c++11 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.03 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp std=c++11 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.1 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp std=c++11 -target fpga  
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.75 sec.
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -std=c++11 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.bc -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 24.46 seconds. CPU system time: 2.13 seconds. Elapsed time: 26.64 seconds; current allocated memory: 255.336 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.g.bc" "/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.g.bc"  
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.g.bc /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.g.bc -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.0.bc > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         run_link_or_opt -opt -out /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.13 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.29 sec.
Execute         run_link_or_opt -opt -out /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=heston_mc_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=heston_mc_kernel -reflow-float-conversion -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.51 sec.
Execute         run_link_or_opt -out /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         run_link_or_opt -opt -out /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=heston_mc_kernel 
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=heston_mc_kernel -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.15 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=heston_mc_kernel -mllvm -hls-db-dir -mllvm /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       elaborate done; error code: 1; 34.01 sec.
Command     csynth_design done; error code: 1; 34.05 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26.51 seconds. CPU system time: 2.46 seconds. Elapsed time: 34.05 seconds; current allocated memory: 13.914 MB.
Command   ap_source done; error code: 1; 100.25 sec.
Command vitis_hls_bin done; error code: 1; 100.26 sec.
INFO-FLOW: Workspace /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1 opened at Thu Oct 30 11:19:54 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.19 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.24 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.29 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source run_sim.tcl 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       ap_source done; error code: 1; 23.98 sec.
Command     csim_design done; error code: 1; 45.54 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 43.84 seconds. CPU system time: 1.57 seconds. Elapsed time: 45.54 seconds; current allocated memory: 8.000 MB.
Command   ap_source done; error code: 1; 45.92 sec.
Command vitis_hls_bin done; error code: 1; 45.93 sec.
INFO-FLOW: Workspace /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1 opened at Thu Oct 30 11:27:33 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.18 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.28 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 15.59 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 14.57 seconds. CPU system time: 1.01 seconds. Elapsed time: 15.59 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.97 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1 opened at Thu Oct 30 11:33:06 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.18 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.28 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 1.15 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 22.88 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 20.07 seconds. CPU system time: 1.62 seconds. Elapsed time: 22.88 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 23.27 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1 opened at Thu Oct 30 11:39:18 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.19 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.24 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.3 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 43.38 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 64.99 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 63.25 seconds. CPU system time: 1.57 seconds. Elapsed time: 64.99 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 223.492 MB.
Execute         set_directive_top heston_mc_kernel -name=heston_mc_kernel 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'Mersenne_Twister.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Mersenne_Twister.cpp as C++
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang Mersenne_Twister.cpp -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json -E -std=c++11 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp std=c++11 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp std=c++11 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp std=c++11 -target fpga  
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -std=c++11 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.bc -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'heston_mc.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling heston_mc.cpp as C++
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang heston_mc.cpp -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json -E -std=c++11 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp std=c++11 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.01 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp std=c++11 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.22 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp std=c++11 -target fpga  
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.clang-tidy.loop-label.err.log
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command         clang_tidy done; error code: 1; 2.86 sec.
Command       elaborate done; error code: 1; 15.71 sec.
Command     csynth_design done; error code: 1; 15.75 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.33 seconds. CPU system time: 1.4 seconds. Elapsed time: 15.75 seconds; current allocated memory: 9.656 MB.
Command   ap_source done; error code: 1; 81.14 sec.
Command vitis_hls_bin done; error code: 1; 81.14 sec.
INFO: [Common 17-344] 'source' was cancelled
WARNING: [Common 17-259] Unknown Tcl command 'clear' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
Execute cleanup_all 
INFO-FLOW: Workspace /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1 opened at Thu Oct 30 11:45:17 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.19 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.24 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.3 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 52.47 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 74 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 72.2 seconds. CPU system time: 1.69 seconds. Elapsed time: 74 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 223.492 MB.
Execute         set_directive_top heston_mc_kernel -name=heston_mc_kernel 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'Mersenne_Twister.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Mersenne_Twister.cpp as C++
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang Mersenne_Twister.cpp -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json -E -std=c++11 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp std=c++11 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp std=c++11 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp std=c++11 -target fpga  
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -std=c++11 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.bc -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'heston_mc.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling heston_mc.cpp as C++
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang heston_mc.cpp -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json -E -std=c++11 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp std=c++11 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.9 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp std=c++11 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.09 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp std=c++11 -target fpga  
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.76 sec.
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.xilinx-dataflow-lawyer.err.log
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       elaborate done; error code: 1; 20.32 sec.
Command     csynth_design done; error code: 1; 20.35 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18.67 seconds. CPU system time: 1.68 seconds. Elapsed time: 20.35 seconds; current allocated memory: 12.953 MB.
Command   ap_source done; error code: 1; 94.74 sec.
Command vitis_hls_bin done; error code: 1; 94.75 sec.
INFO: [Common 17-344] 'source' was cancelled
Execute cleanup_all 
INFO-FLOW: Workspace /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1 opened at Thu Oct 30 11:47:38 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.18 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.28 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 53.38 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 76 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 74.29 seconds. CPU system time: 1.6 seconds. Elapsed time: 76 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 223.492 MB.
Execute         set_directive_top heston_mc_kernel -name=heston_mc_kernel 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'Mersenne_Twister.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Mersenne_Twister.cpp as C++
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang Mersenne_Twister.cpp -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json -E -std=c++11 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp std=c++11 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp std=c++11 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp std=c++11 -target fpga  
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp -std=c++11 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.bc -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'heston_mc.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling heston_mc.cpp as C++
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang heston_mc.cpp -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json -E -std=c++11 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp std=c++11 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.18 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp std=c++11 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/all.directive.json -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.18 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp std=c++11 -target fpga  
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.82 sec.
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp -std=c++11 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.bc -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 24.69 seconds. CPU system time: 2.18 seconds. Elapsed time: 26.9 seconds; current allocated memory: 229.426 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.g.bc" "/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.g.bc"  
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/Mersenne_Twister.g.bc /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/heston_mc.g.bc -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.0.bc > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.12 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.06 sec.
Execute         run_link_or_opt -opt -out /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=heston_mc_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=heston_mc_kernel -reflow-float-conversion -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.49 sec.
Execute         run_link_or_opt -out /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         run_link_or_opt -opt -out /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=heston_mc_kernel 
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=heston_mc_kernel -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.14 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=heston_mc_kernel -mllvm -hls-db-dir -mllvm /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e 2> /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 89,331 Compile/Link /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 89,331 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 57,569 Unroll/Inline (step 1) /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 57,569 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 27,764 Unroll/Inline (step 2) /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 27,764 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 27,575 Unroll/Inline (step 3) /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 27,575 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 26,972 Unroll/Inline (step 4) /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,972 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 32,640 Array/Struct (step 1) /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 32,640 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 27,003 Array/Struct (step 2) /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 27,003 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 27,003 Array/Struct (step 3) /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 27,003 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 27,003 Array/Struct (step 4) /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 27,003 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 27,006 Array/Struct (step 5) /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 27,006 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 26,932 Performance (step 1) /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,932 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 26,931 Performance (step 2) /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,931 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 26,931 Performance (step 3) /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,931 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 26,931 Performance (step 4) /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,931 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 27,131 HW Transforms (step 1) /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 27,131 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 26,333 HW Transforms (step 2) /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,333 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'rng_state' into disaggregation list because there's array-partition pragma applied on the struct field (heston_mc.cpp:92:9)
INFO: [HLS 214-210] Disaggregating variable 'rng_state' (heston_mc.cpp:91:11)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_547_20' is marked as complete unroll implied by the pipeline pragma (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:547:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_539_19' is marked as complete unroll implied by the pipeline pragma (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:539:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_525_17' is marked as complete unroll implied by the pipeline pragma (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:525:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_268_2' is marked as complete unroll implied by the pipeline pragma (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:268:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_240_1' is marked as complete unroll implied by the pipeline pragma (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:240:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_1' is marked as complete unroll implied by the pipeline pragma (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_703_1' is marked as complete unroll implied by the pipeline pragma (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_log_apfixed.h:703:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_12_1' is marked as complete unroll implied by the pipeline pragma (Mersenne_Twister.cpp:12:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_547_20' (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:547:36) in function 'exp_reduce::exp<65, 33>' completely with a factor of 64 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_539_19' (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:539:28) in function 'exp_reduce::exp<65, 33>' completely with a factor of 27 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_525_17' (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:525:28) in function 'exp_reduce::exp<65, 33>' completely with a factor of 65 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_268_2' (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:268:27) in function 'sqrt_fixed<65, 33>' completely with a factor of 33 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_240_1' (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:240:27) in function 'sqrt_fixed<65, 33>' completely with a factor of 17 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_1' (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61:22) in function 'cordic_apfixed::cordic_circ_apfixed<34, 3, 0>' completely with a factor of 34 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:53:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_61_1' (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61:22) in function 'cordic_apfixed::cordic_circ_apfixed<34, 3, 0>' has been removed because the loop is unrolled completely (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:53:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_268_2' (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:268:27) in function 'sqrt_fixed<64, 32>' completely with a factor of 33 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_240_1' (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:240:27) in function 'sqrt_fixed<64, 32>' completely with a factor of 16 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_703_1' (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_log_apfixed.h:703:31) in function 'log_apfixed_reduce::log<32, 16>' completely with a factor of 32 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_log_apfixed.h:474:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_268_2' (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:268:27) in function 'sqrt_fixed<32, 16>' completely with a factor of 17 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_240_1' (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:240:27) in function 'sqrt_fixed<32, 16>' completely with a factor of 8 (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_12_1' (Mersenne_Twister.cpp:12:26) in function 'mersenne_twister' completely with a factor of 623 (Mersenne_Twister.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'void log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>(ap_ufixed<24, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<15, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<15, -7, (ap_q_mode)5, (ap_o_mode)3, 0> log_apfixed_reduce::log_traits<2>::range_reduction<24>(ap_ufixed<24, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_log_apfixed.h:223:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<15, -7, (ap_q_mode)5, (ap_o_mode)3, 0> log_apfixed_reduce::log_traits<2>::range_reduction<24>(ap_ufixed<24, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> log_apfixed_reduce::log<32, 16>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>)' (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_log_apfixed.h:474:0)
INFO: [HLS 214-178] Inlining function 'void cordic_apfixed::circ_range_redux<32, 16, 33>(ap_ufixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<2>&, ap_ufixed<33, 1, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'void cordic_apfixed::generic_sincos<32, 16>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<((32) - (16)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<((32) - (16)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&) (.72)' (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:202:0)
INFO: [HLS 214-178] Inlining function 'void cordic_apfixed::generic_sincos<32, 16>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<((32) - (16)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<((32) - (16)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&) (.72)' into 'ap_fixed<((32) - (16)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0> hls::cos<32, 16>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>)' (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_math.h:1927:0)
INFO: [HLS 214-178] Inlining function 'void cordic_apfixed::generic_sincos<32, 16>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<((32) - (16)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<((32) - (16)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&) (.72)' into 'ap_fixed<((32) - (16)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0> hls::sin<32, 16>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>)' (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_math.h:1908:0)
INFO: [HLS 214-248] Applying array_partition to 'rng_state.state_array': Cyclic partitioning with factor 4 on dimension 1. (heston_mc.cpp:91:11)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.32 seconds. CPU system time: 0.76 seconds. Elapsed time: 7.21 seconds; current allocated memory: 230.336 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 230.336 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top heston_mc_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.0.bc -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.23 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 246.668 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.1.bc -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.25 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 251.816 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.g.1.bc to /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.o.1.bc -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.65 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:346:1) in function 'sqrt_fixed<65, 33>'... converting 230 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:346:1) in function 'sqrt_fixed<64, 32>'... converting 227 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:197:13) to (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h:346:1) in function 'sqrt_fixed<32, 16>'... converting 115 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (heston_mc.cpp:9:9) to (heston_mc.cpp:31:1) in function 'rng_box_muller'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_log_apfixed.h:702:42) to (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_log_apfixed.h:722:17) in function 'log_apfixed_reduce::log<32, 16>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:201:37) to (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_math.h:1913:3) in function 'hls::sin<32, 16>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:201:37) to (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_math.h:1932:3) in function 'hls::cos<32, 16>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:927:1) in function 'exp_reduce::exp<65, 33>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'cordic_apfixed::cordic_circ_apfixed<34, 3, 0>'... converting 94 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::cos<32, 16>' into 'rng_box_muller' (heston_mc.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sin<32, 16>' into 'rng_box_muller' (heston_mc.cpp:30) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<32, 16>' (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_log_apfixed.h:152:6)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<65, 33>' (/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h:527:1)...28 expression(s) balanced.
Command           transform done; 0.36 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 296.145 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.o.2.bc -o /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.92 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.92 seconds; current allocated memory: 424.629 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.43 sec.
Command       elaborate done; 36.54 sec.
Execute       ap_eval exec zip -j /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'heston_mc_kernel' ...
Execute         ap_set_top_model heston_mc_kernel 
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'log<32, 16>' to 'log_32_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<64, 32>' to 'sqrt_fixed_64_32_s'.
WARNING: [SYN 201-103] Legalizing function name 'cordic_circ_apfixed<34, 3, 0>' to 'cordic_circ_apfixed_34_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<65, 33>' to 'sqrt_fixed_65_33_s'.
WARNING: [SYN 201-103] Legalizing function name 'exp<65, 33>' to 'exp_65_33_s'.
Execute         get_model_list heston_mc_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model heston_mc_kernel 
Execute         preproc_iomode -model exp<65, 33> 
Execute         preproc_iomode -model heston_path_simulator 
Execute         preproc_iomode -model heston_path_simulator_Pipeline_TIME_STEPS 
Execute         preproc_iomode -model sqrt_fixed<65, 33> 
Execute         preproc_iomode -model rng_box_muller 
Execute         preproc_iomode -model cordic_circ_apfixed<34, 3, 0> 
Execute         preproc_iomode -model sqrt_fixed<64, 32> 
Execute         preproc_iomode -model log<32, 16> 
Execute         preproc_iomode -model sqrt_fixed<32, 16> 
Execute         preproc_iomode -model mersenne_twister 
Execute         get_model_list heston_mc_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: mersenne_twister {sqrt_fixed<32, 16>} {log<32, 16>} {sqrt_fixed<64, 32>} {cordic_circ_apfixed<34, 3, 0>} rng_box_muller {sqrt_fixed<65, 33>} heston_path_simulator_Pipeline_TIME_STEPS heston_path_simulator {exp<65, 33>} heston_mc_kernel
INFO-FLOW: Configuring Module : mersenne_twister ...
Execute         set_default_model mersenne_twister 
Execute         apply_spec_resource_limit mersenne_twister 
INFO-FLOW: Configuring Module : sqrt_fixed<32, 16> ...
Execute         set_default_model sqrt_fixed<32, 16> 
Execute         apply_spec_resource_limit sqrt_fixed<32, 16> 
INFO-FLOW: Configuring Module : log<32, 16> ...
Execute         set_default_model log<32, 16> 
Execute         apply_spec_resource_limit log<32, 16> 
INFO-FLOW: Configuring Module : sqrt_fixed<64, 32> ...
Execute         set_default_model sqrt_fixed<64, 32> 
Execute         apply_spec_resource_limit sqrt_fixed<64, 32> 
INFO-FLOW: Configuring Module : cordic_circ_apfixed<34, 3, 0> ...
Execute         set_default_model cordic_circ_apfixed<34, 3, 0> 
Execute         apply_spec_resource_limit cordic_circ_apfixed<34, 3, 0> 
INFO-FLOW: Configuring Module : rng_box_muller ...
Execute         set_default_model rng_box_muller 
Execute         apply_spec_resource_limit rng_box_muller 
INFO-FLOW: Configuring Module : sqrt_fixed<65, 33> ...
Execute         set_default_model sqrt_fixed<65, 33> 
Execute         apply_spec_resource_limit sqrt_fixed<65, 33> 
INFO-FLOW: Configuring Module : heston_path_simulator_Pipeline_TIME_STEPS ...
Execute         set_default_model heston_path_simulator_Pipeline_TIME_STEPS 
Execute         apply_spec_resource_limit heston_path_simulator_Pipeline_TIME_STEPS 
INFO-FLOW: Configuring Module : heston_path_simulator ...
Execute         set_default_model heston_path_simulator 
Execute         apply_spec_resource_limit heston_path_simulator 
INFO-FLOW: Configuring Module : exp<65, 33> ...
Execute         set_default_model exp<65, 33> 
Execute         apply_spec_resource_limit exp<65, 33> 
INFO-FLOW: Configuring Module : heston_mc_kernel ...
Execute         set_default_model heston_mc_kernel 
Execute         apply_spec_resource_limit heston_mc_kernel 
INFO-FLOW: Model list for preprocess: mersenne_twister {sqrt_fixed<32, 16>} {log<32, 16>} {sqrt_fixed<64, 32>} {cordic_circ_apfixed<34, 3, 0>} rng_box_muller {sqrt_fixed<65, 33>} heston_path_simulator_Pipeline_TIME_STEPS heston_path_simulator {exp<65, 33>} heston_mc_kernel
INFO-FLOW: Preprocessing Module: mersenne_twister ...
Execute         set_default_model mersenne_twister 
Execute         cdfg_preprocess -model mersenne_twister 
Execute         rtl_gen_preprocess mersenne_twister 
INFO-FLOW: Preprocessing Module: sqrt_fixed<32, 16> ...
Execute         set_default_model sqrt_fixed<32, 16> 
Execute         cdfg_preprocess -model sqrt_fixed<32, 16> 
Execute         rtl_gen_preprocess sqrt_fixed<32, 16> 
INFO-FLOW: Preprocessing Module: log<32, 16> ...
Execute         set_default_model log<32, 16> 
Execute         cdfg_preprocess -model log<32, 16> 
Execute         rtl_gen_preprocess log<32, 16> 
INFO-FLOW: Preprocessing Module: sqrt_fixed<64, 32> ...
Execute         set_default_model sqrt_fixed<64, 32> 
Execute         cdfg_preprocess -model sqrt_fixed<64, 32> 
Execute         rtl_gen_preprocess sqrt_fixed<64, 32> 
INFO-FLOW: Preprocessing Module: cordic_circ_apfixed<34, 3, 0> ...
Execute         set_default_model cordic_circ_apfixed<34, 3, 0> 
Execute         cdfg_preprocess -model cordic_circ_apfixed<34, 3, 0> 
Execute         rtl_gen_preprocess cordic_circ_apfixed<34, 3, 0> 
INFO-FLOW: Preprocessing Module: rng_box_muller ...
Execute         set_default_model rng_box_muller 
Execute         cdfg_preprocess -model rng_box_muller 
Execute         rtl_gen_preprocess rng_box_muller 
INFO-FLOW: Preprocessing Module: sqrt_fixed<65, 33> ...
Execute         set_default_model sqrt_fixed<65, 33> 
Execute         cdfg_preprocess -model sqrt_fixed<65, 33> 
Execute         rtl_gen_preprocess sqrt_fixed<65, 33> 
INFO-FLOW: Preprocessing Module: heston_path_simulator_Pipeline_TIME_STEPS ...
Execute         set_default_model heston_path_simulator_Pipeline_TIME_STEPS 
Execute         cdfg_preprocess -model heston_path_simulator_Pipeline_TIME_STEPS 
Execute         rtl_gen_preprocess heston_path_simulator_Pipeline_TIME_STEPS 
INFO-FLOW: Preprocessing Module: heston_path_simulator ...
Execute         set_default_model heston_path_simulator 
Execute         cdfg_preprocess -model heston_path_simulator 
Execute         rtl_gen_preprocess heston_path_simulator 
INFO-FLOW: Preprocessing Module: exp<65, 33> ...
Execute         set_default_model exp<65, 33> 
Execute         cdfg_preprocess -model exp<65, 33> 
Execute         rtl_gen_preprocess exp<65, 33> 
INFO-FLOW: Preprocessing Module: heston_mc_kernel ...
Execute         set_default_model heston_mc_kernel 
Execute         cdfg_preprocess -model heston_mc_kernel 
Execute         rtl_gen_preprocess heston_mc_kernel 
INFO-FLOW: Model list for synthesis: mersenne_twister {sqrt_fixed<32, 16>} {log<32, 16>} {sqrt_fixed<64, 32>} {cordic_circ_apfixed<34, 3, 0>} rng_box_muller {sqrt_fixed<65, 33>} heston_path_simulator_Pipeline_TIME_STEPS heston_path_simulator {exp<65, 33>} heston_mc_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mersenne_twister' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model mersenne_twister 
Execute         schedule -model mersenne_twister 
INFO-FLOW: Workspace /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1 opened at Thu Oct 30 11:57:43 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.18 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.28 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 3.13 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.72 seconds. CPU system time: 0.39 seconds. Elapsed time: 3.13 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 3.5 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1 opened at Thu Oct 30 11:58:58 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.19 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.28 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 5.62 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5 seconds. CPU system time: 0.62 seconds. Elapsed time: 5.62 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 6 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/jbonfigs/EECE5698_FinalProject/heston_mc_project/solution1 opened at Thu Oct 30 12:05:54 EDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command         create_platform done; 0.19 sec.
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.24 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=64 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute       config_rtl -reset=all 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
Execute       config_rtl -reset_async=1 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=low 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
Execute       config_rtl -reset_level=low 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -effort=high 
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
Execute       config_schedule -effort=high 
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Command     open_solution done; 0.28 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute     config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
Execute     config_schedule -effort high -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source run_sim.tcl 
