/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  reg [20:0] _02_;
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [6:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  reg [2:0] celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [24:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_28z = celloutsig_0_0z[6] ? celloutsig_0_1z : celloutsig_0_23z;
  assign celloutsig_1_15z = ~(celloutsig_1_6z | celloutsig_1_11z[4]);
  assign celloutsig_0_24z = ~(celloutsig_0_1z | in_data[61]);
  assign celloutsig_0_40z = _00_ | ~(celloutsig_0_27z[1]);
  assign celloutsig_0_4z = celloutsig_0_2z[2] | ~(celloutsig_0_0z[4]);
  assign celloutsig_0_51z = celloutsig_0_48z | ~(celloutsig_0_36z);
  assign celloutsig_1_2z = celloutsig_1_1z | ~(celloutsig_1_1z);
  reg [7:0] _10_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _10_ <= 8'h00;
    else _10_ <= { celloutsig_0_33z, celloutsig_0_20z };
  assign { _01_[7:2], _00_, _01_[0] } = _10_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 21'h000000;
    else _02_ <= { in_data[57:48], celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_6z = celloutsig_0_5z / { 1'h1, celloutsig_0_5z[3:1], in_data[0] };
  assign celloutsig_0_9z = { celloutsig_0_2z[1:0], celloutsig_0_4z } / { 1'h1, celloutsig_0_0z[1:0] };
  assign celloutsig_0_48z = { celloutsig_0_30z[1], celloutsig_0_28z, celloutsig_0_39z } == { celloutsig_0_26z, celloutsig_0_12z, celloutsig_0_40z };
  assign celloutsig_0_22z = { celloutsig_0_15z[5:3], celloutsig_0_7z } == { celloutsig_0_15z[3:2], celloutsig_0_21z, celloutsig_0_12z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_8z } === in_data[112:105];
  assign celloutsig_0_1z = celloutsig_0_0z[2:0] === in_data[69:67];
  assign celloutsig_0_13z = { celloutsig_0_6z, celloutsig_0_10z } === { celloutsig_0_6z[3:0], celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_7z = { in_data[75:28], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z } > { in_data[56:9], celloutsig_0_0z };
  assign celloutsig_1_8z = { in_data[123:120], celloutsig_1_5z, celloutsig_1_6z } > { in_data[161:157], celloutsig_1_3z };
  assign celloutsig_0_23z = { celloutsig_0_9z[2:1], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_20z } > { celloutsig_0_0z[11:10], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_1_4z = ! { celloutsig_1_0z[23:3], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_21z = ! { celloutsig_0_15z[6], celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_5z = { in_data[146:111], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z } < in_data[191:153];
  assign celloutsig_0_0z = in_data[23:11] % { 1'h1, in_data[54:43] };
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z } % { 1'h1, celloutsig_1_0z[19:17] };
  assign celloutsig_0_15z = { celloutsig_0_14z[5:1], 1'h0, celloutsig_0_7z } % { 1'h1, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_27z = celloutsig_0_6z[4:1] % { 1'h1, celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[154] ? { in_data[177:155], 1'h1, in_data[153] } : in_data[135:111];
  assign celloutsig_1_17z = celloutsig_1_12z[9] ? { celloutsig_1_0z[14:11], celloutsig_1_6z } : { celloutsig_1_11z[3:2], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_15z };
  assign celloutsig_0_66z = celloutsig_0_14z[6:4] != celloutsig_0_5z[3:1];
  assign celloutsig_0_17z = { celloutsig_0_2z[1], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_14z[8:1], 1'h0, celloutsig_0_10z } != { celloutsig_0_0z[4:2], celloutsig_0_14z[8:1], 1'h0, celloutsig_0_2z };
  assign celloutsig_0_10z = { in_data[50], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z } !== celloutsig_0_0z[7:2];
  assign celloutsig_1_6z = & { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z[11] };
  assign celloutsig_0_26z = & _02_[14:12];
  assign celloutsig_0_39z = | { celloutsig_0_14z[8:1], celloutsig_0_10z };
  assign celloutsig_0_11z = | { celloutsig_0_6z[0], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[4:2] >> { celloutsig_0_0z[3:2], celloutsig_0_1z };
  assign celloutsig_0_33z = _02_[9:3] << { _02_[6:5], celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_28z };
  assign celloutsig_1_11z = { celloutsig_1_9z[3:1], celloutsig_1_10z, celloutsig_1_1z } << { celloutsig_1_0z[10:7], celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_0z[10:6], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_10z } << { in_data[183:174], celloutsig_1_1z };
  assign celloutsig_0_30z = celloutsig_0_15z[6:3] << { celloutsig_0_9z[1:0], celloutsig_0_22z, celloutsig_0_20z };
  assign celloutsig_0_5z = { in_data[32:29], celloutsig_0_1z } <<< celloutsig_0_0z[11:7];
  assign celloutsig_0_63z = ~((celloutsig_0_19z & celloutsig_0_21z) | celloutsig_0_28z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[9] & celloutsig_1_0z[13]) | celloutsig_1_0z[0]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z[5] & celloutsig_1_1z) | celloutsig_1_2z);
  assign celloutsig_0_8z = ~((celloutsig_0_0z[12] & celloutsig_0_0z[0]) | celloutsig_0_1z);
  assign celloutsig_1_19z = ~((celloutsig_1_11z[3] & celloutsig_1_4z) | celloutsig_1_0z[21]);
  assign celloutsig_0_12z = ~((celloutsig_0_11z & celloutsig_0_6z[3]) | celloutsig_0_6z[3]);
  assign celloutsig_0_19z = ~((celloutsig_0_17z & celloutsig_0_6z[2]) | celloutsig_0_15z[0]);
  assign celloutsig_0_20z = ~((_02_[6] & celloutsig_0_10z) | celloutsig_0_7z);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_65z = 3'h0;
    else if (!clkin_data[64]) celloutsig_0_65z = { celloutsig_0_63z, celloutsig_0_12z, celloutsig_0_51z };
  assign celloutsig_0_36z = ~((celloutsig_0_28z & celloutsig_0_8z) | (in_data[60] & celloutsig_0_11z));
  assign celloutsig_1_18z = ~((celloutsig_1_17z[4] & celloutsig_1_2z) | (celloutsig_1_11z[2] & celloutsig_1_11z[4]));
  assign celloutsig_0_16z = ~((celloutsig_0_2z[2] & celloutsig_0_7z) | (celloutsig_0_14z[4] & celloutsig_0_13z));
  assign { celloutsig_0_14z[7], celloutsig_0_14z[8], celloutsig_0_14z[6:1] } = { celloutsig_0_13z, celloutsig_0_9z[1], celloutsig_0_0z[7:2] } ^ { celloutsig_0_0z[5], celloutsig_0_0z[6], celloutsig_0_0z[4:3], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_13z };
  assign _01_[1] = _00_;
  assign celloutsig_0_14z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
