# Design of both Synchronous & Asynchronous FIFOs