#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0081CF98 .scope module, "SRAMtest" "SRAMtest" 2 6;
 .timescale 0 0;
v0081B8E8_0 .net "WrEn", 0 0, v0081E028_0; 1 drivers
v0081B940_0 .net "adx", 10 0, v00818DF0_0; 1 drivers
v006DE920_0 .net "clk", 0 0, v00818720_0; 1 drivers
RS_006E404C .resolv tri, L_006DECE8, L_006DEDF0, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
v006DEF50_0 .net8 "data", 15 0, RS_006E404C; 2 drivers
S_0081D790 .scope module, "SRAM" "SRAM2Kby16" 2 14, 3 5, S_0081CF98;
 .timescale 0 0;
v008133D8 .array "SRAM", 0 2047, 15 0;
v00813430_0 .alias "WrEn", 0 0, v0081B8E8_0;
v00813488_0 .net *"_s0", 15 0, L_006DEA80; 1 drivers
v0081EE60_0 .net *"_s2", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v0081EEB8_0 .alias "adx", 10 0, v0081B940_0;
v0081EF10_0 .alias "clk", 0 0, v006DE920_0;
v0081EF68_0 .alias "data", 15 0, v006DEF50_0;
E_0081EB78 .event posedge, v00818720_0;
L_006DEA80 .array/port v008133D8, v00818DF0_0;
L_006DECE8 .functor MUXZ 16, C4<zzzzzzzzzzzzzzzz>, L_006DEA80, v0081E028_0, C4<>;
S_0081D460 .scope module, "tester" "SRAMtester" 2 17, 2 29, S_0081CF98;
 .timescale 0 0;
P_0081E8DC .param/l "d" 2 34, +C4<010100>;
v0081E028_0 .var "WrEn", 0 0;
v0081DEC0_0 .net *"_s0", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v00818DF0_0 .var "adx", 10 0;
v00818720_0 .var "clk", 0 0;
v00814630_0 .alias "data", 15 0, v006DEF50_0;
v00814688_0 .var "i", 31 0;
v008146E0_0 .var "out", 15 0;
L_006DEDF0 .functor MUXZ 16, v008146E0_0, C4<zzzzzzzzzzzzzzzz>, v0081E028_0, C4<>;
    .scope S_0081D790;
T_0 ;
    %wait E_0081EB78;
    %load/v 8, v00813430_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %load/v 8, v0081EF68_0, 16;
    %ix/getv 3, v0081EEB8_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v008133D8, 8, 16;
t_0 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0081D790;
T_1 ;
    %movi 8, 47, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 10, 0;
   %set/av v008133D8, 8, 16;
    %end;
    .thread T_1;
    .scope S_0081D460;
T_2 ;
    %delay 10, 0;
    %load/v 8, v00818720_0, 1;
    %inv 8, 1;
    %set/v v00818720_0, 8, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0081D460;
T_3 ;
    %vpi_call 2 43 "$display", "clk \011 WrEn \011 adx \011\011 data \011\011 out Time ";
    %delay 20, 0;
    %set/v v00818720_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0081D460;
T_4 ;
    %vpi_call 2 51 "$monitor", "%b \011 %b \011 %b \011 %b", v00818720_0, v0081E028_0, v00818DF0_0, v00814630_0, $time;
    %set/v v0081E028_0, 1, 1;
    %set/v v00818DF0_0, 0, 11;
    %set/v v008146E0_0, 0, 16;
    %delay 200, 0;
    %set/v v0081E028_0, 0, 1;
    %set/v v00814688_0, 0, 32;
T_4.0 ;
    %load/v 8, v00814688_0, 32;
   %cmpi/u 8, 128, 32;
    %jmp/0xz T_4.1, 5;
    %load/v 8, v00814688_0, 32;
    %set/v v00818DF0_0, 8, 11;
    %movi 8, 127, 33;
    %load/v 41, v00814688_0, 32;
    %mov 73, 0, 1;
    %sub 8, 41, 33;
    %set/v v008146E0_0, 8, 16;
    %delay 20, 0;
    %ix/load 0, 1, 0;
    %load/vp0 8, v00814688_0, 32;
    %set/v v00814688_0, 8, 32;
    %jmp T_4.0;
T_4.1 ;
    %set/v v0081E028_0, 1, 1;
    %set/v v00814688_0, 0, 32;
T_4.2 ;
    %load/v 8, v00814688_0, 32;
   %cmpi/u 8, 128, 32;
    %jmp/0xz T_4.3, 5;
    %load/v 8, v00814688_0, 32;
    %set/v v00818DF0_0, 8, 11;
    %delay 20, 0;
    %ix/load 0, 1, 0;
    %load/vp0 8, v00814688_0, 32;
    %set/v v00814688_0, 8, 32;
    %jmp T_4.2;
T_4.3 ;
    %delay 40, 0;
    %vpi_call 2 66 "$stop";
    %vpi_call 2 67 "$finish";
    %end;
    .thread T_4;
    .scope S_0081CF98;
T_5 ;
    %vpi_call 2 23 "$dumpfile", "SRAMtest.vcd";
    %vpi_call 2 24 "$dumpvars", 2'sb01, S_0081D790;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "SRAMtest.v";
    "./SRAM2Kby16.v";
