Loading plugins phase: Elapsed time ==> 0s.270ms
Initializing data phase: Elapsed time ==> 1s.876ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Milo\Documents\PSoC Creator\DPI_Desktop_Tester\DPI_Desktop_Tester.cydsn\DPI_Desktop_Tester.cyprj -d CY8C3866AXI-040 -s C:\Users\Milo\Documents\PSoC Creator\DPI_Desktop_Tester\DPI_Desktop_Tester.cydsn\Generated_Source\PSoC3 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.085ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.107ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  DPI_Desktop_Tester.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Milo\Documents\PSoC Creator\DPI_Desktop_Tester\DPI_Desktop_Tester.cydsn\DPI_Desktop_Tester.cyprj -dcpsoc3 DPI_Desktop_Tester.v -verilog
======================================================================

======================================================================
Compiling:  DPI_Desktop_Tester.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Milo\Documents\PSoC Creator\DPI_Desktop_Tester\DPI_Desktop_Tester.cydsn\DPI_Desktop_Tester.cyprj -dcpsoc3 DPI_Desktop_Tester.v -verilog
======================================================================

======================================================================
Compiling:  DPI_Desktop_Tester.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Milo\Documents\PSoC Creator\DPI_Desktop_Tester\DPI_Desktop_Tester.cydsn\DPI_Desktop_Tester.cyprj -dcpsoc3 -verilog DPI_Desktop_Tester.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Jul 17 14:36:49 2014


======================================================================
Compiling:  DPI_Desktop_Tester.v
Program  :   vpp
Options  :    -yv2 -q10 DPI_Desktop_Tester.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Jul 17 14:36:49 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'DPI_Desktop_Tester.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  DPI_Desktop_Tester.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Milo\Documents\PSoC Creator\DPI_Desktop_Tester\DPI_Desktop_Tester.cydsn\DPI_Desktop_Tester.cyprj -dcpsoc3 -verilog DPI_Desktop_Tester.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Jul 17 14:36:50 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Milo\Documents\PSoC Creator\DPI_Desktop_Tester\DPI_Desktop_Tester.cydsn\codegentemp\DPI_Desktop_Tester.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\Milo\Documents\PSoC Creator\DPI_Desktop_Tester\DPI_Desktop_Tester.cydsn\codegentemp\DPI_Desktop_Tester.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  DPI_Desktop_Tester.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Milo\Documents\PSoC Creator\DPI_Desktop_Tester\DPI_Desktop_Tester.cydsn\DPI_Desktop_Tester.cyprj -dcpsoc3 -verilog DPI_Desktop_Tester.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Jul 17 14:36:51 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Milo\Documents\PSoC Creator\DPI_Desktop_Tester\DPI_Desktop_Tester.cydsn\codegentemp\DPI_Desktop_Tester.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\Milo\Documents\PSoC Creator\DPI_Desktop_Tester\DPI_Desktop_Tester.cydsn\codegentemp\DPI_Desktop_Tester.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\HMC5883L_I2C:bI2C_UDB:ctrl_hw_addr_en\
	\HMC5883L_I2C:bI2C_UDB:scl_went_high\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:lt\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:eq\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:gt\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:gte\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:lte\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:lt\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:gt\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:gte\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:lte\
	\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_59
	\HMC5883L_I2C:Net_1187\
	Net_60
	\HMC5883L_I2C:Net_1188\
	\HMC5883L_I2C:timeout_clk\
	Net_65
	\HMC5883L_I2C:Net_1191\
	Net_63
	Net_64
	\LIS331HH_SPI:BSPIM:mosi_after_ld\
	\LIS331HH_SPI:BSPIM:so_send\
	\LIS331HH_SPI:BSPIM:mosi_fin\
	\LIS331HH_SPI:BSPIM:mosi_cpha_0\
	\LIS331HH_SPI:BSPIM:mosi_cpha_1\
	\LIS331HH_SPI:BSPIM:pre_mosi\
	\LIS331HH_SPI:BSPIM:dpcounter_zero\
	\LIS331HH_SPI:BSPIM:control_7\
	\LIS331HH_SPI:BSPIM:control_6\
	\LIS331HH_SPI:BSPIM:control_5\
	\LIS331HH_SPI:BSPIM:control_4\
	\LIS331HH_SPI:BSPIM:control_3\
	\LIS331HH_SPI:BSPIM:control_2\
	\LIS331HH_SPI:BSPIM:control_1\
	\LIS331HH_SPI:BSPIM:control_0\
	\LIS331HH_SPI:Net_253\
	\LIS331HH_SPI:Net_274\
	\CONFIG_COM:BUART:reset_sr\
	Net_76
	Net_77
	\CONFIG_COM:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\CONFIG_COM:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\CONFIG_COM:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\CONFIG_COM:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_72
	\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:xeq\
	\CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:xlt\
	\CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:xlte\
	\CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:xgt\
	\CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:xgte\
	\CONFIG_COM:BUART:sRX:MODULE_7:lt\
	\CONFIG_COM:BUART:sRX:MODULE_7:eq\
	\CONFIG_COM:BUART:sRX:MODULE_7:gt\
	\CONFIG_COM:BUART:sRX:MODULE_7:gte\
	\CONFIG_COM:BUART:sRX:MODULE_7:lte\
	\DATA_COM:BUART:reset_sr\
	Net_119
	Net_120
	\DATA_COM:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_1\
	\DATA_COM:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_0\
	\DATA_COM:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\
	\DATA_COM:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_0\
	Net_126
	\DATA_COM:BUART:sRX:MODULE_11:g2:a0:gta_0\
	\DATA_COM:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_1\
	\DATA_COM:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_1\
	\DATA_COM:BUART:sRX:MODULE_12:g1:a0:gx:u0:lt_0\
	\DATA_COM:BUART:sRX:MODULE_12:g1:a0:gx:u0:gt_0\
	\DATA_COM:BUART:sRX:MODULE_12:g1:a0:gx:u0:lti_0\
	\DATA_COM:BUART:sRX:MODULE_12:g1:a0:gx:u0:gti_0\
	\DATA_COM:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_0\
	\DATA_COM:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_0\
	\DATA_COM:BUART:sRX:MODULE_12:g1:a0:xeq\
	\DATA_COM:BUART:sRX:MODULE_12:g1:a0:xlt\
	\DATA_COM:BUART:sRX:MODULE_12:g1:a0:xlte\
	\DATA_COM:BUART:sRX:MODULE_12:g1:a0:xgt\
	\DATA_COM:BUART:sRX:MODULE_12:g1:a0:xgte\
	\DATA_COM:BUART:sRX:MODULE_12:lt\
	\DATA_COM:BUART:sRX:MODULE_12:eq\
	\DATA_COM:BUART:sRX:MODULE_12:gt\
	\DATA_COM:BUART:sRX:MODULE_12:gte\
	\DATA_COM:BUART:sRX:MODULE_12:lte\


Deleted 118 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SDA_net_0
Aliasing tmpOE__SCL_net_0 to tmpOE__SDA_net_0
Aliasing tmpOE__RST_1_net_0 to tmpOE__SDA_net_0
Aliasing \HMC5883L_I2C:Net_1084\ to tmpOE__SDA_net_0
Aliasing \HMC5883L_I2C:Net_1085\ to tmpOE__SDA_net_0
Aliasing \HMC5883L_I2C:bI2C_UDB:status_6\ to zero
Aliasing \HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \HMC5883L_I2C:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \HMC5883L_I2C:bI2C_UDB:bus_busy\ to zero
Aliasing \HMC5883L_I2C:bI2C_UDB:lost_arb\ to zero
Aliasing \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \HMC5883L_I2C:sda_x_wire\
Aliasing \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__SDA_net_0
Aliasing \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\ to \HMC5883L_I2C:scl_x_wire\
Aliasing \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__SDA_net_0
Aliasing tmpOE__MISO_net_0 to tmpOE__SDA_net_0
Aliasing tmpOE__MOSI_net_0 to tmpOE__SDA_net_0
Aliasing tmpOE__SCLK_net_0 to tmpOE__SDA_net_0
Aliasing \LIS331HH_SPI:BSPIM:pol_supprt\ to zero
Aliasing \LIS331HH_SPI:BSPIM:tx_status_3\ to \LIS331HH_SPI:BSPIM:load_rx_data\
Aliasing \LIS331HH_SPI:BSPIM:tx_status_6\ to zero
Aliasing \LIS331HH_SPI:BSPIM:tx_status_5\ to zero
Aliasing \LIS331HH_SPI:BSPIM:rx_status_3\ to zero
Aliasing \LIS331HH_SPI:BSPIM:rx_status_2\ to zero
Aliasing \LIS331HH_SPI:BSPIM:rx_status_1\ to zero
Aliasing \LIS331HH_SPI:BSPIM:rx_status_0\ to zero
Aliasing \LIS331HH_SPI:Net_273\ to zero
Aliasing tmpOE__CS_net_0 to tmpOE__SDA_net_0
Aliasing \CONFIG_COM:BUART:tx_hd_send_break\ to zero
Aliasing \CONFIG_COM:BUART:HalfDuplexSend\ to zero
Aliasing \CONFIG_COM:BUART:FinalParityType_1\ to zero
Aliasing \CONFIG_COM:BUART:FinalParityType_0\ to zero
Aliasing \CONFIG_COM:BUART:FinalAddrMode_2\ to zero
Aliasing \CONFIG_COM:BUART:FinalAddrMode_1\ to zero
Aliasing \CONFIG_COM:BUART:FinalAddrMode_0\ to zero
Aliasing \CONFIG_COM:BUART:tx_ctrl_mark\ to zero
Aliasing \CONFIG_COM:BUART:tx_status_6\ to zero
Aliasing \CONFIG_COM:BUART:tx_status_5\ to zero
Aliasing \CONFIG_COM:BUART:tx_status_4\ to zero
Aliasing \CONFIG_COM:BUART:rx_count7_bit8_wire\ to zero
Aliasing \CONFIG_COM:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SDA_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \CONFIG_COM:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \CONFIG_COM:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to tmpOE__SDA_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \CONFIG_COM:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to tmpOE__SDA_net_0
Aliasing \CONFIG_COM:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \CONFIG_COM:BUART:rx_status_1\ to zero
Aliasing \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newb_2\ to tmpOE__SDA_net_0
Aliasing \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newb_1\ to tmpOE__SDA_net_0
Aliasing \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__SDA_net_0
Aliasing tmpOE__Rx_net_0 to tmpOE__SDA_net_0
Aliasing tmpOE__Tx_net_0 to tmpOE__SDA_net_0
Aliasing \DATA_COM:BUART:tx_hd_send_break\ to zero
Aliasing \DATA_COM:BUART:HalfDuplexSend\ to zero
Aliasing \DATA_COM:BUART:FinalParityType_1\ to zero
Aliasing \DATA_COM:BUART:FinalParityType_0\ to zero
Aliasing \DATA_COM:BUART:FinalAddrMode_2\ to zero
Aliasing \DATA_COM:BUART:FinalAddrMode_1\ to zero
Aliasing \DATA_COM:BUART:FinalAddrMode_0\ to zero
Aliasing \DATA_COM:BUART:tx_ctrl_mark\ to zero
Aliasing \DATA_COM:BUART:tx_status_6\ to zero
Aliasing \DATA_COM:BUART:tx_status_5\ to zero
Aliasing \DATA_COM:BUART:tx_status_4\ to zero
Aliasing \DATA_COM:BUART:rx_count7_bit8_wire\ to zero
Aliasing \DATA_COM:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SDA_net_0
Aliasing \DATA_COM:BUART:sRX:s23Poll:MODIN6_1\ to \DATA_COM:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \DATA_COM:BUART:sRX:s23Poll:MODIN6_0\ to \DATA_COM:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \DATA_COM:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ to zero
Aliasing \DATA_COM:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ to tmpOE__SDA_net_0
Aliasing \DATA_COM:BUART:sRX:s23Poll:MODIN7_1\ to \DATA_COM:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \DATA_COM:BUART:sRX:s23Poll:MODIN7_0\ to \DATA_COM:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \DATA_COM:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\ to tmpOE__SDA_net_0
Aliasing \DATA_COM:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\ to zero
Aliasing \DATA_COM:BUART:rx_status_1\ to zero
Aliasing \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newa_6\ to zero
Aliasing \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newa_5\ to zero
Aliasing \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newa_4\ to zero
Aliasing \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newb_6\ to zero
Aliasing \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newb_5\ to zero
Aliasing \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newb_4\ to zero
Aliasing \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newb_3\ to zero
Aliasing \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newb_2\ to tmpOE__SDA_net_0
Aliasing \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newb_1\ to tmpOE__SDA_net_0
Aliasing \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newb_0\ to zero
Aliasing \DATA_COM:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\ to tmpOE__SDA_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__SDA_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__SDA_net_0
Aliasing \HMC5883L_I2C:bI2C_UDB:scl_in_reg\\D\ to \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\\D\ to \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Aliasing \LIS331HH_SPI:BSPIM:so_send_reg\\D\ to zero
Aliasing \LIS331HH_SPI:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \LIS331HH_SPI:BSPIM:dpcounter_one_reg\\D\ to \LIS331HH_SPI:BSPIM:load_rx_data\
Aliasing \CONFIG_COM:BUART:reset_reg\\D\ to zero
Aliasing \CONFIG_COM:BUART:rx_break_status\\D\ to zero
Aliasing \DATA_COM:BUART:reset_reg\\D\ to zero
Aliasing \DATA_COM:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__SDA_net_0[1]
Removing Lhs of wire tmpOE__SCL_net_0[9] = tmpOE__SDA_net_0[1]
Removing Lhs of wire tmpOE__RST_1_net_0[15] = tmpOE__SDA_net_0[1]
Removing Rhs of wire \HMC5883L_I2C:sda_x_wire\[21] = \HMC5883L_I2C:Net_643_4\[33]
Removing Rhs of wire \HMC5883L_I2C:sda_x_wire\[21] = \HMC5883L_I2C:bI2C_UDB:m_sda_out_reg\[240]
Removing Lhs of wire \HMC5883L_I2C:tmpOE__Bufoe_sda_net_0\[22] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \HMC5883L_I2C:Net_1084\[24] = tmpOE__SDA_net_0[1]
Removing Rhs of wire \HMC5883L_I2C:scl_x_wire\[26] = \HMC5883L_I2C:Net_643_3\[34]
Removing Rhs of wire \HMC5883L_I2C:scl_x_wire\[26] = \HMC5883L_I2C:bI2C_UDB:m_scl_out_reg\[239]
Removing Lhs of wire \HMC5883L_I2C:tmpOE__Bufoe_scl_net_0\[27] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \HMC5883L_I2C:Net_1085\[29] = tmpOE__SDA_net_0[1]
Removing Rhs of wire \HMC5883L_I2C:Net_697\[31] = \HMC5883L_I2C:Net_643_5\[32]
Removing Rhs of wire \HMC5883L_I2C:Net_697\[31] = \HMC5883L_I2C:bI2C_UDB:sts_irq\[55]
Removing Rhs of wire \HMC5883L_I2C:udb_clk\[36] = \HMC5883L_I2C:Net_1184\[244]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:status_6\[48] = zero[2]
Removing Rhs of wire \HMC5883L_I2C:bI2C_UDB:status_5\[49] = \HMC5883L_I2C:bI2C_UDB:stop_detect\[137]
Removing Rhs of wire \HMC5883L_I2C:bI2C_UDB:status_3\[51] = \HMC5883L_I2C:bI2C_UDB:m_address_reg\[143]
Removing Rhs of wire \HMC5883L_I2C:bI2C_UDB:status_2\[52] = \HMC5883L_I2C:bI2C_UDB:master_mode_reg\[144]
Removing Rhs of wire \HMC5883L_I2C:bI2C_UDB:status_1\[53] = \HMC5883L_I2C:bI2C_UDB:m_lrb_reg\[145]
Removing Rhs of wire \HMC5883L_I2C:bI2C_UDB:status_0\[54] = \HMC5883L_I2C:bI2C_UDB:m_byte_complete_reg\[146]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_2\[57] = zero[2]
Removing Rhs of wire \HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\[58] = \HMC5883L_I2C:bI2C_UDB:m_load_dummy\[166]
Removing Rhs of wire \HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_0\[59] = \HMC5883L_I2C:bI2C_UDB:m_shift_en\[178]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:cs_addr_clkgen_2\[94] = zero[2]
Removing Rhs of wire \HMC5883L_I2C:bI2C_UDB:cs_addr_clkgen_0\[96] = \HMC5883L_I2C:bI2C_UDB:clkgen_en\[177]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:ctrl_start_gen\[129] = \HMC5883L_I2C:bI2C_UDB:control_7\[39]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:ctrl_stop_gen\[130] = \HMC5883L_I2C:bI2C_UDB:control_6\[40]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:ctrl_restart_gen\[131] = \HMC5883L_I2C:bI2C_UDB:control_5\[41]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:ctrl_nack\[132] = \HMC5883L_I2C:bI2C_UDB:control_4\[42]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:ctrl_transmit\[134] = \HMC5883L_I2C:bI2C_UDB:control_2\[44]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:ctrl_master_en\[135] = \HMC5883L_I2C:bI2C_UDB:control_1\[45]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:ctrl_slave_en\[136] = \HMC5883L_I2C:bI2C_UDB:control_0\[46]
Removing Lhs of wire \HMC5883L_I2C:Net_1109_0\[148] = \HMC5883L_I2C:scl_yfb\[28]
Removing Lhs of wire \HMC5883L_I2C:Net_1109_1\[151] = \HMC5883L_I2C:sda_yfb\[23]
Removing Rhs of wire \HMC5883L_I2C:bI2C_UDB:m_reset\[159] = \HMC5883L_I2C:bI2C_UDB:master_rst_reg\[242]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:bus_busy\[161] = zero[2]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\[169] = \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[199]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:lost_arb\[171] = zero[2]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\[176] = \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[228]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[179] = \HMC5883L_I2C:sda_x_wire\[21]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[180] = \HMC5883L_I2C:bI2C_UDB:sda_in_reg\[60]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[181] = \HMC5883L_I2C:sda_x_wire\[21]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[182] = \HMC5883L_I2C:bI2C_UDB:sda_in_reg\[60]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[183] = \HMC5883L_I2C:sda_x_wire\[21]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[184] = \HMC5883L_I2C:bI2C_UDB:sda_in_reg\[60]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[186] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[187] = \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[185]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[188] = \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[185]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[209] = \HMC5883L_I2C:scl_x_wire\[26]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[210] = \HMC5883L_I2C:scl_yfb\[28]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[211] = \HMC5883L_I2C:scl_x_wire\[26]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[212] = \HMC5883L_I2C:scl_yfb\[28]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[213] = \HMC5883L_I2C:scl_x_wire\[26]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[214] = \HMC5883L_I2C:scl_yfb\[28]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[216] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[217] = \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[215]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[218] = \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[215]
Removing Rhs of wire \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[228] = \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[219]
Removing Lhs of wire tmpOE__MISO_net_0[256] = tmpOE__SDA_net_0[1]
Removing Lhs of wire tmpOE__MOSI_net_0[262] = tmpOE__SDA_net_0[1]
Removing Rhs of wire Net_23[263] = \LIS331HH_SPI:BSPIM:mosi_reg\[288]
Removing Lhs of wire tmpOE__SCLK_net_0[269] = tmpOE__SDA_net_0[1]
Removing Rhs of wire \LIS331HH_SPI:Net_276\[275] = \LIS331HH_SPI:Net_239\[276]
Removing Rhs of wire \LIS331HH_SPI:BSPIM:load_rx_data\[280] = \LIS331HH_SPI:BSPIM:dpcounter_one\[281]
Removing Lhs of wire \LIS331HH_SPI:BSPIM:pol_supprt\[282] = zero[2]
Removing Lhs of wire \LIS331HH_SPI:BSPIM:miso_to_dp\[283] = \LIS331HH_SPI:Net_244\[284]
Removing Lhs of wire \LIS331HH_SPI:Net_244\[284] = Net_19[257]
Removing Rhs of wire \LIS331HH_SPI:BSPIM:tx_status_1\[310] = \LIS331HH_SPI:BSPIM:dpMOSI_fifo_empty\[311]
Removing Rhs of wire \LIS331HH_SPI:BSPIM:tx_status_2\[312] = \LIS331HH_SPI:BSPIM:dpMOSI_fifo_not_full\[313]
Removing Lhs of wire \LIS331HH_SPI:BSPIM:tx_status_3\[314] = \LIS331HH_SPI:BSPIM:load_rx_data\[280]
Removing Rhs of wire \LIS331HH_SPI:BSPIM:rx_status_4\[316] = \LIS331HH_SPI:BSPIM:dpMISO_fifo_full\[317]
Removing Rhs of wire \LIS331HH_SPI:BSPIM:rx_status_5\[318] = \LIS331HH_SPI:BSPIM:dpMISO_fifo_not_empty\[319]
Removing Lhs of wire \LIS331HH_SPI:BSPIM:tx_status_6\[321] = zero[2]
Removing Lhs of wire \LIS331HH_SPI:BSPIM:tx_status_5\[322] = zero[2]
Removing Lhs of wire \LIS331HH_SPI:BSPIM:rx_status_3\[323] = zero[2]
Removing Lhs of wire \LIS331HH_SPI:BSPIM:rx_status_2\[324] = zero[2]
Removing Lhs of wire \LIS331HH_SPI:BSPIM:rx_status_1\[325] = zero[2]
Removing Lhs of wire \LIS331HH_SPI:BSPIM:rx_status_0\[326] = zero[2]
Removing Lhs of wire \LIS331HH_SPI:Net_273\[336] = zero[2]
Removing Lhs of wire tmpOE__CS_net_0[377] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \CONFIG_COM:Net_61\[384] = \CONFIG_COM:Net_9\[383]
Removing Lhs of wire \CONFIG_COM:BUART:tx_hd_send_break\[388] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:HalfDuplexSend\[389] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:FinalParityType_1\[390] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:FinalParityType_0\[391] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:FinalAddrMode_2\[392] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:FinalAddrMode_1\[393] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:FinalAddrMode_0\[394] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:tx_ctrl_mark\[395] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:reset_reg_dp\[396] = \CONFIG_COM:BUART:reset_reg\[387]
Removing Lhs of wire \CONFIG_COM:BUART:tx_status_6\[457] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:tx_status_5\[458] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:tx_status_4\[459] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:tx_status_1\[461] = \CONFIG_COM:BUART:tx_fifo_empty\[422]
Removing Lhs of wire \CONFIG_COM:BUART:tx_status_3\[463] = \CONFIG_COM:BUART:tx_fifo_notfull\[421]
Removing Lhs of wire \CONFIG_COM:BUART:rx_count7_bit8_wire\[522] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_3_1[530] = \CONFIG_COM:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[541]
Removing Rhs of wire add_vv_vv_MODGEN_3_0[532] = \CONFIG_COM:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[542]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[533] = \CONFIG_COM:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[558]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[534] = \CONFIG_COM:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[572]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[535] = MODIN1_1[536]
Removing Rhs of wire MODIN1_1[536] = \CONFIG_COM:BUART:pollcount_1\[528]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[537] = MODIN1_0[538]
Removing Rhs of wire MODIN1_0[538] = \CONFIG_COM:BUART:pollcount_0\[531]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[544] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[545] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[546] = MODIN1_1[536]
Removing Lhs of wire MODIN2_1[547] = MODIN1_1[536]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[548] = MODIN1_0[538]
Removing Lhs of wire MODIN2_0[549] = MODIN1_0[538]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[550] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[551] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[552] = MODIN1_1[536]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[553] = MODIN1_0[538]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[554] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[555] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[560] = MODIN1_1[536]
Removing Lhs of wire MODIN3_1[561] = MODIN1_1[536]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[562] = MODIN1_0[538]
Removing Lhs of wire MODIN3_0[563] = MODIN1_0[538]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[564] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[565] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[566] = MODIN1_1[536]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[567] = MODIN1_0[538]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[568] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[569] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:rx_status_1\[576] = zero[2]
Removing Rhs of wire \CONFIG_COM:BUART:rx_status_2\[577] = \CONFIG_COM:BUART:rx_parity_error_status\[578]
Removing Rhs of wire \CONFIG_COM:BUART:rx_status_3\[579] = \CONFIG_COM:BUART:rx_stop_bit_error\[580]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[590] = \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:lta_0\[639]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[594] = \CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:xneq\[661]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newa_6\[595] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newa_5\[596] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newa_4\[597] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newa_3\[598] = MODIN4_6[599]
Removing Rhs of wire MODIN4_6[599] = \CONFIG_COM:BUART:rx_count_6\[517]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newa_2\[600] = MODIN4_5[601]
Removing Rhs of wire MODIN4_5[601] = \CONFIG_COM:BUART:rx_count_5\[518]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newa_1\[602] = MODIN4_4[603]
Removing Rhs of wire MODIN4_4[603] = \CONFIG_COM:BUART:rx_count_4\[519]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newa_0\[604] = MODIN4_3[605]
Removing Rhs of wire MODIN4_3[605] = \CONFIG_COM:BUART:rx_count_3\[520]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newb_6\[606] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newb_5\[607] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newb_4\[608] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newb_3\[609] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newb_2\[610] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newb_1\[611] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:newb_0\[612] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:dataa_6\[613] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:dataa_5\[614] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:dataa_4\[615] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:dataa_3\[616] = MODIN4_6[599]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:dataa_2\[617] = MODIN4_5[601]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:dataa_1\[618] = MODIN4_4[603]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:dataa_0\[619] = MODIN4_3[605]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:datab_6\[620] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:datab_5\[621] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:datab_4\[622] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:datab_3\[623] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:datab_2\[624] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:datab_1\[625] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:datab_0\[626] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:newa_0\[641] = \CONFIG_COM:BUART:rx_postpoll\[476]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:newb_0\[642] = \CONFIG_COM:BUART:rx_parity_bit\[593]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:dataa_0\[643] = \CONFIG_COM:BUART:rx_postpoll\[476]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:datab_0\[644] = \CONFIG_COM:BUART:rx_parity_bit\[593]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[645] = \CONFIG_COM:BUART:rx_postpoll\[476]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[646] = \CONFIG_COM:BUART:rx_parity_bit\[593]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[648] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[649] = \CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[647]
Removing Lhs of wire \CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[650] = \CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[647]
Removing Lhs of wire tmpOE__Rx_net_0[672] = tmpOE__SDA_net_0[1]
Removing Lhs of wire tmpOE__Tx_net_0[677] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \DATA_COM:Net_61\[684] = \DATA_COM:Net_9\[683]
Removing Lhs of wire \DATA_COM:BUART:tx_hd_send_break\[688] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:HalfDuplexSend\[689] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:FinalParityType_1\[690] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:FinalParityType_0\[691] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:FinalAddrMode_2\[692] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:FinalAddrMode_1\[693] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:FinalAddrMode_0\[694] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:tx_ctrl_mark\[695] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:reset_reg_dp\[696] = \DATA_COM:BUART:reset_reg\[687]
Removing Lhs of wire \DATA_COM:BUART:tx_status_6\[757] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:tx_status_5\[758] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:tx_status_4\[759] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:tx_status_1\[761] = \DATA_COM:BUART:tx_fifo_empty\[722]
Removing Lhs of wire \DATA_COM:BUART:tx_status_3\[763] = \DATA_COM:BUART:tx_fifo_notfull\[721]
Removing Lhs of wire \DATA_COM:BUART:rx_count7_bit8_wire\[822] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_1\[830] = \DATA_COM:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\[841]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_0\[832] = \DATA_COM:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\[842]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_9\[833] = \DATA_COM:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\[858]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_10\[834] = \DATA_COM:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\[872]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_1\[835] = \DATA_COM:BUART:sRX:s23Poll:MODIN5_1\[836]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODIN5_1\[836] = \DATA_COM:BUART:pollcount_1\[828]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_0\[837] = \DATA_COM:BUART:sRX:s23Poll:MODIN5_0\[838]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODIN5_0\[838] = \DATA_COM:BUART:pollcount_0\[831]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[844] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[845] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\[846] = \DATA_COM:BUART:pollcount_1\[828]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODIN6_1\[847] = \DATA_COM:BUART:pollcount_1\[828]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\[848] = \DATA_COM:BUART:pollcount_0\[831]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODIN6_0\[849] = \DATA_COM:BUART:pollcount_0\[831]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\[850] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\[851] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\[852] = \DATA_COM:BUART:pollcount_1\[828]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\[853] = \DATA_COM:BUART:pollcount_0\[831]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\[854] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\[855] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_1\[860] = \DATA_COM:BUART:pollcount_1\[828]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODIN7_1\[861] = \DATA_COM:BUART:pollcount_1\[828]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_0\[862] = \DATA_COM:BUART:pollcount_0\[831]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODIN7_0\[863] = \DATA_COM:BUART:pollcount_0\[831]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\[864] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\[865] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_1\[866] = \DATA_COM:BUART:pollcount_1\[828]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_0\[867] = \DATA_COM:BUART:pollcount_0\[831]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_1\[868] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \DATA_COM:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_0\[869] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:rx_status_1\[876] = zero[2]
Removing Rhs of wire \DATA_COM:BUART:rx_status_2\[877] = \DATA_COM:BUART:rx_parity_error_status\[878]
Removing Rhs of wire \DATA_COM:BUART:rx_status_3\[879] = \DATA_COM:BUART:rx_stop_bit_error\[880]
Removing Lhs of wire \DATA_COM:BUART:sRX:cmp_vv_vv_MODGEN_11\[890] = \DATA_COM:BUART:sRX:MODULE_11:g2:a0:lta_0\[939]
Removing Lhs of wire \DATA_COM:BUART:sRX:cmp_vv_vv_MODGEN_12\[894] = \DATA_COM:BUART:sRX:MODULE_12:g1:a0:xneq\[961]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newa_6\[895] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newa_5\[896] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newa_4\[897] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newa_3\[898] = \DATA_COM:BUART:sRX:MODIN8_6\[899]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODIN8_6\[899] = \DATA_COM:BUART:rx_count_6\[817]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newa_2\[900] = \DATA_COM:BUART:sRX:MODIN8_5\[901]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODIN8_5\[901] = \DATA_COM:BUART:rx_count_5\[818]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newa_1\[902] = \DATA_COM:BUART:sRX:MODIN8_4\[903]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODIN8_4\[903] = \DATA_COM:BUART:rx_count_4\[819]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newa_0\[904] = \DATA_COM:BUART:sRX:MODIN8_3\[905]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODIN8_3\[905] = \DATA_COM:BUART:rx_count_3\[820]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newb_6\[906] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newb_5\[907] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newb_4\[908] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newb_3\[909] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newb_2\[910] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newb_1\[911] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:newb_0\[912] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:dataa_6\[913] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:dataa_5\[914] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:dataa_4\[915] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:dataa_3\[916] = \DATA_COM:BUART:rx_count_6\[817]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:dataa_2\[917] = \DATA_COM:BUART:rx_count_5\[818]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:dataa_1\[918] = \DATA_COM:BUART:rx_count_4\[819]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:dataa_0\[919] = \DATA_COM:BUART:rx_count_3\[820]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:datab_6\[920] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:datab_5\[921] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:datab_4\[922] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:datab_3\[923] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:datab_2\[924] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:datab_1\[925] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_11:g2:a0:datab_0\[926] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_12:g1:a0:newa_0\[941] = \DATA_COM:BUART:rx_postpoll\[776]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_12:g1:a0:newb_0\[942] = \DATA_COM:BUART:rx_parity_bit\[893]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_12:g1:a0:dataa_0\[943] = \DATA_COM:BUART:rx_postpoll\[776]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_12:g1:a0:datab_0\[944] = \DATA_COM:BUART:rx_parity_bit\[893]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_12:g1:a0:gx:u0:a_0\[945] = \DATA_COM:BUART:rx_postpoll\[776]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_12:g1:a0:gx:u0:b_0\[946] = \DATA_COM:BUART:rx_parity_bit\[893]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\[948] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_12:g1:a0:gx:u0:eq_0\[949] = \DATA_COM:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[947]
Removing Lhs of wire \DATA_COM:BUART:sRX:MODULE_12:g1:a0:gx:u0:eqi_0\[950] = \DATA_COM:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[947]
Removing Lhs of wire tmpOE__Rx_1_net_0[972] = tmpOE__SDA_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[977] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:sda_in_reg\\D\[982] = \HMC5883L_I2C:sda_yfb\[23]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:scl_in_reg\\D\[992] = \HMC5883L_I2C:scl_yfb\[28]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\\D\[993] = \HMC5883L_I2C:bI2C_UDB:scl_in_reg\[147]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:scl_in_last2_reg\\D\[994] = \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\[149]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\\D\[995] = \HMC5883L_I2C:bI2C_UDB:sda_in_reg\[60]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\\D\[996] = \HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\[152]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:clk_eq_reg\\D\[1003] = \HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[228]
Removing Lhs of wire \LIS331HH_SPI:BSPIM:so_send_reg\\D\[1009] = zero[2]
Removing Lhs of wire \LIS331HH_SPI:BSPIM:mosi_pre_reg\\D\[1015] = zero[2]
Removing Lhs of wire \LIS331HH_SPI:BSPIM:dpcounter_one_reg\\D\[1017] = \LIS331HH_SPI:BSPIM:load_rx_data\[280]
Removing Lhs of wire \LIS331HH_SPI:BSPIM:mosi_from_dp_reg\\D\[1018] = \LIS331HH_SPI:BSPIM:mosi_from_dp\[294]
Removing Lhs of wire \CONFIG_COM:BUART:reset_reg\\D\[1021] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:tx_bitclk\\D\[1026] = \CONFIG_COM:BUART:tx_bitclk_enable_pre\[408]
Removing Lhs of wire \CONFIG_COM:BUART:rx_bitclk\\D\[1036] = \CONFIG_COM:BUART:rx_bitclk_pre\[511]
Removing Lhs of wire \CONFIG_COM:BUART:rx_parity_error_pre\\D\[1045] = \CONFIG_COM:BUART:rx_parity_error_pre\[588]
Removing Lhs of wire \CONFIG_COM:BUART:rx_break_status\\D\[1046] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:reset_reg\\D\[1050] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:tx_bitclk\\D\[1055] = \DATA_COM:BUART:tx_bitclk_enable_pre\[708]
Removing Lhs of wire \DATA_COM:BUART:rx_bitclk\\D\[1065] = \DATA_COM:BUART:rx_bitclk_pre\[811]
Removing Lhs of wire \DATA_COM:BUART:rx_parity_error_pre\\D\[1074] = \DATA_COM:BUART:rx_parity_error_pre\[888]
Removing Lhs of wire \DATA_COM:BUART:rx_break_status\\D\[1075] = zero[2]

------------------------------------------------------
Aliased 0 equations, 289 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SDA_net_0' (cost = 0):
tmpOE__SDA_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\HMC5883L_I2C:bI2C_UDB:sda_went_high\' (cost = 1):
\HMC5883L_I2C:bI2C_UDB:sda_went_high\ <= ((not \HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\ and \HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\ <= ((not \HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ and \HMC5883L_I2C:bI2C_UDB:m_state_0\ and \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ and \HMC5883L_I2C:bI2C_UDB:m_state_1\ and \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ and \HMC5883L_I2C:bI2C_UDB:m_state_2\ and \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ and \HMC5883L_I2C:bI2C_UDB:m_state_3\ and \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ and \HMC5883L_I2C:bI2C_UDB:m_state_4\ and \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\HMC5883L_I2C:bI2C_UDB:txdata\' (cost = 54):
\HMC5883L_I2C:bI2C_UDB:txdata\ <= ((not \HMC5883L_I2C:bI2C_UDB:m_state_4\ and \HMC5883L_I2C:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\HMC5883L_I2C:bI2C_UDB:rxdata\' (cost = 2):
\HMC5883L_I2C:bI2C_UDB:rxdata\ <= ((not \HMC5883L_I2C:bI2C_UDB:m_state_3\ and \HMC5883L_I2C:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\HMC5883L_I2C:bI2C_UDB:sda_went_low\' (cost = 1):
\HMC5883L_I2C:bI2C_UDB:sda_went_low\ <= ((not \HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\ and \HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\HMC5883L_I2C:bI2C_UDB:scl_went_low\' (cost = 4):
\HMC5883L_I2C:bI2C_UDB:scl_went_low\ <= ((not \HMC5883L_I2C:bI2C_UDB:scl_in_reg\ and \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\HMC5883L_I2C:bI2C_UDB:start_detect\' (cost = 2):
\HMC5883L_I2C:bI2C_UDB:start_detect\ <= ((not \HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\ and \HMC5883L_I2C:bI2C_UDB:scl_in_reg\ and \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\ and \HMC5883L_I2C:bI2C_UDB:scl_in_last2_reg\ and \HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\HMC5883L_I2C:bI2C_UDB:stalled\' (cost = 16):
\HMC5883L_I2C:bI2C_UDB:stalled\ <= ((not \HMC5883L_I2C:bI2C_UDB:m_state_4\ and not \HMC5883L_I2C:bI2C_UDB:m_state_3\ and \HMC5883L_I2C:bI2C_UDB:m_state_2\ and \HMC5883L_I2C:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \HMC5883L_I2C:sda_x_wire\ and not \HMC5883L_I2C:bI2C_UDB:sda_in_reg\)
	OR (\HMC5883L_I2C:sda_x_wire\ and \HMC5883L_I2C:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \HMC5883L_I2C:sda_x_wire\ and not \HMC5883L_I2C:bI2C_UDB:sda_in_reg\)
	OR (\HMC5883L_I2C:sda_x_wire\ and \HMC5883L_I2C:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \HMC5883L_I2C:scl_x_wire\ and not \HMC5883L_I2C:scl_yfb\)
	OR (\HMC5883L_I2C:scl_x_wire\ and \HMC5883L_I2C:scl_yfb\));

Note:  Expanding virtual equation for '\LIS331HH_SPI:BSPIM:load_rx_data\' (cost = 1):
\LIS331HH_SPI:BSPIM:load_rx_data\ <= ((not \LIS331HH_SPI:BSPIM:count_4\ and not \LIS331HH_SPI:BSPIM:count_3\ and not \LIS331HH_SPI:BSPIM:count_2\ and not \LIS331HH_SPI:BSPIM:count_1\ and \LIS331HH_SPI:BSPIM:count_0\));

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:counter_load\' (cost = 3):
\CONFIG_COM:BUART:counter_load\ <= ((not \CONFIG_COM:BUART:tx_state_1\ and not \CONFIG_COM:BUART:tx_state_0\ and \CONFIG_COM:BUART:tx_bitclk\)
	OR (not \CONFIG_COM:BUART:tx_state_1\ and not \CONFIG_COM:BUART:tx_state_0\ and not \CONFIG_COM:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:tx_counter_tc\' (cost = 0):
\CONFIG_COM:BUART:tx_counter_tc\ <= (not \CONFIG_COM:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:rx_addressmatch\' (cost = 0):
\CONFIG_COM:BUART:rx_addressmatch\ <= (\CONFIG_COM:BUART:rx_addressmatch2\
	OR \CONFIG_COM:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:rx_bitclk_pre\' (cost = 1):
\CONFIG_COM:BUART:rx_bitclk_pre\ <= ((not \CONFIG_COM:BUART:rx_count_2\ and not \CONFIG_COM:BUART:rx_count_1\ and not \CONFIG_COM:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:rx_bitclk_pre16x\' (cost = 0):
\CONFIG_COM:BUART:rx_bitclk_pre16x\ <= ((not \CONFIG_COM:BUART:rx_count_2\ and \CONFIG_COM:BUART:rx_count_1\ and \CONFIG_COM:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:rx_poll_bit1\' (cost = 1):
\CONFIG_COM:BUART:rx_poll_bit1\ <= ((not \CONFIG_COM:BUART:rx_count_2\ and not \CONFIG_COM:BUART:rx_count_1\ and \CONFIG_COM:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:rx_poll_bit2\' (cost = 1):
\CONFIG_COM:BUART:rx_poll_bit2\ <= ((not \CONFIG_COM:BUART:rx_count_2\ and not \CONFIG_COM:BUART:rx_count_1\ and not \CONFIG_COM:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:pollingrange\' (cost = 4):
\CONFIG_COM:BUART:pollingrange\ <= ((not \CONFIG_COM:BUART:rx_count_2\ and not \CONFIG_COM:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CONFIG_COM:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_0' (cost = 0):
add_vv_vv_MODGEN_3_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\CONFIG_COM:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\CONFIG_COM:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\CONFIG_COM:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\CONFIG_COM:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\CONFIG_COM:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\DATA_COM:BUART:counter_load\' (cost = 3):
\DATA_COM:BUART:counter_load\ <= ((not \DATA_COM:BUART:tx_state_1\ and not \DATA_COM:BUART:tx_state_0\ and \DATA_COM:BUART:tx_bitclk\)
	OR (not \DATA_COM:BUART:tx_state_1\ and not \DATA_COM:BUART:tx_state_0\ and not \DATA_COM:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\DATA_COM:BUART:tx_counter_tc\' (cost = 0):
\DATA_COM:BUART:tx_counter_tc\ <= (not \DATA_COM:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\DATA_COM:BUART:rx_addressmatch\' (cost = 0):
\DATA_COM:BUART:rx_addressmatch\ <= (\DATA_COM:BUART:rx_addressmatch2\
	OR \DATA_COM:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\DATA_COM:BUART:rx_bitclk_pre\' (cost = 1):
\DATA_COM:BUART:rx_bitclk_pre\ <= ((not \DATA_COM:BUART:rx_count_2\ and not \DATA_COM:BUART:rx_count_1\ and not \DATA_COM:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\DATA_COM:BUART:rx_bitclk_pre16x\' (cost = 0):
\DATA_COM:BUART:rx_bitclk_pre16x\ <= ((not \DATA_COM:BUART:rx_count_2\ and \DATA_COM:BUART:rx_count_1\ and \DATA_COM:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\DATA_COM:BUART:rx_poll_bit1\' (cost = 1):
\DATA_COM:BUART:rx_poll_bit1\ <= ((not \DATA_COM:BUART:rx_count_2\ and not \DATA_COM:BUART:rx_count_1\ and \DATA_COM:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\DATA_COM:BUART:rx_poll_bit2\' (cost = 1):
\DATA_COM:BUART:rx_poll_bit2\ <= ((not \DATA_COM:BUART:rx_count_2\ and not \DATA_COM:BUART:rx_count_1\ and not \DATA_COM:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\DATA_COM:BUART:pollingrange\' (cost = 4):
\DATA_COM:BUART:pollingrange\ <= ((not \DATA_COM:BUART:rx_count_2\ and not \DATA_COM:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\DATA_COM:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\DATA_COM:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\' (cost = 0):
\DATA_COM:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\ <= (not \DATA_COM:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\' (cost = 0):
\DATA_COM:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\' (cost = 0):
\DATA_COM:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ <= (\DATA_COM:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\' (cost = 0):
\DATA_COM:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\ <= (not \DATA_COM:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\' (cost = 0):
\DATA_COM:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:MODULE_11:g2:a0:lta_6\' (cost = 0):
\DATA_COM:BUART:sRX:MODULE_11:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:MODULE_11:g2:a0:gta_6\' (cost = 0):
\DATA_COM:BUART:sRX:MODULE_11:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:MODULE_11:g2:a0:lta_5\' (cost = 0):
\DATA_COM:BUART:sRX:MODULE_11:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:MODULE_11:g2:a0:gta_5\' (cost = 0):
\DATA_COM:BUART:sRX:MODULE_11:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:MODULE_11:g2:a0:lta_4\' (cost = 0):
\DATA_COM:BUART:sRX:MODULE_11:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:MODULE_11:g2:a0:gta_4\' (cost = 0):
\DATA_COM:BUART:sRX:MODULE_11:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:MODULE_11:g2:a0:lta_3\' (cost = 0):
\DATA_COM:BUART:sRX:MODULE_11:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:MODULE_11:g2:a0:gta_3\' (cost = 0):
\DATA_COM:BUART:sRX:MODULE_11:g2:a0:gta_3\ <= (\DATA_COM:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:MODULE_11:g2:a0:lta_2\' (cost = 1):
\DATA_COM:BUART:sRX:MODULE_11:g2:a0:lta_2\ <= ((not \DATA_COM:BUART:rx_count_6\ and not \DATA_COM:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:MODULE_11:g2:a0:gta_2\' (cost = 0):
\DATA_COM:BUART:sRX:MODULE_11:g2:a0:gta_2\ <= (\DATA_COM:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:MODULE_11:g2:a0:lta_1\' (cost = 2):
\DATA_COM:BUART:sRX:MODULE_11:g2:a0:lta_1\ <= ((not \DATA_COM:BUART:rx_count_6\ and not \DATA_COM:BUART:rx_count_4\)
	OR (not \DATA_COM:BUART:rx_count_6\ and not \DATA_COM:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:MODULE_11:g2:a0:gta_1\' (cost = 0):
\DATA_COM:BUART:sRX:MODULE_11:g2:a0:gta_1\ <= (\DATA_COM:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:MODULE_11:g2:a0:lta_0\' (cost = 8):
\DATA_COM:BUART:sRX:MODULE_11:g2:a0:lta_0\ <= ((not \DATA_COM:BUART:rx_count_6\ and not \DATA_COM:BUART:rx_count_4\)
	OR (not \DATA_COM:BUART:rx_count_6\ and not \DATA_COM:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\HMC5883L_I2C:bI2C_UDB:status_5\' (cost = 10):
\HMC5883L_I2C:bI2C_UDB:status_5\ <= ((not \HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\ and \HMC5883L_I2C:bI2C_UDB:scl_in_reg\ and \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\ and \HMC5883L_I2C:bI2C_UDB:scl_in_last2_reg\ and \HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \HMC5883L_I2C:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\HMC5883L_I2C:bI2C_UDB:cnt_reset\ <= ((not \HMC5883L_I2C:bI2C_UDB:scl_in_reg\ and not \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\ and \HMC5883L_I2C:scl_x_wire\ and \HMC5883L_I2C:bI2C_UDB:m_state_1\ and \HMC5883L_I2C:bI2C_UDB:m_state_0\ and \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\)
	OR (not \HMC5883L_I2C:bI2C_UDB:scl_in_reg\ and not \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\ and \HMC5883L_I2C:scl_x_wire\ and \HMC5883L_I2C:bI2C_UDB:m_state_2\ and \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\)
	OR (not \HMC5883L_I2C:bI2C_UDB:scl_in_reg\ and not \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\ and \HMC5883L_I2C:scl_x_wire\ and \HMC5883L_I2C:bI2C_UDB:m_state_3\ and \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\)
	OR (not \HMC5883L_I2C:bI2C_UDB:scl_in_reg\ and not \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\ and \HMC5883L_I2C:scl_x_wire\ and \HMC5883L_I2C:bI2C_UDB:m_state_4\ and \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \HMC5883L_I2C:bI2C_UDB:sda_in_reg\ and \HMC5883L_I2C:sda_x_wire\)
	OR (not \HMC5883L_I2C:sda_x_wire\ and \HMC5883L_I2C:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\CONFIG_COM:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\CONFIG_COM:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_1' (cost = 2):
add_vv_vv_MODGEN_3_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\' (cost = 4):
\DATA_COM:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ <= ((not \DATA_COM:BUART:pollcount_1\ and not \DATA_COM:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\' (cost = 0):
\DATA_COM:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\ <= (not \DATA_COM:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\' (cost = 2):
\DATA_COM:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\ <= ((not \DATA_COM:BUART:pollcount_0\ and \DATA_COM:BUART:pollcount_1\)
	OR (not \DATA_COM:BUART:pollcount_1\ and \DATA_COM:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\HMC5883L_I2C:bI2C_UDB:contention\' (cost = 8):
\HMC5883L_I2C:bI2C_UDB:contention\ <= ((not \HMC5883L_I2C:bI2C_UDB:sda_in_reg\ and not \HMC5883L_I2C:bI2C_UDB:m_state_2\ and not \HMC5883L_I2C:bI2C_UDB:m_state_1\ and not \HMC5883L_I2C:bI2C_UDB:m_state_0\ and \HMC5883L_I2C:sda_x_wire\ and \HMC5883L_I2C:bI2C_UDB:m_state_3\ and \HMC5883L_I2C:bI2C_UDB:cnt_reset\)
	OR (not \HMC5883L_I2C:sda_x_wire\ and not \HMC5883L_I2C:bI2C_UDB:m_state_2\ and not \HMC5883L_I2C:bI2C_UDB:m_state_1\ and not \HMC5883L_I2C:bI2C_UDB:m_state_0\ and \HMC5883L_I2C:bI2C_UDB:sda_in_reg\ and \HMC5883L_I2C:bI2C_UDB:m_state_3\ and \HMC5883L_I2C:bI2C_UDB:cnt_reset\)
	OR (not \HMC5883L_I2C:bI2C_UDB:sda_in_reg\ and not \HMC5883L_I2C:bI2C_UDB:m_state_2\ and not \HMC5883L_I2C:bI2C_UDB:m_state_1\ and not \HMC5883L_I2C:bI2C_UDB:m_state_0\ and \HMC5883L_I2C:sda_x_wire\ and \HMC5883L_I2C:bI2C_UDB:clkgen_tc\ and \HMC5883L_I2C:bI2C_UDB:m_state_3\)
	OR (not \HMC5883L_I2C:sda_x_wire\ and not \HMC5883L_I2C:bI2C_UDB:m_state_2\ and not \HMC5883L_I2C:bI2C_UDB:m_state_1\ and not \HMC5883L_I2C:bI2C_UDB:m_state_0\ and \HMC5883L_I2C:bI2C_UDB:sda_in_reg\ and \HMC5883L_I2C:bI2C_UDB:clkgen_tc\ and \HMC5883L_I2C:bI2C_UDB:m_state_3\)
	OR (not \HMC5883L_I2C:bI2C_UDB:sda_in_reg\ and not \HMC5883L_I2C:bI2C_UDB:m_state_4\ and \HMC5883L_I2C:sda_x_wire\ and \HMC5883L_I2C:bI2C_UDB:m_state_3\ and \HMC5883L_I2C:bI2C_UDB:cnt_reset\)
	OR (not \HMC5883L_I2C:sda_x_wire\ and not \HMC5883L_I2C:bI2C_UDB:m_state_4\ and \HMC5883L_I2C:bI2C_UDB:sda_in_reg\ and \HMC5883L_I2C:bI2C_UDB:m_state_3\ and \HMC5883L_I2C:bI2C_UDB:cnt_reset\)
	OR (not \HMC5883L_I2C:bI2C_UDB:sda_in_reg\ and not \HMC5883L_I2C:bI2C_UDB:m_state_4\ and \HMC5883L_I2C:sda_x_wire\ and \HMC5883L_I2C:bI2C_UDB:clkgen_tc\ and \HMC5883L_I2C:bI2C_UDB:m_state_3\)
	OR (not \HMC5883L_I2C:sda_x_wire\ and not \HMC5883L_I2C:bI2C_UDB:m_state_4\ and \HMC5883L_I2C:bI2C_UDB:sda_in_reg\ and \HMC5883L_I2C:bI2C_UDB:clkgen_tc\ and \HMC5883L_I2C:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:rx_postpoll\' (cost = 72):
\CONFIG_COM:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_52 and MODIN1_0));

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_52 and not MODIN1_1 and not \CONFIG_COM:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \CONFIG_COM:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \CONFIG_COM:BUART:rx_parity_bit\)
	OR (Net_52 and MODIN1_0 and \CONFIG_COM:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not Net_52 and not MODIN1_1 and not \CONFIG_COM:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \CONFIG_COM:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \CONFIG_COM:BUART:rx_parity_bit\)
	OR (Net_52 and MODIN1_0 and \CONFIG_COM:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\DATA_COM:BUART:rx_postpoll\' (cost = 72):
\DATA_COM:BUART:rx_postpoll\ <= (\DATA_COM:BUART:pollcount_1\
	OR (Net_88 and \DATA_COM:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\DATA_COM:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\ <= ((not \DATA_COM:BUART:pollcount_1\ and not Net_88 and not \DATA_COM:BUART:rx_parity_bit\)
	OR (not \DATA_COM:BUART:pollcount_1\ and not \DATA_COM:BUART:pollcount_0\ and not \DATA_COM:BUART:rx_parity_bit\)
	OR (\DATA_COM:BUART:pollcount_1\ and \DATA_COM:BUART:rx_parity_bit\)
	OR (Net_88 and \DATA_COM:BUART:pollcount_0\ and \DATA_COM:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\DATA_COM:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\DATA_COM:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\ <= ((not \DATA_COM:BUART:pollcount_1\ and not Net_88 and not \DATA_COM:BUART:rx_parity_bit\)
	OR (not \DATA_COM:BUART:pollcount_1\ and not \DATA_COM:BUART:pollcount_0\ and not \DATA_COM:BUART:rx_parity_bit\)
	OR (\DATA_COM:BUART:pollcount_1\ and \DATA_COM:BUART:rx_parity_bit\)
	OR (Net_88 and \DATA_COM:BUART:pollcount_0\ and \DATA_COM:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 82 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \CONFIG_COM:BUART:rx_status_0\ to zero
Aliasing \CONFIG_COM:BUART:rx_status_6\ to zero
Aliasing \DATA_COM:BUART:rx_status_0\ to zero
Aliasing \DATA_COM:BUART:rx_status_6\ to zero
Aliasing \HMC5883L_I2C:bI2C_UDB:lost_arb2_reg\\D\ to zero
Aliasing \CONFIG_COM:BUART:rx_markspace_status\\D\ to zero
Aliasing \CONFIG_COM:BUART:rx_parity_error_status\\D\ to zero
Aliasing \CONFIG_COM:BUART:rx_addr_match_status\\D\ to zero
Aliasing \DATA_COM:BUART:rx_markspace_status\\D\ to zero
Aliasing \DATA_COM:BUART:rx_parity_error_status\\D\ to zero
Aliasing \DATA_COM:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \CONFIG_COM:BUART:rx_bitclk_enable\[475] = \CONFIG_COM:BUART:rx_bitclk\[523]
Removing Lhs of wire \CONFIG_COM:BUART:rx_status_0\[574] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:rx_status_6\[583] = zero[2]
Removing Rhs of wire \DATA_COM:BUART:rx_bitclk_enable\[775] = \DATA_COM:BUART:rx_bitclk\[823]
Removing Lhs of wire \DATA_COM:BUART:rx_status_0\[874] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:rx_status_6\[883] = zero[2]
Removing Lhs of wire \HMC5883L_I2C:bI2C_UDB:lost_arb2_reg\\D\[999] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:tx_ctrl_mark_last\\D\[1028] = \CONFIG_COM:BUART:tx_ctrl_mark_last\[466]
Removing Lhs of wire \CONFIG_COM:BUART:rx_markspace_status\\D\[1040] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:rx_parity_error_status\\D\[1041] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:rx_addr_match_status\\D\[1043] = zero[2]
Removing Lhs of wire \CONFIG_COM:BUART:rx_markspace_pre\\D\[1044] = \CONFIG_COM:BUART:rx_markspace_pre\[587]
Removing Lhs of wire \CONFIG_COM:BUART:rx_parity_bit\\D\[1049] = \CONFIG_COM:BUART:rx_parity_bit\[593]
Removing Lhs of wire \DATA_COM:BUART:tx_ctrl_mark_last\\D\[1057] = \DATA_COM:BUART:tx_ctrl_mark_last\[766]
Removing Lhs of wire \DATA_COM:BUART:rx_markspace_status\\D\[1069] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:rx_parity_error_status\\D\[1070] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:rx_addr_match_status\\D\[1072] = zero[2]
Removing Lhs of wire \DATA_COM:BUART:rx_markspace_pre\\D\[1073] = \DATA_COM:BUART:rx_markspace_pre\[887]
Removing Lhs of wire \DATA_COM:BUART:rx_parity_bit\\D\[1078] = \DATA_COM:BUART:rx_parity_bit\[893]

------------------------------------------------------
Aliased 0 equations, 19 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\CONFIG_COM:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \CONFIG_COM:BUART:rx_parity_bit\ and Net_52 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \CONFIG_COM:BUART:rx_parity_bit\)
	OR (not Net_52 and not MODIN1_1 and \CONFIG_COM:BUART:rx_parity_bit\)
	OR (not \CONFIG_COM:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\DATA_COM:BUART:sRX:MODULE_12:g1:a0:xneq\ <= ((not \DATA_COM:BUART:rx_parity_bit\ and Net_88 and \DATA_COM:BUART:pollcount_0\)
	OR (not \DATA_COM:BUART:pollcount_1\ and not \DATA_COM:BUART:pollcount_0\ and \DATA_COM:BUART:rx_parity_bit\)
	OR (not \DATA_COM:BUART:pollcount_1\ and not Net_88 and \DATA_COM:BUART:rx_parity_bit\)
	OR (not \DATA_COM:BUART:rx_parity_bit\ and \DATA_COM:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya "-.fftprj=C:\Users\Milo\Documents\PSoC Creator\DPI_Desktop_Tester\DPI_Desktop_Tester.cydsn\DPI_Desktop_Tester.cyprj" -dcpsoc3 DPI_Desktop_Tester.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.699ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3023, Family: PSoC3, Started at: Thursday, 17 July 2014 14:36:52
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Milo\Documents\PSoC Creator\DPI_Desktop_Tester\DPI_Desktop_Tester.cydsn\DPI_Desktop_Tester.cyprj -d CY8C3866AXI-040 DPI_Desktop_Tester.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \CONFIG_COM:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \CONFIG_COM:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \CONFIG_COM:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \CONFIG_COM:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \CONFIG_COM:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \DATA_COM:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \DATA_COM:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \DATA_COM:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \DATA_COM:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \DATA_COM:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \HMC5883L_I2C:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
    Converted constant MacroCell: \LIS331HH_SPI:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \LIS331HH_SPI:BSPIM:so_send_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'HMC5883L_I2C_IntClock'. Fanout=1, Signal=\HMC5883L_I2C:udb_clk\
    Digital Clock 1: Automatic-assigning  clock 'LIS331HH_SPI_IntClock'. Fanout=1, Signal=\LIS331HH_SPI:Net_276\
    Digital Clock 2: Automatic-assigning  clock 'CONFIG_COM_IntClock'. Fanout=1, Signal=\CONFIG_COM:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'DATA_COM_IntClock'. Fanout=1, Signal=\DATA_COM:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_116:macrocell'
    Removed unused cell/equation 'Net_73:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:contention1_reg\:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:slave_rst_reg\:macrocell'
    Removed unused cell/equation '\LIS331HH_SPI:BSPIM:dpcounter_one_reg\:macrocell'
    Removed unused cell/equation '\LIS331HH_SPI:BSPIM:mosi_from_dp_reg\:macrocell'
    Removed unused cell/equation '\LIS331HH_SPI:BSPIM:mosi_pre_reg\:macrocell'
    Removed unused cell/equation '\LIS331HH_SPI:BSPIM:so_send_reg\:macrocell'
    Removed unused cell/equation 'Net_116D:macrocell'
    Removed unused cell/equation 'Net_73D:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:contention1_reg\\D\:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:slave_rst_reg\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \CONFIG_COM:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: CONFIG_COM_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CONFIG_COM_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \DATA_COM:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: DATA_COM_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: DATA_COM_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \HMC5883L_I2C:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: HMC5883L_I2C_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HMC5883L_I2C_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \LIS331HH_SPI:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: LIS331HH_SPI_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LIS331HH_SPI_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_154D:macrocell'
    Removed unused cell/equation 'Net_25D:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\CONFIG_COM:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\DATA_COM:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:bus_busy_reg\\D\:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\\D\:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\\D\:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:lost_arb2_reg\:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\\D\:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:m_address_reg\\D\:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:m_byte_complete_reg\\D\:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:m_lrb_reg\\D\:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:m_scl_out_reg\\D\:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:m_sda_out_reg\\D\:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:m_state_0\\D\:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:m_state_1\\D\:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:m_state_2\\D\:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:m_state_3\\D\:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:m_state_4\\D\:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:master_mode_reg\\D\:macrocell'
    Removed unused cell/equation '\HMC5883L_I2C:bI2C_UDB:master_rst_reg\\D\:macrocell'
    Removed unused cell/equation '\LIS331HH_SPI:BSPIM:cnt_enable\\D\:macrocell'
    Removed unused cell/equation '\LIS331HH_SPI:BSPIM:ld_ident\\D\:macrocell'
    Removed unused cell/equation '\LIS331HH_SPI:BSPIM:load_cond\\D\:macrocell'
    Removed unused cell/equation '\LIS331HH_SPI:BSPIM:mosi_reg\\D\:macrocell'
    Removed unused cell/equation '\LIS331HH_SPI:BSPIM:state_0\\D\:macrocell'
    Removed unused cell/equation '\LIS331HH_SPI:BSPIM:state_1\\D\:macrocell'
    Removed unused cell/equation '\LIS331HH_SPI:BSPIM:state_2\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \DATA_COM:BUART:tx_parity_bit\, Duplicate of \DATA_COM:BUART:rx_address_detected\ 
    MacroCell: Name=\DATA_COM:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DATA_COM:BUART:tx_parity_bit\ (fanout=0)

    Removing \DATA_COM:BUART:tx_mark\, Duplicate of \DATA_COM:BUART:rx_address_detected\ 
    MacroCell: Name=\DATA_COM:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DATA_COM:BUART:tx_mark\ (fanout=0)

    Removing \DATA_COM:BUART:tx_ctrl_mark_last\, Duplicate of \DATA_COM:BUART:rx_address_detected\ 
    MacroCell: Name=\DATA_COM:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DATA_COM:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \DATA_COM:BUART:rx_state_1\, Duplicate of \DATA_COM:BUART:rx_address_detected\ 
    MacroCell: Name=\DATA_COM:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DATA_COM:BUART:rx_state_1\ (fanout=8)

    Removing \DATA_COM:BUART:rx_parity_error_pre\, Duplicate of \DATA_COM:BUART:rx_address_detected\ 
    MacroCell: Name=\DATA_COM:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DATA_COM:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \DATA_COM:BUART:rx_parity_bit\, Duplicate of \DATA_COM:BUART:rx_address_detected\ 
    MacroCell: Name=\DATA_COM:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DATA_COM:BUART:rx_parity_bit\ (fanout=0)

    Removing \DATA_COM:BUART:rx_markspace_pre\, Duplicate of \DATA_COM:BUART:rx_address_detected\ 
    MacroCell: Name=\DATA_COM:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DATA_COM:BUART:rx_markspace_pre\ (fanout=0)

    Removing \CONFIG_COM:BUART:tx_parity_bit\, Duplicate of \CONFIG_COM:BUART:rx_address_detected\ 
    MacroCell: Name=\CONFIG_COM:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \CONFIG_COM:BUART:tx_parity_bit\ (fanout=0)

    Removing \CONFIG_COM:BUART:tx_mark\, Duplicate of \CONFIG_COM:BUART:rx_address_detected\ 
    MacroCell: Name=\CONFIG_COM:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \CONFIG_COM:BUART:tx_mark\ (fanout=0)

    Removing \CONFIG_COM:BUART:tx_ctrl_mark_last\, Duplicate of \CONFIG_COM:BUART:rx_address_detected\ 
    MacroCell: Name=\CONFIG_COM:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \CONFIG_COM:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \CONFIG_COM:BUART:rx_state_1\, Duplicate of \CONFIG_COM:BUART:rx_address_detected\ 
    MacroCell: Name=\CONFIG_COM:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \CONFIG_COM:BUART:rx_state_1\ (fanout=8)

    Removing \CONFIG_COM:BUART:rx_parity_error_pre\, Duplicate of \CONFIG_COM:BUART:rx_address_detected\ 
    MacroCell: Name=\CONFIG_COM:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \CONFIG_COM:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \CONFIG_COM:BUART:rx_parity_bit\, Duplicate of \CONFIG_COM:BUART:rx_address_detected\ 
    MacroCell: Name=\CONFIG_COM:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \CONFIG_COM:BUART:rx_parity_bit\ (fanout=0)

    Removing \CONFIG_COM:BUART:rx_markspace_pre\, Duplicate of \CONFIG_COM:BUART:rx_address_detected\ 
    MacroCell: Name=\CONFIG_COM:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \CONFIG_COM:BUART:rx_markspace_pre\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CS(0)__PA ,
            pad => CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            fb => Net_19 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            input => Net_23 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RST_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RST_1(0)__PA ,
            fb => Net_21 ,
            pad => RST_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx(0)__PA ,
            fb => Net_52 ,
            pad => Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_88 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL(0)__PA ,
            fb => \HMC5883L_I2C:scl_yfb\ ,
            input => \HMC5883L_I2C:scl_x_wire\ ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            input => Net_25 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA(0)__PA ,
            fb => \HMC5883L_I2C:sda_yfb\ ,
            input => \HMC5883L_I2C:sda_x_wire\ ,
            pad => SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx(0)__PA ,
            input => Net_47 ,
            pad => Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_83 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CONFIG_COM:BUART:rx_count_2\ * !\CONFIG_COM:BUART:rx_count_1\ * 
              !Net_52 * MODIN1_0
            + !\CONFIG_COM:BUART:rx_count_2\ * !\CONFIG_COM:BUART:rx_count_1\ * 
              Net_52 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CONFIG_COM:BUART:rx_count_2\ * !\CONFIG_COM:BUART:rx_count_1\ * 
              !Net_52 * MODIN1_1
            + !\CONFIG_COM:BUART:rx_count_2\ * !\CONFIG_COM:BUART:rx_count_1\ * 
              Net_52 * !MODIN1_1 * MODIN1_0
            + !\CONFIG_COM:BUART:rx_count_2\ * !\CONFIG_COM:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=Net_154, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LIS331HH_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              \LIS331HH_SPI:BSPIM:state_0\
            + !\LIS331HH_SPI:BSPIM:state_2\ * \LIS331HH_SPI:BSPIM:state_1\ * 
              !Net_154
            + \LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              !\LIS331HH_SPI:BSPIM:state_0\ * !Net_154
            + \LIS331HH_SPI:BSPIM:state_1\ * \LIS331HH_SPI:BSPIM:state_0\ * 
              !Net_154
        );
        Output = Net_154 (fanout=1)

    MacroCell: Name=Net_23, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\LIS331HH_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_23 * !\LIS331HH_SPI:BSPIM:state_2\ * 
              \LIS331HH_SPI:BSPIM:state_0\
            + !\LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              !\LIS331HH_SPI:BSPIM:state_0\
            + !\LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_0\ * 
              !\LIS331HH_SPI:BSPIM:count_4\ * !\LIS331HH_SPI:BSPIM:count_3\ * 
              !\LIS331HH_SPI:BSPIM:count_2\ * \LIS331HH_SPI:BSPIM:count_1\ * 
              !\LIS331HH_SPI:BSPIM:count_0\ * !\LIS331HH_SPI:BSPIM:ld_ident\
            + \LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              \LIS331HH_SPI:BSPIM:state_0\
            + \LIS331HH_SPI:BSPIM:state_2\ * \LIS331HH_SPI:BSPIM:state_1\ * 
              !\LIS331HH_SPI:BSPIM:state_0\
            + \LIS331HH_SPI:BSPIM:state_2\ * 
              !\LIS331HH_SPI:BSPIM:mosi_from_dp\
            + !\LIS331HH_SPI:BSPIM:state_0\ * 
              !\LIS331HH_SPI:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)

    MacroCell: Name=Net_25, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LIS331HH_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_25 * \LIS331HH_SPI:BSPIM:state_1\ * 
              \LIS331HH_SPI:BSPIM:state_0\
            + !\LIS331HH_SPI:BSPIM:state_2\ * \LIS331HH_SPI:BSPIM:state_1\ * 
              \LIS331HH_SPI:BSPIM:state_0\
        );
        Output = Net_25 (fanout=2)

    MacroCell: Name=Net_47, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CONFIG_COM:BUART:txn\
        );
        Output = Net_47 (fanout=1)

    MacroCell: Name=Net_83, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DATA_COM:BUART:txn\
        );
        Output = Net_83 (fanout=1)

    MacroCell: Name=\CONFIG_COM:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\CONFIG_COM:BUART:tx_state_1\ * !\CONFIG_COM:BUART:tx_state_0\ * 
              !\CONFIG_COM:BUART:tx_state_2\
            + !\CONFIG_COM:BUART:tx_state_1\ * !\CONFIG_COM:BUART:tx_state_0\ * 
              \CONFIG_COM:BUART:tx_bitclk\
        );
        Output = \CONFIG_COM:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\CONFIG_COM:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \CONFIG_COM:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\CONFIG_COM:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CONFIG_COM:BUART:rx_count_2\ * !\CONFIG_COM:BUART:rx_count_1\ * 
              !\CONFIG_COM:BUART:rx_count_0\
        );
        Output = \CONFIG_COM:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\CONFIG_COM:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CONFIG_COM:BUART:rx_state_0\ * !\CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\
        );
        Output = \CONFIG_COM:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\CONFIG_COM:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_52
        );
        Output = \CONFIG_COM:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\CONFIG_COM:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CONFIG_COM:BUART:rx_state_0\ * 
              \CONFIG_COM:BUART:rx_bitclk_enable\ * 
              \CONFIG_COM:BUART:rx_state_3\ * !\CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\
            + \CONFIG_COM:BUART:rx_state_0\ * !\CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \CONFIG_COM:BUART:rx_state_0\ * !\CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \CONFIG_COM:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\CONFIG_COM:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_52 * MODIN1_0
            + MODIN1_1
        );
        Output = \CONFIG_COM:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\CONFIG_COM:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CONFIG_COM:BUART:rx_state_0\ * 
              \CONFIG_COM:BUART:rx_bitclk_enable\ * 
              !\CONFIG_COM:BUART:rx_state_3\ * \CONFIG_COM:BUART:rx_state_2\ * 
              !Net_52 * !MODIN1_1 * !\CONFIG_COM:BUART:rx_address_detected\
            + !\CONFIG_COM:BUART:rx_state_0\ * 
              \CONFIG_COM:BUART:rx_bitclk_enable\ * 
              !\CONFIG_COM:BUART:rx_state_3\ * \CONFIG_COM:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\CONFIG_COM:BUART:rx_address_detected\
            + \CONFIG_COM:BUART:rx_state_0\ * !\CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \CONFIG_COM:BUART:rx_state_0\ * !\CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \CONFIG_COM:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\CONFIG_COM:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\CONFIG_COM:BUART:rx_state_0\ * 
              \CONFIG_COM:BUART:rx_bitclk_enable\ * 
              \CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_address_detected\
            + !\CONFIG_COM:BUART:rx_state_0\ * 
              \CONFIG_COM:BUART:rx_bitclk_enable\ * 
              \CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\
            + !\CONFIG_COM:BUART:rx_state_0\ * !\CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_state_2\ * !Net_52 * 
              !\CONFIG_COM:BUART:rx_address_detected\ * 
              \CONFIG_COM:BUART:rx_last\
            + \CONFIG_COM:BUART:rx_state_0\ * !\CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \CONFIG_COM:BUART:rx_state_0\ * !\CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \CONFIG_COM:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\CONFIG_COM:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CONFIG_COM:BUART:rx_state_0\ * 
              \CONFIG_COM:BUART:rx_bitclk_enable\ * 
              \CONFIG_COM:BUART:rx_state_3\ * \CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\
            + \CONFIG_COM:BUART:rx_state_0\ * !\CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \CONFIG_COM:BUART:rx_state_0\ * !\CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \CONFIG_COM:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\CONFIG_COM:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CONFIG_COM:BUART:rx_state_0\ * \CONFIG_COM:BUART:rx_state_3\ * 
              \CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\
        );
        Output = \CONFIG_COM:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\CONFIG_COM:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CONFIG_COM:BUART:rx_state_0\ * 
              \CONFIG_COM:BUART:rx_bitclk_enable\ * 
              \CONFIG_COM:BUART:rx_state_3\ * \CONFIG_COM:BUART:rx_state_2\ * 
              !Net_52 * !MODIN1_1 * !\CONFIG_COM:BUART:rx_address_detected\
            + !\CONFIG_COM:BUART:rx_state_0\ * 
              \CONFIG_COM:BUART:rx_bitclk_enable\ * 
              \CONFIG_COM:BUART:rx_state_3\ * \CONFIG_COM:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\CONFIG_COM:BUART:rx_address_detected\
        );
        Output = \CONFIG_COM:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\CONFIG_COM:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CONFIG_COM:BUART:rx_load_fifo\ * 
              \CONFIG_COM:BUART:rx_fifofull\
        );
        Output = \CONFIG_COM:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\CONFIG_COM:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CONFIG_COM:BUART:rx_fifonotempty\ * 
              \CONFIG_COM:BUART:rx_state_stop1_reg\
        );
        Output = \CONFIG_COM:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\CONFIG_COM:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CONFIG_COM:BUART:tx_bitclk_dp\
        );
        Output = \CONFIG_COM:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\CONFIG_COM:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CONFIG_COM:BUART:tx_bitclk_dp\
        );
        Output = \CONFIG_COM:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\CONFIG_COM:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CONFIG_COM:BUART:tx_state_1\ * !\CONFIG_COM:BUART:tx_state_0\ * 
              !\CONFIG_COM:BUART:tx_fifo_empty\ * 
              !\CONFIG_COM:BUART:tx_state_2\
            + !\CONFIG_COM:BUART:tx_state_1\ * !\CONFIG_COM:BUART:tx_state_0\ * 
              !\CONFIG_COM:BUART:tx_fifo_empty\ * 
              \CONFIG_COM:BUART:tx_bitclk\
            + \CONFIG_COM:BUART:tx_state_1\ * \CONFIG_COM:BUART:tx_state_0\ * 
              \CONFIG_COM:BUART:tx_fifo_empty\ * \CONFIG_COM:BUART:tx_bitclk\
            + \CONFIG_COM:BUART:tx_state_0\ * !\CONFIG_COM:BUART:tx_state_2\ * 
              \CONFIG_COM:BUART:tx_bitclk\
        );
        Output = \CONFIG_COM:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\CONFIG_COM:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \CONFIG_COM:BUART:tx_state_1\ * \CONFIG_COM:BUART:tx_state_0\ * 
              \CONFIG_COM:BUART:tx_bitclk\
            + \CONFIG_COM:BUART:tx_state_1\ * !\CONFIG_COM:BUART:tx_state_2\ * 
              \CONFIG_COM:BUART:tx_bitclk\ * 
              !\CONFIG_COM:BUART:tx_counter_dp\
            + \CONFIG_COM:BUART:tx_state_0\ * !\CONFIG_COM:BUART:tx_state_2\ * 
              \CONFIG_COM:BUART:tx_bitclk\
        );
        Output = \CONFIG_COM:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\CONFIG_COM:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CONFIG_COM:BUART:tx_state_1\ * !\CONFIG_COM:BUART:tx_state_0\ * 
              \CONFIG_COM:BUART:tx_state_2\ * \CONFIG_COM:BUART:tx_bitclk\
            + \CONFIG_COM:BUART:tx_state_1\ * \CONFIG_COM:BUART:tx_state_0\ * 
              \CONFIG_COM:BUART:tx_bitclk\
            + \CONFIG_COM:BUART:tx_state_1\ * !\CONFIG_COM:BUART:tx_state_2\ * 
              \CONFIG_COM:BUART:tx_bitclk\ * 
              !\CONFIG_COM:BUART:tx_counter_dp\
        );
        Output = \CONFIG_COM:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\CONFIG_COM:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CONFIG_COM:BUART:tx_state_1\ * !\CONFIG_COM:BUART:tx_state_0\ * 
              \CONFIG_COM:BUART:tx_fifo_empty\ * 
              \CONFIG_COM:BUART:tx_state_2\ * \CONFIG_COM:BUART:tx_bitclk\
        );
        Output = \CONFIG_COM:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\CONFIG_COM:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CONFIG_COM:BUART:tx_fifo_notfull\
        );
        Output = \CONFIG_COM:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\CONFIG_COM:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \CONFIG_COM:BUART:txn\ * \CONFIG_COM:BUART:tx_state_1\ * 
              !\CONFIG_COM:BUART:tx_bitclk\
            + \CONFIG_COM:BUART:txn\ * \CONFIG_COM:BUART:tx_state_2\
            + !\CONFIG_COM:BUART:tx_state_1\ * \CONFIG_COM:BUART:tx_state_0\ * 
              !\CONFIG_COM:BUART:tx_shift_out\ * 
              !\CONFIG_COM:BUART:tx_state_2\
            + !\CONFIG_COM:BUART:tx_state_1\ * \CONFIG_COM:BUART:tx_state_0\ * 
              !\CONFIG_COM:BUART:tx_state_2\ * !\CONFIG_COM:BUART:tx_bitclk\
            + \CONFIG_COM:BUART:tx_state_1\ * !\CONFIG_COM:BUART:tx_state_0\ * 
              !\CONFIG_COM:BUART:tx_shift_out\ * 
              !\CONFIG_COM:BUART:tx_state_2\ * \CONFIG_COM:BUART:tx_bitclk\ * 
              \CONFIG_COM:BUART:tx_counter_dp\
        );
        Output = \CONFIG_COM:BUART:txn\ (fanout=2)

    MacroCell: Name=\DATA_COM:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\DATA_COM:BUART:tx_state_1\ * !\DATA_COM:BUART:tx_state_0\ * 
              !\DATA_COM:BUART:tx_state_2\
            + !\DATA_COM:BUART:tx_state_1\ * !\DATA_COM:BUART:tx_state_0\ * 
              \DATA_COM:BUART:tx_bitclk\
        );
        Output = \DATA_COM:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\DATA_COM:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DATA_COM:BUART:rx_count_2\ * !\DATA_COM:BUART:rx_count_1\ * 
              !Net_88 * \DATA_COM:BUART:pollcount_0\
            + !\DATA_COM:BUART:rx_count_2\ * !\DATA_COM:BUART:rx_count_1\ * 
              Net_88 * !\DATA_COM:BUART:pollcount_0\
        );
        Output = \DATA_COM:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\DATA_COM:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DATA_COM:BUART:rx_count_2\ * !\DATA_COM:BUART:rx_count_1\ * 
              !\DATA_COM:BUART:pollcount_1\ * Net_88 * 
              \DATA_COM:BUART:pollcount_0\
            + !\DATA_COM:BUART:rx_count_2\ * !\DATA_COM:BUART:rx_count_1\ * 
              \DATA_COM:BUART:pollcount_1\ * !Net_88
            + !\DATA_COM:BUART:rx_count_2\ * !\DATA_COM:BUART:rx_count_1\ * 
              \DATA_COM:BUART:pollcount_1\ * !\DATA_COM:BUART:pollcount_0\
        );
        Output = \DATA_COM:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\DATA_COM:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DATA_COM:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\DATA_COM:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DATA_COM:BUART:rx_count_2\ * !\DATA_COM:BUART:rx_count_1\ * 
              !\DATA_COM:BUART:rx_count_0\
        );
        Output = \DATA_COM:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\DATA_COM:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DATA_COM:BUART:rx_state_0\ * !\DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * 
              !\DATA_COM:BUART:rx_address_detected\
        );
        Output = \DATA_COM:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\DATA_COM:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_88
        );
        Output = \DATA_COM:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\DATA_COM:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DATA_COM:BUART:rx_state_0\ * 
              \DATA_COM:BUART:rx_bitclk_enable\ * \DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * 
              !\DATA_COM:BUART:rx_address_detected\
            + \DATA_COM:BUART:rx_state_0\ * !\DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * !\DATA_COM:BUART:rx_count_6\ * 
              !\DATA_COM:BUART:rx_count_5\ * 
              !\DATA_COM:BUART:rx_address_detected\
            + \DATA_COM:BUART:rx_state_0\ * !\DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * !\DATA_COM:BUART:rx_count_6\ * 
              !\DATA_COM:BUART:rx_count_4\ * 
              !\DATA_COM:BUART:rx_address_detected\
        );
        Output = \DATA_COM:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\DATA_COM:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \DATA_COM:BUART:pollcount_1\
            + Net_88 * \DATA_COM:BUART:pollcount_0\
        );
        Output = \DATA_COM:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\DATA_COM:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DATA_COM:BUART:rx_state_0\ * 
              \DATA_COM:BUART:rx_bitclk_enable\ * 
              !\DATA_COM:BUART:rx_state_3\ * \DATA_COM:BUART:rx_state_2\ * 
              !\DATA_COM:BUART:pollcount_1\ * !Net_88 * 
              !\DATA_COM:BUART:rx_address_detected\
            + !\DATA_COM:BUART:rx_state_0\ * 
              \DATA_COM:BUART:rx_bitclk_enable\ * 
              !\DATA_COM:BUART:rx_state_3\ * \DATA_COM:BUART:rx_state_2\ * 
              !\DATA_COM:BUART:pollcount_1\ * !\DATA_COM:BUART:pollcount_0\ * 
              !\DATA_COM:BUART:rx_address_detected\
            + \DATA_COM:BUART:rx_state_0\ * !\DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * !\DATA_COM:BUART:rx_count_6\ * 
              !\DATA_COM:BUART:rx_count_5\ * 
              !\DATA_COM:BUART:rx_address_detected\
            + \DATA_COM:BUART:rx_state_0\ * !\DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * !\DATA_COM:BUART:rx_count_6\ * 
              !\DATA_COM:BUART:rx_count_4\ * 
              !\DATA_COM:BUART:rx_address_detected\
        );
        Output = \DATA_COM:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\DATA_COM:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\DATA_COM:BUART:rx_state_0\ * 
              \DATA_COM:BUART:rx_bitclk_enable\ * \DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_address_detected\
            + !\DATA_COM:BUART:rx_state_0\ * 
              \DATA_COM:BUART:rx_bitclk_enable\ * \DATA_COM:BUART:rx_state_2\ * 
              !\DATA_COM:BUART:rx_address_detected\
            + !\DATA_COM:BUART:rx_state_0\ * !\DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * !Net_88 * 
              !\DATA_COM:BUART:rx_address_detected\ * 
              \DATA_COM:BUART:rx_last\
            + \DATA_COM:BUART:rx_state_0\ * !\DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * !\DATA_COM:BUART:rx_count_6\ * 
              !\DATA_COM:BUART:rx_count_5\ * 
              !\DATA_COM:BUART:rx_address_detected\
            + \DATA_COM:BUART:rx_state_0\ * !\DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * !\DATA_COM:BUART:rx_count_6\ * 
              !\DATA_COM:BUART:rx_count_4\ * 
              !\DATA_COM:BUART:rx_address_detected\
        );
        Output = \DATA_COM:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\DATA_COM:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DATA_COM:BUART:rx_state_0\ * 
              \DATA_COM:BUART:rx_bitclk_enable\ * \DATA_COM:BUART:rx_state_3\ * 
              \DATA_COM:BUART:rx_state_2\ * 
              !\DATA_COM:BUART:rx_address_detected\
            + \DATA_COM:BUART:rx_state_0\ * !\DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * !\DATA_COM:BUART:rx_count_6\ * 
              !\DATA_COM:BUART:rx_count_5\ * 
              !\DATA_COM:BUART:rx_address_detected\
            + \DATA_COM:BUART:rx_state_0\ * !\DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * !\DATA_COM:BUART:rx_count_6\ * 
              !\DATA_COM:BUART:rx_count_4\ * 
              !\DATA_COM:BUART:rx_address_detected\
        );
        Output = \DATA_COM:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\DATA_COM:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\DATA_COM:BUART:rx_state_0\ * \DATA_COM:BUART:rx_state_3\ * 
              \DATA_COM:BUART:rx_state_2\ * 
              !\DATA_COM:BUART:rx_address_detected\
        );
        Output = \DATA_COM:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\DATA_COM:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DATA_COM:BUART:rx_state_0\ * 
              \DATA_COM:BUART:rx_bitclk_enable\ * \DATA_COM:BUART:rx_state_3\ * 
              \DATA_COM:BUART:rx_state_2\ * !\DATA_COM:BUART:pollcount_1\ * 
              !Net_88 * !\DATA_COM:BUART:rx_address_detected\
            + !\DATA_COM:BUART:rx_state_0\ * 
              \DATA_COM:BUART:rx_bitclk_enable\ * \DATA_COM:BUART:rx_state_3\ * 
              \DATA_COM:BUART:rx_state_2\ * !\DATA_COM:BUART:pollcount_1\ * 
              !\DATA_COM:BUART:pollcount_0\ * 
              !\DATA_COM:BUART:rx_address_detected\
        );
        Output = \DATA_COM:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\DATA_COM:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DATA_COM:BUART:rx_load_fifo\ * \DATA_COM:BUART:rx_fifofull\
        );
        Output = \DATA_COM:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\DATA_COM:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DATA_COM:BUART:rx_fifonotempty\ * 
              \DATA_COM:BUART:rx_state_stop1_reg\
        );
        Output = \DATA_COM:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\DATA_COM:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DATA_COM:BUART:tx_bitclk_dp\
        );
        Output = \DATA_COM:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\DATA_COM:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DATA_COM:BUART:tx_bitclk_dp\
        );
        Output = \DATA_COM:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\DATA_COM:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DATA_COM:BUART:tx_state_1\ * !\DATA_COM:BUART:tx_state_0\ * 
              !\DATA_COM:BUART:tx_fifo_empty\ * !\DATA_COM:BUART:tx_state_2\
            + !\DATA_COM:BUART:tx_state_1\ * !\DATA_COM:BUART:tx_state_0\ * 
              !\DATA_COM:BUART:tx_fifo_empty\ * \DATA_COM:BUART:tx_bitclk\
            + \DATA_COM:BUART:tx_state_1\ * \DATA_COM:BUART:tx_state_0\ * 
              \DATA_COM:BUART:tx_fifo_empty\ * \DATA_COM:BUART:tx_bitclk\
            + \DATA_COM:BUART:tx_state_0\ * !\DATA_COM:BUART:tx_state_2\ * 
              \DATA_COM:BUART:tx_bitclk\
        );
        Output = \DATA_COM:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\DATA_COM:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DATA_COM:BUART:tx_state_1\ * \DATA_COM:BUART:tx_state_0\ * 
              \DATA_COM:BUART:tx_bitclk\
            + \DATA_COM:BUART:tx_state_1\ * !\DATA_COM:BUART:tx_state_2\ * 
              \DATA_COM:BUART:tx_bitclk\ * !\DATA_COM:BUART:tx_counter_dp\
            + \DATA_COM:BUART:tx_state_0\ * !\DATA_COM:BUART:tx_state_2\ * 
              \DATA_COM:BUART:tx_bitclk\
        );
        Output = \DATA_COM:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\DATA_COM:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DATA_COM:BUART:tx_state_1\ * !\DATA_COM:BUART:tx_state_0\ * 
              \DATA_COM:BUART:tx_state_2\ * \DATA_COM:BUART:tx_bitclk\
            + \DATA_COM:BUART:tx_state_1\ * \DATA_COM:BUART:tx_state_0\ * 
              \DATA_COM:BUART:tx_bitclk\
            + \DATA_COM:BUART:tx_state_1\ * !\DATA_COM:BUART:tx_state_2\ * 
              \DATA_COM:BUART:tx_bitclk\ * !\DATA_COM:BUART:tx_counter_dp\
        );
        Output = \DATA_COM:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\DATA_COM:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DATA_COM:BUART:tx_state_1\ * !\DATA_COM:BUART:tx_state_0\ * 
              \DATA_COM:BUART:tx_fifo_empty\ * \DATA_COM:BUART:tx_state_2\ * 
              \DATA_COM:BUART:tx_bitclk\
        );
        Output = \DATA_COM:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\DATA_COM:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DATA_COM:BUART:tx_fifo_notfull\
        );
        Output = \DATA_COM:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\DATA_COM:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \DATA_COM:BUART:txn\ * \DATA_COM:BUART:tx_state_1\ * 
              !\DATA_COM:BUART:tx_bitclk\
            + \DATA_COM:BUART:txn\ * \DATA_COM:BUART:tx_state_2\
            + !\DATA_COM:BUART:tx_state_1\ * \DATA_COM:BUART:tx_state_0\ * 
              !\DATA_COM:BUART:tx_shift_out\ * !\DATA_COM:BUART:tx_state_2\
            + !\DATA_COM:BUART:tx_state_1\ * \DATA_COM:BUART:tx_state_0\ * 
              !\DATA_COM:BUART:tx_state_2\ * !\DATA_COM:BUART:tx_bitclk\
            + \DATA_COM:BUART:tx_state_1\ * !\DATA_COM:BUART:tx_state_0\ * 
              !\DATA_COM:BUART:tx_shift_out\ * !\DATA_COM:BUART:tx_state_2\ * 
              \DATA_COM:BUART:tx_bitclk\ * \DATA_COM:BUART:tx_counter_dp\
        );
        Output = \DATA_COM:BUART:txn\ (fanout=2)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \HMC5883L_I2C:bI2C_UDB:scl_in_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:scl_in_last2_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:bus_busy_reg\
            + \HMC5883L_I2C:bI2C_UDB:scl_in_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:bus_busy_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:bus_busy_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\HMC5883L_I2C:scl_x_wire\ * !\HMC5883L_I2C:scl_yfb\
            + \HMC5883L_I2C:scl_x_wire\ * \HMC5883L_I2C:scl_yfb\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:cnt_reset\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \HMC5883L_I2C:scl_x_wire\ * \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:scl_in_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:scl_x_wire\ * \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:scl_in_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:scl_x_wire\ * \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:scl_in_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:scl_x_wire\ * \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:scl_in_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\
            + !\HMC5883L_I2C:bI2C_UDB:clk_eq_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc\ * 
              !\HMC5883L_I2C:bI2C_UDB:cnt_reset\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc\ * 
              !\HMC5883L_I2C:bI2C_UDB:cnt_reset\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \HMC5883L_I2C:bI2C_UDB:tx_reg_empty\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\
            + !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:lost_arb_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_21 * \HMC5883L_I2C:bI2C_UDB:control_1\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_0_split\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \HMC5883L_I2C:bI2C_UDB:control_7\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:control_6\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\
            + !\HMC5883L_I2C:bI2C_UDB:control_5\ * 
              \HMC5883L_I2C:bI2C_UDB:control_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_reset\
            + \HMC5883L_I2C:bI2C_UDB:m_state_2_split\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\HMC5883L_I2C:bI2C_UDB:control_6\ * 
              !\HMC5883L_I2C:bI2C_UDB:control_5\ * 
              !\HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:control_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:lost_arb_reg\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\HMC5883L_I2C:bI2C_UDB:control_6\ * 
              !\HMC5883L_I2C:bI2C_UDB:control_5\ * 
              \HMC5883L_I2C:bI2C_UDB:control_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\
            + !\HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\HMC5883L_I2C:bI2C_UDB:control_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4_split\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\HMC5883L_I2C:bI2C_UDB:control_6\ * 
              !\HMC5883L_I2C:bI2C_UDB:control_5\ * 
              !\HMC5883L_I2C:bI2C_UDB:control_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\
            + !\HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HMC5883L_I2C:bI2C_UDB:scl_in_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HMC5883L_I2C:scl_yfb\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HMC5883L_I2C:bI2C_UDB:sda_in_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HMC5883L_I2C:sda_yfb\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \HMC5883L_I2C:bI2C_UDB:status_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + !\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\HMC5883L_I2C:sda_yfb\ * \HMC5883L_I2C:bI2C_UDB:status_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:sda_yfb\ * !\HMC5883L_I2C:bI2C_UDB:status_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:status_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_reset\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\HMC5883L_I2C:bI2C_UDB:status_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + \HMC5883L_I2C:bI2C_UDB:status_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\
            + \HMC5883L_I2C:bI2C_UDB:status_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\
            + \HMC5883L_I2C:bI2C_UDB:status_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_reset\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\HMC5883L_I2C:bI2C_UDB:status_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + \HMC5883L_I2C:bI2C_UDB:status_3\ * 
              \HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\
            + \HMC5883L_I2C:bI2C_UDB:status_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\
            + \HMC5883L_I2C:bI2C_UDB:status_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_reset\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HMC5883L_I2C:bI2C_UDB:scl_in_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\HMC5883L_I2C:scl_x_wire\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\HMC5883L_I2C:bI2C_UDB:clkgen_cl1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + !\HMC5883L_I2C:bI2C_UDB:clkgen_cl1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + !\HMC5883L_I2C:bI2C_UDB:clkgen_cl1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\HMC5883L_I2C:bI2C_UDB:clkgen_cl1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:cnt_reset\
        );
        Output = \HMC5883L_I2C:scl_x_wire\ (fanout=3)

    MacroCell: Name=\HMC5883L_I2C:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\HMC5883L_I2C:sda_x_wire\ * !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\HMC5883L_I2C:bI2C_UDB:control_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\HMC5883L_I2C:bI2C_UDB:shift_data_out\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \HMC5883L_I2C:sda_x_wire\ (fanout=2)

    MacroCell: Name=\LIS331HH_SPI:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LIS331HH_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              !\LIS331HH_SPI:BSPIM:state_0\ * \LIS331HH_SPI:BSPIM:cnt_enable\
            + !\LIS331HH_SPI:BSPIM:state_2\ * \LIS331HH_SPI:BSPIM:state_1\ * 
              \LIS331HH_SPI:BSPIM:state_0\ * !\LIS331HH_SPI:BSPIM:cnt_enable\
            + \LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              \LIS331HH_SPI:BSPIM:state_0\ * \LIS331HH_SPI:BSPIM:cnt_enable\
            + \LIS331HH_SPI:BSPIM:state_2\ * \LIS331HH_SPI:BSPIM:state_1\ * 
              !\LIS331HH_SPI:BSPIM:state_0\ * \LIS331HH_SPI:BSPIM:cnt_enable\
        );
        Output = \LIS331HH_SPI:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\LIS331HH_SPI:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIS331HH_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              !\LIS331HH_SPI:BSPIM:state_0\ * !\LIS331HH_SPI:BSPIM:ld_ident\
            + \LIS331HH_SPI:BSPIM:state_2\ * \LIS331HH_SPI:BSPIM:state_1\ * 
              !\LIS331HH_SPI:BSPIM:state_0\ * \LIS331HH_SPI:BSPIM:ld_ident\
            + \LIS331HH_SPI:BSPIM:state_1\ * !\LIS331HH_SPI:BSPIM:state_0\ * 
              !\LIS331HH_SPI:BSPIM:count_4\ * !\LIS331HH_SPI:BSPIM:count_3\ * 
              !\LIS331HH_SPI:BSPIM:count_2\ * \LIS331HH_SPI:BSPIM:count_1\ * 
              !\LIS331HH_SPI:BSPIM:count_0\ * \LIS331HH_SPI:BSPIM:ld_ident\
        );
        Output = \LIS331HH_SPI:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\LIS331HH_SPI:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LIS331HH_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:count_4\ * 
              !\LIS331HH_SPI:BSPIM:count_3\ * !\LIS331HH_SPI:BSPIM:count_2\ * 
              !\LIS331HH_SPI:BSPIM:count_1\ * !\LIS331HH_SPI:BSPIM:count_0\ * 
              \LIS331HH_SPI:BSPIM:load_cond\
            + \LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              !\LIS331HH_SPI:BSPIM:state_0\ * !\LIS331HH_SPI:BSPIM:load_cond\
            + \LIS331HH_SPI:BSPIM:state_1\ * !\LIS331HH_SPI:BSPIM:count_4\ * 
              !\LIS331HH_SPI:BSPIM:count_3\ * !\LIS331HH_SPI:BSPIM:count_2\ * 
              !\LIS331HH_SPI:BSPIM:count_1\ * !\LIS331HH_SPI:BSPIM:count_0\ * 
              \LIS331HH_SPI:BSPIM:load_cond\
            + \LIS331HH_SPI:BSPIM:state_0\ * !\LIS331HH_SPI:BSPIM:count_4\ * 
              !\LIS331HH_SPI:BSPIM:count_3\ * !\LIS331HH_SPI:BSPIM:count_2\ * 
              !\LIS331HH_SPI:BSPIM:count_1\ * !\LIS331HH_SPI:BSPIM:count_0\ * 
              \LIS331HH_SPI:BSPIM:load_cond\
        );
        Output = \LIS331HH_SPI:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\LIS331HH_SPI:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIS331HH_SPI:BSPIM:count_4\ * !\LIS331HH_SPI:BSPIM:count_3\ * 
              !\LIS331HH_SPI:BSPIM:count_2\ * !\LIS331HH_SPI:BSPIM:count_1\ * 
              \LIS331HH_SPI:BSPIM:count_0\
        );
        Output = \LIS331HH_SPI:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\LIS331HH_SPI:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIS331HH_SPI:BSPIM:count_4\ * !\LIS331HH_SPI:BSPIM:count_3\ * 
              !\LIS331HH_SPI:BSPIM:count_2\ * !\LIS331HH_SPI:BSPIM:count_1\ * 
              \LIS331HH_SPI:BSPIM:count_0\ * \LIS331HH_SPI:BSPIM:rx_status_4\
        );
        Output = \LIS331HH_SPI:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\LIS331HH_SPI:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIS331HH_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LIS331HH_SPI:BSPIM:state_2\ * \LIS331HH_SPI:BSPIM:state_1\
            + \LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\
            + !\LIS331HH_SPI:BSPIM:state_1\ * !\LIS331HH_SPI:BSPIM:state_0\ * 
              !\LIS331HH_SPI:BSPIM:tx_status_1\
        );
        Output = \LIS331HH_SPI:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=\LIS331HH_SPI:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LIS331HH_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              \LIS331HH_SPI:BSPIM:state_0\
            + !\LIS331HH_SPI:BSPIM:state_2\ * \LIS331HH_SPI:BSPIM:state_0\ * 
              !\LIS331HH_SPI:BSPIM:count_4\ * !\LIS331HH_SPI:BSPIM:count_3\ * 
              \LIS331HH_SPI:BSPIM:count_2\ * !\LIS331HH_SPI:BSPIM:count_1\ * 
              \LIS331HH_SPI:BSPIM:count_0\ * 
              !\LIS331HH_SPI:BSPIM:tx_status_1\
            + \LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_0\
            + \LIS331HH_SPI:BSPIM:state_1\ * !\LIS331HH_SPI:BSPIM:state_0\ * 
              !\LIS331HH_SPI:BSPIM:count_4\ * !\LIS331HH_SPI:BSPIM:count_3\ * 
              !\LIS331HH_SPI:BSPIM:count_2\ * \LIS331HH_SPI:BSPIM:count_1\ * 
              !\LIS331HH_SPI:BSPIM:count_0\ * !\LIS331HH_SPI:BSPIM:ld_ident\
        );
        Output = \LIS331HH_SPI:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\LIS331HH_SPI:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIS331HH_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              \LIS331HH_SPI:BSPIM:state_0\
            + !\LIS331HH_SPI:BSPIM:state_2\ * \LIS331HH_SPI:BSPIM:state_1\ * 
              !\LIS331HH_SPI:BSPIM:state_0\ * !\LIS331HH_SPI:BSPIM:count_4\ * 
              !\LIS331HH_SPI:BSPIM:count_3\ * !\LIS331HH_SPI:BSPIM:count_2\ * 
              \LIS331HH_SPI:BSPIM:count_1\ * !\LIS331HH_SPI:BSPIM:count_0\ * 
              !\LIS331HH_SPI:BSPIM:ld_ident\
            + !\LIS331HH_SPI:BSPIM:state_2\ * \LIS331HH_SPI:BSPIM:state_0\ * 
              !\LIS331HH_SPI:BSPIM:count_4\ * !\LIS331HH_SPI:BSPIM:count_3\ * 
              \LIS331HH_SPI:BSPIM:count_2\ * !\LIS331HH_SPI:BSPIM:count_1\ * 
              \LIS331HH_SPI:BSPIM:count_0\ * 
              !\LIS331HH_SPI:BSPIM:tx_status_1\
        );
        Output = \LIS331HH_SPI:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\LIS331HH_SPI:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              \LIS331HH_SPI:BSPIM:state_0\
        );
        Output = \LIS331HH_SPI:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\LIS331HH_SPI:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              !\LIS331HH_SPI:BSPIM:state_0\
        );
        Output = \LIS331HH_SPI:BSPIM:tx_status_4\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\CONFIG_COM:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \CONFIG_COM:Net_9\ ,
            cs_addr_2 => \CONFIG_COM:BUART:rx_address_detected\ ,
            cs_addr_1 => \CONFIG_COM:BUART:rx_state_0\ ,
            cs_addr_0 => \CONFIG_COM:BUART:rx_bitclk_enable\ ,
            route_si => \CONFIG_COM:BUART:rx_postpoll\ ,
            f0_load => \CONFIG_COM:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \CONFIG_COM:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \CONFIG_COM:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CONFIG_COM:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \CONFIG_COM:Net_9\ ,
            cs_addr_2 => \CONFIG_COM:BUART:tx_state_1\ ,
            cs_addr_1 => \CONFIG_COM:BUART:tx_state_0\ ,
            cs_addr_0 => \CONFIG_COM:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \CONFIG_COM:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \CONFIG_COM:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \CONFIG_COM:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CONFIG_COM:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \CONFIG_COM:Net_9\ ,
            cs_addr_0 => \CONFIG_COM:BUART:counter_load_not\ ,
            cl0_comb => \CONFIG_COM:BUART:tx_bitclk_dp\ ,
            cl1_comb => \CONFIG_COM:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\DATA_COM:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \DATA_COM:Net_9\ ,
            cs_addr_2 => \DATA_COM:BUART:rx_address_detected\ ,
            cs_addr_1 => \DATA_COM:BUART:rx_state_0\ ,
            cs_addr_0 => \DATA_COM:BUART:rx_bitclk_enable\ ,
            route_si => \DATA_COM:BUART:rx_postpoll\ ,
            f0_load => \DATA_COM:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \DATA_COM:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \DATA_COM:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\DATA_COM:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \DATA_COM:Net_9\ ,
            cs_addr_2 => \DATA_COM:BUART:tx_state_1\ ,
            cs_addr_1 => \DATA_COM:BUART:tx_state_0\ ,
            cs_addr_0 => \DATA_COM:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \DATA_COM:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \DATA_COM:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \DATA_COM:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\DATA_COM:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \DATA_COM:Net_9\ ,
            cs_addr_0 => \DATA_COM:BUART:counter_load_not\ ,
            cl0_comb => \DATA_COM:BUART:tx_bitclk_dp\ ,
            cl1_comb => \DATA_COM:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\HMC5883L_I2C:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => \HMC5883L_I2C:udb_clk\ ,
            cs_addr_1 => \HMC5883L_I2C:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \HMC5883L_I2C:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \HMC5883L_I2C:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \HMC5883L_I2C:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\HMC5883L_I2C:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => \HMC5883L_I2C:udb_clk\ ,
            cs_addr_1 => \HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \HMC5883L_I2C:bI2C_UDB:sda_in_reg\ ,
            so_comb => \HMC5883L_I2C:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LIS331HH_SPI:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \LIS331HH_SPI:Net_276\ ,
            cs_addr_2 => \LIS331HH_SPI:BSPIM:state_2\ ,
            cs_addr_1 => \LIS331HH_SPI:BSPIM:state_1\ ,
            cs_addr_0 => \LIS331HH_SPI:BSPIM:state_0\ ,
            route_si => Net_19 ,
            f1_load => \LIS331HH_SPI:BSPIM:load_rx_data\ ,
            so_comb => \LIS331HH_SPI:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \LIS331HH_SPI:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \LIS331HH_SPI:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \LIS331HH_SPI:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \LIS331HH_SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\CONFIG_COM:BUART:sRX:RxSts\
        PORT MAP (
            clock => \CONFIG_COM:Net_9\ ,
            status_5 => \CONFIG_COM:BUART:rx_status_5\ ,
            status_4 => \CONFIG_COM:BUART:rx_status_4\ ,
            status_3 => \CONFIG_COM:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\CONFIG_COM:BUART:sTX:TxSts\
        PORT MAP (
            clock => \CONFIG_COM:Net_9\ ,
            status_3 => \CONFIG_COM:BUART:tx_fifo_notfull\ ,
            status_2 => \CONFIG_COM:BUART:tx_status_2\ ,
            status_1 => \CONFIG_COM:BUART:tx_fifo_empty\ ,
            status_0 => \CONFIG_COM:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\DATA_COM:BUART:sRX:RxSts\
        PORT MAP (
            clock => \DATA_COM:Net_9\ ,
            status_5 => \DATA_COM:BUART:rx_status_5\ ,
            status_4 => \DATA_COM:BUART:rx_status_4\ ,
            status_3 => \DATA_COM:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\DATA_COM:BUART:sTX:TxSts\
        PORT MAP (
            clock => \DATA_COM:Net_9\ ,
            status_3 => \DATA_COM:BUART:tx_fifo_notfull\ ,
            status_2 => \DATA_COM:BUART:tx_status_2\ ,
            status_1 => \DATA_COM:BUART:tx_fifo_empty\ ,
            status_0 => \DATA_COM:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\HMC5883L_I2C:bI2C_UDB:StsReg\
        PORT MAP (
            clock => \HMC5883L_I2C:udb_clk\ ,
            status_5 => \HMC5883L_I2C:bI2C_UDB:status_5\ ,
            status_4 => \HMC5883L_I2C:bI2C_UDB:status_4\ ,
            status_3 => \HMC5883L_I2C:bI2C_UDB:status_3\ ,
            status_2 => \HMC5883L_I2C:bI2C_UDB:status_2\ ,
            status_1 => \HMC5883L_I2C:bI2C_UDB:status_1\ ,
            status_0 => \HMC5883L_I2C:bI2C_UDB:status_0\ ,
            interrupt => \HMC5883L_I2C:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LIS331HH_SPI:BSPIM:RxStsReg\
        PORT MAP (
            clock => \LIS331HH_SPI:Net_276\ ,
            status_6 => \LIS331HH_SPI:BSPIM:rx_status_6\ ,
            status_5 => \LIS331HH_SPI:BSPIM:rx_status_5\ ,
            status_4 => \LIS331HH_SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LIS331HH_SPI:BSPIM:TxStsReg\
        PORT MAP (
            clock => \LIS331HH_SPI:Net_276\ ,
            status_4 => \LIS331HH_SPI:BSPIM:tx_status_4\ ,
            status_3 => \LIS331HH_SPI:BSPIM:load_rx_data\ ,
            status_2 => \LIS331HH_SPI:BSPIM:tx_status_2\ ,
            status_1 => \LIS331HH_SPI:BSPIM:tx_status_1\ ,
            status_0 => \LIS331HH_SPI:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\HMC5883L_I2C:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \HMC5883L_I2C:udb_clk\ ,
            control_7 => \HMC5883L_I2C:bI2C_UDB:control_7\ ,
            control_6 => \HMC5883L_I2C:bI2C_UDB:control_6\ ,
            control_5 => \HMC5883L_I2C:bI2C_UDB:control_5\ ,
            control_4 => \HMC5883L_I2C:bI2C_UDB:control_4\ ,
            control_3 => \HMC5883L_I2C:bI2C_UDB:control_3\ ,
            control_2 => \HMC5883L_I2C:bI2C_UDB:control_2\ ,
            control_1 => \HMC5883L_I2C:bI2C_UDB:control_1\ ,
            control_0 => \HMC5883L_I2C:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\CONFIG_COM:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \CONFIG_COM:Net_9\ ,
            load => \CONFIG_COM:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \CONFIG_COM:BUART:rx_count_2\ ,
            count_1 => \CONFIG_COM:BUART:rx_count_1\ ,
            count_0 => \CONFIG_COM:BUART:rx_count_0\ ,
            tc => \CONFIG_COM:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\DATA_COM:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \DATA_COM:Net_9\ ,
            load => \DATA_COM:BUART:rx_counter_load\ ,
            count_6 => \DATA_COM:BUART:rx_count_6\ ,
            count_5 => \DATA_COM:BUART:rx_count_5\ ,
            count_4 => \DATA_COM:BUART:rx_count_4\ ,
            count_3 => \DATA_COM:BUART:rx_count_3\ ,
            count_2 => \DATA_COM:BUART:rx_count_2\ ,
            count_1 => \DATA_COM:BUART:rx_count_1\ ,
            count_0 => \DATA_COM:BUART:rx_count_0\ ,
            tc => \DATA_COM:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\LIS331HH_SPI:BSPIM:BitCounter\
        PORT MAP (
            clock => \LIS331HH_SPI:Net_276\ ,
            enable => \LIS331HH_SPI:BSPIM:cnt_enable\ ,
            count_6 => \LIS331HH_SPI:BSPIM:count_6\ ,
            count_5 => \LIS331HH_SPI:BSPIM:count_5\ ,
            count_4 => \LIS331HH_SPI:BSPIM:count_4\ ,
            count_3 => \LIS331HH_SPI:BSPIM:count_3\ ,
            count_2 => \LIS331HH_SPI:BSPIM:count_2\ ,
            count_1 => \LIS331HH_SPI:BSPIM:count_1\ ,
            count_0 => \LIS331HH_SPI:BSPIM:count_0\ ,
            tc => \LIS331HH_SPI:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\HMC5883L_I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \HMC5883L_I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    4 :    4 :    8 :  50.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   14 :   58 :   72 :  19.44%
UDB Macrocells                :   96 :   96 :  192 :  50.00%
UDB Unique Pterms             :  215 :  169 :  384 :  55.99%
UDB Total Pterms              :  242 :      :      : 
UDB Datapath Cells            :    9 :   15 :   24 :  37.50%
UDB Status Cells              :    7 :   17 :   24 :  29.17%
            StatusI Registers :    7 
UDB Control Cells             :    4 :   20 :   24 :  16.67%
            Control Registers :    1 
                 Count7 Cells :    3 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    1 :   31 :   32 :   3.13%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.486ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.597ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : CS(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : MISO(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : MOSI(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RST_1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Rx(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Rx_1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SCL(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : SCLK(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SDA(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Tx(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Tx_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.054ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.413ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   36 :   12 :   48 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.00
                   Pterms :            6.22
               Macrocells :            2.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.116ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 884, final cost is 884 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         18 :      13.50 :       5.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\DATA_COM:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DATA_COM:BUART:rx_state_0\ * !\DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * 
              !\DATA_COM:BUART:rx_address_detected\
        );
        Output = \DATA_COM:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DATA_COM:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DATA_COM:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\DATA_COM:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DATA_COM:BUART:rx_count_2\ * !\DATA_COM:BUART:rx_count_1\ * 
              !\DATA_COM:BUART:pollcount_1\ * Net_88 * 
              \DATA_COM:BUART:pollcount_0\
            + !\DATA_COM:BUART:rx_count_2\ * !\DATA_COM:BUART:rx_count_1\ * 
              \DATA_COM:BUART:pollcount_1\ * !Net_88
            + !\DATA_COM:BUART:rx_count_2\ * !\DATA_COM:BUART:rx_count_1\ * 
              \DATA_COM:BUART:pollcount_1\ * !\DATA_COM:BUART:pollcount_0\
        );
        Output = \DATA_COM:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DATA_COM:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \DATA_COM:BUART:pollcount_1\
            + Net_88 * \DATA_COM:BUART:pollcount_0\
        );
        Output = \DATA_COM:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DATA_COM:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DATA_COM:BUART:rx_count_2\ * !\DATA_COM:BUART:rx_count_1\ * 
              !Net_88 * \DATA_COM:BUART:pollcount_0\
            + !\DATA_COM:BUART:rx_count_2\ * !\DATA_COM:BUART:rx_count_1\ * 
              Net_88 * !\DATA_COM:BUART:pollcount_0\
        );
        Output = \DATA_COM:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DATA_COM:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DATA_COM:BUART:rx_count_2\ * !\DATA_COM:BUART:rx_count_1\ * 
              !\DATA_COM:BUART:rx_count_0\
        );
        Output = \DATA_COM:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\DATA_COM:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \DATA_COM:Net_9\ ,
        cs_addr_2 => \DATA_COM:BUART:rx_address_detected\ ,
        cs_addr_1 => \DATA_COM:BUART:rx_state_0\ ,
        cs_addr_0 => \DATA_COM:BUART:rx_bitclk_enable\ ,
        route_si => \DATA_COM:BUART:rx_postpoll\ ,
        f0_load => \DATA_COM:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \DATA_COM:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \DATA_COM:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\DATA_COM:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \DATA_COM:Net_9\ ,
        load => \DATA_COM:BUART:rx_counter_load\ ,
        count_6 => \DATA_COM:BUART:rx_count_6\ ,
        count_5 => \DATA_COM:BUART:rx_count_5\ ,
        count_4 => \DATA_COM:BUART:rx_count_4\ ,
        count_3 => \DATA_COM:BUART:rx_count_3\ ,
        count_2 => \DATA_COM:BUART:rx_count_2\ ,
        count_1 => \DATA_COM:BUART:rx_count_1\ ,
        count_0 => \DATA_COM:BUART:rx_count_0\ ,
        tc => \DATA_COM:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\DATA_COM:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\DATA_COM:BUART:rx_state_0\ * 
              \DATA_COM:BUART:rx_bitclk_enable\ * \DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_address_detected\
            + !\DATA_COM:BUART:rx_state_0\ * 
              \DATA_COM:BUART:rx_bitclk_enable\ * \DATA_COM:BUART:rx_state_2\ * 
              !\DATA_COM:BUART:rx_address_detected\
            + !\DATA_COM:BUART:rx_state_0\ * !\DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * !Net_88 * 
              !\DATA_COM:BUART:rx_address_detected\ * 
              \DATA_COM:BUART:rx_last\
            + \DATA_COM:BUART:rx_state_0\ * !\DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * !\DATA_COM:BUART:rx_count_6\ * 
              !\DATA_COM:BUART:rx_count_5\ * 
              !\DATA_COM:BUART:rx_address_detected\
            + \DATA_COM:BUART:rx_state_0\ * !\DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * !\DATA_COM:BUART:rx_count_6\ * 
              !\DATA_COM:BUART:rx_count_4\ * 
              !\DATA_COM:BUART:rx_address_detected\
        );
        Output = \DATA_COM:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DATA_COM:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DATA_COM:BUART:rx_state_0\ * 
              \DATA_COM:BUART:rx_bitclk_enable\ * \DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * 
              !\DATA_COM:BUART:rx_address_detected\
            + \DATA_COM:BUART:rx_state_0\ * !\DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * !\DATA_COM:BUART:rx_count_6\ * 
              !\DATA_COM:BUART:rx_count_5\ * 
              !\DATA_COM:BUART:rx_address_detected\
            + \DATA_COM:BUART:rx_state_0\ * !\DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * !\DATA_COM:BUART:rx_count_6\ * 
              !\DATA_COM:BUART:rx_count_4\ * 
              !\DATA_COM:BUART:rx_address_detected\
        );
        Output = \DATA_COM:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DATA_COM:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DATA_COM:BUART:rx_state_0\ * 
              \DATA_COM:BUART:rx_bitclk_enable\ * \DATA_COM:BUART:rx_state_3\ * 
              \DATA_COM:BUART:rx_state_2\ * 
              !\DATA_COM:BUART:rx_address_detected\
            + \DATA_COM:BUART:rx_state_0\ * !\DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * !\DATA_COM:BUART:rx_count_6\ * 
              !\DATA_COM:BUART:rx_count_5\ * 
              !\DATA_COM:BUART:rx_address_detected\
            + \DATA_COM:BUART:rx_state_0\ * !\DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * !\DATA_COM:BUART:rx_count_6\ * 
              !\DATA_COM:BUART:rx_count_4\ * 
              !\DATA_COM:BUART:rx_address_detected\
        );
        Output = \DATA_COM:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DATA_COM:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\DATA_COM:BUART:rx_state_0\ * \DATA_COM:BUART:rx_state_3\ * 
              \DATA_COM:BUART:rx_state_2\ * 
              !\DATA_COM:BUART:rx_address_detected\
        );
        Output = \DATA_COM:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CONFIG_COM:BUART:rx_count_2\ * !\CONFIG_COM:BUART:rx_count_1\ * 
              !Net_52 * MODIN1_1
            + !\CONFIG_COM:BUART:rx_count_2\ * !\CONFIG_COM:BUART:rx_count_1\ * 
              Net_52 * !MODIN1_1 * MODIN1_0
            + !\CONFIG_COM:BUART:rx_count_2\ * !\CONFIG_COM:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CONFIG_COM:BUART:rx_count_2\ * !\CONFIG_COM:BUART:rx_count_1\ * 
              !Net_52 * MODIN1_0
            + !\CONFIG_COM:BUART:rx_count_2\ * !\CONFIG_COM:BUART:rx_count_1\ * 
              Net_52 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CONFIG_COM:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_52 * MODIN1_0
            + MODIN1_1
        );
        Output = \CONFIG_COM:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CONFIG_COM:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CONFIG_COM:BUART:rx_count_2\ * !\CONFIG_COM:BUART:rx_count_1\ * 
              !\CONFIG_COM:BUART:rx_count_0\
        );
        Output = \CONFIG_COM:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\CONFIG_COM:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \CONFIG_COM:Net_9\ ,
        cs_addr_2 => \CONFIG_COM:BUART:rx_address_detected\ ,
        cs_addr_1 => \CONFIG_COM:BUART:rx_state_0\ ,
        cs_addr_0 => \CONFIG_COM:BUART:rx_bitclk_enable\ ,
        route_si => \CONFIG_COM:BUART:rx_postpoll\ ,
        f0_load => \CONFIG_COM:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \CONFIG_COM:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \CONFIG_COM:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\CONFIG_COM:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\CONFIG_COM:BUART:rx_state_0\ * 
              \CONFIG_COM:BUART:rx_bitclk_enable\ * 
              \CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_address_detected\
            + !\CONFIG_COM:BUART:rx_state_0\ * 
              \CONFIG_COM:BUART:rx_bitclk_enable\ * 
              \CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\
            + !\CONFIG_COM:BUART:rx_state_0\ * !\CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_state_2\ * !Net_52 * 
              !\CONFIG_COM:BUART:rx_address_detected\ * 
              \CONFIG_COM:BUART:rx_last\
            + \CONFIG_COM:BUART:rx_state_0\ * !\CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \CONFIG_COM:BUART:rx_state_0\ * !\CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \CONFIG_COM:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CONFIG_COM:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CONFIG_COM:BUART:rx_state_0\ * 
              \CONFIG_COM:BUART:rx_bitclk_enable\ * 
              \CONFIG_COM:BUART:rx_state_3\ * \CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\
            + \CONFIG_COM:BUART:rx_state_0\ * !\CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \CONFIG_COM:BUART:rx_state_0\ * !\CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \CONFIG_COM:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CONFIG_COM:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CONFIG_COM:BUART:rx_state_0\ * \CONFIG_COM:BUART:rx_state_3\ * 
              \CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\
        );
        Output = \CONFIG_COM:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CONFIG_COM:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CONFIG_COM:BUART:rx_state_0\ * 
              \CONFIG_COM:BUART:rx_bitclk_enable\ * 
              \CONFIG_COM:BUART:rx_state_3\ * !\CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\
            + \CONFIG_COM:BUART:rx_state_0\ * !\CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \CONFIG_COM:BUART:rx_state_0\ * !\CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \CONFIG_COM:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\DATA_COM:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DATA_COM:BUART:rx_fifonotempty\ * 
              \DATA_COM:BUART:rx_state_stop1_reg\
        );
        Output = \DATA_COM:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CONFIG_COM:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \CONFIG_COM:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_21 * \HMC5883L_I2C:bI2C_UDB:control_1\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\CONFIG_COM:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CONFIG_COM:BUART:rx_fifonotempty\ * 
              \CONFIG_COM:BUART:rx_state_stop1_reg\
        );
        Output = \CONFIG_COM:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CONFIG_COM:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CONFIG_COM:BUART:rx_load_fifo\ * 
              \CONFIG_COM:BUART:rx_fifofull\
        );
        Output = \CONFIG_COM:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\CONFIG_COM:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CONFIG_COM:BUART:rx_state_0\ * 
              \CONFIG_COM:BUART:rx_bitclk_enable\ * 
              !\CONFIG_COM:BUART:rx_state_3\ * \CONFIG_COM:BUART:rx_state_2\ * 
              !Net_52 * !MODIN1_1 * !\CONFIG_COM:BUART:rx_address_detected\
            + !\CONFIG_COM:BUART:rx_state_0\ * 
              \CONFIG_COM:BUART:rx_bitclk_enable\ * 
              !\CONFIG_COM:BUART:rx_state_3\ * \CONFIG_COM:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\CONFIG_COM:BUART:rx_address_detected\
            + \CONFIG_COM:BUART:rx_state_0\ * !\CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \CONFIG_COM:BUART:rx_state_0\ * !\CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \CONFIG_COM:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CONFIG_COM:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_52
        );
        Output = \CONFIG_COM:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CONFIG_COM:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CONFIG_COM:BUART:rx_state_0\ * !\CONFIG_COM:BUART:rx_state_3\ * 
              !\CONFIG_COM:BUART:rx_state_2\ * 
              !\CONFIG_COM:BUART:rx_address_detected\
        );
        Output = \CONFIG_COM:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CONFIG_COM:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CONFIG_COM:BUART:rx_state_0\ * 
              \CONFIG_COM:BUART:rx_bitclk_enable\ * 
              \CONFIG_COM:BUART:rx_state_3\ * \CONFIG_COM:BUART:rx_state_2\ * 
              !Net_52 * !MODIN1_1 * !\CONFIG_COM:BUART:rx_address_detected\
            + !\CONFIG_COM:BUART:rx_state_0\ * 
              \CONFIG_COM:BUART:rx_bitclk_enable\ * 
              \CONFIG_COM:BUART:rx_state_3\ * \CONFIG_COM:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\CONFIG_COM:BUART:rx_address_detected\
        );
        Output = \CONFIG_COM:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\CONFIG_COM:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \CONFIG_COM:Net_9\ ,
        load => \CONFIG_COM:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \CONFIG_COM:BUART:rx_count_2\ ,
        count_1 => \CONFIG_COM:BUART:rx_count_1\ ,
        count_0 => \CONFIG_COM:BUART:rx_count_0\ ,
        tc => \CONFIG_COM:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\CONFIG_COM:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CONFIG_COM:BUART:tx_state_1\ * !\CONFIG_COM:BUART:tx_state_0\ * 
              !\CONFIG_COM:BUART:tx_fifo_empty\ * 
              !\CONFIG_COM:BUART:tx_state_2\
            + !\CONFIG_COM:BUART:tx_state_1\ * !\CONFIG_COM:BUART:tx_state_0\ * 
              !\CONFIG_COM:BUART:tx_fifo_empty\ * 
              \CONFIG_COM:BUART:tx_bitclk\
            + \CONFIG_COM:BUART:tx_state_1\ * \CONFIG_COM:BUART:tx_state_0\ * 
              \CONFIG_COM:BUART:tx_fifo_empty\ * \CONFIG_COM:BUART:tx_bitclk\
            + \CONFIG_COM:BUART:tx_state_0\ * !\CONFIG_COM:BUART:tx_state_2\ * 
              \CONFIG_COM:BUART:tx_bitclk\
        );
        Output = \CONFIG_COM:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CONFIG_COM:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CONFIG_COM:BUART:tx_state_1\ * !\CONFIG_COM:BUART:tx_state_0\ * 
              \CONFIG_COM:BUART:tx_fifo_empty\ * 
              \CONFIG_COM:BUART:tx_state_2\ * \CONFIG_COM:BUART:tx_bitclk\
        );
        Output = \CONFIG_COM:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CONFIG_COM:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CONFIG_COM:BUART:tx_state_1\ * !\CONFIG_COM:BUART:tx_state_0\ * 
              \CONFIG_COM:BUART:tx_state_2\ * \CONFIG_COM:BUART:tx_bitclk\
            + \CONFIG_COM:BUART:tx_state_1\ * \CONFIG_COM:BUART:tx_state_0\ * 
              \CONFIG_COM:BUART:tx_bitclk\
            + \CONFIG_COM:BUART:tx_state_1\ * !\CONFIG_COM:BUART:tx_state_2\ * 
              \CONFIG_COM:BUART:tx_bitclk\ * 
              !\CONFIG_COM:BUART:tx_counter_dp\
        );
        Output = \CONFIG_COM:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\DATA_COM:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DATA_COM:BUART:rx_load_fifo\ * \DATA_COM:BUART:rx_fifofull\
        );
        Output = \DATA_COM:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CONFIG_COM:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CONFIG_COM:BUART:tx_bitclk_dp\
        );
        Output = \CONFIG_COM:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CONFIG_COM:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CONFIG_COM:BUART:tx_bitclk_dp\
        );
        Output = \CONFIG_COM:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CONFIG_COM:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CONFIG_COM:BUART:tx_fifo_notfull\
        );
        Output = \CONFIG_COM:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\CONFIG_COM:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \CONFIG_COM:Net_9\ ,
        cs_addr_2 => \CONFIG_COM:BUART:tx_state_1\ ,
        cs_addr_1 => \CONFIG_COM:BUART:tx_state_0\ ,
        cs_addr_0 => \CONFIG_COM:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \CONFIG_COM:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \CONFIG_COM:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \CONFIG_COM:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\CONFIG_COM:BUART:sTX:TxSts\
    PORT MAP (
        clock => \CONFIG_COM:Net_9\ ,
        status_3 => \CONFIG_COM:BUART:tx_fifo_notfull\ ,
        status_2 => \CONFIG_COM:BUART:tx_status_2\ ,
        status_1 => \CONFIG_COM:BUART:tx_fifo_empty\ ,
        status_0 => \CONFIG_COM:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\CONFIG_COM:BUART:txn\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \CONFIG_COM:BUART:txn\ * \CONFIG_COM:BUART:tx_state_1\ * 
              !\CONFIG_COM:BUART:tx_bitclk\
            + \CONFIG_COM:BUART:txn\ * \CONFIG_COM:BUART:tx_state_2\
            + !\CONFIG_COM:BUART:tx_state_1\ * \CONFIG_COM:BUART:tx_state_0\ * 
              !\CONFIG_COM:BUART:tx_shift_out\ * 
              !\CONFIG_COM:BUART:tx_state_2\
            + !\CONFIG_COM:BUART:tx_state_1\ * \CONFIG_COM:BUART:tx_state_0\ * 
              !\CONFIG_COM:BUART:tx_state_2\ * !\CONFIG_COM:BUART:tx_bitclk\
            + \CONFIG_COM:BUART:tx_state_1\ * !\CONFIG_COM:BUART:tx_state_0\ * 
              !\CONFIG_COM:BUART:tx_shift_out\ * 
              !\CONFIG_COM:BUART:tx_state_2\ * \CONFIG_COM:BUART:tx_bitclk\ * 
              \CONFIG_COM:BUART:tx_counter_dp\
        );
        Output = \CONFIG_COM:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CONFIG_COM:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\CONFIG_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \CONFIG_COM:BUART:tx_state_1\ * \CONFIG_COM:BUART:tx_state_0\ * 
              \CONFIG_COM:BUART:tx_bitclk\
            + \CONFIG_COM:BUART:tx_state_1\ * !\CONFIG_COM:BUART:tx_state_2\ * 
              \CONFIG_COM:BUART:tx_bitclk\ * 
              !\CONFIG_COM:BUART:tx_counter_dp\
            + \CONFIG_COM:BUART:tx_state_0\ * !\CONFIG_COM:BUART:tx_state_2\ * 
              \CONFIG_COM:BUART:tx_bitclk\
        );
        Output = \CONFIG_COM:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\HMC5883L_I2C:bI2C_UDB:status_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + \HMC5883L_I2C:bI2C_UDB:status_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\
            + \HMC5883L_I2C:bI2C_UDB:status_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\
            + \HMC5883L_I2C:bI2C_UDB:status_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_reset\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_47, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CONFIG_COM:BUART:txn\
        );
        Output = Net_47 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CONFIG_COM:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\CONFIG_COM:BUART:tx_state_1\ * !\CONFIG_COM:BUART:tx_state_0\ * 
              !\CONFIG_COM:BUART:tx_state_2\
            + !\CONFIG_COM:BUART:tx_state_1\ * !\CONFIG_COM:BUART:tx_state_0\ * 
              \CONFIG_COM:BUART:tx_bitclk\
        );
        Output = \CONFIG_COM:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\DATA_COM:BUART:sRX:RxSts\
    PORT MAP (
        clock => \DATA_COM:Net_9\ ,
        status_5 => \DATA_COM:BUART:rx_status_5\ ,
        status_4 => \DATA_COM:BUART:rx_status_4\ ,
        status_3 => \DATA_COM:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \HMC5883L_I2C:bI2C_UDB:control_7\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:control_6\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\
            + !\HMC5883L_I2C:bI2C_UDB:control_5\ * 
              \HMC5883L_I2C:bI2C_UDB:control_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\HMC5883L_I2C:bI2C_UDB:control_6\ * 
              !\HMC5883L_I2C:bI2C_UDB:control_5\ * 
              !\HMC5883L_I2C:bI2C_UDB:control_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\
            + !\HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\CONFIG_COM:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \CONFIG_COM:Net_9\ ,
        cs_addr_0 => \CONFIG_COM:BUART:counter_load_not\ ,
        cl0_comb => \CONFIG_COM:BUART:tx_bitclk_dp\ ,
        cl1_comb => \CONFIG_COM:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\HMC5883L_I2C:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \HMC5883L_I2C:udb_clk\ ,
        control_7 => \HMC5883L_I2C:bI2C_UDB:control_7\ ,
        control_6 => \HMC5883L_I2C:bI2C_UDB:control_6\ ,
        control_5 => \HMC5883L_I2C:bI2C_UDB:control_5\ ,
        control_4 => \HMC5883L_I2C:bI2C_UDB:control_4\ ,
        control_3 => \HMC5883L_I2C:bI2C_UDB:control_3\ ,
        control_2 => \HMC5883L_I2C:bI2C_UDB:control_2\ ,
        control_1 => \HMC5883L_I2C:bI2C_UDB:control_1\ ,
        control_0 => \HMC5883L_I2C:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\HMC5883L_I2C:sda_x_wire\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\HMC5883L_I2C:sda_x_wire\ * !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\HMC5883L_I2C:bI2C_UDB:control_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\HMC5883L_I2C:bI2C_UDB:shift_data_out\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \HMC5883L_I2C:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\HMC5883L_I2C:bI2C_UDB:control_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4_split\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_25, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LIS331HH_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_25 * \LIS331HH_SPI:BSPIM:state_1\ * 
              \LIS331HH_SPI:BSPIM:state_0\
            + !\LIS331HH_SPI:BSPIM:state_2\ * \LIS331HH_SPI:BSPIM:state_1\ * 
              \LIS331HH_SPI:BSPIM:state_0\
        );
        Output = Net_25 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\CONFIG_COM:BUART:sRX:RxSts\
    PORT MAP (
        clock => \CONFIG_COM:Net_9\ ,
        status_5 => \CONFIG_COM:BUART:rx_status_5\ ,
        status_4 => \CONFIG_COM:BUART:rx_status_4\ ,
        status_3 => \CONFIG_COM:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\DATA_COM:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DATA_COM:BUART:rx_state_0\ * 
              \DATA_COM:BUART:rx_bitclk_enable\ * \DATA_COM:BUART:rx_state_3\ * 
              \DATA_COM:BUART:rx_state_2\ * !\DATA_COM:BUART:pollcount_1\ * 
              !Net_88 * !\DATA_COM:BUART:rx_address_detected\
            + !\DATA_COM:BUART:rx_state_0\ * 
              \DATA_COM:BUART:rx_bitclk_enable\ * \DATA_COM:BUART:rx_state_3\ * 
              \DATA_COM:BUART:rx_state_2\ * !\DATA_COM:BUART:pollcount_1\ * 
              !\DATA_COM:BUART:pollcount_0\ * 
              !\DATA_COM:BUART:rx_address_detected\
        );
        Output = \DATA_COM:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DATA_COM:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DATA_COM:BUART:rx_state_0\ * 
              \DATA_COM:BUART:rx_bitclk_enable\ * 
              !\DATA_COM:BUART:rx_state_3\ * \DATA_COM:BUART:rx_state_2\ * 
              !\DATA_COM:BUART:pollcount_1\ * !Net_88 * 
              !\DATA_COM:BUART:rx_address_detected\
            + !\DATA_COM:BUART:rx_state_0\ * 
              \DATA_COM:BUART:rx_bitclk_enable\ * 
              !\DATA_COM:BUART:rx_state_3\ * \DATA_COM:BUART:rx_state_2\ * 
              !\DATA_COM:BUART:pollcount_1\ * !\DATA_COM:BUART:pollcount_0\ * 
              !\DATA_COM:BUART:rx_address_detected\
            + \DATA_COM:BUART:rx_state_0\ * !\DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * !\DATA_COM:BUART:rx_count_6\ * 
              !\DATA_COM:BUART:rx_count_5\ * 
              !\DATA_COM:BUART:rx_address_detected\
            + \DATA_COM:BUART:rx_state_0\ * !\DATA_COM:BUART:rx_state_3\ * 
              !\DATA_COM:BUART:rx_state_2\ * !\DATA_COM:BUART:rx_count_6\ * 
              !\DATA_COM:BUART:rx_count_4\ * 
              !\DATA_COM:BUART:rx_address_detected\
        );
        Output = \DATA_COM:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DATA_COM:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_88
        );
        Output = \DATA_COM:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=6, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LIS331HH_SPI:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIS331HH_SPI:BSPIM:count_4\ * !\LIS331HH_SPI:BSPIM:count_3\ * 
              !\LIS331HH_SPI:BSPIM:count_2\ * !\LIS331HH_SPI:BSPIM:count_1\ * 
              \LIS331HH_SPI:BSPIM:count_0\ * \LIS331HH_SPI:BSPIM:rx_status_4\
        );
        Output = \LIS331HH_SPI:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\LIS331HH_SPI:BSPIM:RxStsReg\
    PORT MAP (
        clock => \LIS331HH_SPI:Net_276\ ,
        status_6 => \LIS331HH_SPI:BSPIM:rx_status_6\ ,
        status_5 => \LIS331HH_SPI:BSPIM:rx_status_5\ ,
        status_4 => \LIS331HH_SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LIS331HH_SPI:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIS331HH_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              \LIS331HH_SPI:BSPIM:state_0\
            + !\LIS331HH_SPI:BSPIM:state_2\ * \LIS331HH_SPI:BSPIM:state_1\ * 
              !\LIS331HH_SPI:BSPIM:state_0\ * !\LIS331HH_SPI:BSPIM:count_4\ * 
              !\LIS331HH_SPI:BSPIM:count_3\ * !\LIS331HH_SPI:BSPIM:count_2\ * 
              \LIS331HH_SPI:BSPIM:count_1\ * !\LIS331HH_SPI:BSPIM:count_0\ * 
              !\LIS331HH_SPI:BSPIM:ld_ident\
            + !\LIS331HH_SPI:BSPIM:state_2\ * \LIS331HH_SPI:BSPIM:state_0\ * 
              !\LIS331HH_SPI:BSPIM:count_4\ * !\LIS331HH_SPI:BSPIM:count_3\ * 
              \LIS331HH_SPI:BSPIM:count_2\ * !\LIS331HH_SPI:BSPIM:count_1\ * 
              \LIS331HH_SPI:BSPIM:count_0\ * 
              !\LIS331HH_SPI:BSPIM:tx_status_1\
        );
        Output = \LIS331HH_SPI:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LIS331HH_SPI:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LIS331HH_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              \LIS331HH_SPI:BSPIM:state_0\
            + !\LIS331HH_SPI:BSPIM:state_2\ * \LIS331HH_SPI:BSPIM:state_0\ * 
              !\LIS331HH_SPI:BSPIM:count_4\ * !\LIS331HH_SPI:BSPIM:count_3\ * 
              \LIS331HH_SPI:BSPIM:count_2\ * !\LIS331HH_SPI:BSPIM:count_1\ * 
              \LIS331HH_SPI:BSPIM:count_0\ * 
              !\LIS331HH_SPI:BSPIM:tx_status_1\
            + \LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_0\
            + \LIS331HH_SPI:BSPIM:state_1\ * !\LIS331HH_SPI:BSPIM:state_0\ * 
              !\LIS331HH_SPI:BSPIM:count_4\ * !\LIS331HH_SPI:BSPIM:count_3\ * 
              !\LIS331HH_SPI:BSPIM:count_2\ * \LIS331HH_SPI:BSPIM:count_1\ * 
              !\LIS331HH_SPI:BSPIM:count_0\ * !\LIS331HH_SPI:BSPIM:ld_ident\
        );
        Output = \LIS331HH_SPI:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LIS331HH_SPI:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIS331HH_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              !\LIS331HH_SPI:BSPIM:state_0\ * !\LIS331HH_SPI:BSPIM:ld_ident\
            + \LIS331HH_SPI:BSPIM:state_2\ * \LIS331HH_SPI:BSPIM:state_1\ * 
              !\LIS331HH_SPI:BSPIM:state_0\ * \LIS331HH_SPI:BSPIM:ld_ident\
            + \LIS331HH_SPI:BSPIM:state_1\ * !\LIS331HH_SPI:BSPIM:state_0\ * 
              !\LIS331HH_SPI:BSPIM:count_4\ * !\LIS331HH_SPI:BSPIM:count_3\ * 
              !\LIS331HH_SPI:BSPIM:count_2\ * \LIS331HH_SPI:BSPIM:count_1\ * 
              !\LIS331HH_SPI:BSPIM:count_0\ * \LIS331HH_SPI:BSPIM:ld_ident\
        );
        Output = \LIS331HH_SPI:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\DATA_COM:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DATA_COM:BUART:tx_bitclk_dp\
        );
        Output = \DATA_COM:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DATA_COM:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DATA_COM:BUART:tx_bitclk_dp\
        );
        Output = \DATA_COM:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HMC5883L_I2C:sda_yfb\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\HMC5883L_I2C:bI2C_UDB:control_6\ * 
              !\HMC5883L_I2C:bI2C_UDB:control_5\ * 
              \HMC5883L_I2C:bI2C_UDB:control_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\
            + !\HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \HMC5883L_I2C:bI2C_UDB:tx_reg_empty\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\
            + !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\HMC5883L_I2C:bI2C_UDB:StsReg\
    PORT MAP (
        clock => \HMC5883L_I2C:udb_clk\ ,
        status_5 => \HMC5883L_I2C:bI2C_UDB:status_5\ ,
        status_4 => \HMC5883L_I2C:bI2C_UDB:status_4\ ,
        status_3 => \HMC5883L_I2C:bI2C_UDB:status_3\ ,
        status_2 => \HMC5883L_I2C:bI2C_UDB:status_2\ ,
        status_1 => \HMC5883L_I2C:bI2C_UDB:status_1\ ,
        status_0 => \HMC5883L_I2C:bI2C_UDB:status_0\ ,
        interrupt => \HMC5883L_I2C:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\HMC5883L_I2C:sda_yfb\ * \HMC5883L_I2C:bI2C_UDB:status_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:sda_yfb\ * !\HMC5883L_I2C:bI2C_UDB:status_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:status_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_reset\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_0_split\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\HMC5883L_I2C:bI2C_UDB:status_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + \HMC5883L_I2C:bI2C_UDB:status_3\ * 
              \HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\
            + \HMC5883L_I2C:bI2C_UDB:status_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\
            + \HMC5883L_I2C:bI2C_UDB:status_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_reset\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\
            + !\HMC5883L_I2C:bI2C_UDB:clk_eq_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HMC5883L_I2C:bI2C_UDB:sda_in_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:lost_arb_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\HMC5883L_I2C:bI2C_UDB:control_6\ * 
              !\HMC5883L_I2C:bI2C_UDB:control_5\ * 
              !\HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:control_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:lost_arb_reg\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\HMC5883L_I2C:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => \HMC5883L_I2C:udb_clk\ ,
        cs_addr_1 => \HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \HMC5883L_I2C:bI2C_UDB:sda_in_reg\ ,
        so_comb => \HMC5883L_I2C:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \HMC5883L_I2C:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\DATA_COM:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DATA_COM:BUART:tx_fifo_notfull\
        );
        Output = \DATA_COM:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DATA_COM:BUART:txn\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \DATA_COM:BUART:txn\ * \DATA_COM:BUART:tx_state_1\ * 
              !\DATA_COM:BUART:tx_bitclk\
            + \DATA_COM:BUART:txn\ * \DATA_COM:BUART:tx_state_2\
            + !\DATA_COM:BUART:tx_state_1\ * \DATA_COM:BUART:tx_state_0\ * 
              !\DATA_COM:BUART:tx_shift_out\ * !\DATA_COM:BUART:tx_state_2\
            + !\DATA_COM:BUART:tx_state_1\ * \DATA_COM:BUART:tx_state_0\ * 
              !\DATA_COM:BUART:tx_state_2\ * !\DATA_COM:BUART:tx_bitclk\
            + \DATA_COM:BUART:tx_state_1\ * !\DATA_COM:BUART:tx_state_0\ * 
              !\DATA_COM:BUART:tx_shift_out\ * !\DATA_COM:BUART:tx_state_2\ * 
              \DATA_COM:BUART:tx_bitclk\ * \DATA_COM:BUART:tx_counter_dp\
        );
        Output = \DATA_COM:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_83, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DATA_COM:BUART:txn\
        );
        Output = Net_83 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\DATA_COM:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DATA_COM:BUART:tx_state_1\ * !\DATA_COM:BUART:tx_state_0\ * 
              !\DATA_COM:BUART:tx_fifo_empty\ * !\DATA_COM:BUART:tx_state_2\
            + !\DATA_COM:BUART:tx_state_1\ * !\DATA_COM:BUART:tx_state_0\ * 
              !\DATA_COM:BUART:tx_fifo_empty\ * \DATA_COM:BUART:tx_bitclk\
            + \DATA_COM:BUART:tx_state_1\ * \DATA_COM:BUART:tx_state_0\ * 
              \DATA_COM:BUART:tx_fifo_empty\ * \DATA_COM:BUART:tx_bitclk\
            + \DATA_COM:BUART:tx_state_0\ * !\DATA_COM:BUART:tx_state_2\ * 
              \DATA_COM:BUART:tx_bitclk\
        );
        Output = \DATA_COM:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DATA_COM:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DATA_COM:BUART:tx_state_1\ * !\DATA_COM:BUART:tx_state_0\ * 
              \DATA_COM:BUART:tx_fifo_empty\ * \DATA_COM:BUART:tx_state_2\ * 
              \DATA_COM:BUART:tx_bitclk\
        );
        Output = \DATA_COM:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\DATA_COM:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \DATA_COM:Net_9\ ,
        cs_addr_2 => \DATA_COM:BUART:tx_state_1\ ,
        cs_addr_1 => \DATA_COM:BUART:tx_state_0\ ,
        cs_addr_0 => \DATA_COM:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \DATA_COM:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \DATA_COM:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \DATA_COM:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\DATA_COM:BUART:sTX:TxSts\
    PORT MAP (
        clock => \DATA_COM:Net_9\ ,
        status_3 => \DATA_COM:BUART:tx_fifo_notfull\ ,
        status_2 => \DATA_COM:BUART:tx_status_2\ ,
        status_1 => \DATA_COM:BUART:tx_fifo_empty\ ,
        status_0 => \DATA_COM:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\DATA_COM:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DATA_COM:BUART:tx_state_1\ * \DATA_COM:BUART:tx_state_0\ * 
              \DATA_COM:BUART:tx_bitclk\
            + \DATA_COM:BUART:tx_state_1\ * !\DATA_COM:BUART:tx_state_2\ * 
              \DATA_COM:BUART:tx_bitclk\ * !\DATA_COM:BUART:tx_counter_dp\
            + \DATA_COM:BUART:tx_state_0\ * !\DATA_COM:BUART:tx_state_2\ * 
              \DATA_COM:BUART:tx_bitclk\
        );
        Output = \DATA_COM:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DATA_COM:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DATA_COM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DATA_COM:BUART:tx_state_1\ * !\DATA_COM:BUART:tx_state_0\ * 
              \DATA_COM:BUART:tx_state_2\ * \DATA_COM:BUART:tx_bitclk\
            + \DATA_COM:BUART:tx_state_1\ * \DATA_COM:BUART:tx_state_0\ * 
              \DATA_COM:BUART:tx_bitclk\
            + \DATA_COM:BUART:tx_state_1\ * !\DATA_COM:BUART:tx_state_2\ * 
              \DATA_COM:BUART:tx_bitclk\ * !\DATA_COM:BUART:tx_counter_dp\
        );
        Output = \DATA_COM:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\DATA_COM:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\DATA_COM:BUART:tx_state_1\ * !\DATA_COM:BUART:tx_state_0\ * 
              !\DATA_COM:BUART:tx_state_2\
            + !\DATA_COM:BUART:tx_state_1\ * !\DATA_COM:BUART:tx_state_0\ * 
              \DATA_COM:BUART:tx_bitclk\
        );
        Output = \DATA_COM:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_23, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\LIS331HH_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_23 * !\LIS331HH_SPI:BSPIM:state_2\ * 
              \LIS331HH_SPI:BSPIM:state_0\
            + !\LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              !\LIS331HH_SPI:BSPIM:state_0\
            + !\LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_0\ * 
              !\LIS331HH_SPI:BSPIM:count_4\ * !\LIS331HH_SPI:BSPIM:count_3\ * 
              !\LIS331HH_SPI:BSPIM:count_2\ * \LIS331HH_SPI:BSPIM:count_1\ * 
              !\LIS331HH_SPI:BSPIM:count_0\ * !\LIS331HH_SPI:BSPIM:ld_ident\
            + \LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              \LIS331HH_SPI:BSPIM:state_0\
            + \LIS331HH_SPI:BSPIM:state_2\ * \LIS331HH_SPI:BSPIM:state_1\ * 
              !\LIS331HH_SPI:BSPIM:state_0\
            + \LIS331HH_SPI:BSPIM:state_2\ * 
              !\LIS331HH_SPI:BSPIM:mosi_from_dp\
            + !\LIS331HH_SPI:BSPIM:state_0\ * 
              !\LIS331HH_SPI:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LIS331HH_SPI:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIS331HH_SPI:BSPIM:count_4\ * !\LIS331HH_SPI:BSPIM:count_3\ * 
              !\LIS331HH_SPI:BSPIM:count_2\ * !\LIS331HH_SPI:BSPIM:count_1\ * 
              \LIS331HH_SPI:BSPIM:count_0\
        );
        Output = \LIS331HH_SPI:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LIS331HH_SPI:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              \LIS331HH_SPI:BSPIM:state_0\
        );
        Output = \LIS331HH_SPI:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LIS331HH_SPI:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              !\LIS331HH_SPI:BSPIM:state_0\
        );
        Output = \LIS331HH_SPI:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LIS331HH_SPI:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \LIS331HH_SPI:Net_276\ ,
        cs_addr_2 => \LIS331HH_SPI:BSPIM:state_2\ ,
        cs_addr_1 => \LIS331HH_SPI:BSPIM:state_1\ ,
        cs_addr_0 => \LIS331HH_SPI:BSPIM:state_0\ ,
        route_si => Net_19 ,
        f1_load => \LIS331HH_SPI:BSPIM:load_rx_data\ ,
        so_comb => \LIS331HH_SPI:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \LIS331HH_SPI:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \LIS331HH_SPI:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \LIS331HH_SPI:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \LIS331HH_SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LIS331HH_SPI:BSPIM:TxStsReg\
    PORT MAP (
        clock => \LIS331HH_SPI:Net_276\ ,
        status_4 => \LIS331HH_SPI:BSPIM:tx_status_4\ ,
        status_3 => \LIS331HH_SPI:BSPIM:load_rx_data\ ,
        status_2 => \LIS331HH_SPI:BSPIM:tx_status_2\ ,
        status_1 => \LIS331HH_SPI:BSPIM:tx_status_1\ ,
        status_0 => \LIS331HH_SPI:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_154, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LIS331HH_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              \LIS331HH_SPI:BSPIM:state_0\
            + !\LIS331HH_SPI:BSPIM:state_2\ * \LIS331HH_SPI:BSPIM:state_1\ * 
              !Net_154
            + \LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              !\LIS331HH_SPI:BSPIM:state_0\ * !Net_154
            + \LIS331HH_SPI:BSPIM:state_1\ * \LIS331HH_SPI:BSPIM:state_0\ * 
              !Net_154
        );
        Output = Net_154 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LIS331HH_SPI:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LIS331HH_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              !\LIS331HH_SPI:BSPIM:state_0\ * \LIS331HH_SPI:BSPIM:cnt_enable\
            + !\LIS331HH_SPI:BSPIM:state_2\ * \LIS331HH_SPI:BSPIM:state_1\ * 
              \LIS331HH_SPI:BSPIM:state_0\ * !\LIS331HH_SPI:BSPIM:cnt_enable\
            + \LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              \LIS331HH_SPI:BSPIM:state_0\ * \LIS331HH_SPI:BSPIM:cnt_enable\
            + \LIS331HH_SPI:BSPIM:state_2\ * \LIS331HH_SPI:BSPIM:state_1\ * 
              !\LIS331HH_SPI:BSPIM:state_0\ * \LIS331HH_SPI:BSPIM:cnt_enable\
        );
        Output = \LIS331HH_SPI:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LIS331HH_SPI:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LIS331HH_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:count_4\ * 
              !\LIS331HH_SPI:BSPIM:count_3\ * !\LIS331HH_SPI:BSPIM:count_2\ * 
              !\LIS331HH_SPI:BSPIM:count_1\ * !\LIS331HH_SPI:BSPIM:count_0\ * 
              \LIS331HH_SPI:BSPIM:load_cond\
            + \LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\ * 
              !\LIS331HH_SPI:BSPIM:state_0\ * !\LIS331HH_SPI:BSPIM:load_cond\
            + \LIS331HH_SPI:BSPIM:state_1\ * !\LIS331HH_SPI:BSPIM:count_4\ * 
              !\LIS331HH_SPI:BSPIM:count_3\ * !\LIS331HH_SPI:BSPIM:count_2\ * 
              !\LIS331HH_SPI:BSPIM:count_1\ * !\LIS331HH_SPI:BSPIM:count_0\ * 
              \LIS331HH_SPI:BSPIM:load_cond\
            + \LIS331HH_SPI:BSPIM:state_0\ * !\LIS331HH_SPI:BSPIM:count_4\ * 
              !\LIS331HH_SPI:BSPIM:count_3\ * !\LIS331HH_SPI:BSPIM:count_2\ * 
              !\LIS331HH_SPI:BSPIM:count_1\ * !\LIS331HH_SPI:BSPIM:count_0\ * 
              \LIS331HH_SPI:BSPIM:load_cond\
        );
        Output = \LIS331HH_SPI:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LIS331HH_SPI:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIS331HH_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LIS331HH_SPI:BSPIM:state_2\ * \LIS331HH_SPI:BSPIM:state_1\
            + \LIS331HH_SPI:BSPIM:state_2\ * !\LIS331HH_SPI:BSPIM:state_1\
            + !\LIS331HH_SPI:BSPIM:state_1\ * !\LIS331HH_SPI:BSPIM:state_0\ * 
              !\LIS331HH_SPI:BSPIM:tx_status_1\
        );
        Output = \LIS331HH_SPI:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\DATA_COM:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \DATA_COM:Net_9\ ,
        cs_addr_0 => \DATA_COM:BUART:counter_load_not\ ,
        cl0_comb => \DATA_COM:BUART:tx_bitclk_dp\ ,
        cl1_comb => \DATA_COM:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\LIS331HH_SPI:BSPIM:BitCounter\
    PORT MAP (
        clock => \LIS331HH_SPI:Net_276\ ,
        enable => \LIS331HH_SPI:BSPIM:cnt_enable\ ,
        count_6 => \LIS331HH_SPI:BSPIM:count_6\ ,
        count_5 => \LIS331HH_SPI:BSPIM:count_5\ ,
        count_4 => \LIS331HH_SPI:BSPIM:count_4\ ,
        count_3 => \LIS331HH_SPI:BSPIM:count_3\ ,
        count_2 => \LIS331HH_SPI:BSPIM:count_2\ ,
        count_1 => \LIS331HH_SPI:BSPIM:count_1\ ,
        count_0 => \LIS331HH_SPI:BSPIM:count_0\ ,
        tc => \LIS331HH_SPI:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \HMC5883L_I2C:bI2C_UDB:scl_in_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:scl_in_last2_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:bus_busy_reg\
            + \HMC5883L_I2C:bI2C_UDB:scl_in_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:bus_busy_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:bus_busy_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HMC5883L_I2C:bI2C_UDB:scl_in_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HMC5883L_I2C:bI2C_UDB:scl_in_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HMC5883L_I2C:scl_yfb\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \HMC5883L_I2C:scl_x_wire\ * \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:scl_in_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:scl_x_wire\ * \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:scl_in_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:scl_x_wire\ * \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:scl_in_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:scl_x_wire\ * \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:scl_in_reg\ * 
              \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\HMC5883L_I2C:scl_x_wire\ * !\HMC5883L_I2C:scl_yfb\
            + \HMC5883L_I2C:scl_x_wire\ * \HMC5883L_I2C:scl_yfb\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_reset\
            + \HMC5883L_I2C:bI2C_UDB:m_state_2_split\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc\ * 
              !\HMC5883L_I2C:bI2C_UDB:cnt_reset\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\
            + \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:cnt_reset\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc\ * 
              !\HMC5883L_I2C:bI2C_UDB:cnt_reset\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\HMC5883L_I2C:scl_x_wire\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\HMC5883L_I2C:bI2C_UDB:clkgen_cl1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + !\HMC5883L_I2C:bI2C_UDB:clkgen_cl1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + !\HMC5883L_I2C:bI2C_UDB:clkgen_cl1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              !\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\HMC5883L_I2C:bI2C_UDB:clkgen_cl1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + !\HMC5883L_I2C:bI2C_UDB:m_reset\ * 
              \HMC5883L_I2C:bI2C_UDB:cnt_reset\
        );
        Output = \HMC5883L_I2C:scl_x_wire\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\HMC5883L_I2C:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\HMC5883L_I2C:udb_clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \HMC5883L_I2C:bI2C_UDB:status_0\ * 
              !\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
            + !\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_4\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_state_3\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_2\ * 
              \HMC5883L_I2C:bI2C_UDB:m_state_1\ * 
              !\HMC5883L_I2C:bI2C_UDB:m_reset\
        );
        Output = \HMC5883L_I2C:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\HMC5883L_I2C:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => \HMC5883L_I2C:udb_clk\ ,
        cs_addr_1 => \HMC5883L_I2C:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \HMC5883L_I2C:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \HMC5883L_I2C:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \HMC5883L_I2C:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\HMC5883L_I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \HMC5883L_I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CS(0)__PA ,
        pad => CS(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        fb => Net_19 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        input => Net_25 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        input => Net_23 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA(0)__PA ,
        fb => \HMC5883L_I2C:sda_yfb\ ,
        input => \HMC5883L_I2C:sda_x_wire\ ,
        pad => SDA(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL(0)__PA ,
        fb => \HMC5883L_I2C:scl_yfb\ ,
        input => \HMC5883L_I2C:scl_x_wire\ ,
        pad => SCL(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=5]: 
Pin : Name = RST_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RST_1(0)__PA ,
        fb => Net_21 ,
        pad => RST_1(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Port 5 is empty
Port 6 is empty
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_88 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_83 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx(0)__PA ,
        fb => Net_52 ,
        pad => Rx(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx(0)__PA ,
        input => Net_47 ,
        pad => Tx(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \HMC5883L_I2C:udb_clk\ ,
            dclk_0 => \HMC5883L_I2C:udb_clk_local\ ,
            dclk_glb_1 => \LIS331HH_SPI:Net_276\ ,
            dclk_1 => \LIS331HH_SPI:Net_276_local\ ,
            dclk_glb_2 => \CONFIG_COM:Net_9\ ,
            dclk_2 => \CONFIG_COM:Net_9_local\ ,
            dclk_glb_3 => \DATA_COM:Net_9\ ,
            dclk_3 => \DATA_COM:Net_9_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(OpAmp,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+----------------------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |    CS(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |  MISO(0) | FB(Net_19)
     |   2 |     * |      NONE |         CMOS_OUT |  SCLK(0) | In(Net_25)
     |   3 |     * |      NONE |         CMOS_OUT |  MOSI(0) | In(Net_23)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |   SDA(0) | FB(\HMC5883L_I2C:sda_yfb\), In(\HMC5883L_I2C:sda_x_wire\)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |   SCL(0) | FB(\HMC5883L_I2C:scl_yfb\), In(\HMC5883L_I2C:scl_x_wire\)
-----+-----+-------+-----------+------------------+----------+----------------------------------------------------------
   2 |   5 |     * |      NONE |     HI_Z_DIGITAL | RST_1(0) | FB(Net_21)
-----+-----+-------+-----------+------------------+----------+----------------------------------------------------------
  12 |   0 |     * |      NONE |     HI_Z_DIGITAL |  Rx_1(0) | FB(Net_88)
     |   1 |     * |      NONE |         CMOS_OUT |  Tx_1(0) | In(Net_83)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |    Rx(0) | FB(Net_52)
     |   5 |     * |      NONE |         CMOS_OUT |    Tx(0) | In(Net_47)
------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.007ms
Digital Placement phase: Elapsed time ==> 3s.476ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.907ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.205ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.072ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in DPI_Desktop_Tester_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.723ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.308ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.807ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.849ms
API generation phase: Elapsed time ==> 1s.088ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.002ms
