zynq_processor_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/sim/zynq_processor_processing_system7_0_0.v,incdir="$ref_dir/../../../../gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ipshared/ec67/hdl"incdir="$ref_dir/../../../../gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ipshared/3007/hdl"incdir="../../../../gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ipshared/ec67/hdl"incdir="../../../../gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ipshared/3007/hdl"
zynq_processor.vhd,vhdl,xil_defaultlib,../../../bd/zynq_processor/sim/zynq_processor.vhd,incdir="$ref_dir/../../../../gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ipshared/ec67/hdl"incdir="$ref_dir/../../../../gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ipshared/3007/hdl"incdir="../../../../gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ipshared/ec67/hdl"incdir="../../../../gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ipshared/3007/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
