[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3676196 heartbeat IPC: 2.72 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 33 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3676196 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 33 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3676196 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12558316 heartbeat IPC: 1.126 cumulative IPC: 1.126 (Simulation time: 00 hr 01 min 26 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 25017316 heartbeat IPC: 0.8026 cumulative IPC: 0.9372 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 38345584 heartbeat IPC: 0.7503 cumulative IPC: 0.8653 (Simulation time: 00 hr 03 min 42 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 43706937 cumulative IPC: 0.9152 (Simulation time: 00 hr 04 min 35 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 43706937 cumulative IPC: 0.9152 (Simulation time: 00 hr 04 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9152 instructions: 40000000 cycles: 43706937
CPU 0 Branch Prediction Accuracy: 96.07% MPKI: 10.98 Average ROB Occupancy at Mispredict: 36.23
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.437
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457605 HIT:     419877 MISS:      37728 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457605 HIT:     419877 MISS:      37728 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 388.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685337 HIT:     467963 MISS:     217374 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359646 HIT:     292291 MISS:      67355 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96906 HIT:       6379 MISS:      90527 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142870 HIT:     142558 MISS:        312 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85915 HIT:      26735 MISS:      59180 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 169.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6409517 HIT:    6324852 MISS:      84665 MSHR_MERGE:      27529
cpu0->cpu0_L1I LOAD         ACCESS:    6409517 HIT:    6324852 MISS:      84665 MSHR_MERGE:      27529
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 18.99 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13165264 HIT:   12151009 MISS:    1014255 MSHR_MERGE:     528918
cpu0->cpu0_L1D LOAD         ACCESS:    8078821 HIT:    7548604 MISS:     530217 MSHR_MERGE:     227703
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992798 HIT:    4596199 MISS:     396599 MSHR_MERGE:     299691
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93645 HIT:       6206 MISS:      87439 MSHR_MERGE:       1524
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 83.13 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5500994 HIT:    5389255 MISS:     111739 MSHR_MERGE:      50564
cpu0->cpu0_ITLB LOAD         ACCESS:    5500994 HIT:    5389255 MISS:     111739 MSHR_MERGE:      50564
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.784 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12468566 HIT:   11749279 MISS:     719287 MSHR_MERGE:     322857
cpu0->cpu0_DTLB LOAD         ACCESS:   12468566 HIT:   11749279 MISS:     719287 MSHR_MERGE:     322857
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 41.62 cycles
cpu0->LLC TOTAL        ACCESS:     334927 HIT:      58384 MISS:     276543 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67355 HIT:      18544 MISS:      48811 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90527 HIT:      14272 MISS:      76255 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     117865 HIT:      11209 MISS:     106656 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59180 HIT:      14359 MISS:      44821 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 124.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1308
  ROW_BUFFER_MISS:     168555
  AVG DBUS CONGESTED CYCLE: 13.06
Channel 0 WQ ROW_BUFFER_HIT:      15885
  ROW_BUFFER_MISS:      92149
  FULL:          0
Channel 0 REFRESHES ISSUED:       3642
