// Seed: 4167148277
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  tri1 id_10;
  assign id_10 = id_10 == id_1 - id_9;
  assign id_8  = 1;
  final begin : LABEL_0
    id_2 = 1 * 1 - 1'b0;
  end
  assign id_6[1] = 1'h0;
  wire id_11;
  always @(*) id_7 = #1 1;
  id_12(
      .id_0(1), .id_1(id_10)
  );
  always @(posedge 1'd0);
  module_0 modCall_1 (
      id_11,
      id_4
  );
endmodule
