$date
	Mon Feb 16 15:25:12 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_counter $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # ori $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # ori $end
$var wire 1 $ rst $end
$var reg 4 % q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
1$
x#
0"
b0 !
$end
#5
1"
#10
0"
0$
1#
#15
b1000 !
b1000 %
1"
#20
0"
#25
1"
#30
0"
0#
#35
b100 !
b100 %
1"
#40
0"
#45
b10 !
b10 %
1"
#50
0"
#55
b1 !
b1 %
1"
#60
0"
#65
b1000 !
b1000 %
1"
#70
0"
#75
b100 !
b100 %
1"
#80
0"
