# do Full_Adder.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:01 on Nov 27,2022
# vlog -work work Full_Adder.vo 
# -- Compiling module Full_Adder
# 
# Top level modules:
# 	Full_Adder
# End time: 18:15:01 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:01 on Nov 27,2022
# vlog -work work Waveform.vwf.vt 
# -- Compiling module Full_Adder_vlg_vec_tst
# 
# Top level modules:
# 	Full_Adder_vlg_vec_tst
# End time: 18:15:02 on Nov 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Full_Adder_vlg_vec_tst 
# Start time: 18:15:02 on Nov 27,2022
# Loading work.Full_Adder_vlg_vec_tst
# Loading work.Full_Adder
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#23
# ** Note: $stop    : Waveform.vwf.vt(50)
#    Time: 1 us  Iteration: 0  Instance: /Full_Adder_vlg_vec_tst
# Break in Module Full_Adder_vlg_vec_tst at Waveform.vwf.vt line 50
# Stopped at Waveform.vwf.vt line 50
# End time: 18:15:02 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
