{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "from scipy import signal, constants, optimize\n",
    "%matplotlib inline\n",
    "np.set_printoptions(precision=3)\n",
    "\n",
    "import math\n",
    "import migen\n",
    "from migen import *"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 120,
   "metadata": {},
   "outputs": [],
   "source": [
    "from migen import *\n",
    "\n",
    "# CIC interpolation filter implementation\n",
    "#\n",
    "# * Designed with an eye on efficient use of resources, especially on ice40\n",
    "# * multi-channel time-domain-multuplexing, pipelined\n",
    "# * Using a wide BRAM for channel stage data storage\n",
    "# * one output sample per clock cycle\n",
    "#    (minimum output sample period per channel: number of channels)\n",
    "\n",
    "# TODO\n",
    "# [x] proper reset sequencing\n",
    "# [x] check ice40 ebr mapping/mask\n",
    "# [x] resource usage (clock domain (spi 2x16ch or word 3x11ch))\n",
    "# [ ] Fastino integration\n",
    "# [ ] per channel interpolation rates\n",
    "# [ ] bypass for rate change and fast bursting\n",
    "# ([ ] pipe draining: not possible/not required)\n",
    "# ([ ] non-power-of-two number of channels: not necessary)\n",
    "# ([ ] rate change/reset sequencing with output integrator\n",
    "#     forced update: not necessary)\n",
    "# ([ ] possibly n-by-m channels (iter-by-parallel) and a single BRAM:\n",
    "#     not necessary)\n",
    "\n",
    "\n",
    "class CIC(Module):\n",
    "    def __init__(self, width=16, rate_width=9, order=3, channels=4):\n",
    "        \"\"\"\n",
    "        width: input and output data width in bits including sign bit\n",
    "        rate_width: rate ratio register width\n",
    "        order: polynomial order (3 for cubic interpolation),\n",
    "            CIC terminology order is `order + 1`\n",
    "        channels: number of channels\n",
    "        \"\"\"\n",
    "        # rate change, rate ratio is `r_output/r_input = rate + 1`\n",
    "        self.rate = Signal(rate_width)\n",
    "        # output right shift to compensate filter gain\n",
    "        # filter gain is (rate + 1)**order\n",
    "        # gain_shift should be ceil(order*log2(rate + 1))\n",
    "        self.gain_shift = Signal(max=order*rate_width + 1)\n",
    "        # clear combs and integrators to establish new rate\n",
    "        self.rate_stb = Signal()\n",
    "\n",
    "        # current input sample for the given channel, must only change\n",
    "        # after `x_ack` is asserted\n",
    "        self.x = Signal((width, True), reset_less=True)\n",
    "        # current channel\n",
    "        self.xi = Signal(max=channels)\n",
    "        # rate cycle complete\n",
    "        self.x_ack = Signal()\n",
    "\n",
    "        # output sample for given output channel\n",
    "        self.y = Signal((width, True), reset_less=True)\n",
    "        # output channel\n",
    "        self.yi = Signal(max=channels)\n",
    "        # output sample valid\n",
    "        self.y_stb = Signal()\n",
    "\n",
    "        ###\n",
    "\n",
    "        channel = Signal(max=channels)\n",
    "        rate_cnt = Signal(rate_width)\n",
    "        we = Signal(1 + order)\n",
    "        rst = Signal(2*order)\n",
    "\n",
    "        self.sync += [\n",
    "            channel.eq(channel + 1),\n",
    "            we[1:].eq(we),\n",
    "            rst[1:].eq(rst),\n",
    "            If(channel == channels - 1,\n",
    "                channel.eq(0),\n",
    "                rate_cnt.eq(rate_cnt - 1),\n",
    "                we[0].eq(0),\n",
    "                rst[0].eq(0),\n",
    "                If(rate_cnt == 0,\n",
    "                    rate_cnt.eq(self.rate),\n",
    "                    we[0].eq(1),\n",
    "                ),\n",
    "            ),\n",
    "            If(self.rate_stb,\n",
    "                channel.eq(0),\n",
    "                rate_cnt.eq(self.rate),\n",
    "                we[0].eq(1),\n",
    "                rst[0].eq(1),\n",
    "            )\n",
    "        ]\n",
    "\n",
    "        # See Hogenauer1981 for register growth\n",
    "        comb = [width + n for n in range(order)]\n",
    "        integ = [width + order + (rate_width - 1)*(n + 1) for n in range(order)]\n",
    "\n",
    "        comb_r = [Signal((w, True)) for w in comb]\n",
    "        integ_r = [Signal((w, True)) for w in integ]\n",
    "        comb_w = [Signal((w, True), reset_less=True) for w in comb]\n",
    "        integ_w = [Signal((w, True), reset_less=True) for w in integ]\n",
    "\n",
    "        mem = Memory(sum(comb + integ), channels)\n",
    "        mem_r = mem.get_port()\n",
    "        mem_w = mem.get_port(write_capable=True, we_granularity=1)\n",
    "        self.specials += mem, mem_r, mem_w\n",
    "\n",
    "        # for the integrators for a given channel, read is 2 cycles ahead of\n",
    "        # write:\n",
    "        #   0: read addr; 1: integ_r and old z, 2; new z and comb_w write-back\n",
    "        # for the combs there would only be one cycle:\n",
    "        #   0: read addr; 1: comb_r, old z, and comb_w write-back; 2: new z\n",
    "        # add one delay register at the read port to match the integrator\n",
    "        # read-write pointer spacing:\n",
    "        #   0: read addr; 1: mem_dat_r; 2: comb_r, old z, and comb_w write-back; 3: new z\n",
    "        # or delay at the write port:\n",
    "        #   0: read addr; 1: comb_r, old z, and z1 store, 2: new z and comb_w write-back\n",
    "        self.comb += [\n",
    "            Cat(comb_r, integ_r).eq(mem_r.dat_r),\n",
    "            mem_r.adr.eq(channel + 2),  # offset by 1 for simplicity\n",
    "            mem_w.dat_w.eq(Cat(comb_w, integ_w)),\n",
    "            mem_w.adr.eq(channel),  # offset by 1 for simplicity\n",
    "            mem_w.we.eq(Cat(\n",
    "                [Replicate(we[n + 1], w) for n, w in enumerate(comb)],\n",
    "                Replicate(1, sum(integ))\n",
    "            )),\n",
    "            self.xi.eq(channel),\n",
    "            self.x_ack.eq(we[0]),\n",
    "            self.yi.eq(channel - 2*order),  # 2*order pipeline latency\n",
    "            self.y_stb.eq(1),\n",
    "        ]\n",
    "\n",
    "        z = self.x\n",
    "        for i, (cr, cw) in enumerate(zip(comb_r, comb_w)):\n",
    "            z1 = Signal((len(cw) + 1, True), reset_less=True)\n",
    "            self.sync += [\n",
    "                cw.eq(z),\n",
    "                z1.eq(z - cr),\n",
    "                If(rst[i],\n",
    "                    cw.eq(0),\n",
    "                    z1.eq(0),\n",
    "                ),\n",
    "            ]\n",
    "            z = z1\n",
    "        for i, (ir, iw) in enumerate(zip(integ_r, integ_w)):\n",
    "            self.sync += [\n",
    "                iw.eq(ir + z),\n",
    "                If(rst[order + i],\n",
    "                    iw.eq(0),\n",
    "                ),\n",
    "            ]\n",
    "            z = iw\n",
    "        self.comb += self.y.eq(z >> self.gain_shift)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 121,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/* Machine-generated using Migen */\n",
      "module top(\n",
      "\tinput sys_clk,\n",
      "\tinput sys_rst\n",
      ");\n",
      "\n",
      "reg [8:0] cic_rate = 9'd0;\n",
      "reg [4:0] cic_gain_shift = 5'd0;\n",
      "reg cic_rate_stb = 1'd0;\n",
      "reg signed [15:0] cic_x = 16'sd0;\n",
      "wire [1:0] cic_xi;\n",
      "wire cic_x_ack;\n",
      "wire signed [15:0] cic_y;\n",
      "wire [1:0] cic_yi;\n",
      "wire cic_y_stb;\n",
      "reg [1:0] cic_channel = 2'd0;\n",
      "reg [8:0] cic_rate_cnt = 9'd0;\n",
      "reg [3:0] cic_we = 4'd0;\n",
      "reg [5:0] cic_rst = 6'd0;\n",
      "wire signed [15:0] cic_comb_r0;\n",
      "wire signed [16:0] cic_comb_r1;\n",
      "wire signed [17:0] cic_comb_r2;\n",
      "wire signed [26:0] cic_integ_r0;\n",
      "wire signed [34:0] cic_integ_r1;\n",
      "wire signed [42:0] cic_integ_r2;\n",
      "reg signed [15:0] cic_comb_w0 = 16'sd0;\n",
      "reg signed [16:0] cic_comb_w1 = 17'sd0;\n",
      "reg signed [17:0] cic_comb_w2 = 18'sd0;\n",
      "reg signed [26:0] cic_integ_w0 = 27'sd0;\n",
      "reg signed [34:0] cic_integ_w1 = 35'sd0;\n",
      "reg signed [42:0] cic_integ_w2 = 43'sd0;\n",
      "wire [1:0] cic_mem_r_adr;\n",
      "wire [155:0] cic_mem_r_dat_r;\n",
      "wire [1:0] cic_mem_w_adr;\n",
      "wire [155:0] cic_mem_w_dat_r;\n",
      "wire [155:0] cic_mem_w_we;\n",
      "wire [155:0] cic_mem_w_dat_w;\n",
      "reg signed [16:0] cic_z10 = 17'sd0;\n",
      "reg signed [17:0] cic_z11 = 18'sd0;\n",
      "reg signed [18:0] cic_z12 = 19'sd0;\n",
      "\n",
      "// synthesis translate_off\n",
      "reg dummy_s;\n",
      "initial dummy_s <= 1'd0;\n",
      "// synthesis translate_on\n",
      "\n",
      "assign {cic_integ_r2, cic_integ_r1, cic_integ_r0, cic_comb_r2, cic_comb_r1, cic_comb_r0} = cic_mem_r_dat_r;\n",
      "assign cic_mem_r_adr = (cic_channel + 2'd2);\n",
      "assign cic_mem_w_dat_w = {cic_integ_w2, cic_integ_w1, cic_integ_w0, cic_comb_w2, cic_comb_w1, cic_comb_w0};\n",
      "assign cic_mem_w_adr = cic_channel;\n",
      "assign cic_mem_w_we = {{105{1'd1}}, {18{cic_we[3]}}, {17{cic_we[2]}}, {16{cic_we[1]}}};\n",
      "assign cic_xi = cic_channel;\n",
      "assign cic_x_ack = cic_we[0];\n",
      "assign cic_yi = (cic_channel - 3'd6);\n",
      "assign cic_y_stb = 1'd1;\n",
      "assign cic_y = (cic_integ_w2 >>> cic_gain_shift);\n",
      "\n",
      "always @(posedge sys_clk) begin\n",
      "\tcic_channel <= (cic_channel + 1'd1);\n",
      "\tcic_we[3:1] <= cic_we;\n",
      "\tcic_rst[5:1] <= cic_rst;\n",
      "\tif ((cic_channel == 2'd3)) begin\n",
      "\t\tcic_channel <= 1'd0;\n",
      "\t\tcic_rate_cnt <= (cic_rate_cnt - 1'd1);\n",
      "\t\tcic_we[0] <= 1'd0;\n",
      "\t\tcic_rst[0] <= 1'd0;\n",
      "\t\tif ((cic_rate_cnt == 1'd0)) begin\n",
      "\t\t\tcic_rate_cnt <= cic_rate;\n",
      "\t\t\tcic_we[0] <= 1'd1;\n",
      "\t\tend\n",
      "\tend\n",
      "\tif (cic_rate_stb) begin\n",
      "\t\tcic_channel <= 1'd0;\n",
      "\t\tcic_rate_cnt <= cic_rate;\n",
      "\t\tcic_we[0] <= 1'd1;\n",
      "\t\tcic_rst[0] <= 1'd1;\n",
      "\tend\n",
      "\tcic_comb_w0 <= cic_x;\n",
      "\tcic_z10 <= (cic_x - cic_comb_r0);\n",
      "\tif (cic_rst[0]) begin\n",
      "\t\tcic_comb_w0 <= 1'd0;\n",
      "\t\tcic_z10 <= 1'd0;\n",
      "\tend\n",
      "\tcic_comb_w1 <= cic_z10;\n",
      "\tcic_z11 <= (cic_z10 - cic_comb_r1);\n",
      "\tif (cic_rst[1]) begin\n",
      "\t\tcic_comb_w1 <= 1'd0;\n",
      "\t\tcic_z11 <= 1'd0;\n",
      "\tend\n",
      "\tcic_comb_w2 <= cic_z11;\n",
      "\tcic_z12 <= (cic_z11 - cic_comb_r2);\n",
      "\tif (cic_rst[2]) begin\n",
      "\t\tcic_comb_w2 <= 1'd0;\n",
      "\t\tcic_z12 <= 1'd0;\n",
      "\tend\n",
      "\tcic_integ_w0 <= (cic_integ_r0 + cic_z12);\n",
      "\tif (cic_rst[3]) begin\n",
      "\t\tcic_integ_w0 <= 1'd0;\n",
      "\tend\n",
      "\tcic_integ_w1 <= (cic_integ_r1 + cic_integ_w0);\n",
      "\tif (cic_rst[4]) begin\n",
      "\t\tcic_integ_w1 <= 1'd0;\n",
      "\tend\n",
      "\tcic_integ_w2 <= (cic_integ_r2 + cic_integ_w1);\n",
      "\tif (cic_rst[5]) begin\n",
      "\t\tcic_integ_w2 <= 1'd0;\n",
      "\tend\n",
      "\tif (sys_rst) begin\n",
      "\t\tcic_channel <= 2'd0;\n",
      "\t\tcic_rate_cnt <= 9'd0;\n",
      "\t\tcic_we <= 4'd0;\n",
      "\t\tcic_rst <= 6'd0;\n",
      "\tend\n",
      "end\n",
      "\n",
      "reg [155:0] mem[0:3];\n",
      "reg [1:0] memadr;\n",
      "reg [1:0] memadr_1;\n",
      "always @(posedge sys_clk) begin\n",
      "\tmemadr <= cic_mem_r_adr;\n",
      "end\n",
      "\n",
      "always @(posedge sys_clk) begin\n",
      "\tif (cic_mem_w_we[0])\n",
      "\t\tmem[cic_mem_w_adr][0:0] <= cic_mem_w_dat_w[0:0];\n",
      "\tif (cic_mem_w_we[1])\n",
      "\t\tmem[cic_mem_w_adr][1:1] <= cic_mem_w_dat_w[1:1];\n",
      "\tif (cic_mem_w_we[2])\n",
      "\t\tmem[cic_mem_w_adr][2:2] <= cic_mem_w_dat_w[2:2];\n",
      "\tif (cic_mem_w_we[3])\n",
      "\t\tmem[cic_mem_w_adr][3:3] <= cic_mem_w_dat_w[3:3];\n",
      "\tif (cic_mem_w_we[4])\n",
      "\t\tmem[cic_mem_w_adr][4:4] <= cic_mem_w_dat_w[4:4];\n",
      "\tif (cic_mem_w_we[5])\n",
      "\t\tmem[cic_mem_w_adr][5:5] <= cic_mem_w_dat_w[5:5];\n",
      "\tif (cic_mem_w_we[6])\n",
      "\t\tmem[cic_mem_w_adr][6:6] <= cic_mem_w_dat_w[6:6];\n",
      "\tif (cic_mem_w_we[7])\n",
      "\t\tmem[cic_mem_w_adr][7:7] <= cic_mem_w_dat_w[7:7];\n",
      "\tif (cic_mem_w_we[8])\n",
      "\t\tmem[cic_mem_w_adr][8:8] <= cic_mem_w_dat_w[8:8];\n",
      "\tif (cic_mem_w_we[9])\n",
      "\t\tmem[cic_mem_w_adr][9:9] <= cic_mem_w_dat_w[9:9];\n",
      "\tif (cic_mem_w_we[10])\n",
      "\t\tmem[cic_mem_w_adr][10:10] <= c\n"
     ]
    }
   ],
   "source": [
    "print(str(fhdl.verilog.convert(CIC()))[:4000])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 122,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "12 4\n"
     ]
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAYwAAAD4CAYAAAD//dEpAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjMuMiwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy8vihELAAAACXBIWXMAAAsTAAALEwEAmpwYAAAeSElEQVR4nO3df5RV9Xnv8fcHRok/Ao5IovLD0aihxAgJ4I/EpnZEIVk2mixD8N4uWTWVpTU1rb3r3qhracSV3qS9N8mlaU0x2qg3JU5tEo2RIHSuveEWcSCKIhniqBAmECUMMf6IhBme+8f5znHPcDhzZs4M58d8Xmudxd7fffaeZ0bwmf19vs8+igjMzMwGMqbSAZiZWW1wwjAzs5I4YZiZWUmcMMzMrCROGGZmVpKGSgcwUk444YRoamqqdBhmZjVl48aNv4qISYWO1W3CaGpqYsOGDZUOw8yspkjafqhjnpIyM7OSOGGYmVlJnDDMzKwkThhmZlYSJwwzMytJTSUMSQskbZXUIenzlY7HzGw0qZlltZLGAn8PXAx0Am2SHo6ILcP9tVbds5S961tpPLcZIL89/+pb+xwb7P5wXmskrz3Ya21qbWHn2tWcfMHFzGxeeNC+mdUH1crjzSWdD3whIuan/ZsAIuK/F3r/nDlzYih9GKvuWcq7v7KChh7oGQMCxhyA7rHQPv90pq/qoKFn8PvDea2RvPZgr/XCJ+fynu+25fd3L/kjJi3/QZ/97l/vdTIxqxGSNkbEnELHauYOA5gM7MjsdwLnZt8gaQmwBGDatGlD+iJ717cyuQfGBqgnNzYGoAeO3fwiDenYYPeH81ojee3BXuvIJ5/qs//Wysfe3u+GE7/xAxTQ3bKW1Us2MGn5D5jak9vftCz3tZxAzGpDLdUwVGCsz+1RRCyPiDkRMWfSpIKd7QNqPLeZ7rHQo9xvyD2Z7dfPOq3PscHuD+e1RvLag7nWG6dN6LP/1tQx+f0YAzqQSx4NPbDvsdZ8MmnogR0t9xM33MbUFWuJG25jU2sLm1pbWLn0Gja1tgzpv5+ZjZxausPoBKZm9qcAO4f7i8y/+lZWQcH5/EVX38qq9y0d8v5wXmskrz2Ya816/4d4fdyfsHPPkbxr4u+Y9qE/pfuYr7Fzz5E0HNHDu9YfBWl66vVp76B72xv5/X2/faPP3cm2lvuZsrbDdyBmVaqWahgNwM+Ai4BfAG3Af4qI5wq9f6g1DBu89rY17N3SSuOMZqbPnZffH3P0RMb+x9d4JSWTnlObOfKlNfxyzzhOnLiP7cecTdP3t71dD5l9Eu99chdjI3eHsu0PTmfK2rfrJVp2u5OG2QirixpGRHRL+iywChgL3HOoZGGH1/S582DuvIL77U0z2b+llWNn5O5cTtnzKO8f/yb7aeB3E99FXPwMO1ICGXPCLLo37srfgQQcdAfiuw2zyqmZhAEQEY8Cj1Y6Ditd/2TSzor83cgE+iWQM+fQffHa/PTWke+fS/faDkirt6b9uIMxBzry01VOGmaHV00lDKt9xRLIgS2tzB7/Og0TDtAdY2gb+xYv33gle9e3csRbY/LTVfTAjrWrAdc3zA4nJwyrqD7TV8D+F++C6GY/DYw5eiIf2fwljjixm6d/cyzdY4/NT1c1HNeYW2GVKZA7aZiNLCcMqxrT58476I7jCLpp0AFmjX+dH1x5Ae/oOZaTL7iY7rWr+9Q3dqxd7YRhNsKcMKyqFLvjOPnMORx4cw/j3nl8Lmm0rM3fcZx8wcXuIjcbYTWzrHawvKy2PmSX6J69+UscQS55bL90Bfte68onCIC44TYvwTUrU7FltbXU6W2j0PS58zh/8V9z4M09+empI+hm75ZWZjYv5KO33sXM5oXszExRNfTkiuFmNrycMKwmNM5oZj8NdMcY9tNA44xm2tvWsO7em2lvW5Oboso8oqR3isqPGTEbPp6SspqR7SgHOOWRKz1FZTbMPCVldaF3emr63Hnszayg8hSV2eHhhGE1qdAUVVahKSozK4+X1VpN6t+zkX3oYeOM5tyHNS3L9Wf4w5vMhodrGFYX2tvWHFTTmJ55BMmm1hbXNMxK4BqG1b1CNY0s1zTMyueEYXXBNQ2zkecahtWFwdY0AFYuvcb1DLNBcA3D6lKxmobrGWaH5hqGjTrFahquZ5gNjROG1aViNQ3XM8yGxjUMq0uFahq9CvVomNnAXMOwUSNbBM8mEMBNfWZJsRqG7zBsVOgtgp9ON/tfvIt2Di6C++NezYobsRqGpC9I+oWkp9PrY5ljN0nqkLRV0vzM+GxJz6ZjyyQpjY+T9EAaXy+paaTitvrkIrhZ+Ua66P3ViJiVXo8CSJoBLALeBywA/kHS2PT+O4ElwBnptSCNfwbYGxGnA18FvjzCcVudcRHcrHyVmJK6DPhOROwDXpLUAZwjaRswPiLWAUi6D7gcWJnO+UI6/0Hg65IU9VqAsWHnIrhZ+UY6YXxW0lXABuCvImIvMBl4IvOezjS2P233Hyf9uQMgIrolvQpMBH6V/WKSlpC7Q2HatGnD/s1YbZs+dx70K3b3mtm80InCbABlTUlJWiNpc4HXZeSml94DzAJ2Af+z97QCl4oi48XO6TsQsTwi5kTEnEmTJg3227FRJPvxroX4413NDlbWHUZEFP51rR9JdwGPpN1OYGrm8BRgZxqfUmA8e06npAZgAtA19MhtNCu2Ygq8asrsUEZyldRJmd1PAJvT9sPAorTy6VRyxe0nI2IX8Jqk89LqqKuAhzLnLE7bVwCtrl/YUPlR6GZDM5KrpP4mLZF9BvhD4C8BIuI5oAXYAvwIuD4ietI51wHfBDqAF8gVvAHuBiamAvmNwOdHMG6rc34UutnQuNPbRqViXd/gzm8bvYp1ejthmJlZnh9vbmZmZfOzpMzwFJVZKZwwbNTzMluz0nhKykY9L7M1K40Tho16XmZrVhpPSdmoV+zBhOCHE5r18rJaMzPL87JaMzMrm6ekzArwMluzgzlhmPXjZbZmhXlKyqwfL7M1K8wJw6wfL7M1K8xTUmb9eJmtWWFeVmtmZnleVmtmZmVzwjAzs5K4hmFWgmJ9Ge7JsNHCCcNsAMX6MtyTYaOJp6TMBlCsL8M9GTaaOGGYDaBYX4Z7Mmw0KSthSPqUpOckHZA0p9+xmyR1SNoqaX5mfLakZ9OxZZKUxsdJeiCNr5fUlDlnsaTn02txOTGbDdb0ufPYfukK2k67ju2X9n1MyMzmhWjZ7ey48gK07HZPR1ldK6sPQ9LvAQeAfwT+S0RsSOMzgBXAOcDJwBrgzIjokfQk8DngCeBRYFlErJT0Z8DZEXGtpEXAJyLi05KOBzYAc4AANgKzI2Jvsdjch2FmNngj1ocRET+NiK0FDl0GfCci9kXES0AHcI6kk4DxEbEucpnqPuDyzDn3pu0HgYvS3cd8YHVEdKUksRpYUE7cZmY2eCNVw5gM7Mjsd6axyWm7/3ifcyKiG3gVmFjkWmZmdhgNuKxW0hrgxAKHbomIhw51WoGxKDI+1HP6flFpCbAEYNq0aYcIzax87suw0WjAhBERB396zMA6gamZ/SnAzjQ+pcB49pxOSQ3ABKArjV/Y75zHDxHrcmA55GoYQ4jbbEDuy7DRaqSmpB4GFqWVT6cCZwBPRsQu4DVJ56X6xFXAQ5lzeldAXQG0pjrHKuASSY2SGoFL0phZRbgvw0arcpfVfkJSJ3A+8ENJqwAi4jmgBdgC/Ai4PiJ60mnXAd8kVwh/AViZxu8GJkrqAG4EPp+u1QXcAbSl19I0ZlYR7suw0cqPNzcbAtcwrF4VW1brhGFmZnn+PAwzMyubE4aZmZXECcPMzEriz8MwK1OxAji4CG71wwnDrAzFmvjAjXxWXzwlZVaGYk184EY+qy9OGGZlKNbEB27ks/riKSmzMkyfO492VhyyhjGzeSGblsEO1zCsDrhxz8zM8ty4Z2ZmZXPCMDOzkjhhmJlZSVz0NhtmbuSzeuWEYTaM3Mhn9cxTUmbDyI18Vs+cMMyGkRv5rJ55SspsGLmRz+qZG/fMzCzPjXtmZlY2JwwzMyuJE4aZmZWkrIQh6VOSnpN0QNKczHiTpN9Kejq9vpE5NlvSs5I6JC2TpDQ+TtIDaXy9pKbMOYslPZ9ei8uJ2exwa29bw7p7b6a9bU3B45taW1i59Bo2tbYc5sjMBqfcVVKbgU8C/1jg2AsRMavA+J3AEuAJ4FFgAbAS+AywNyJOl7QI+DLwaUnHA7cBc4AANkp6OCL2lhm72YhzI5/Vk7LuMCLipxGxtdT3SzoJGB8R6yK3POs+4PJ0+DLg3rT9IHBRuvuYD6yOiK6UJFaTSzJmVc+NfFZPRrKGcaqkpyT9u6TfT2OTgc7MezrTWO+xHQAR0Q28CkzMjhc4pw9JSyRtkLRh9+7dw/edmA2RG/msngw4JSVpDXBigUO3RMRDhzhtFzAtIvZImg18X9L7ABV4b28jyKGOFTun72DEcmA55PowDhGb2WHjRj6rJwMmjIg4+HGbA5+zD9iXtjdKegE4k9zdwZTMW6cAO9N2JzAV6JTUAEwAutL4hf3OeXywMZlVyvS586DAU2t7zWxe6ERhNWFEpqQkTZI0Nm2fBpwBvBgRu4DXJJ2X6hNXAb13KQ8DvSugrgBaU51jFXCJpEZJjcAlaczMzA6jslZJSfoE8HfAJOCHkp6OiPnAR4ClkrqBHuDaiOhKp10HfAs4itzqqJVp/G7gfkkd5O4sFgFERJekO4C29L6lmWuZmdlh4mdJmZlZXrFnSflptWaHWbFP5POn8Vk1c8IwO4yKNfK5ic+qnZ8lZXYYFWvkcxOfVTsnDLPDqFgjn5v4rNp5SsrsMCrWyOcmPqt2XiVlZmZ5/sQ9MzMrmxOGmZmVxAnDzMxK4qK3WYW5kc9qhROGWQW5kc9qiaekzCrIjXxWS5wwzCrIjXxWSzwlZVZBbuSzWuLGPTMzy3PjnpmZlc0Jw8zMSuKEYWZmJXHCMDOzkniVlFkVKdb1De78tspywjCrEsW6vsGd31Z5ZU1JSfpbSe2SnpH0PUnHZY7dJKlD0lZJ8zPjsyU9m44tk6Q0Pk7SA2l8vaSmzDmLJT2fXovLidmsWhXr+gZ3flvllVvDWA2cFRFnAz8DbgKQNANYBLwPWAD8g6Sx6Zw7gSXAGem1II1/BtgbEacDXwW+nK51PHAbcC5wDnCbpMYy4zarOsW6vsGd31Z5ZU1JRcRjmd0ngCvS9mXAdyJiH/CSpA7gHEnbgPERsQ5A0n3A5cDKdM4X0vkPAl9Pdx/zgdUR0ZXOWU0uyawoJ3azalOs6xvc+W2VN5w1jKuBB9L2ZHIJpFdnGtuftvuP956zAyAiuiW9CkzMjhc4pw9JS8jdvTBt2rQyvhWzypg+dx4UKHb3mtm80InCKmbAhCFpDXBigUO3RMRD6T23AN3At3tPK/D+KDI+1HP6DkYsB5ZD7tEghd5jZmZDM2DCiIhD/7pDriANXApcFG8/mKoTmJp52xRgZxqfUmA8e06npAZgAtCVxi/sd87jA8VtZmbDq9xVUguA/wZ8PCLezBx6GFiUVj6dSq64/WRE7AJek3Reqk9cBTyUOad3BdQVQGtKQKuASyQ1pmL3JWnMrO61t61h3b030962puDxTa0trFx6DZtaWw5zZDYalVvD+DowDlidVsc+ERHXRsRzklqALeSmqq6PiJ50znXAt4CjyBW7V6bxu4H7U4G8i9wqKyKiS9IdQFt639LeArhZPXNfhlWbcldJnV7k2BeBLxYY3wCcVWD8LeBTh7jWPcA9Q4/UrPbs3dLK6akvg0h9GZmEsXPtaqamvgx6cqunnDBsJPlZUmZVyn0ZVm38aBCzKuW+DKs2/sQ9MzPL8yfumZlZ2ZwwzMysJE4YZmZWEhe9zWqIP2DJKskJw6xGuJHPKs1TUmY1wh+wZJXmhGFWI9zIZ5XmKSmzGuFGPqs0N+6ZmVmeG/fMzKxsThhmZlYS1zDMalixvgz3ZNhwc8Iwq1HF+jLck2EjwVNSZjWqWF+GezJsJDhhmNWoYn0Z7smwkeApKbMaVawvwz0ZNhLch2FmZnnuwzAzs7KVlTAk/a2kdknPSPqepOPSeJOk30p6Or2+kTlntqRnJXVIWiZJaXycpAfS+HpJTZlzFkt6Pr0WlxOzmZkNTbl3GKuBsyLibOBnwE2ZYy9ExKz0ujYzfiewBDgjvRak8c8AeyPidOCrwJcBJB0P3AacC5wD3Capscy4zepSe9sa1t17M+1taw46tqm1hZVLr2FTa0sFIrN6UFbCiIjHIqI77T4BTCn2fkknAeMjYl3kiif3AZenw5cB96btB4GL0t3HfGB1RHRFxF5ySWoBZtZHb1/G3Bfv5JRHruyTNPJ9GSvWEjfc5qRhQzKcNYyrgZWZ/VMlPSXp3yX9fhqbDHRm3tOZxnqP7QBISehVYGJ2vMA5fUhaImmDpA27d+8u9/sxqynuy7CRNmDCkLRG0uYCr8sy77kF6Aa+nYZ2AdMi4gPAjcA/SxoPqMCX6F2mdahjxc7pOxixPCLmRMScSZMmDfStmdUV92XYSBuwDyMiDv7g4IxUhL4UuChNMxER+4B9aXujpBeAM8ndHWSnraYAO9N2JzAV6JTUAEwAutL4hf3OeXyguM1GG/dl2Egrqw9D0gLgK8AfRMTuzPgkoCsieiSdBvwYeH9EdElqA/4cWA88CvxdRDwq6fr0nmslLQI+GRELU9F7I/DBdPmfALMjoqtYbO7DMDMbvGJ9GOV2en8dGAesTqtjn0groj4CLJXUDfQA12b+B38d8C3gKHI1j966x93A/ZI6yN1ZLAJISeYOoC29b+lAycLMzIafO73NzCxvJO8wzKxKFfusDPDnZdjgOWGY1aFin5UB/rwMGxo/S8qsDhXryQD3ZdjQOGGY1aFiPRngvgwbGk9JmdWhYj0Z4L4MGxqvkjIzszyvkjIzr5qysjlhmI0CXjVlw8FFb7NRwKumbDg4YZiNAl41ZcPBU1Jmo4BXTdlw8CopMzPL8yopMzuIV03ZYDlhmI1CXjVlQ+Git9ko5FVTNhROGGajkFdN2VB4SspsFPKqKRsKr5IyM8BFcMvxKikzK8pFcCuFaxhm5iK4lcQJw8xcBLeSlJUwJN0h6RlJT0t6TNLJmWM3SeqQtFXS/Mz4bEnPpmPLJCmNj5P0QBpfL6kpc85iSc+n1+JyYjazg02fO4/tl66g7bTr2H5pbjqqvW0N6+69mfa2NcxsXoiW3c6OKy9Ay24HYOXSa9jU2lLhyO1wKqvoLWl8RPwmbd8AzIiIayXNAFYA5wAnA2uAMyOiR9KTwOeAJ4BHgWURsVLSnwFnp/MXAZ+IiE9LOh7YAMwBAtgIzI6IvcVic9HbbOh6axpH0M1+GvJJBN6uZzT05O42tOx21zPqSLGid1l3GL3JIjmG3P/QAS4DvhMR+yLiJaADOEfSScD4iFgXuUx1H3B55px70/aDwEXp7mM+sDoiulKSWA0sKCduMyuuWE3D9YzRq+wahqQvStoB/Gfg1jQ8GdiReVtnGpuctvuP9zknIrqBV4GJRa5VKJYlkjZI2rB79+5yvi2zUa1YTcP1jNFrwGW1ktYAJxY4dEtEPBQRtwC3SLoJ+CxwG6AC748i4wzxnL6DEcuB5ZCbkir0HjMbWKHGvmyfxr5lt/dp6nOPxugwYMKIiIM7eAr7Z+CH5BJGJzA1c2wKsDONTykwTuacTkkNwASgK41f2O+cx0uMycyGaPrceZDqFv37NLZfuoKP3noX4B6N0aTcVVJnZHY/DrSn7YeBRWnl06nAGcCTEbELeE3Seak+cRXwUOac3hVQVwCtqc6xCrhEUqOkRuCSNGZmh4lrGgbld3p/SdJ7gQPAduBagIh4TlILsAXoBq6PiJ50znXAt4CjgJXpBXA3cL+kDnJ3FovStbok3QG0pfctjYiuMuM2s0FonNHM/hfvgsitmhpz9ETW3XszjTOaczWNlrXQ83ZNw1NU9cnPkjKzkvTWMMYcPZGzN3+pz5Lbfa915RME4GW3NWzEltWa2egxfe48zl/81xx4c89B01Mzmxfy0VvvYmbzQk9R1TEnDDMblEJLbrNd4YWW3W5qbXFneB3wlJSZDVp2iS1wUFe4p6hqlx9vbmbDKrvkdt29N3N6mqIiuvOJ5LhTJjHuncfz0soHmJqmqOjJfSgT4KJ4DXLCMLOyFFpB1adn45Q/p3ss+VVUDcc1um+jRjlhmFlZ+neFH8j0bBDdjB/7Fi/feCV717fSeG4zBzp35Ivi9MC2lvt9t1EjnDDMrGx9usLhoDuOj2z+Ekec2M3+7c/xfzN3HD1jYNqPOxhzoCN/twGerqpWThhmNqwGuuOY8HoH3Re/zs49R9L9xhhO29LQ525jytqOPtNV4ARSLZwwzGzYFbvjEGLW+NdpmHCAp149hu6tE/L1jX2/feOg6aqBEoi7yg8fL6s1sxF3qGW4gXjuN+9g1553cOLEfWw/5myavr8tvwT3Z2cfx4ynfs3YyPV1bD3nRN6z8Zf547uX/BGTlv8gv//CJ+ey/+Wf03huM/OvvpVV9yzN104Guw8M+dxqutZgFVtW64RhZofdoR4z8szEj3HkS2v45Z5xnDhxH7sapnLyylffTiAzjmLGs7/NJ5CXmsZx6rZ9uX0gxoAi9972+aczfVVH/tzB7PeMyX2uwpgDtX2tl2+8ctBJw30YZlZV+kxZNc3M331MAE7Z8yjvH/8m+2ngd2d9iu7ur7Fzz5G8a+LvOPKYJrq3bMtPYb01dQzdO4AeCIEOwFhy+8dufrHP9NZg9pUelTqmxq+1d30rDOEu41CcMMysorLJA+hTMD937jzam2ayf0srx85oZjrw+ht/kk8g0z70p3Qfk0soY4/o4d3rj8onk9fPOo3uX3QMab/3N/k4UNvX6p3CGi5OGGZWVfonkIMTyj+9nUAyCaVxRjPbP/wf+fn7RVffyqr3LR3yPlDz1xpKDaMY1zDMzCzPjzc3M7OyOWGYmVlJnDDMzKwkThhmZlYSJwwzMyuJE4aZmZWkbpfVStoNbC/jEicAvxqmcIaT4xocxzU4jmtw6jGuUyJiUqEDdZswyiVpw6HWIleS4xocxzU4jmtwRltcnpIyM7OSOGGYmVlJnDAObXmlAzgExzU4jmtwHNfgjKq4XMMwM7OS+A7DzMxK4oRhZmYlccLoR9ICSVsldUj6fAXjuEfSK5I2Z8aOl7Ra0vPpz8YKxDVV0v+R9FNJz0n6XDXEJukdkp6UtCnFdXs1xJWJb6ykpyQ9Ui1xSdom6VlJT0vaUEVxHSfpQUnt6e/Z+ZWOS9J708+p9/UbSX9R6bhSbH+Z/s5vlrQi/VsYkbicMDIkjQX+HvgoMAO4UtKMCoXzLWBBv7HPA/8WEWcA/5b2D7du4K8i4veA84Dr08+o0rHtA5ojYiYwC1gg6bwqiKvX54CfZvarJa4/jIhZmTX71RDX/wJ+FBHTgZnkfm4VjSsitqaf0yxgNvAm8L1KxyVpMnADMCciziL3CbWLRiyuiPArvYDzgVWZ/ZuAmyoYTxOwObO/FTgpbZ8EbK2Cn9lDwMXVFBtwNPAT4NxqiAuYkv7RNgOPVMt/S2AbcEK/sYrGBYwHXiItyKmWuPrFcgnw/6ohLmAysAM4ntwnqD6S4huRuHyH0VfvD79XZxqrFu+OiF0A6c93VTIYSU3AB4D1VEFsadrnaeAVYHVEVEVcwNeA/wocyIxVQ1wBPCZpo6QlVRLXacBu4J/SFN43JR1TBXFlLQJWpO2KxhURvwD+B/BzYBfwakQ8NlJxOWH0pQJjXndcgKRjgX8F/iIiflPpeAAioidyUwZTgHMknVXhkJB0KfBKRGysdCwFfDgiPkhuCvZ6SR+pdEDkfkv+IHBnRHwAeIPKTdcdRNKRwMeBf6l0LACpNnEZcCpwMnCMpD8eqa/nhNFXJzA1sz8F2FmhWAp5WdJJAOnPVyoRhKQjyCWLb0fEd6spNoCI+DXwOLkaUKXj+jDwcUnbgO8AzZL+dxXERUTsTH++Qm4+/pwqiKsT6Ex3hwAPkksglY6r10eBn0TEy2m/0nHNA16KiN0RsR/4LvChkYrLCaOvNuAMSaem3yQWAQ9XOKash4HFaXsxufrBYSVJwN3ATyPiK9USm6RJko5L20eR+4fUXum4IuKmiJgSEU3k/j61RsQfVzouScdIemfvNrl5782VjisifgnskPTeNHQRsKXScWVcydvTUVD5uH4OnCfp6PRv8yJyiwRGJq5KFY6q9QV8DPgZ8AJwSwXjWEFuTnI/ud+6PgNMJFc8fT79eXwF4rqA3DTdM8DT6fWxSscGnA08leLaDNyaxiv+M8vEeCFvF70r/fM6DdiUXs/1/l2vdFwphlnAhvTf8vtAY5XEdTSwB5iQGauGuG4n98vRZuB+YNxIxeVHg5iZWUk8JWVmZiVxwjAzs5I4YZiZWUmcMMzMrCROGGZmVhInDDMzK4kThpmZleT/A04neQ7urixIAAAAAElFTkSuQmCC\n",
      "text/plain": [
       "<Figure size 432x288 with 1 Axes>"
      ]
     },
     "metadata": {
      "needs_background": "light"
     },
     "output_type": "display_data"
    }
   ],
   "source": [
    "def feed(dut, x, r, g):\n",
    "    yield dut.rate.eq(r)\n",
    "    yield dut.gain_shift.eq(g)\n",
    "    yield dut.rate_stb.eq(1)\n",
    "    yield\n",
    "    yield dut.rate_stb.eq(0)\n",
    "    while x:\n",
    "        xi = x.pop(0)\n",
    "        yield dut.x.eq(xi)\n",
    "        yield\n",
    "        while not (yield dut.x_ack):\n",
    "            yield\n",
    "        for i in range(ch - 1):\n",
    "            assert (yield dut.x_ack)\n",
    "            yield\n",
    "    return\n",
    "    yield dut.x.eq(0)\n",
    "    yield dut.rate_stb.eq(1)\n",
    "    yield\n",
    "    yield dut.rate_stb.eq(0)\n",
    "    for i in range(20):\n",
    "        yield\n",
    "\n",
    "def record(dut, y):\n",
    "    yield \"passive\"\n",
    "    while True:\n",
    "        yj = (yield dut.yi)\n",
    "        yi = (yield dut.y)\n",
    "        y[yj].append(yi)\n",
    "        yield\n",
    "\n",
    "ch = 4\n",
    "rate = 16\n",
    "order = 3\n",
    "width = 16\n",
    "g = math.ceil(order*math.log2(rate))\n",
    "dut = CIC(width=width, channels=ch, rate_width=4, order=order)\n",
    "print(g, len(dut.gain_shift))\n",
    "\n",
    "x = [0] * 2 + [-1<<15] * 4\n",
    "y = [[] for _ in range(ch)]\n",
    "migen.sim.run_simulation(dut, [feed(dut, x[:], rate - 1, g), record(dut, y)], vcd_name=\"cic.vcd\")\n",
    "# print(y)\n",
    "for yi in y:\n",
    "    del yi[min(len(yi) for yi in y):]\n",
    "plt.plot(np.array(y).T, \".\");"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
