(S (NP (NP (DT The) (NN deployment)) (PP (IN of) (NP (NP (NNP Quantized) (NNP Neural) (NNP Networks)) (PRN (-LRB- -LRB-) (NP (NNP QNN)) (-RRB- -RRB-)))) (PP (IN on) (NP (JJ advanced) (NNS microcontrollers)))) (VP (VBZ requires) (NP (NP (JJ optimized) (NN software)) (SBAR (S (VP (TO to) (VP (VB exploit) (NP (NP (JJ digital) (NN signal) (NN processing) (PRN (-LRB- -LRB-) (NNP DSP) (-RRB- -RRB-)) (NNS extensions)) (PP (IN of) (NP (NP (JJ modern) (NN instruction) (VBN set) (NNS architectures)) (PRN (-LRB- -LRB-) (NP (NNP ISA)) (-RRB- -RRB-))))))))))) (. .))
(S (PP (IN As) (NP (JJ such))) (, ,) (NP (JJ recent) (NN research)) (VP (VBD proposed) (NP (NP (JJ optimized) (NNS libraries)) (PP (IN for) (NP (NP (NNP QNNs)) (PRN (-LRB- -LRB-) (PP (PP (IN from) (NP (CD 8-bit))) (PP (TO to) (ADJP (CD 2-bit)))) (-RRB- -RRB-)) (PP (JJ such) (IN as) (NP (NNP CMSIS-NN) (CC and) (NNP PULP-NN))))))) (. .))
(S (NP (DT This) (NN work)) (VP (VBZ presents) (NP (NP (DT an) (NN extension)) (PP (TO to) (NP (DT the) (NNP PULP-NN) (NN library))) (VP (VBG targeting) (NP (NP (DT the) (NN acceleration)) (PP (IN of) (NP (NP (NN mixed-precision) (NNP Deep) (NNP Neural) (NNP Networks)) (, ,) (NP (NP (DT an) (VBG emerging) (NN paradigm)) (ADJP (JJ able) (S (VP (TO to) (VP (ADVP (RB significantly)) (VB shrink) (NP (NP (DT the) (NN memory) (NN footprint)) (PP (IN of) (NP (JJ deep) (JJ neural) (NNS networks)))) (PP (IN with) (NP (JJ negligible) (NN accuracy) (NN loss)))))))))))))) (. .))
(S (NP (NP (DT The) (NN library)) (, ,) (VP (VBN composed) (PP (IN of) (NP (NP (CD 27) (NNS kernels)) (, ,) (NP (NP (NP (CD one)) (PP (IN for) (NP (NP (DT each) (NN permutation)) (PP (IN of) (NP (NP (NN input) (NN feature) (NNS maps)) (, ,) (NP (NNS weights)) (, ,) (CC and) (NP (NN output) (NN feature) (NNS maps) (NN precision))))))) (PRN (-LRB- -LRB-) (S (VP (VBG considering) (NP (CD 8-bit) (, ,) (JJ 4-bit) (CC and) (JJ 2-bit)))) (-RRB- -RRB-)))))) (, ,)) (VP (VBZ enables) (NP (NP (JJ efficient) (NN inference)) (PP (IN of) (NP (NNP QNN))) (PP (IN on) (NP (NP (JJ parallel) (JJ ultra-low-power) (PRN (-LRB- -LRB-) (NNP PULP) (-RRB- -RRB-)) (NNS clusters)) (PP (IN of) (NP (ADJP (NNP RISC-V) (VBN based)) (NNS processors))) (, ,) (VP (VBG featuring) (NP (DT the) (NNP RV32IMCXpulpV2) (NNP ISA))))))) (. .))
(S (NP (NP (DT The) (VBN proposed) (NN solution)) (, ,) (VP (VBN benchmarked) (PP (IN on) (NP (DT an) (JJ 8-cores) (NNP GAP-8) (NNP PULP) (NN cluster)))) (, ,)) (VP (VBZ reaches) (NP (NP (JJ peak) (NN performance)) (PP (IN of) (NP (CD 16) (NNP MACs/cycle))) (PP (IN on) (NP (CD 8) (NNS cores)))) (, ,) (S (VP (VBG performing) (ADVP (ADVP (QP (CD 21x) (TO to) (CD 25x)) (JJR faster)) (PP (IN than) (NP (NP (DT an) (NNP STM32H7)) (PRN (-LRB- -LRB-) (VP (VBN powered) (PP (IN by) (NP (DT an) (NNP ARM) (NNP Cortex) (NNP M7) (NN processor)))) (-RRB- -RRB-))))) (PP (IN with) (NP (QP (CD 15x) (TO to) (CD 21x)) (JJR better) (NN energy) (NN efficiency)))))) (. .))
