=====
SETUP
-4.050
13.325
9.275
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0
6.087
6.319
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8
7.554
8.109
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9
8.603
9.158
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s32
9.595
10.150
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n468_s0
11.048
11.618
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n469_s0
11.618
11.653
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n470_s0
11.653
11.689
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n471_s0
11.689
11.724
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n472_s0
11.724
11.759
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n473_s0
11.759
11.794
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n474_s0
11.794
11.829
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n475_s0
11.829
11.865
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n476_s0
11.865
11.900
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_7_s
13.325
=====
SETUP
-2.763
8.058
5.295
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_2_s0
6.087
6.319
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
8.058
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[7]_0_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[7]_1_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[7]_2_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[7]_3_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[7]_4_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[7]_5_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[7]_6_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[7]_7_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[7]_8_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[7]_9_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[7]_10_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[7]_11_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[7]_12_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[7]_13_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[7]_14_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[7]_15_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[6]_0_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[6]_1_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[6]_2_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[6]_3_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[6]_4_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[6]_5_s0
8.381
=====
SETUP
-2.473
8.381
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s8
6.162
6.533
u_test_controller/ff_dram_data[0]_15_s5
6.537
7.107
u_test_controller/ff_dram_data[6]_6_s0
8.381
=====
HOLD
-2.968
2.406
5.373
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_1_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s
2.174
2.406
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0
2.406
=====
HOLD
-2.824
2.549
5.373
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_init_internal_r_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/wloadn_1_s0
2.549
=====
HOLD
-1.362
2.754
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem
2.754
=====
HOLD
-1.335
2.782
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem
2.782
=====
HOLD
-1.332
2.784
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem
2.784
=====
HOLD
-1.205
2.912
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
2.912
=====
HOLD
-1.190
2.926
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
2.926
=====
HOLD
-1.190
2.926
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
2.926
=====
HOLD
-1.174
2.942
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem
2.942
=====
HOLD
-1.174
2.942
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem
2.942
=====
HOLD
-1.050
3.066
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem
3.066
=====
HOLD
-1.023
3.094
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
3.094
=====
HOLD
-1.023
3.094
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem
3.094
=====
HOLD
-0.928
3.188
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem
3.188
=====
HOLD
-0.901
3.215
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem
3.215
=====
HOLD
-0.897
3.220
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
3.220
=====
HOLD
-0.897
3.220
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem
3.220
=====
HOLD
-0.888
3.229
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
3.229
=====
HOLD
0.234
2.179
1.946
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_0_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen
2.179
=====
HOLD
0.234
2.179
1.946
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_79_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen
2.179
=====
HOLD
0.246
2.179
1.934
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_0_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen
2.179
=====
HOLD
0.246
2.179
1.934
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_79_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen
2.179
=====
HOLD
0.313
2.174
1.861
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_32_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_8_s
2.174
=====
HOLD
0.313
2.174
1.861
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_33_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_8_s
2.174
=====
HOLD
0.313
2.174
1.861
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_34_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_8_s
2.174
