rxfsts	,	V_206
ps	,	V_11
GMAC_RX_FLOW_CTRL_RFE	,	V_142
magic_pkt_en	,	V_100
"\tidle_slope: 0x%08x\n"	,	L_3
GMAC_RXQCTRL_PTPQ_SHIFT	,	V_44
trcsts	,	V_194
dwmac4_set_eee_pls	,	F_40
reg_space	,	V_92
dwmac4_rane	,	F_55
GMAC_DEBUG_RFCFCSTS_MASK	,	V_239
FLOW_TX	,	V_144
dev	,	V_118
pmt	,	V_22
MTL_TXQX_WEIGHT_BASE_ADDR	,	F_18
mtl_rx_fifo_read_ctrl_read_data	,	V_220
mac_tx_frame_ctrl_xfer	,	V_231
GENMASK	,	F_73
unlikely	,	F_65
MTL_OPERATION_MODE	,	V_61
GMAC_RXQCTRL_DCBCPQ_SHIFT	,	V_46
GMAC_RXQCTRL_MCBCQ_MASK	,	V_49
GMAC_CONFIG_JE	,	V_10
perfect_uc_entries	,	V_245
packet	,	V_38
GMAC4_LPI_CTRL_STATUS_LPITXA	,	V_111
"\tReceive Flow-Control ON\n"	,	L_9
PCS_RGSMIIIS_IRQ	,	V_184
CORE_IRQ_MTL_RX_OVERFLOW	,	V_173
GMAC_HASH_TAB_0_31	,	V_126
dwmac4_flow_ctrl	,	F_51
GMAC_RXQCTRL_TACPQE	,	V_55
mmtl_fifo_ctrl	,	V_192
mtl_rx_fifo_ctrl_active	,	V_225
GFP_KERNEL	,	V_250
clk_csr_mask	,	V_264
dwmac4_set_mtl_tx_queue_weight	,	F_17
MTL_RXQ_DMA_MAP0	,	V_80
base_register	,	V_33
GMAC4_LPI_CTRL_STATUS_LPIEN	,	V_110
pcs_speed	,	V_165
MTL_RXQ_DMA_MAP1	,	V_81
GMAC_PHYIF_CTRLSTATUS_LNKMOD_MASK	,	V_168
dwmac410_ops	,	V_269
pause_time	,	V_138
MTL_TXQ_WEIGHT_ISCQW_MASK	,	V_78
speed_mask	,	V_14
mac_tx_frame_ctrl_idle	,	V_236
mii	,	V_257
MTL_QUEUE_DCB	,	V_31
GMAC_INT_PMT_EN	,	V_23
MTL_TX_ALGORITHM_SP	,	V_75
dwmac4_rx_queue_enable	,	F_4
netdev_for_each_uc_addr	,	F_50
dwmac_rane	,	F_56
MTL_HIGH_CREDX_BASE_ADDR	,	F_27
GMAC_DEBUG_TFCSTS_XFER	,	V_230
GMAC_RXQCTRL_MCBCQ_SHIFT	,	V_50
hwid	,	V_248
bitrev32	,	F_46
dwmac4_tx_queue_routing	,	F_14
MTL_DEBUG_RRCSTS_SHIFT	,	V_207
dwmac_pcs_isr	,	F_66
u8	,	T_3
MTL_HIGH_CRED_LC_MASK	,	V_91
pr_info	,	F_60
MTL_CHAN_INT_CTRL	,	F_63
"Full"	,	L_13
GMAC_DEBUG_RFCFCSTS_SHIFT	,	V_241
i	,	V_93
MTL_DEBUG_RXFSTS_FULL	,	V_208
MTL_RX_OVERFLOW_INT	,	V_172
dwmac4_tx_queue_priority	,	F_11
mtl_rx_fifo_fill_below_thresh	,	V_213
crc32_le	,	F_47
x	,	V_155
MTL_RXQ_DMA_QXMDMACH_MASK	,	F_21
config	,	V_97
GMAC_RXQCTRL_AVCPQ_SHIFT	,	V_42
"Queue %d configured as AVB. Parameters:\n"	,	L_1
tw	,	V_115
reg_shift	,	V_53
dwmac4_set_eee_mode	,	F_38
MTL_RXQ_DMA_Q04MDMACH	,	F_20
wake_up_frame_en	,	V_103
pcs_duplex	,	V_167
__iomem	,	T_1
GMAC_TXQ_PRTY_MAP0	,	V_36
duplex	,	V_136
dwmac4_phystatus	,	F_59
GMAC_TXQ_PRTY_MAP1	,	V_37
dwmac4_prog_mtl_rx_algorithms	,	F_15
GMAC_DEBUG_TPESTS	,	V_237
MTL_INT_STATUS	,	V_171
mac_gmii_rx_proto_engine	,	V_243
HASH_TABLE_SIZE	,	V_124
reg	,	V_134
dwmac4_prog_mtl_tx_algorithms	,	F_16
prio	,	V_32
netdev_uc_count	,	F_48
netdev_mc_count	,	F_43
mtl_int_qx_status	,	V_169
ret	,	V_170
dwmac4_debug	,	F_67
GMAC4_LPI_CTRL_STATUS_LPITCSE	,	V_112
dwmac4_dma_ops	,	V_268
"GMAC Flow-Control:\n"	,	L_8
netdev_mc_empty	,	F_44
SPEED_10	,	V_19
IFF_ALLMULTI	,	V_123
weight	,	V_77
MTL_DEBUG_TRCSTS_WRITE	,	V_196
GMAC_MDIO_ADDR	,	V_258
GMAC_RX_QUEUE_CLEAR	,	F_5
ilog2	,	F_72
global_unicast	,	V_102
MTL_CHAN_RX_DEBUG	,	F_69
speed100	,	V_18
GMAC_RXQCTRL_AVCPQ_MASK	,	V_41
adv	,	V_153
MTL_DEBUG_RRCSTS_RSTAT	,	V_219
netdev_uc_empty	,	F_49
dwmac_ctrl_ane	,	F_54
dwmac410_dma_ops	,	V_267
GMAC_MAX_PERFECT_ADDRESSES	,	V_133
fc	,	V_137
GMAC_DEBUG_TFCSTS_SHIFT	,	V_229
MTL_OPERATION_SCHALG_MASK	,	V_68
"\tTransmit Flow-Control ON\n"	,	L_10
GMAC4_LPI_CTRL_STATUS	,	V_109
GMAC_CONFIG	,	V_7
pcs_link	,	V_161
mtl_rx_fifo_fill_above_thresh	,	V_211
mtl_rx_fifo_read_ctrl_status	,	V_222
GMAC_RXQCTRL_DCBCPQ_MASK	,	V_45
irq_rgmii_n	,	V_158
idle_slope	,	V_84
netdev_hw_addr	,	V_129
mtl_tx_fifo_read_ctrl_write	,	V_197
mtl_tx_fifo_read_ctrl_wait	,	V_199
kzalloc	,	F_71
high_credit	,	V_85
rgmii_adv	,	V_152
mmc_rx_irq	,	V_178
GMAC_PCS_BASE	,	V_150
dwmac4_map_mtl_dma	,	F_19
dwmac4_set_eee_timer	,	F_41
mac_gmii_tx_proto_engine	,	V_238
GMAC_REG_NUM	,	V_94
GMAC_PHYIF_CTRLSTATUS_SPEED_SHIFT	,	V_163
MTL_TX_ALGORITHM_WFQ	,	V_71
GMAC_TX_FLOW_CTRL_TFE	,	V_145
mac_tx_frame_ctrl_pause	,	V_233
pcs	,	V_24
WAKE_MAGIC	,	V_98
GMAC_PACKET_FILTER_HMC	,	V_131
synopsys_id	,	V_246
speed10	,	V_20
PACKET_MCBCQ	,	V_57
GMAC_VERSION	,	V_249
GMAC_MDIO_DATA	,	V_260
GMAC_PCS_IRQ_DEFAULT	,	V_25
tx_queues	,	V_186
mc_filter	,	V_128
MTL_DEBUG_RXFSTS_MASK	,	V_205
GMAC_RX_FLOW_CTRL	,	V_143
mtl_tx_fifo_read_ctrl_read	,	V_201
GMAC_INT_EN	,	V_26
ha	,	V_130
dma	,	V_266
WAKE_UCAST	,	V_101
pr_debug	,	F_24
dwmac4_set_filter	,	F_42
mmc_rx_irq_n	,	V_179
GMAC_PACKET_FILTER_PR	,	V_122
GMAC_RXQCTRL_UPQ_SHIFT	,	V_48
mmc_tx_irq_n	,	V_177
mtl_rx_fifo_read_ctrl_idle	,	V_223
dwmac4_irq_status	,	F_64
pmt_irq	,	V_182
dwmac4_setup	,	F_70
MTL_ETSX_CTRL_BASE_ADDR	,	F_25
"GMAC: WOL Magic frame\n"	,	L_6
bit_nr	,	V_132
MTL_DEBUG_TWCSTS	,	V_191
hw	,	V_2
GMAC_PACKET_FILTER_PM	,	V_125
GMAC_CONFIG_RE	,	V_104
clk_csr_shift	,	V_263
mac_device_info	,	V_1
MTL_OPERATION_SCHALG_WRR	,	V_70
speed_value	,	V_160
GMAC_RX_AV_QUEUE_ENABLE	,	F_6
GMAC_TXQCTRL_PSTQX_SHIFT	,	F_13
addr_shift	,	V_261
GMAC_INT_DEFAULT_MASK	,	V_21
flow	,	V_140
MTL_OPERATION_RAA_SP	,	V_64
dwmac4_get_umac_addr	,	F_36
loopback	,	V_149
MTL_RXQ_DMA_Q04MDMACH_MASK	,	V_82
dwmac4_rx_queue_priority	,	F_8
MTL_DEBUG_TRCSTS_READ	,	V_200
GMAC_CONFIG_IPC	,	V_96
MTL_RX_ALGORITHM_WSP	,	V_65
base_addr	,	V_119
speed1000	,	V_16
dwmac4_set_umac_addr	,	F_32
mtl_tx_fifo_read_ctrl_idle	,	V_202
GMAC_PHYIF_CTRLSTATUS_SPEED_125	,	V_164
"\thigh_credit: 0x%08x\n"	,	L_4
GMAC_RXQCTRL_MCBCQEN_SHIFT	,	V_59
MTL_DEBUG_RWCSTS	,	V_224
GMAC_CONFIG_2K	,	V_9
SPEED_1000	,	V_15
dwmac4_reset_eee_mode	,	F_39
dwmac4_ctrl_ane	,	F_53
dwmac_get_adv_lp	,	F_58
GMAC_ADDR_LOW	,	F_35
status	,	V_156
mcbins	,	V_244
MTL_DEBUG_RXFSTS_BT	,	V_212
flags	,	V_120
MTL_INT_QX	,	F_62
net_device	,	V_117
MTL_CHAN_TX_DEBUG	,	F_68
MTL_DEBUG_RRCSTS_MASK	,	V_215
mac	,	V_247
GMAC_TXQCTRL_PSTQX_MASK	,	F_12
GMAC_HASH_TAB_32_63	,	V_127
PACKET_AVCPQ	,	V_54
MTL_DEBUG_RRCSTS_FLUSH	,	V_217
mtl_rx_fifo_read_ctrl_flush	,	V_218
stmmac_dwmac4_set_mac_addr	,	F_33
GMAC_RX_DCB_QUEUE_ENABLE	,	F_7
GMAC_TX_FLOW_CTRL_PT_SHIFT	,	V_146
dwmac4_ops	,	V_270
MTL_DEBUG_TXPAUSED	,	V_203
ioaddr	,	V_4
GMAC_CONFIG_PS	,	V_255
MTL_RXQ_DMA_QXMDMACH	,	F_22
GMAC_PHYIF_CTRLSTATUS_SPEED	,	V_162
"Half"	,	L_14
send_slope	,	V_83
restart	,	V_151
stmmac_extra_stats	,	V_154
stmmac_dwmac4_get_mac_addr	,	F_37
MTL_RX_ALGORITHM_SP	,	V_63
MTL_ETS_CTRL_CC	,	V_88
mtl_rx_fifo_fill_level_empty	,	V_214
GMAC_RXQCTRL_PTPQ_MASK	,	V_43
IFF_PROMISC	,	V_121
low_credit	,	V_86
"GMAC: WOL on global unicast\n"	,	L_7
GMAC_DEBUG_TFCSTS_MASK	,	V_227
rx_queues	,	V_185
MTL_QUEUE_AVB	,	V_30
rx_alg	,	V_60
MTL_OPERATION_RAA	,	V_62
mtl_tx_status_fifo_full	,	V_188
MTL_TX_ALGORITHM_WRR	,	V_69
srgmi_ral	,	V_148
MTL_TX_ALGORITHM_DWRR	,	V_73
chan	,	V_79
MTL_ETS_CTRL_AVALG	,	V_87
mtl_rx_fifo_fill_level_full	,	V_209
queue	,	V_28
stmmac_rx_routing	,	V_39
MTL_OPERATION_SCHALG_WFQ	,	V_72
data	,	V_259
GMAC_PACKET_FILTER	,	V_135
ls	,	V_114
mmc_rx_csum_offload_irq_n	,	V_181
GMAC_RXQCTRL_UPQ_MASK	,	V_47
MTL_DEBUG_TRCSTS_SHIFT	,	V_195
GMAC4_LPI_CTRL_STATUS_PLS	,	V_113
GMAC_PHYIF_CONTROL_STATUS	,	V_157
mmc_tx_irq	,	V_176
mode	,	V_27
"\tduplex mode: PAUSE %d\n"	,	L_11
dwmac4_dump_regs	,	F_29
MTL_DEBUG_TXFSTS	,	V_189
u32	,	T_2
tx_cnt	,	V_139
"\tsend_slope: 0x%08x\n"	,	L_2
SPEED_100	,	V_17
MTL_DEBUG_RXFSTS_AT	,	V_210
dwmac4_pmt	,	F_31
mcast_bits_log2	,	V_253
pcsr	,	V_5
dwmac4_rx_ipc_enable	,	F_30
intr_status	,	V_174
GMAC_RXQCTRL_PSRQX_MASK	,	F_9
mtu	,	V_3
GMAC_CONFIG_FES	,	V_256
"Link is Up - %d/%s\n"	,	L_12
addr_mask	,	V_262
MTL_OPERATION_RAA_WSP	,	V_66
irq_receive_pmt_irq_n	,	V_183
DWMAC_CORE_4_00	,	V_265
MTL_LOW_CREDX_BASE_ADDR	,	F_28
GMAC_PMT	,	V_105
GMAC_RXQCTRL_TACPQE_SHIFT	,	V_56
GMAC_RXQCTRL_MCBCQEN	,	V_58
MTL_SEND_SLP_CRED_SSC_MASK	,	V_89
"\tlow_credit: 0x%08x\n"	,	L_5
GMAC_PHYIF_CTRLSTATUS_LNKSTS	,	V_159
link	,	V_13
multicast_filter_bins	,	V_251
MTL_HIGH_CRED_HC_MASK	,	V_90
GMAC_PHYIF_CTRLSTATUS_SPEED_25	,	V_166
GMAC_DEBUG_TFCSTS_GEN_PAUSE	,	V_232
"Link is Down\n"	,	L_15
route_possibilities	,	V_40
FLOW_RX	,	V_141
rrcsts	,	V_216
dwmac4_core_init	,	F_1
unicast_filter_entries	,	V_252
rx_csum	,	V_95
GMAC_INT_STATUS	,	V_175
MTL_DEBUG_TRCSTS_TXW	,	V_198
tx_alg	,	V_67
mac_rx_frame_ctrl_fifo	,	V_240
ane	,	V_147
MTL_DEBUG_RRCSTS_RDATA	,	V_221
GMAC_CORE_INIT	,	V_8
addr	,	V_106
value	,	V_6
power_down	,	V_99
GMAC4_LPI_TIMER_CTRL	,	V_116
GMAC_CONFIG_TE	,	V_12
tfcsts	,	V_228
MTL_OPERATION_SCHALG_SP	,	V_76
dwmac4_get_adv_lp	,	F_57
GMAC_DEBUG	,	V_226
GMAC_QX_TX_FLOW_CTRL	,	F_52
dwmac4_irq_mtl_status	,	F_61
readl	,	F_2
en_tx_lpi_clockgating	,	V_108
stmmac_get_synopsys_id	,	F_74
writel	,	F_3
MTL_SEND_SLP_CREDX_BASE_ADDR	,	F_26
mac_tx_frame_ctrl_wait	,	V_235
netdev_for_each_mc_addr	,	F_45
mtl_tx_fifo_not_empty	,	V_190
GMAC_CONFIG_DM	,	V_254
dwmac4_config_cbs	,	F_23
MTL_OPERATION_SCHALG_DWRR	,	V_74
MTL_DEBUG_TXSTSFSTS	,	V_187
GMAC_RXQCTRL_PSRQX_SHIFT	,	F_10
reg_n	,	V_107
mmc_rx_csum_offload_irq	,	V_180
GMAC_RXQ_CTRL0	,	V_29
GMAC_RXQ_CTRL1	,	V_51
mac_tx_in_pause	,	V_204
reg_mask	,	V_52
MTL_DEBUG_TRCSTS_MASK	,	V_193
GMAC_DEBUG_RPESTS	,	V_242
GMAC_ADDR_HIGH	,	F_34
GMAC_DEBUG_TFCSTS_WAIT	,	V_234
GMAC_RXQ_CTRL2	,	V_34
GMAC_RXQ_CTRL3	,	V_35
