{
  "module_name": "mt2712-larb-port.h",
  "hash_id": "13b9e929bb8c286678c4e0ba8ef86324f2ff357fdaed37d5325216241019fd8f",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/memory/mt2712-larb-port.h",
  "human_readable_source": " \n \n#ifndef _DT_BINDINGS_MEMORY_MT2712_LARB_PORT_H_\n#define _DT_BINDINGS_MEMORY_MT2712_LARB_PORT_H_\n\n#include <dt-bindings/memory/mtk-memory-port.h>\n\n#define M4U_LARB0_ID\t\t\t0\n#define M4U_LARB1_ID\t\t\t1\n#define M4U_LARB2_ID\t\t\t2\n#define M4U_LARB3_ID\t\t\t3\n#define M4U_LARB4_ID\t\t\t4\n#define M4U_LARB5_ID\t\t\t5\n#define M4U_LARB6_ID\t\t\t6\n#define M4U_LARB7_ID\t\t\t7\n#define M4U_LARB8_ID\t\t\t8\n#define M4U_LARB9_ID\t\t\t9\n\n \n#define M4U_PORT_DISP_OVL0\t\tMTK_M4U_ID(M4U_LARB0_ID, 0)\n#define M4U_PORT_DISP_RDMA0\t\tMTK_M4U_ID(M4U_LARB0_ID, 1)\n#define M4U_PORT_DISP_WDMA0\t\tMTK_M4U_ID(M4U_LARB0_ID, 2)\n#define M4U_PORT_DISP_OD_R\t\tMTK_M4U_ID(M4U_LARB0_ID, 3)\n#define M4U_PORT_DISP_OD_W\t\tMTK_M4U_ID(M4U_LARB0_ID, 4)\n#define M4U_PORT_MDP_RDMA0\t\tMTK_M4U_ID(M4U_LARB0_ID, 5)\n#define M4U_PORT_MDP_WDMA\t\tMTK_M4U_ID(M4U_LARB0_ID, 6)\n#define M4U_PORT_DISP_RDMA2\t\tMTK_M4U_ID(M4U_LARB0_ID, 7)\n\n \n#define M4U_PORT_HW_VDEC_MC_EXT\t\tMTK_M4U_ID(M4U_LARB1_ID, 0)\n#define M4U_PORT_HW_VDEC_PP_EXT\t\tMTK_M4U_ID(M4U_LARB1_ID, 1)\n#define M4U_PORT_HW_VDEC_UFO_EXT\tMTK_M4U_ID(M4U_LARB1_ID, 2)\n#define M4U_PORT_HW_VDEC_VLD_EXT\tMTK_M4U_ID(M4U_LARB1_ID, 3)\n#define M4U_PORT_HW_VDEC_VLD2_EXT\tMTK_M4U_ID(M4U_LARB1_ID, 4)\n#define M4U_PORT_HW_VDEC_AVC_MV_EXT\tMTK_M4U_ID(M4U_LARB1_ID, 5)\n#define M4U_PORT_HW_VDEC_PRED_RD_EXT\tMTK_M4U_ID(M4U_LARB1_ID, 6)\n#define M4U_PORT_HW_VDEC_PRED_WR_EXT\tMTK_M4U_ID(M4U_LARB1_ID, 7)\n#define M4U_PORT_HW_VDEC_PPWRAP_EXT\tMTK_M4U_ID(M4U_LARB1_ID, 8)\n#define M4U_PORT_HW_VDEC_TILE\t\tMTK_M4U_ID(M4U_LARB1_ID, 9)\n#define M4U_PORT_HW_IMG_RESZ_EXT\tMTK_M4U_ID(M4U_LARB1_ID, 10)\n\n \n#define M4U_PORT_CAM_DMA0\t\tMTK_M4U_ID(M4U_LARB2_ID, 0)\n#define M4U_PORT_CAM_DMA1\t\tMTK_M4U_ID(M4U_LARB2_ID, 1)\n#define M4U_PORT_CAM_DMA2\t\tMTK_M4U_ID(M4U_LARB2_ID, 2)\n\n \n#define M4U_PORT_VENC_RCPU\t\tMTK_M4U_ID(M4U_LARB3_ID, 0)\n#define M4U_PORT_VENC_REC\t\tMTK_M4U_ID(M4U_LARB3_ID, 1)\n#define M4U_PORT_VENC_BSDMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 2)\n#define M4U_PORT_VENC_SV_COMV\t\tMTK_M4U_ID(M4U_LARB3_ID, 3)\n#define M4U_PORT_VENC_RD_COMV\t\tMTK_M4U_ID(M4U_LARB3_ID, 4)\n#define M4U_PORT_VENC_CUR_CHROMA\tMTK_M4U_ID(M4U_LARB3_ID, 5)\n#define M4U_PORT_VENC_REF_CHROMA\tMTK_M4U_ID(M4U_LARB3_ID, 6)\n#define M4U_PORT_VENC_CUR_LUMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 7)\n#define M4U_PORT_VENC_REF_LUMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 8)\n\n \n#define M4U_PORT_DISP_OVL1\t\tMTK_M4U_ID(M4U_LARB4_ID, 0)\n#define M4U_PORT_DISP_RDMA1\t\tMTK_M4U_ID(M4U_LARB4_ID, 1)\n#define M4U_PORT_DISP_WDMA1\t\tMTK_M4U_ID(M4U_LARB4_ID, 2)\n#define M4U_PORT_DISP_OD1_R\t\tMTK_M4U_ID(M4U_LARB4_ID, 3)\n#define M4U_PORT_DISP_OD1_W\t\tMTK_M4U_ID(M4U_LARB4_ID, 4)\n#define M4U_PORT_MDP_RDMA1\t\tMTK_M4U_ID(M4U_LARB4_ID, 5)\n#define M4U_PORT_MDP_WROT1\t\tMTK_M4U_ID(M4U_LARB4_ID, 6)\n\n \n#define M4U_PORT_DISP_OVL2\t\tMTK_M4U_ID(M4U_LARB5_ID, 0)\n#define M4U_PORT_DISP_WDMA2\t\tMTK_M4U_ID(M4U_LARB5_ID, 1)\n#define M4U_PORT_MDP_RDMA2\t\tMTK_M4U_ID(M4U_LARB5_ID, 2)\n#define M4U_PORT_MDP_WROT0\t\tMTK_M4U_ID(M4U_LARB5_ID, 3)\n\n \n#define M4U_PORT_JPGDEC_WDMA_0\t\tMTK_M4U_ID(M4U_LARB6_ID, 0)\n#define M4U_PORT_JPGDEC_WDMA_1\t\tMTK_M4U_ID(M4U_LARB6_ID, 1)\n#define M4U_PORT_JPGDEC_BSDMA_0\t\tMTK_M4U_ID(M4U_LARB6_ID, 2)\n#define M4U_PORT_JPGDEC_BSDMA_1\t\tMTK_M4U_ID(M4U_LARB6_ID, 3)\n\n \n#define M4U_PORT_MDP_RDMA3\t\tMTK_M4U_ID(M4U_LARB7_ID, 0)\n#define M4U_PORT_MDP_WROT2\t\tMTK_M4U_ID(M4U_LARB7_ID, 1)\n\n \n#define M4U_PORT_VDO\t\t\tMTK_M4U_ID(M4U_LARB8_ID, 0)\n#define M4U_PORT_NR\t\t\tMTK_M4U_ID(M4U_LARB8_ID, 1)\n#define M4U_PORT_WR_CHANNEL0\t\tMTK_M4U_ID(M4U_LARB8_ID, 2)\n\n \n#define M4U_PORT_TVD\t\t\tMTK_M4U_ID(M4U_LARB9_ID, 0)\n#define M4U_PORT_WR_CHANNEL1\t\tMTK_M4U_ID(M4U_LARB9_ID, 1)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}