
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.34

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: read_data1[2]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[2]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ read_data1[2]$_SDFFCE_PN0P_/CK (DFF_X1)
     2    4.07    0.01    0.08    0.08 v read_data1[2]$_SDFFCE_PN0P_/Q (DFF_X1)
                                         read_data1[2] (net)
                  0.01    0.00    0.08 v _09010_/A (INV_X1)
     1    1.98    0.01    0.01    0.10 ^ _09010_/ZN (INV_X1)
                                         _02778_ (net)
                  0.01    0.00    0.10 ^ _09046_/A1 (OAI22_X1)
     1    1.45    0.01    0.01    0.11 v _09046_/ZN (OAI22_X1)
                                         _00351_ (net)
                  0.01    0.00    0.11 v read_data1[2]$_SDFFCE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ read_data1[2]$_SDFFCE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: read_addr1[0] (input port clocked by core_clock)
Endpoint: read_data1[8]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.75    0.00    0.00    0.20 ^ read_addr1[0] (in)
                                         read_addr1[0] (net)
                  0.00    0.00    0.20 ^ _08077_/A (BUF_X4)
     6   24.04    0.02    0.03    0.23 ^ _08077_/Z (BUF_X4)
                                         _01867_ (net)
                  0.02    0.00    0.23 ^ _08087_/A (BUF_X4)
    10   33.56    0.02    0.04    0.27 ^ _08087_/Z (BUF_X4)
                                         _01877_ (net)
                  0.02    0.00    0.27 ^ _08175_/A (BUF_X1)
    10   40.02    0.09    0.12    0.39 ^ _08175_/Z (BUF_X1)
                                         _01964_ (net)
                  0.09    0.00    0.39 ^ _09314_/S (MUX2_X1)
     1    2.14    0.01    0.07    0.46 v _09314_/Z (MUX2_X1)
                                         _03074_ (net)
                  0.01    0.00    0.46 v _09315_/B (MUX2_X1)
     1    6.80    0.02    0.07    0.53 v _09315_/Z (MUX2_X1)
                                         _03075_ (net)
                  0.02    0.00    0.53 v _09316_/C1 (AOI221_X1)
     1    3.39    0.05    0.06    0.59 ^ _09316_/ZN (AOI221_X1)
                                         _03076_ (net)
                  0.05    0.00    0.59 ^ _09334_/B1 (OAI22_X1)
     1    1.19    0.02    0.03    0.61 v _09334_/ZN (OAI22_X1)
                                         _00359_ (net)
                  0.02    0.00    0.61 v read_data1[8]$_SDFFCE_PN0P_/D (DFF_X1)
                                  0.61   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ read_data1[8]$_SDFFCE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: read_addr1[0] (input port clocked by core_clock)
Endpoint: read_data1[8]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.75    0.00    0.00    0.20 ^ read_addr1[0] (in)
                                         read_addr1[0] (net)
                  0.00    0.00    0.20 ^ _08077_/A (BUF_X4)
     6   24.04    0.02    0.03    0.23 ^ _08077_/Z (BUF_X4)
                                         _01867_ (net)
                  0.02    0.00    0.23 ^ _08087_/A (BUF_X4)
    10   33.56    0.02    0.04    0.27 ^ _08087_/Z (BUF_X4)
                                         _01877_ (net)
                  0.02    0.00    0.27 ^ _08175_/A (BUF_X1)
    10   40.02    0.09    0.12    0.39 ^ _08175_/Z (BUF_X1)
                                         _01964_ (net)
                  0.09    0.00    0.39 ^ _09314_/S (MUX2_X1)
     1    2.14    0.01    0.07    0.46 v _09314_/Z (MUX2_X1)
                                         _03074_ (net)
                  0.01    0.00    0.46 v _09315_/B (MUX2_X1)
     1    6.80    0.02    0.07    0.53 v _09315_/Z (MUX2_X1)
                                         _03075_ (net)
                  0.02    0.00    0.53 v _09316_/C1 (AOI221_X1)
     1    3.39    0.05    0.06    0.59 ^ _09316_/ZN (AOI221_X1)
                                         _03076_ (net)
                  0.05    0.00    0.59 ^ _09334_/B1 (OAI22_X1)
     1    1.19    0.02    0.03    0.61 v _09334_/ZN (OAI22_X1)
                                         _00359_ (net)
                  0.02    0.00    0.61 v read_data1[8]$_SDFFCE_PN0P_/D (DFF_X1)
                                  0.61   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ read_data1[8]$_SDFFCE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.59e-03   7.01e-05   8.30e-05   7.74e-03  80.9%
Combinational          5.96e-04   1.09e-03   1.49e-04   1.83e-03  19.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.19e-03   1.16e-03   2.32e-04   9.58e-03 100.0%
                          85.5%      12.1%       2.4%
