Oh no...

Cycle: 1
MARS instruction number: 1	Instruction: ori $16,$0,4660
Expected:	Register Write to Reg: 0x10 Val: 0x00001234
Got     :	Register Write to Reg: 0x10 Val: 0xXXXXXXXX
Incorrect write

Cycle: 2
MARS instruction number: 3	Instruction: ori $17,$0,4660
Expected:	Register Write to Reg: 0x11 Val: 0x00001234
Got     :	Register Write to Reg: 0x10 Val: 0x00000000
Incorrect write

Cycle: 4
MARS instruction number: 5	Instruction: jal 4194348
Expected:	Register Write to Reg: 0x1F Val: 0x0040001C
Got     :	Register Write to Reg: 0x11 Val: 0x00001234
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


