Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Jul 28 16:31:58 2023
| Host         : LAPTOP-RLSJ6GTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_soc_top_timing_summary_routed.rpt -pb riscv_soc_top_timing_summary_routed.pb -rpx riscv_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_soc_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-20  Warning           Non-clocked latch                                                 24          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6432)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (276)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6432)
---------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[18][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[19][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[1][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[26][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[27][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[8][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/RegFile/regs_reg[9][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/impl_instr_mem/instruction_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/impl_instr_mem/instruction_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/impl_instr_mem/instruction_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/impl_instr_mem/instruction_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/impl_instr_mem/instruction_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/impl_instr_mem/instruction_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/impl_instr_mem/instruction_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/impl_instr_mem/instruction_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/impl_instr_mem/instruction_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/impl_instr_mem/instruction_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/impl_instr_mem/instruction_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/impl_instr_mem/instruction_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: impl_riscv_top/pc_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (276)
--------------------------------
 There are 276 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.237        0.000                      0                  680        0.229        0.000                      0                  680        3.000        0.000                       0                   282  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 6.250}      12.500          80.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 6.250}      12.500          80.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.237        0.000                      0                  680        0.306        0.000                      0                  680        5.750        0.000                       0                   278  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.238        0.000                      0                  680        0.306        0.000                      0                  680        5.750        0.000                       0                   278  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.237        0.000                      0                  680        0.229        0.000                      0                  680  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.237        0.000                      0                  680        0.229        0.000                      0                  680  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 2.141ns (17.972%)  route 9.772ns (82.028%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.540    11.026    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.440    10.945    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[0]/C
                         clock pessimism              0.564    11.508    
                         clock uncertainty           -0.077    11.431    
    SLICE_X10Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.262    impl_riscv_top/dmem/read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 2.141ns (17.972%)  route 9.772ns (82.028%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.540    11.026    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.440    10.945    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[1]/C
                         clock pessimism              0.564    11.508    
                         clock uncertainty           -0.077    11.431    
    SLICE_X10Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.262    impl_riscv_top/dmem/read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 2.141ns (17.972%)  route 9.772ns (82.028%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.540    11.026    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.440    10.945    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[2]/C
                         clock pessimism              0.564    11.508    
                         clock uncertainty           -0.077    11.431    
    SLICE_X10Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.262    impl_riscv_top/dmem/read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 2.141ns (17.972%)  route 9.772ns (82.028%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.540    11.026    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.440    10.945    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[3]/C
                         clock pessimism              0.564    11.508    
                         clock uncertainty           -0.077    11.431    
    SLICE_X10Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.262    impl_riscv_top/dmem/read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 2.141ns (18.008%)  route 9.748ns (81.992%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 10.946 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.516    11.002    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.441    10.946    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/C
                         clock pessimism              0.564    11.509    
                         clock uncertainty           -0.077    11.432    
    SLICE_X10Y31         FDRE (Setup_fdre_C_CE)      -0.169    11.263    impl_riscv_top/dmem/read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 2.141ns (18.008%)  route 9.748ns (81.992%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 10.946 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.516    11.002    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.441    10.946    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[5]/C
                         clock pessimism              0.564    11.509    
                         clock uncertainty           -0.077    11.432    
    SLICE_X10Y31         FDRE (Setup_fdre_C_CE)      -0.169    11.263    impl_riscv_top/dmem/read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 2.141ns (18.008%)  route 9.748ns (81.992%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 10.946 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.516    11.002    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.441    10.946    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[6]/C
                         clock pessimism              0.564    11.509    
                         clock uncertainty           -0.077    11.432    
    SLICE_X10Y31         FDRE (Setup_fdre_C_CE)      -0.169    11.263    impl_riscv_top/dmem/read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.883ns  (logic 2.141ns (18.017%)  route 9.742ns (81.983%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 10.948 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.510    10.996    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y32         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.443    10.948    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y32         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[7]/C
                         clock pessimism              0.564    11.511    
                         clock uncertainty           -0.077    11.434    
    SLICE_X10Y32         FDRE (Setup_fdre_C_CE)      -0.169    11.265    impl_riscv_top/dmem/read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.453ns  (logic 2.141ns (18.693%)  route 9.312ns (81.307%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 f  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 f  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 f  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.345     7.240    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.364 r  impl_riscv_top/impl_instr_mem/regs[1][5]_i_6/O
                         net (fo=1, routed)           0.680     8.044    impl_riscv_top/impl_instr_mem/regs[1][5]_i_6_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.168 r  impl_riscv_top/impl_instr_mem/regs[1][5]_i_2/O
                         net (fo=2, routed)           0.486     8.654    impl_riscv_top/impl_instr_mem/regs[1][5]_i_2_n_0
    SLICE_X10Y31         LUT5 (Prop_lut5_I4_O)        0.124     8.778 r  impl_riscv_top/impl_instr_mem/regs[1][5]_i_1/O
                         net (fo=8, routed)           0.770     9.548    impl_riscv_top/impl_instr_mem/write_back[5]
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124     9.672 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_1/O
                         net (fo=13, routed)          0.894    10.566    impl_riscv_top/impl_instr_mem/pc_next[5]
    SLICE_X9Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.440    10.945    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X9Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[10]/C
                         clock pessimism              0.564    11.508    
                         clock uncertainty           -0.077    11.431    
    SLICE_X9Y31          FDRE (Setup_fdre_C_R)       -0.429    11.002    impl_riscv_top/impl_instr_mem/instruction_reg[10]
  -------------------------------------------------------------------
                         required time                         11.002    
                         arrival time                         -10.566    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.610ns  (logic 2.265ns (19.509%)  route 9.345ns (80.491%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 11.011 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 f  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 f  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 f  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.328     7.223    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.347 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_6/O
                         net (fo=1, routed)           0.464     7.811    impl_riscv_top/impl_instr_mem/regs[1][4]_i_6_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.935 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_2/O
                         net (fo=2, routed)           0.735     8.670    impl_riscv_top/impl_instr_mem/regs[1][4]_i_2_n_0
    SLICE_X10Y31         LUT5 (Prop_lut5_I4_O)        0.124     8.794 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_1/O
                         net (fo=8, routed)           0.600     9.394    impl_riscv_top/impl_instr_mem/write_back[4]
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     9.518 r  impl_riscv_top/impl_instr_mem/pc[4]_i_1/O
                         net (fo=13, routed)          0.512    10.030    impl_riscv_top/impl_instr_mem/D[4]
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124    10.154 r  impl_riscv_top/impl_instr_mem/instruction[4]_i_1/O
                         net (fo=1, routed)           0.568    10.722    impl_riscv_top/impl_instr_mem/instruction[4]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    11.011    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y29          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[4]/C
                         clock pessimism              0.577    11.587    
                         clock uncertainty           -0.077    11.510    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)       -0.062    11.448    impl_riscv_top/impl_instr_mem/instruction_reg[4]
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  0.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 impl_riscv_top/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.737%)  route 0.212ns (53.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.558    -0.623    impl_riscv_top/clk_out1
    SLICE_X9Y30          FDRE                                         r  impl_riscv_top/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  impl_riscv_top/pc_reg[0]/Q
                         net (fo=2, routed)           0.212    -0.270    impl_riscv_top/impl_instr_mem/Q[0]
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.045    -0.225 r  impl_riscv_top/impl_instr_mem/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    impl_riscv_top/pc_next[0]
    SLICE_X9Y30          FDRE                                         r  impl_riscv_top/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.826    -0.864    impl_riscv_top/clk_out1
    SLICE_X9Y30          FDRE                                         r  impl_riscv_top/pc_reg[0]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.092    -0.531    impl_riscv_top/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.227ns (37.356%)  route 0.381ns (62.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.586    -0.595    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y31          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDSE (Prop_fdse_C_Q)         0.128    -0.467 r  impl_riscv_top/impl_instr_mem/instruction_reg[5]/Q
                         net (fo=108, routed)         0.381    -0.087    impl_riscv_top/impl_instr_mem/instruction[5]
    SLICE_X7Y31          LUT6 (Prop_lut6_I4_O)        0.099     0.012 r  impl_riscv_top/impl_instr_mem/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     0.012    impl_riscv_top/pc_next[6]
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.855    -0.835    impl_riscv_top/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/pc_reg[6]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.091    -0.490    impl_riscv_top/pc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[26][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.209ns (34.812%)  route 0.391ns (65.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.622    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  impl_riscv_top/dmem/read_data_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.295    impl_riscv_top/impl_instr_mem/regs_reg[1][7][4]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.250 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_1/O
                         net (fo=8, routed)           0.228    -0.022    impl_riscv_top/RegFile/write_back[4]
    SLICE_X8Y30          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[26][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.826    -0.864    impl_riscv_top/RegFile/clk_out1
    SLICE_X8Y30          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[26][4]/C
                         clock pessimism              0.274    -0.589    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.063    -0.526    impl_riscv_top/RegFile/regs_reg[26][4]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[18][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.209ns (33.961%)  route 0.406ns (66.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.622    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  impl_riscv_top/dmem/read_data_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.295    impl_riscv_top/impl_instr_mem/regs_reg[1][7][4]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.250 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_1/O
                         net (fo=8, routed)           0.243    -0.007    impl_riscv_top/RegFile/write_back[4]
    SLICE_X8Y29          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[18][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.825    -0.865    impl_riscv_top/RegFile/clk_out1
    SLICE_X8Y29          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[18][4]/C
                         clock pessimism              0.274    -0.590    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.052    -0.538    impl_riscv_top/RegFile/regs_reg[18][4]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.209ns (33.902%)  route 0.407ns (66.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.622    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  impl_riscv_top/dmem/read_data_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.295    impl_riscv_top/impl_instr_mem/regs_reg[1][7][4]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.250 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_1/O
                         net (fo=8, routed)           0.244    -0.006    impl_riscv_top/RegFile/write_back[4]
    SLICE_X11Y28         FDRE                                         r  impl_riscv_top/RegFile/regs_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.824    -0.866    impl_riscv_top/RegFile/clk_out1
    SLICE_X11Y28         FDRE                                         r  impl_riscv_top/RegFile/regs_reg[1][4]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.066    -0.545    impl_riscv_top/RegFile/regs_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[19][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.209ns (32.357%)  route 0.437ns (67.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.558    -0.623    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  impl_riscv_top/dmem/read_data_reg[3]/Q
                         net (fo=2, routed)           0.208    -0.252    impl_riscv_top/impl_instr_mem/regs_reg[1][7][3]
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.045    -0.207 r  impl_riscv_top/impl_instr_mem/regs[1][3]_i_1/O
                         net (fo=7, routed)           0.229     0.023    impl_riscv_top/RegFile/write_back[3]
    SLICE_X9Y28          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[19][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.824    -0.866    impl_riscv_top/RegFile/clk_out1
    SLICE_X9Y28          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[19][3]/C
                         clock pessimism              0.274    -0.591    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.070    -0.521    impl_riscv_top/RegFile/regs_reg[19][3]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[8][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.404%)  route 0.457ns (68.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.622    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  impl_riscv_top/dmem/read_data_reg[5]/Q
                         net (fo=1, routed)           0.151    -0.307    impl_riscv_top/impl_instr_mem/regs_reg[1][7][5]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.262 r  impl_riscv_top/impl_instr_mem/regs[1][5]_i_1/O
                         net (fo=8, routed)           0.305     0.043    impl_riscv_top/RegFile/write_back[5]
    SLICE_X6Y31          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.855    -0.835    impl_riscv_top/RegFile/clk_out1
    SLICE_X6Y31          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[8][5]/C
                         clock pessimism              0.274    -0.560    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.059    -0.501    impl_riscv_top/RegFile/regs_reg[8][5]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.254ns (36.407%)  route 0.444ns (63.593%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.558    -0.623    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  impl_riscv_top/dmem/read_data_reg[1]/Q
                         net (fo=1, routed)           0.199    -0.261    impl_riscv_top/impl_instr_mem/regs_reg[1][7][1]
    SLICE_X8Y30          LUT5 (Prop_lut5_I0_O)        0.045    -0.216 r  impl_riscv_top/impl_instr_mem/regs[1][1]_i_1/O
                         net (fo=8, routed)           0.245     0.029    impl_riscv_top/impl_instr_mem/write_back[1]
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.045     0.074 r  impl_riscv_top/impl_instr_mem/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.074    impl_riscv_top/pc_next[1]
    SLICE_X7Y30          FDRE                                         r  impl_riscv_top/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.854    -0.836    impl_riscv_top/clk_out1
    SLICE_X7Y30          FDRE                                         r  impl_riscv_top/pc_reg[1]/C
                         clock pessimism              0.274    -0.561    
    SLICE_X7Y30          FDRE (Hold_fdre_C_D)         0.091    -0.470    impl_riscv_top/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.227ns (34.502%)  route 0.431ns (65.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.586    -0.595    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y31          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDSE (Prop_fdse_C_Q)         0.128    -0.467 r  impl_riscv_top/impl_instr_mem/instruction_reg[5]/Q
                         net (fo=108, routed)         0.431    -0.036    impl_riscv_top/impl_instr_mem/instruction[5]
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.099     0.063 r  impl_riscv_top/impl_instr_mem/pc[9]_i_1/O
                         net (fo=1, routed)           0.000     0.063    impl_riscv_top/pc_next[9]
    SLICE_X5Y32          FDRE                                         r  impl_riscv_top/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.856    -0.834    impl_riscv_top/clk_out1
    SLICE_X5Y32          FDRE                                         r  impl_riscv_top/pc_reg[9]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.092    -0.488    impl_riscv_top/pc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.680%)  route 0.472ns (69.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.622    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  impl_riscv_top/dmem/read_data_reg[5]/Q
                         net (fo=1, routed)           0.151    -0.307    impl_riscv_top/impl_instr_mem/regs_reg[1][7][5]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.262 r  impl_riscv_top/impl_instr_mem/regs[1][5]_i_1/O
                         net (fo=8, routed)           0.321     0.059    impl_riscv_top/RegFile/write_back[5]
    SLICE_X4Y29          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.853    -0.837    impl_riscv_top/RegFile/clk_out1
    SLICE_X4Y29          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[1][5]/C
                         clock pessimism              0.274    -0.562    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.070    -0.492    impl_riscv_top/RegFile/regs_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.551    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y0    impl_clk_wiz_80mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X9Y30      impl_riscv_top/pc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X5Y34      impl_riscv_top/pc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X5Y33      impl_riscv_top/pc_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X4Y34      impl_riscv_top/pc_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X4Y34      impl_riscv_top/pc_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X5Y34      impl_riscv_top/pc_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X5Y34      impl_riscv_top/pc_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X3Y35      impl_riscv_top/pc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y30      impl_riscv_top/pc_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y30      impl_riscv_top/pc_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X5Y34      impl_riscv_top/pc_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X5Y34      impl_riscv_top/pc_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X5Y33      impl_riscv_top/pc_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X5Y33      impl_riscv_top/pc_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X4Y34      impl_riscv_top/pc_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X4Y34      impl_riscv_top/pc_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X4Y34      impl_riscv_top/pc_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X4Y34      impl_riscv_top/pc_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y30      impl_riscv_top/pc_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y30      impl_riscv_top/pc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X5Y34      impl_riscv_top/pc_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X5Y34      impl_riscv_top/pc_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X5Y33      impl_riscv_top/pc_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X5Y33      impl_riscv_top/pc_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X4Y34      impl_riscv_top/pc_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X4Y34      impl_riscv_top/pc_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X4Y34      impl_riscv_top/pc_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X4Y34      impl_riscv_top/pc_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    impl_clk_wiz_80mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 2.141ns (17.972%)  route 9.772ns (82.028%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.540    11.026    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.440    10.945    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[0]/C
                         clock pessimism              0.564    11.508    
                         clock uncertainty           -0.076    11.432    
    SLICE_X10Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.263    impl_riscv_top/dmem/read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 2.141ns (17.972%)  route 9.772ns (82.028%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.540    11.026    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.440    10.945    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[1]/C
                         clock pessimism              0.564    11.508    
                         clock uncertainty           -0.076    11.432    
    SLICE_X10Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.263    impl_riscv_top/dmem/read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 2.141ns (17.972%)  route 9.772ns (82.028%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.540    11.026    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.440    10.945    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[2]/C
                         clock pessimism              0.564    11.508    
                         clock uncertainty           -0.076    11.432    
    SLICE_X10Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.263    impl_riscv_top/dmem/read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 2.141ns (17.972%)  route 9.772ns (82.028%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.540    11.026    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.440    10.945    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[3]/C
                         clock pessimism              0.564    11.508    
                         clock uncertainty           -0.076    11.432    
    SLICE_X10Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.263    impl_riscv_top/dmem/read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 2.141ns (18.008%)  route 9.748ns (81.992%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 10.946 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.516    11.002    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.441    10.946    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/C
                         clock pessimism              0.564    11.509    
                         clock uncertainty           -0.076    11.433    
    SLICE_X10Y31         FDRE (Setup_fdre_C_CE)      -0.169    11.264    impl_riscv_top/dmem/read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 2.141ns (18.008%)  route 9.748ns (81.992%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 10.946 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.516    11.002    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.441    10.946    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[5]/C
                         clock pessimism              0.564    11.509    
                         clock uncertainty           -0.076    11.433    
    SLICE_X10Y31         FDRE (Setup_fdre_C_CE)      -0.169    11.264    impl_riscv_top/dmem/read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 2.141ns (18.008%)  route 9.748ns (81.992%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 10.946 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.516    11.002    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.441    10.946    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[6]/C
                         clock pessimism              0.564    11.509    
                         clock uncertainty           -0.076    11.433    
    SLICE_X10Y31         FDRE (Setup_fdre_C_CE)      -0.169    11.264    impl_riscv_top/dmem/read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.883ns  (logic 2.141ns (18.017%)  route 9.742ns (81.983%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 10.948 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.510    10.996    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y32         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.443    10.948    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y32         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[7]/C
                         clock pessimism              0.564    11.511    
                         clock uncertainty           -0.076    11.435    
    SLICE_X10Y32         FDRE (Setup_fdre_C_CE)      -0.169    11.266    impl_riscv_top/dmem/read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         11.266    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.453ns  (logic 2.141ns (18.693%)  route 9.312ns (81.307%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 f  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 f  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 f  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.345     7.240    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.364 r  impl_riscv_top/impl_instr_mem/regs[1][5]_i_6/O
                         net (fo=1, routed)           0.680     8.044    impl_riscv_top/impl_instr_mem/regs[1][5]_i_6_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.168 r  impl_riscv_top/impl_instr_mem/regs[1][5]_i_2/O
                         net (fo=2, routed)           0.486     8.654    impl_riscv_top/impl_instr_mem/regs[1][5]_i_2_n_0
    SLICE_X10Y31         LUT5 (Prop_lut5_I4_O)        0.124     8.778 r  impl_riscv_top/impl_instr_mem/regs[1][5]_i_1/O
                         net (fo=8, routed)           0.770     9.548    impl_riscv_top/impl_instr_mem/write_back[5]
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124     9.672 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_1/O
                         net (fo=13, routed)          0.894    10.566    impl_riscv_top/impl_instr_mem/pc_next[5]
    SLICE_X9Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.440    10.945    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X9Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[10]/C
                         clock pessimism              0.564    11.508    
                         clock uncertainty           -0.076    11.432    
    SLICE_X9Y31          FDRE (Setup_fdre_C_R)       -0.429    11.003    impl_riscv_top/impl_instr_mem/instruction_reg[10]
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                         -10.566    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.610ns  (logic 2.265ns (19.509%)  route 9.345ns (80.491%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 11.011 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 f  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 f  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 f  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.328     7.223    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.347 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_6/O
                         net (fo=1, routed)           0.464     7.811    impl_riscv_top/impl_instr_mem/regs[1][4]_i_6_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.935 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_2/O
                         net (fo=2, routed)           0.735     8.670    impl_riscv_top/impl_instr_mem/regs[1][4]_i_2_n_0
    SLICE_X10Y31         LUT5 (Prop_lut5_I4_O)        0.124     8.794 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_1/O
                         net (fo=8, routed)           0.600     9.394    impl_riscv_top/impl_instr_mem/write_back[4]
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     9.518 r  impl_riscv_top/impl_instr_mem/pc[4]_i_1/O
                         net (fo=13, routed)          0.512    10.030    impl_riscv_top/impl_instr_mem/D[4]
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124    10.154 r  impl_riscv_top/impl_instr_mem/instruction[4]_i_1/O
                         net (fo=1, routed)           0.568    10.722    impl_riscv_top/impl_instr_mem/instruction[4]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    11.011    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y29          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[4]/C
                         clock pessimism              0.577    11.587    
                         clock uncertainty           -0.076    11.511    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)       -0.062    11.449    impl_riscv_top/impl_instr_mem/instruction_reg[4]
  -------------------------------------------------------------------
                         required time                         11.449    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  0.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 impl_riscv_top/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.737%)  route 0.212ns (53.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.558    -0.623    impl_riscv_top/clk_out1
    SLICE_X9Y30          FDRE                                         r  impl_riscv_top/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  impl_riscv_top/pc_reg[0]/Q
                         net (fo=2, routed)           0.212    -0.270    impl_riscv_top/impl_instr_mem/Q[0]
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.045    -0.225 r  impl_riscv_top/impl_instr_mem/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    impl_riscv_top/pc_next[0]
    SLICE_X9Y30          FDRE                                         r  impl_riscv_top/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.826    -0.864    impl_riscv_top/clk_out1
    SLICE_X9Y30          FDRE                                         r  impl_riscv_top/pc_reg[0]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.092    -0.531    impl_riscv_top/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.227ns (37.356%)  route 0.381ns (62.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.586    -0.595    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y31          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDSE (Prop_fdse_C_Q)         0.128    -0.467 r  impl_riscv_top/impl_instr_mem/instruction_reg[5]/Q
                         net (fo=108, routed)         0.381    -0.087    impl_riscv_top/impl_instr_mem/instruction[5]
    SLICE_X7Y31          LUT6 (Prop_lut6_I4_O)        0.099     0.012 r  impl_riscv_top/impl_instr_mem/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     0.012    impl_riscv_top/pc_next[6]
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.855    -0.835    impl_riscv_top/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/pc_reg[6]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.091    -0.490    impl_riscv_top/pc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[26][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.209ns (34.812%)  route 0.391ns (65.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.622    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  impl_riscv_top/dmem/read_data_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.295    impl_riscv_top/impl_instr_mem/regs_reg[1][7][4]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.250 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_1/O
                         net (fo=8, routed)           0.228    -0.022    impl_riscv_top/RegFile/write_back[4]
    SLICE_X8Y30          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[26][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.826    -0.864    impl_riscv_top/RegFile/clk_out1
    SLICE_X8Y30          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[26][4]/C
                         clock pessimism              0.274    -0.589    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.063    -0.526    impl_riscv_top/RegFile/regs_reg[26][4]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[18][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.209ns (33.961%)  route 0.406ns (66.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.622    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  impl_riscv_top/dmem/read_data_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.295    impl_riscv_top/impl_instr_mem/regs_reg[1][7][4]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.250 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_1/O
                         net (fo=8, routed)           0.243    -0.007    impl_riscv_top/RegFile/write_back[4]
    SLICE_X8Y29          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[18][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.825    -0.865    impl_riscv_top/RegFile/clk_out1
    SLICE_X8Y29          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[18][4]/C
                         clock pessimism              0.274    -0.590    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.052    -0.538    impl_riscv_top/RegFile/regs_reg[18][4]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.209ns (33.902%)  route 0.407ns (66.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.622    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  impl_riscv_top/dmem/read_data_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.295    impl_riscv_top/impl_instr_mem/regs_reg[1][7][4]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.250 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_1/O
                         net (fo=8, routed)           0.244    -0.006    impl_riscv_top/RegFile/write_back[4]
    SLICE_X11Y28         FDRE                                         r  impl_riscv_top/RegFile/regs_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.824    -0.866    impl_riscv_top/RegFile/clk_out1
    SLICE_X11Y28         FDRE                                         r  impl_riscv_top/RegFile/regs_reg[1][4]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.066    -0.545    impl_riscv_top/RegFile/regs_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[19][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.209ns (32.357%)  route 0.437ns (67.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.558    -0.623    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  impl_riscv_top/dmem/read_data_reg[3]/Q
                         net (fo=2, routed)           0.208    -0.252    impl_riscv_top/impl_instr_mem/regs_reg[1][7][3]
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.045    -0.207 r  impl_riscv_top/impl_instr_mem/regs[1][3]_i_1/O
                         net (fo=7, routed)           0.229     0.023    impl_riscv_top/RegFile/write_back[3]
    SLICE_X9Y28          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[19][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.824    -0.866    impl_riscv_top/RegFile/clk_out1
    SLICE_X9Y28          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[19][3]/C
                         clock pessimism              0.274    -0.591    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.070    -0.521    impl_riscv_top/RegFile/regs_reg[19][3]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[8][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.404%)  route 0.457ns (68.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.622    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  impl_riscv_top/dmem/read_data_reg[5]/Q
                         net (fo=1, routed)           0.151    -0.307    impl_riscv_top/impl_instr_mem/regs_reg[1][7][5]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.262 r  impl_riscv_top/impl_instr_mem/regs[1][5]_i_1/O
                         net (fo=8, routed)           0.305     0.043    impl_riscv_top/RegFile/write_back[5]
    SLICE_X6Y31          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.855    -0.835    impl_riscv_top/RegFile/clk_out1
    SLICE_X6Y31          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[8][5]/C
                         clock pessimism              0.274    -0.560    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.059    -0.501    impl_riscv_top/RegFile/regs_reg[8][5]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.254ns (36.407%)  route 0.444ns (63.593%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.558    -0.623    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  impl_riscv_top/dmem/read_data_reg[1]/Q
                         net (fo=1, routed)           0.199    -0.261    impl_riscv_top/impl_instr_mem/regs_reg[1][7][1]
    SLICE_X8Y30          LUT5 (Prop_lut5_I0_O)        0.045    -0.216 r  impl_riscv_top/impl_instr_mem/regs[1][1]_i_1/O
                         net (fo=8, routed)           0.245     0.029    impl_riscv_top/impl_instr_mem/write_back[1]
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.045     0.074 r  impl_riscv_top/impl_instr_mem/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.074    impl_riscv_top/pc_next[1]
    SLICE_X7Y30          FDRE                                         r  impl_riscv_top/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.854    -0.836    impl_riscv_top/clk_out1
    SLICE_X7Y30          FDRE                                         r  impl_riscv_top/pc_reg[1]/C
                         clock pessimism              0.274    -0.561    
    SLICE_X7Y30          FDRE (Hold_fdre_C_D)         0.091    -0.470    impl_riscv_top/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.227ns (34.502%)  route 0.431ns (65.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.586    -0.595    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y31          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDSE (Prop_fdse_C_Q)         0.128    -0.467 r  impl_riscv_top/impl_instr_mem/instruction_reg[5]/Q
                         net (fo=108, routed)         0.431    -0.036    impl_riscv_top/impl_instr_mem/instruction[5]
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.099     0.063 r  impl_riscv_top/impl_instr_mem/pc[9]_i_1/O
                         net (fo=1, routed)           0.000     0.063    impl_riscv_top/pc_next[9]
    SLICE_X5Y32          FDRE                                         r  impl_riscv_top/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.856    -0.834    impl_riscv_top/clk_out1
    SLICE_X5Y32          FDRE                                         r  impl_riscv_top/pc_reg[9]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.092    -0.488    impl_riscv_top/pc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.680%)  route 0.472ns (69.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.622    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  impl_riscv_top/dmem/read_data_reg[5]/Q
                         net (fo=1, routed)           0.151    -0.307    impl_riscv_top/impl_instr_mem/regs_reg[1][7][5]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.262 r  impl_riscv_top/impl_instr_mem/regs[1][5]_i_1/O
                         net (fo=8, routed)           0.321     0.059    impl_riscv_top/RegFile/write_back[5]
    SLICE_X4Y29          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.853    -0.837    impl_riscv_top/RegFile/clk_out1
    SLICE_X4Y29          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[1][5]/C
                         clock pessimism              0.274    -0.562    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.070    -0.492    impl_riscv_top/RegFile/regs_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.551    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y0    impl_clk_wiz_80mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X9Y30      impl_riscv_top/pc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X5Y34      impl_riscv_top/pc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X5Y33      impl_riscv_top/pc_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X4Y34      impl_riscv_top/pc_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X4Y34      impl_riscv_top/pc_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X5Y34      impl_riscv_top/pc_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X5Y34      impl_riscv_top/pc_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X3Y35      impl_riscv_top/pc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y30      impl_riscv_top/pc_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y30      impl_riscv_top/pc_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X5Y34      impl_riscv_top/pc_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X5Y34      impl_riscv_top/pc_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X5Y33      impl_riscv_top/pc_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X5Y33      impl_riscv_top/pc_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X4Y34      impl_riscv_top/pc_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X4Y34      impl_riscv_top/pc_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X4Y34      impl_riscv_top/pc_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X4Y34      impl_riscv_top/pc_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y30      impl_riscv_top/pc_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y30      impl_riscv_top/pc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X5Y34      impl_riscv_top/pc_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X5Y34      impl_riscv_top/pc_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X5Y33      impl_riscv_top/pc_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X5Y33      impl_riscv_top/pc_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X4Y34      impl_riscv_top/pc_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X4Y34      impl_riscv_top/pc_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X4Y34      impl_riscv_top/pc_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X4Y34      impl_riscv_top/pc_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    impl_clk_wiz_80mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 2.141ns (17.972%)  route 9.772ns (82.028%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.540    11.026    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.440    10.945    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[0]/C
                         clock pessimism              0.564    11.508    
                         clock uncertainty           -0.077    11.431    
    SLICE_X10Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.262    impl_riscv_top/dmem/read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 2.141ns (17.972%)  route 9.772ns (82.028%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.540    11.026    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.440    10.945    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[1]/C
                         clock pessimism              0.564    11.508    
                         clock uncertainty           -0.077    11.431    
    SLICE_X10Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.262    impl_riscv_top/dmem/read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 2.141ns (17.972%)  route 9.772ns (82.028%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.540    11.026    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.440    10.945    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[2]/C
                         clock pessimism              0.564    11.508    
                         clock uncertainty           -0.077    11.431    
    SLICE_X10Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.262    impl_riscv_top/dmem/read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 2.141ns (17.972%)  route 9.772ns (82.028%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.540    11.026    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.440    10.945    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[3]/C
                         clock pessimism              0.564    11.508    
                         clock uncertainty           -0.077    11.431    
    SLICE_X10Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.262    impl_riscv_top/dmem/read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 2.141ns (18.008%)  route 9.748ns (81.992%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 10.946 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.516    11.002    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.441    10.946    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/C
                         clock pessimism              0.564    11.509    
                         clock uncertainty           -0.077    11.432    
    SLICE_X10Y31         FDRE (Setup_fdre_C_CE)      -0.169    11.263    impl_riscv_top/dmem/read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 2.141ns (18.008%)  route 9.748ns (81.992%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 10.946 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.516    11.002    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.441    10.946    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[5]/C
                         clock pessimism              0.564    11.509    
                         clock uncertainty           -0.077    11.432    
    SLICE_X10Y31         FDRE (Setup_fdre_C_CE)      -0.169    11.263    impl_riscv_top/dmem/read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 2.141ns (18.008%)  route 9.748ns (81.992%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 10.946 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.516    11.002    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.441    10.946    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[6]/C
                         clock pessimism              0.564    11.509    
                         clock uncertainty           -0.077    11.432    
    SLICE_X10Y31         FDRE (Setup_fdre_C_CE)      -0.169    11.263    impl_riscv_top/dmem/read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.883ns  (logic 2.141ns (18.017%)  route 9.742ns (81.983%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 10.948 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.510    10.996    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y32         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.443    10.948    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y32         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[7]/C
                         clock pessimism              0.564    11.511    
                         clock uncertainty           -0.077    11.434    
    SLICE_X10Y32         FDRE (Setup_fdre_C_CE)      -0.169    11.265    impl_riscv_top/dmem/read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.453ns  (logic 2.141ns (18.693%)  route 9.312ns (81.307%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 f  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 f  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 f  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.345     7.240    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.364 r  impl_riscv_top/impl_instr_mem/regs[1][5]_i_6/O
                         net (fo=1, routed)           0.680     8.044    impl_riscv_top/impl_instr_mem/regs[1][5]_i_6_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.168 r  impl_riscv_top/impl_instr_mem/regs[1][5]_i_2/O
                         net (fo=2, routed)           0.486     8.654    impl_riscv_top/impl_instr_mem/regs[1][5]_i_2_n_0
    SLICE_X10Y31         LUT5 (Prop_lut5_I4_O)        0.124     8.778 r  impl_riscv_top/impl_instr_mem/regs[1][5]_i_1/O
                         net (fo=8, routed)           0.770     9.548    impl_riscv_top/impl_instr_mem/write_back[5]
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124     9.672 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_1/O
                         net (fo=13, routed)          0.894    10.566    impl_riscv_top/impl_instr_mem/pc_next[5]
    SLICE_X9Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.440    10.945    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X9Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[10]/C
                         clock pessimism              0.564    11.508    
                         clock uncertainty           -0.077    11.431    
    SLICE_X9Y31          FDRE (Setup_fdre_C_R)       -0.429    11.002    impl_riscv_top/impl_instr_mem/instruction_reg[10]
  -------------------------------------------------------------------
                         required time                         11.002    
                         arrival time                         -10.566    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.610ns  (logic 2.265ns (19.509%)  route 9.345ns (80.491%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 11.011 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 f  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 f  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 f  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.328     7.223    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.347 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_6/O
                         net (fo=1, routed)           0.464     7.811    impl_riscv_top/impl_instr_mem/regs[1][4]_i_6_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.935 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_2/O
                         net (fo=2, routed)           0.735     8.670    impl_riscv_top/impl_instr_mem/regs[1][4]_i_2_n_0
    SLICE_X10Y31         LUT5 (Prop_lut5_I4_O)        0.124     8.794 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_1/O
                         net (fo=8, routed)           0.600     9.394    impl_riscv_top/impl_instr_mem/write_back[4]
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     9.518 r  impl_riscv_top/impl_instr_mem/pc[4]_i_1/O
                         net (fo=13, routed)          0.512    10.030    impl_riscv_top/impl_instr_mem/D[4]
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124    10.154 r  impl_riscv_top/impl_instr_mem/instruction[4]_i_1/O
                         net (fo=1, routed)           0.568    10.722    impl_riscv_top/impl_instr_mem/instruction[4]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    11.011    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y29          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[4]/C
                         clock pessimism              0.577    11.587    
                         clock uncertainty           -0.077    11.510    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)       -0.062    11.448    impl_riscv_top/impl_instr_mem/instruction_reg[4]
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  0.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 impl_riscv_top/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.737%)  route 0.212ns (53.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.558    -0.623    impl_riscv_top/clk_out1
    SLICE_X9Y30          FDRE                                         r  impl_riscv_top/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  impl_riscv_top/pc_reg[0]/Q
                         net (fo=2, routed)           0.212    -0.270    impl_riscv_top/impl_instr_mem/Q[0]
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.045    -0.225 r  impl_riscv_top/impl_instr_mem/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    impl_riscv_top/pc_next[0]
    SLICE_X9Y30          FDRE                                         r  impl_riscv_top/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.826    -0.864    impl_riscv_top/clk_out1
    SLICE_X9Y30          FDRE                                         r  impl_riscv_top/pc_reg[0]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.077    -0.546    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.092    -0.454    impl_riscv_top/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.227ns (37.356%)  route 0.381ns (62.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.586    -0.595    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y31          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDSE (Prop_fdse_C_Q)         0.128    -0.467 r  impl_riscv_top/impl_instr_mem/instruction_reg[5]/Q
                         net (fo=108, routed)         0.381    -0.087    impl_riscv_top/impl_instr_mem/instruction[5]
    SLICE_X7Y31          LUT6 (Prop_lut6_I4_O)        0.099     0.012 r  impl_riscv_top/impl_instr_mem/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     0.012    impl_riscv_top/pc_next[6]
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.855    -0.835    impl_riscv_top/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/pc_reg[6]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.077    -0.504    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.091    -0.413    impl_riscv_top/pc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[26][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.209ns (34.812%)  route 0.391ns (65.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.622    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  impl_riscv_top/dmem/read_data_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.295    impl_riscv_top/impl_instr_mem/regs_reg[1][7][4]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.250 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_1/O
                         net (fo=8, routed)           0.228    -0.022    impl_riscv_top/RegFile/write_back[4]
    SLICE_X8Y30          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[26][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.826    -0.864    impl_riscv_top/RegFile/clk_out1
    SLICE_X8Y30          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[26][4]/C
                         clock pessimism              0.274    -0.589    
                         clock uncertainty            0.077    -0.512    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.063    -0.449    impl_riscv_top/RegFile/regs_reg[26][4]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[18][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.209ns (33.961%)  route 0.406ns (66.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.622    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  impl_riscv_top/dmem/read_data_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.295    impl_riscv_top/impl_instr_mem/regs_reg[1][7][4]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.250 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_1/O
                         net (fo=8, routed)           0.243    -0.007    impl_riscv_top/RegFile/write_back[4]
    SLICE_X8Y29          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[18][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.825    -0.865    impl_riscv_top/RegFile/clk_out1
    SLICE_X8Y29          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[18][4]/C
                         clock pessimism              0.274    -0.590    
                         clock uncertainty            0.077    -0.513    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.052    -0.461    impl_riscv_top/RegFile/regs_reg[18][4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.209ns (33.902%)  route 0.407ns (66.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.622    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  impl_riscv_top/dmem/read_data_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.295    impl_riscv_top/impl_instr_mem/regs_reg[1][7][4]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.250 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_1/O
                         net (fo=8, routed)           0.244    -0.006    impl_riscv_top/RegFile/write_back[4]
    SLICE_X11Y28         FDRE                                         r  impl_riscv_top/RegFile/regs_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.824    -0.866    impl_riscv_top/RegFile/clk_out1
    SLICE_X11Y28         FDRE                                         r  impl_riscv_top/RegFile/regs_reg[1][4]/C
                         clock pessimism              0.254    -0.611    
                         clock uncertainty            0.077    -0.534    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.066    -0.468    impl_riscv_top/RegFile/regs_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[19][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.209ns (32.357%)  route 0.437ns (67.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.558    -0.623    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  impl_riscv_top/dmem/read_data_reg[3]/Q
                         net (fo=2, routed)           0.208    -0.252    impl_riscv_top/impl_instr_mem/regs_reg[1][7][3]
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.045    -0.207 r  impl_riscv_top/impl_instr_mem/regs[1][3]_i_1/O
                         net (fo=7, routed)           0.229     0.023    impl_riscv_top/RegFile/write_back[3]
    SLICE_X9Y28          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[19][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.824    -0.866    impl_riscv_top/RegFile/clk_out1
    SLICE_X9Y28          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[19][3]/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.077    -0.514    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.070    -0.444    impl_riscv_top/RegFile/regs_reg[19][3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[8][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.404%)  route 0.457ns (68.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.622    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  impl_riscv_top/dmem/read_data_reg[5]/Q
                         net (fo=1, routed)           0.151    -0.307    impl_riscv_top/impl_instr_mem/regs_reg[1][7][5]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.262 r  impl_riscv_top/impl_instr_mem/regs[1][5]_i_1/O
                         net (fo=8, routed)           0.305     0.043    impl_riscv_top/RegFile/write_back[5]
    SLICE_X6Y31          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.855    -0.835    impl_riscv_top/RegFile/clk_out1
    SLICE_X6Y31          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[8][5]/C
                         clock pessimism              0.274    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.059    -0.424    impl_riscv_top/RegFile/regs_reg[8][5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.254ns (36.407%)  route 0.444ns (63.593%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.558    -0.623    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  impl_riscv_top/dmem/read_data_reg[1]/Q
                         net (fo=1, routed)           0.199    -0.261    impl_riscv_top/impl_instr_mem/regs_reg[1][7][1]
    SLICE_X8Y30          LUT5 (Prop_lut5_I0_O)        0.045    -0.216 r  impl_riscv_top/impl_instr_mem/regs[1][1]_i_1/O
                         net (fo=8, routed)           0.245     0.029    impl_riscv_top/impl_instr_mem/write_back[1]
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.045     0.074 r  impl_riscv_top/impl_instr_mem/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.074    impl_riscv_top/pc_next[1]
    SLICE_X7Y30          FDRE                                         r  impl_riscv_top/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.854    -0.836    impl_riscv_top/clk_out1
    SLICE_X7Y30          FDRE                                         r  impl_riscv_top/pc_reg[1]/C
                         clock pessimism              0.274    -0.561    
                         clock uncertainty            0.077    -0.484    
    SLICE_X7Y30          FDRE (Hold_fdre_C_D)         0.091    -0.393    impl_riscv_top/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.227ns (34.502%)  route 0.431ns (65.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.586    -0.595    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y31          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDSE (Prop_fdse_C_Q)         0.128    -0.467 r  impl_riscv_top/impl_instr_mem/instruction_reg[5]/Q
                         net (fo=108, routed)         0.431    -0.036    impl_riscv_top/impl_instr_mem/instruction[5]
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.099     0.063 r  impl_riscv_top/impl_instr_mem/pc[9]_i_1/O
                         net (fo=1, routed)           0.000     0.063    impl_riscv_top/pc_next[9]
    SLICE_X5Y32          FDRE                                         r  impl_riscv_top/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.856    -0.834    impl_riscv_top/clk_out1
    SLICE_X5Y32          FDRE                                         r  impl_riscv_top/pc_reg[9]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.077    -0.503    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.092    -0.411    impl_riscv_top/pc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.680%)  route 0.472ns (69.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.622    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  impl_riscv_top/dmem/read_data_reg[5]/Q
                         net (fo=1, routed)           0.151    -0.307    impl_riscv_top/impl_instr_mem/regs_reg[1][7][5]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.262 r  impl_riscv_top/impl_instr_mem/regs[1][5]_i_1/O
                         net (fo=8, routed)           0.321     0.059    impl_riscv_top/RegFile/write_back[5]
    SLICE_X4Y29          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.853    -0.837    impl_riscv_top/RegFile/clk_out1
    SLICE_X4Y29          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[1][5]/C
                         clock pessimism              0.274    -0.562    
                         clock uncertainty            0.077    -0.485    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.070    -0.415    impl_riscv_top/RegFile/regs_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.474    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 2.141ns (17.972%)  route 9.772ns (82.028%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.540    11.026    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.440    10.945    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[0]/C
                         clock pessimism              0.564    11.508    
                         clock uncertainty           -0.077    11.431    
    SLICE_X10Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.262    impl_riscv_top/dmem/read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 2.141ns (17.972%)  route 9.772ns (82.028%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.540    11.026    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.440    10.945    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[1]/C
                         clock pessimism              0.564    11.508    
                         clock uncertainty           -0.077    11.431    
    SLICE_X10Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.262    impl_riscv_top/dmem/read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 2.141ns (17.972%)  route 9.772ns (82.028%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.540    11.026    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.440    10.945    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[2]/C
                         clock pessimism              0.564    11.508    
                         clock uncertainty           -0.077    11.431    
    SLICE_X10Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.262    impl_riscv_top/dmem/read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 2.141ns (17.972%)  route 9.772ns (82.028%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.540    11.026    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.440    10.945    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[3]/C
                         clock pessimism              0.564    11.508    
                         clock uncertainty           -0.077    11.431    
    SLICE_X10Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.262    impl_riscv_top/dmem/read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 2.141ns (18.008%)  route 9.748ns (81.992%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 10.946 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.516    11.002    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.441    10.946    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/C
                         clock pessimism              0.564    11.509    
                         clock uncertainty           -0.077    11.432    
    SLICE_X10Y31         FDRE (Setup_fdre_C_CE)      -0.169    11.263    impl_riscv_top/dmem/read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 2.141ns (18.008%)  route 9.748ns (81.992%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 10.946 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.516    11.002    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.441    10.946    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[5]/C
                         clock pessimism              0.564    11.509    
                         clock uncertainty           -0.077    11.432    
    SLICE_X10Y31         FDRE (Setup_fdre_C_CE)      -0.169    11.263    impl_riscv_top/dmem/read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 2.141ns (18.008%)  route 9.748ns (81.992%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 10.946 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.516    11.002    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.441    10.946    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[6]/C
                         clock pessimism              0.564    11.509    
                         clock uncertainty           -0.077    11.432    
    SLICE_X10Y31         FDRE (Setup_fdre_C_CE)      -0.169    11.263    impl_riscv_top/dmem/read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/dmem/read_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.883ns  (logic 2.141ns (18.017%)  route 9.742ns (81.983%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 10.948 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.510    10.996    impl_riscv_top/dmem/read_data_reg[7]_0
    SLICE_X10Y32         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.443    10.948    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y32         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[7]/C
                         clock pessimism              0.564    11.511    
                         clock uncertainty           -0.077    11.434    
    SLICE_X10Y32         FDRE (Setup_fdre_C_CE)      -0.169    11.265    impl_riscv_top/dmem/read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.453ns  (logic 2.141ns (18.693%)  route 9.312ns (81.307%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 f  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 f  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 f  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.345     7.240    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.364 r  impl_riscv_top/impl_instr_mem/regs[1][5]_i_6/O
                         net (fo=1, routed)           0.680     8.044    impl_riscv_top/impl_instr_mem/regs[1][5]_i_6_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.168 r  impl_riscv_top/impl_instr_mem/regs[1][5]_i_2/O
                         net (fo=2, routed)           0.486     8.654    impl_riscv_top/impl_instr_mem/regs[1][5]_i_2_n_0
    SLICE_X10Y31         LUT5 (Prop_lut5_I4_O)        0.124     8.778 r  impl_riscv_top/impl_instr_mem/regs[1][5]_i_1/O
                         net (fo=8, routed)           0.770     9.548    impl_riscv_top/impl_instr_mem/write_back[5]
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124     9.672 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_1/O
                         net (fo=13, routed)          0.894    10.566    impl_riscv_top/impl_instr_mem/pc_next[5]
    SLICE_X9Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.440    10.945    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X9Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[10]/C
                         clock pessimism              0.564    11.508    
                         clock uncertainty           -0.077    11.431    
    SLICE_X9Y31          FDRE (Setup_fdre_C_R)       -0.429    11.002    impl_riscv_top/impl_instr_mem/instruction_reg[10]
  -------------------------------------------------------------------
                         required time                         11.002    
                         arrival time                         -10.566    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.610ns  (logic 2.265ns (19.509%)  route 9.345ns (80.491%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 11.011 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 f  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 f  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 f  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 f  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.328     7.223    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.347 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_6/O
                         net (fo=1, routed)           0.464     7.811    impl_riscv_top/impl_instr_mem/regs[1][4]_i_6_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.935 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_2/O
                         net (fo=2, routed)           0.735     8.670    impl_riscv_top/impl_instr_mem/regs[1][4]_i_2_n_0
    SLICE_X10Y31         LUT5 (Prop_lut5_I4_O)        0.124     8.794 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_1/O
                         net (fo=8, routed)           0.600     9.394    impl_riscv_top/impl_instr_mem/write_back[4]
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     9.518 r  impl_riscv_top/impl_instr_mem/pc[4]_i_1/O
                         net (fo=13, routed)          0.512    10.030    impl_riscv_top/impl_instr_mem/D[4]
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124    10.154 r  impl_riscv_top/impl_instr_mem/instruction[4]_i_1/O
                         net (fo=1, routed)           0.568    10.722    impl_riscv_top/impl_instr_mem/instruction[4]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    W5                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    11.011    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y29          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[4]/C
                         clock pessimism              0.577    11.587    
                         clock uncertainty           -0.077    11.510    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)       -0.062    11.448    impl_riscv_top/impl_instr_mem/instruction_reg[4]
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  0.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 impl_riscv_top/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.737%)  route 0.212ns (53.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.558    -0.623    impl_riscv_top/clk_out1
    SLICE_X9Y30          FDRE                                         r  impl_riscv_top/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  impl_riscv_top/pc_reg[0]/Q
                         net (fo=2, routed)           0.212    -0.270    impl_riscv_top/impl_instr_mem/Q[0]
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.045    -0.225 r  impl_riscv_top/impl_instr_mem/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    impl_riscv_top/pc_next[0]
    SLICE_X9Y30          FDRE                                         r  impl_riscv_top/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.826    -0.864    impl_riscv_top/clk_out1
    SLICE_X9Y30          FDRE                                         r  impl_riscv_top/pc_reg[0]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.077    -0.546    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.092    -0.454    impl_riscv_top/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.227ns (37.356%)  route 0.381ns (62.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.586    -0.595    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y31          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDSE (Prop_fdse_C_Q)         0.128    -0.467 r  impl_riscv_top/impl_instr_mem/instruction_reg[5]/Q
                         net (fo=108, routed)         0.381    -0.087    impl_riscv_top/impl_instr_mem/instruction[5]
    SLICE_X7Y31          LUT6 (Prop_lut6_I4_O)        0.099     0.012 r  impl_riscv_top/impl_instr_mem/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     0.012    impl_riscv_top/pc_next[6]
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.855    -0.835    impl_riscv_top/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/pc_reg[6]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.077    -0.504    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.091    -0.413    impl_riscv_top/pc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[26][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.209ns (34.812%)  route 0.391ns (65.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.622    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  impl_riscv_top/dmem/read_data_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.295    impl_riscv_top/impl_instr_mem/regs_reg[1][7][4]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.250 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_1/O
                         net (fo=8, routed)           0.228    -0.022    impl_riscv_top/RegFile/write_back[4]
    SLICE_X8Y30          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[26][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.826    -0.864    impl_riscv_top/RegFile/clk_out1
    SLICE_X8Y30          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[26][4]/C
                         clock pessimism              0.274    -0.589    
                         clock uncertainty            0.077    -0.512    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.063    -0.449    impl_riscv_top/RegFile/regs_reg[26][4]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[18][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.209ns (33.961%)  route 0.406ns (66.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.622    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  impl_riscv_top/dmem/read_data_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.295    impl_riscv_top/impl_instr_mem/regs_reg[1][7][4]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.250 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_1/O
                         net (fo=8, routed)           0.243    -0.007    impl_riscv_top/RegFile/write_back[4]
    SLICE_X8Y29          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[18][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.825    -0.865    impl_riscv_top/RegFile/clk_out1
    SLICE_X8Y29          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[18][4]/C
                         clock pessimism              0.274    -0.590    
                         clock uncertainty            0.077    -0.513    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.052    -0.461    impl_riscv_top/RegFile/regs_reg[18][4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.209ns (33.902%)  route 0.407ns (66.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.622    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  impl_riscv_top/dmem/read_data_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.295    impl_riscv_top/impl_instr_mem/regs_reg[1][7][4]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.250 r  impl_riscv_top/impl_instr_mem/regs[1][4]_i_1/O
                         net (fo=8, routed)           0.244    -0.006    impl_riscv_top/RegFile/write_back[4]
    SLICE_X11Y28         FDRE                                         r  impl_riscv_top/RegFile/regs_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.824    -0.866    impl_riscv_top/RegFile/clk_out1
    SLICE_X11Y28         FDRE                                         r  impl_riscv_top/RegFile/regs_reg[1][4]/C
                         clock pessimism              0.254    -0.611    
                         clock uncertainty            0.077    -0.534    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.066    -0.468    impl_riscv_top/RegFile/regs_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[19][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.209ns (32.357%)  route 0.437ns (67.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.558    -0.623    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  impl_riscv_top/dmem/read_data_reg[3]/Q
                         net (fo=2, routed)           0.208    -0.252    impl_riscv_top/impl_instr_mem/regs_reg[1][7][3]
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.045    -0.207 r  impl_riscv_top/impl_instr_mem/regs[1][3]_i_1/O
                         net (fo=7, routed)           0.229     0.023    impl_riscv_top/RegFile/write_back[3]
    SLICE_X9Y28          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[19][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.824    -0.866    impl_riscv_top/RegFile/clk_out1
    SLICE_X9Y28          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[19][3]/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.077    -0.514    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.070    -0.444    impl_riscv_top/RegFile/regs_reg[19][3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[8][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.404%)  route 0.457ns (68.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.622    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  impl_riscv_top/dmem/read_data_reg[5]/Q
                         net (fo=1, routed)           0.151    -0.307    impl_riscv_top/impl_instr_mem/regs_reg[1][7][5]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.262 r  impl_riscv_top/impl_instr_mem/regs[1][5]_i_1/O
                         net (fo=8, routed)           0.305     0.043    impl_riscv_top/RegFile/write_back[5]
    SLICE_X6Y31          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.855    -0.835    impl_riscv_top/RegFile/clk_out1
    SLICE_X6Y31          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[8][5]/C
                         clock pessimism              0.274    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.059    -0.424    impl_riscv_top/RegFile/regs_reg[8][5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.254ns (36.407%)  route 0.444ns (63.593%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.558    -0.623    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  impl_riscv_top/dmem/read_data_reg[1]/Q
                         net (fo=1, routed)           0.199    -0.261    impl_riscv_top/impl_instr_mem/regs_reg[1][7][1]
    SLICE_X8Y30          LUT5 (Prop_lut5_I0_O)        0.045    -0.216 r  impl_riscv_top/impl_instr_mem/regs[1][1]_i_1/O
                         net (fo=8, routed)           0.245     0.029    impl_riscv_top/impl_instr_mem/write_back[1]
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.045     0.074 r  impl_riscv_top/impl_instr_mem/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.074    impl_riscv_top/pc_next[1]
    SLICE_X7Y30          FDRE                                         r  impl_riscv_top/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.854    -0.836    impl_riscv_top/clk_out1
    SLICE_X7Y30          FDRE                                         r  impl_riscv_top/pc_reg[1]/C
                         clock pessimism              0.274    -0.561    
                         clock uncertainty            0.077    -0.484    
    SLICE_X7Y30          FDRE (Hold_fdre_C_D)         0.091    -0.393    impl_riscv_top/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.227ns (34.502%)  route 0.431ns (65.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.586    -0.595    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y31          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDSE (Prop_fdse_C_Q)         0.128    -0.467 r  impl_riscv_top/impl_instr_mem/instruction_reg[5]/Q
                         net (fo=108, routed)         0.431    -0.036    impl_riscv_top/impl_instr_mem/instruction[5]
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.099     0.063 r  impl_riscv_top/impl_instr_mem/pc[9]_i_1/O
                         net (fo=1, routed)           0.000     0.063    impl_riscv_top/pc_next[9]
    SLICE_X5Y32          FDRE                                         r  impl_riscv_top/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.856    -0.834    impl_riscv_top/clk_out1
    SLICE_X5Y32          FDRE                                         r  impl_riscv_top/pc_reg[9]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.077    -0.503    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.092    -0.411    impl_riscv_top/pc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 impl_riscv_top/dmem/read_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_riscv_top/RegFile/regs_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.680%)  route 0.472ns (69.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.622    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  impl_riscv_top/dmem/read_data_reg[5]/Q
                         net (fo=1, routed)           0.151    -0.307    impl_riscv_top/impl_instr_mem/regs_reg[1][7][5]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.262 r  impl_riscv_top/impl_instr_mem/regs[1][5]_i_1/O
                         net (fo=8, routed)           0.321     0.059    impl_riscv_top/RegFile/write_back[5]
    SLICE_X4Y29          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.853    -0.837    impl_riscv_top/RegFile/clk_out1
    SLICE_X4Y29          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[1][5]/C
                         clock pessimism              0.274    -0.562    
                         clock uncertainty            0.077    -0.485    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.070    -0.415    impl_riscv_top/RegFile/regs_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.474    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 impl_mmio/led_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.039ns  (logic 4.146ns (45.875%)  route 4.892ns (54.125%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          LDCE                         0.000     0.000 r  impl_mmio/led_reg[15]/G
    SLICE_X8Y31          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  impl_mmio/led_reg[15]/Q
                         net (fo=1, routed)           4.892     5.517    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     9.039 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.039    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_mmio/led_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.674ns  (logic 4.132ns (47.640%)  route 4.542ns (52.360%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          LDCE                         0.000     0.000 r  impl_mmio/led_reg[13]/G
    SLICE_X8Y31          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  impl_mmio/led_reg[13]/Q
                         net (fo=1, routed)           4.542     5.167    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.674 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.674    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_mmio/led_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.446ns  (logic 4.077ns (48.273%)  route 4.369ns (51.727%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         LDCE                         0.000     0.000 r  impl_mmio/led_reg[12]/G
    SLICE_X11Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  impl_mmio/led_reg[12]/Q
                         net (fo=1, routed)           4.369     4.928    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.446 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.446    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_mmio/led_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.210ns  (logic 4.140ns (50.430%)  route 4.070ns (49.570%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          LDCE                         0.000     0.000 r  impl_mmio/led_reg[14]/G
    SLICE_X8Y31          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  impl_mmio/led_reg[14]/Q
                         net (fo=1, routed)           4.070     4.695    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     8.210 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.210    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_mmio/led_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.343ns  (logic 4.084ns (55.621%)  route 3.259ns (44.379%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         LDCE                         0.000     0.000 r  impl_mmio/led_reg[10]/G
    SLICE_X11Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  impl_mmio/led_reg[10]/Q
                         net (fo=1, routed)           3.259     3.818    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.343 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.343    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_mmio/led_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.115ns  (logic 4.063ns (57.102%)  route 3.052ns (42.898%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         LDCE                         0.000     0.000 r  impl_mmio/led_reg[11]/G
    SLICE_X11Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  impl_mmio/led_reg[11]/Q
                         net (fo=1, routed)           3.052     3.611    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.115 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.115    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_mmio/led_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.075ns  (logic 4.133ns (58.422%)  route 2.941ns (41.578%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          LDCE                         0.000     0.000 r  impl_mmio/led_reg[9]/G
    SLICE_X8Y31          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  impl_mmio/led_reg[9]/Q
                         net (fo=1, routed)           2.941     3.566    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.075 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.075    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_mmio/led_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.724ns  (logic 4.064ns (60.433%)  route 2.661ns (39.567%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          LDCE                         0.000     0.000 r  impl_mmio/led_reg[0]/G
    SLICE_X5Y27          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  impl_mmio/led_reg[0]/Q
                         net (fo=1, routed)           2.661     3.220    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.724 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.724    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_mmio/led_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.625ns  (logic 4.065ns (61.362%)  route 2.560ns (38.638%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          LDCE                         0.000     0.000 r  impl_mmio/led_reg[6]/G
    SLICE_X1Y27          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  impl_mmio/led_reg[6]/Q
                         net (fo=1, routed)           2.560     3.119    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     6.625 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.625    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_mmio/led_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.613ns  (logic 4.060ns (61.386%)  route 2.554ns (38.614%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          LDCE                         0.000     0.000 r  impl_mmio/led_reg[7]/G
    SLICE_X5Y27          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  impl_mmio/led_reg[7]/Q
                         net (fo=1, routed)           2.554     3.113    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.613 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.613    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            impl_mmio/rd_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.026ns  (logic 0.269ns (26.213%)  route 0.757ns (73.787%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.757     0.978    impl_riscv_top/impl_instr_mem/sw_IBUF[0]
    SLICE_X10Y27         LUT5 (Prop_lut5_I0_O)        0.048     1.026 r  impl_riscv_top/impl_instr_mem/rd_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.026    impl_mmio/D[0]
    SLICE_X10Y27         LDCE                                         r  impl_mmio/rd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            impl_mmio/rd_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.042ns  (logic 0.274ns (26.338%)  route 0.767ns (73.662%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.767     0.997    impl_riscv_top/impl_instr_mem/sw_IBUF[1]
    SLICE_X10Y27         LUT5 (Prop_lut5_I0_O)        0.045     1.042 r  impl_riscv_top/impl_instr_mem/rd_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.042    impl_mmio/D[1]
    SLICE_X10Y27         LDCE                                         r  impl_mmio/rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            impl_mmio/rd_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.098ns  (logic 0.277ns (25.210%)  route 0.821ns (74.790%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.821     1.053    impl_riscv_top/impl_instr_mem/sw_IBUF[2]
    SLICE_X10Y27         LUT5 (Prop_lut5_I0_O)        0.045     1.098 r  impl_riscv_top/impl_instr_mem/rd_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.098    impl_mmio/D[2]
    SLICE_X10Y27         LDCE                                         r  impl_mmio/rd_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            impl_mmio/rd_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.129ns  (logic 0.263ns (23.285%)  route 0.866ns (76.715%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.866     1.084    impl_riscv_top/impl_instr_mem/sw_IBUF[6]
    SLICE_X10Y28         LUT5 (Prop_lut5_I0_O)        0.045     1.129 r  impl_riscv_top/impl_instr_mem/rd_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.129    impl_mmio/D[6]
    SLICE_X10Y28         LDCE                                         r  impl_mmio/rd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            impl_mmio/rd_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.137ns  (logic 0.262ns (23.021%)  route 0.875ns (76.979%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.875     1.092    impl_riscv_top/impl_instr_mem/sw_IBUF[3]
    SLICE_X10Y27         LUT5 (Prop_lut5_I0_O)        0.045     1.137 r  impl_riscv_top/impl_instr_mem/rd_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.137    impl_mmio/D[3]
    SLICE_X10Y27         LDCE                                         r  impl_mmio/rd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            impl_mmio/rd_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.186ns  (logic 0.279ns (23.524%)  route 0.907ns (76.476%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.907     1.141    impl_riscv_top/impl_instr_mem/sw_IBUF[5]
    SLICE_X10Y28         LUT5 (Prop_lut5_I0_O)        0.045     1.186 r  impl_riscv_top/impl_instr_mem/rd_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.186    impl_mmio/D[5]
    SLICE_X10Y28         LDCE                                         r  impl_mmio/rd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            impl_mmio/rd_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.248ns  (logic 0.264ns (21.142%)  route 0.984ns (78.858%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.984     1.203    impl_riscv_top/impl_instr_mem/sw_IBUF[4]
    SLICE_X10Y28         LUT5 (Prop_lut5_I0_O)        0.045     1.248 r  impl_riscv_top/impl_instr_mem/rd_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.248    impl_mmio/D[4]
    SLICE_X10Y28         LDCE                                         r  impl_mmio/rd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            impl_mmio/rd_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.259ns  (logic 0.272ns (21.601%)  route 0.987ns (78.399%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.987     1.214    impl_riscv_top/impl_instr_mem/sw_IBUF[7]
    SLICE_X10Y28         LUT5 (Prop_lut5_I0_O)        0.045     1.259 r  impl_riscv_top/impl_instr_mem/rd_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.259    impl_mmio/D[7]
    SLICE_X10Y28         LDCE                                         r  impl_mmio/rd_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_mmio/led_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.360ns (74.285%)  route 0.471ns (25.714%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          LDCE                         0.000     0.000 r  impl_mmio/led_reg[2]/G
    SLICE_X0Y29          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  impl_mmio/led_reg[2]/Q
                         net (fo=1, routed)           0.471     0.629    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.831 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.831    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_mmio/led_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.389ns (73.711%)  route 0.495ns (26.289%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          LDCE                         0.000     0.000 r  impl_mmio/led_reg[1]/G
    SLICE_X0Y32          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  impl_mmio/led_reg[1]/Q
                         net (fo=1, routed)           0.495     0.653    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.884 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.884    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/rd_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.800ns  (logic 2.265ns (17.696%)  route 10.535ns (82.304%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          1.302    11.788    impl_riscv_top/impl_instr_mem/instruction_reg[5]_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.912 r  impl_riscv_top/impl_instr_mem/rd_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    11.912    impl_mmio/D[6]
    SLICE_X10Y28         LDCE                                         r  impl_mmio/rd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/rd_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.749ns  (logic 2.265ns (17.767%)  route 10.484ns (82.233%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          1.251    11.737    impl_riscv_top/impl_instr_mem/instruction_reg[5]_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.861 r  impl_riscv_top/impl_instr_mem/rd_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    11.861    impl_mmio/D[7]
    SLICE_X10Y28         LDCE                                         r  impl_mmio/rd_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/rd_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.723ns  (logic 2.265ns (17.802%)  route 10.458ns (82.198%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          1.226    11.712    impl_riscv_top/impl_instr_mem/instruction_reg[5]_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.836 r  impl_riscv_top/impl_instr_mem/rd_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.836    impl_mmio/D[5]
    SLICE_X10Y28         LDCE                                         r  impl_mmio/rd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/rd_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.715ns  (logic 2.265ns (17.813%)  route 10.450ns (82.187%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          1.218    11.704    impl_riscv_top/impl_instr_mem/instruction_reg[5]_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.828 r  impl_riscv_top/impl_instr_mem/rd_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.828    impl_mmio/D[2]
    SLICE_X10Y27         LDCE                                         r  impl_mmio/rd_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/rd_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.697ns  (logic 2.291ns (18.043%)  route 10.406ns (81.957%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          1.174    11.660    impl_riscv_top/impl_instr_mem/instruction_reg[5]_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I1_O)        0.150    11.810 r  impl_riscv_top/impl_instr_mem/rd_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.810    impl_mmio/D[0]
    SLICE_X10Y27         LDCE                                         r  impl_mmio/rd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/rd_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.564ns  (logic 2.265ns (18.027%)  route 10.299ns (81.973%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          1.067    11.553    impl_riscv_top/impl_instr_mem/instruction_reg[5]_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.677 r  impl_riscv_top/impl_instr_mem/rd_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.677    impl_mmio/D[1]
    SLICE_X10Y27         LDCE                                         r  impl_mmio/rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/rd_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.448ns  (logic 2.265ns (18.196%)  route 10.183ns (81.804%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.950    11.436    impl_riscv_top/impl_instr_mem/instruction_reg[5]_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.560 r  impl_riscv_top/impl_instr_mem/rd_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.560    impl_mmio/D[4]
    SLICE_X10Y28         LDCE                                         r  impl_mmio/rd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/rd_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.390ns  (logic 2.265ns (18.280%)  route 10.125ns (81.720%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.893    11.379    impl_riscv_top/impl_instr_mem/instruction_reg[5]_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.503 r  impl_riscv_top/impl_instr_mem/rd_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.503    impl_mmio/D[3]
    SLICE_X10Y27         LDCE                                         r  impl_mmio/rd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.997ns  (logic 0.918ns (22.970%)  route 3.079ns (77.030%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.622    -0.890    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y29          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDSE (Prop_fdse_C_Q)         0.456    -0.434 f  impl_riscv_top/impl_instr_mem/instruction_reg[20]/Q
                         net (fo=99, routed)          1.357     0.923    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[2]
    SLICE_X8Y29          LUT5 (Prop_lut5_I2_O)        0.124     1.047 r  impl_riscv_top/impl_instr_mem/result0_carry_i_13/O
                         net (fo=2, routed)           1.182     2.230    impl_riscv_top/impl_instr_mem/result0_carry_i_13_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124     2.354 r  impl_riscv_top/impl_instr_mem/led_reg[8]_i_3/O
                         net (fo=1, routed)           0.000     2.354    impl_riscv_top/impl_instr_mem/led_reg[8]_i_3_n_0
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I1_O)      0.214     2.568 r  impl_riscv_top/impl_instr_mem/led_reg[8]_i_1/O
                         net (fo=2, routed)           0.539     3.107    impl_mmio/led[15][0]
    SLICE_X7Y28          LDCE                                         r  impl_mmio/led_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.963ns  (logic 0.918ns (23.162%)  route 3.045ns (76.838%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.622    -0.890    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y29          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDSE (Prop_fdse_C_Q)         0.456    -0.434 f  impl_riscv_top/impl_instr_mem/instruction_reg[20]/Q
                         net (fo=99, routed)          1.357     0.923    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[2]
    SLICE_X8Y29          LUT5 (Prop_lut5_I2_O)        0.124     1.047 r  impl_riscv_top/impl_instr_mem/result0_carry_i_13/O
                         net (fo=2, routed)           1.182     2.230    impl_riscv_top/impl_instr_mem/result0_carry_i_13_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124     2.354 r  impl_riscv_top/impl_instr_mem/led_reg[8]_i_3/O
                         net (fo=1, routed)           0.000     2.354    impl_riscv_top/impl_instr_mem/led_reg[8]_i_3_n_0
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I1_O)      0.214     2.568 r  impl_riscv_top/impl_instr_mem/led_reg[8]_i_1/O
                         net (fo=2, routed)           0.506     3.074    impl_mmio/led[15][0]
    SLICE_X5Y27          LDCE                                         r  impl_mmio/led_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 impl_riscv_top/RegFile/regs_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.327ns  (logic 0.635ns (47.848%)  route 0.692ns (52.152%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.505    -1.490    impl_riscv_top/RegFile/clk_out1
    SLICE_X4Y28          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.367    -1.123 r  impl_riscv_top/RegFile/regs_reg[8][0]/Q
                         net (fo=2, routed)           0.265    -0.858    impl_riscv_top/RegFile/regs_reg[8]_5[0]
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.100    -0.758 r  impl_riscv_top/RegFile/led_reg[8]_i_2/O
                         net (fo=2, routed)           0.000    -0.758    impl_riscv_top/impl_instr_mem/regs_reg[1][31]
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I0_O)      0.168    -0.590 r  impl_riscv_top/impl_instr_mem/led_reg[8]_i_1/O
                         net (fo=2, routed)           0.427    -0.163    impl_mmio/led[15][0]
    SLICE_X5Y27          LDCE                                         r  impl_mmio/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/RegFile/regs_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.354ns  (logic 0.635ns (46.887%)  route 0.719ns (53.113%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.505    -1.490    impl_riscv_top/RegFile/clk_out1
    SLICE_X4Y28          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.367    -1.123 r  impl_riscv_top/RegFile/regs_reg[8][0]/Q
                         net (fo=2, routed)           0.265    -0.858    impl_riscv_top/RegFile/regs_reg[8]_5[0]
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.100    -0.758 r  impl_riscv_top/RegFile/led_reg[8]_i_2/O
                         net (fo=2, routed)           0.000    -0.758    impl_riscv_top/impl_instr_mem/regs_reg[1][31]
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I0_O)      0.168    -0.590 r  impl_riscv_top/impl_instr_mem/led_reg[8]_i_1/O
                         net (fo=2, routed)           0.454    -0.136    impl_mmio/led[15][0]
    SLICE_X7Y28          LDCE                                         r  impl_mmio/led_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/RegFile/regs_reg[19][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.583ns  (logic 0.567ns (35.809%)  route 1.016ns (64.191%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.438    -1.557    impl_riscv_top/RegFile/clk_out1
    SLICE_X9Y28          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[19][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.367    -1.190 r  impl_riscv_top/RegFile/regs_reg[19][3]/Q
                         net (fo=1, routed)           0.406    -0.784    impl_riscv_top/impl_instr_mem/result0_carry__6_i_1_1[2]
    SLICE_X9Y28          LUT5 (Prop_lut5_I1_O)        0.100    -0.684 r  impl_riscv_top/impl_instr_mem/led_reg[11]_i_2/O
                         net (fo=2, routed)           0.137    -0.547    impl_riscv_top/impl_instr_mem/led_reg[11]_i_2_n_0
    SLICE_X9Y28          LUT4 (Prop_lut4_I0_O)        0.100    -0.447 r  impl_riscv_top/impl_instr_mem/led_reg[11]_i_1/O
                         net (fo=4, routed)           0.473     0.026    impl_mmio/led[15][3]
    SLICE_X8Y27          LDCE                                         r  impl_mmio/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/RegFile/regs_reg[8][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.271ns (43.323%)  route 0.355ns (56.677%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.586    -0.595    impl_riscv_top/RegFile/clk_out1
    SLICE_X6Y31          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  impl_riscv_top/RegFile/regs_reg[8][5]/Q
                         net (fo=2, routed)           0.138    -0.294    impl_riscv_top/RegFile/regs_reg[8][5]_0[0]
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  impl_riscv_top/RegFile/led_reg[13]_i_2/O
                         net (fo=2, routed)           0.000    -0.249    impl_riscv_top/impl_instr_mem/led_reg[5]
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.187 r  impl_riscv_top/impl_instr_mem/led_reg[13]_i_1/O
                         net (fo=2, routed)           0.217     0.030    impl_mmio/led[15][5]
    SLICE_X5Y27          LDCE                                         r  impl_mmio/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/RegFile/regs_reg[19][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.231ns (36.498%)  route 0.402ns (63.502%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.585    -0.596    impl_riscv_top/RegFile/clk_out1
    SLICE_X3Y28          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[19][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  impl_riscv_top/RegFile/regs_reg[19][6]/Q
                         net (fo=1, routed)           0.158    -0.297    impl_riscv_top/impl_instr_mem/result0_carry__6_i_1_1[5]
    SLICE_X3Y28          LUT5 (Prop_lut5_I1_O)        0.045    -0.252 r  impl_riscv_top/impl_instr_mem/led_reg[14]_i_2/O
                         net (fo=2, routed)           0.061    -0.191    impl_riscv_top/impl_instr_mem/led_reg[14]_i_2_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I0_O)        0.045    -0.146 r  impl_riscv_top/impl_instr_mem/led_reg[14]_i_1/O
                         net (fo=2, routed)           0.183     0.037    impl_mmio/led[15][6]
    SLICE_X1Y27          LDCE                                         r  impl_mmio/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/RegFile/regs_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 0.638ns (41.396%)  route 0.903ns (58.604%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    -1.489    impl_riscv_top/RegFile/clk_out1
    SLICE_X4Y29          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.367    -1.122 r  impl_riscv_top/RegFile/regs_reg[1][7]/Q
                         net (fo=1, routed)           0.255    -0.867    impl_riscv_top/RegFile/regs_reg_n_0_[1][7]
    SLICE_X4Y30          LUT6 (Prop_lut6_I1_O)        0.100    -0.767 r  impl_riscv_top/RegFile/led_reg[15]_i_3/O
                         net (fo=2, routed)           0.000    -0.767    impl_riscv_top/impl_instr_mem/led_reg[7]
    SLICE_X4Y30          MUXF7 (Prop_muxf7_I0_O)      0.171    -0.596 r  impl_riscv_top/impl_instr_mem/led_reg[15]_i_1/O
                         net (fo=2, routed)           0.648     0.052    impl_mmio/led[15][7]
    SLICE_X5Y27          LDCE                                         r  impl_mmio/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/RegFile/regs_reg[19][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.231ns (33.180%)  route 0.465ns (66.820%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.556    -0.625    impl_riscv_top/RegFile/clk_out1
    SLICE_X9Y28          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[19][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  impl_riscv_top/RegFile/regs_reg[19][3]/Q
                         net (fo=1, routed)           0.158    -0.326    impl_riscv_top/impl_instr_mem/result0_carry__6_i_1_1[2]
    SLICE_X9Y28          LUT5 (Prop_lut5_I1_O)        0.045    -0.281 r  impl_riscv_top/impl_instr_mem/led_reg[11]_i_2/O
                         net (fo=2, routed)           0.061    -0.220    impl_riscv_top/impl_instr_mem/led_reg[11]_i_2_n_0
    SLICE_X9Y28          LUT4 (Prop_lut4_I0_O)        0.045    -0.175 r  impl_riscv_top/impl_instr_mem/led_reg[11]_i_1/O
                         net (fo=4, routed)           0.246     0.071    impl_mmio/led[15][3]
    SLICE_X11Y31         LDCE                                         r  impl_mmio/led_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/RegFile/regs_reg[18][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.756ns  (logic 0.254ns (33.601%)  route 0.502ns (66.399%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.557    -0.624    impl_riscv_top/RegFile/clk_out1
    SLICE_X8Y29          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[18][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  impl_riscv_top/RegFile/regs_reg[18][4]/Q
                         net (fo=2, routed)           0.154    -0.306    impl_riscv_top/impl_instr_mem/regs_reg[18]_3[4]
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.045    -0.261 r  impl_riscv_top/impl_instr_mem/led_reg[12]_i_3/O
                         net (fo=2, routed)           0.180    -0.081    impl_riscv_top/impl_instr_mem/led_reg[12]_i_3_n_0
    SLICE_X10Y29         LUT4 (Prop_lut4_I1_O)        0.045    -0.036 r  impl_riscv_top/impl_instr_mem/led_reg[12]_i_1/O
                         net (fo=27, routed)          0.168     0.132    impl_mmio/led[15][4]
    SLICE_X9Y29          LDCE                                         r  impl_mmio/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/RegFile/regs_reg[8][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.762ns  (logic 0.231ns (30.323%)  route 0.531ns (69.677%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.583    -0.598    impl_riscv_top/RegFile/clk_out1
    SLICE_X4Y28          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  impl_riscv_top/RegFile/regs_reg[8][1]/Q
                         net (fo=2, routed)           0.131    -0.327    impl_riscv_top/RegFile/regs_reg[8]_5[1]
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.045    -0.282 r  impl_riscv_top/RegFile/led_reg[9]_i_2/O
                         net (fo=1, routed)           0.209    -0.072    impl_riscv_top/impl_instr_mem/led_reg[1]
    SLICE_X1Y29          LUT4 (Prop_lut4_I1_O)        0.045    -0.027 r  impl_riscv_top/impl_instr_mem/led_reg[9]_i_1/O
                         net (fo=4, routed)           0.191     0.163    impl_mmio/led[15][1]
    SLICE_X0Y32          LDCE                                         r  impl_mmio/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/RegFile/regs_reg[8][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.762ns  (logic 0.271ns (35.545%)  route 0.491ns (64.455%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.586    -0.595    impl_riscv_top/RegFile/clk_out1
    SLICE_X6Y31          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  impl_riscv_top/RegFile/regs_reg[8][5]/Q
                         net (fo=2, routed)           0.138    -0.294    impl_riscv_top/RegFile/regs_reg[8][5]_0[0]
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  impl_riscv_top/RegFile/led_reg[13]_i_2/O
                         net (fo=2, routed)           0.000    -0.249    impl_riscv_top/impl_instr_mem/led_reg[5]
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.187 r  impl_riscv_top/impl_instr_mem/led_reg[13]_i_1/O
                         net (fo=2, routed)           0.354     0.167    impl_mmio/led[15][5]
    SLICE_X8Y31          LDCE                                         r  impl_mmio/led_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/rd_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.800ns  (logic 2.265ns (17.696%)  route 10.535ns (82.304%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          1.302    11.788    impl_riscv_top/impl_instr_mem/instruction_reg[5]_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.912 r  impl_riscv_top/impl_instr_mem/rd_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    11.912    impl_mmio/D[6]
    SLICE_X10Y28         LDCE                                         r  impl_mmio/rd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/rd_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.749ns  (logic 2.265ns (17.767%)  route 10.484ns (82.233%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          1.251    11.737    impl_riscv_top/impl_instr_mem/instruction_reg[5]_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.861 r  impl_riscv_top/impl_instr_mem/rd_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    11.861    impl_mmio/D[7]
    SLICE_X10Y28         LDCE                                         r  impl_mmio/rd_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/rd_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.723ns  (logic 2.265ns (17.802%)  route 10.458ns (82.198%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          1.226    11.712    impl_riscv_top/impl_instr_mem/instruction_reg[5]_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.836 r  impl_riscv_top/impl_instr_mem/rd_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.836    impl_mmio/D[5]
    SLICE_X10Y28         LDCE                                         r  impl_mmio/rd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/rd_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.715ns  (logic 2.265ns (17.813%)  route 10.450ns (82.187%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          1.218    11.704    impl_riscv_top/impl_instr_mem/instruction_reg[5]_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.828 r  impl_riscv_top/impl_instr_mem/rd_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.828    impl_mmio/D[2]
    SLICE_X10Y27         LDCE                                         r  impl_mmio/rd_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/rd_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.697ns  (logic 2.291ns (18.043%)  route 10.406ns (81.957%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          1.174    11.660    impl_riscv_top/impl_instr_mem/instruction_reg[5]_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I1_O)        0.150    11.810 r  impl_riscv_top/impl_instr_mem/rd_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.810    impl_mmio/D[0]
    SLICE_X10Y27         LDCE                                         r  impl_mmio/rd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/rd_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.564ns  (logic 2.265ns (18.027%)  route 10.299ns (81.973%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          1.067    11.553    impl_riscv_top/impl_instr_mem/instruction_reg[5]_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.677 r  impl_riscv_top/impl_instr_mem/rd_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.677    impl_mmio/D[1]
    SLICE_X10Y27         LDCE                                         r  impl_mmio/rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/rd_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.448ns  (logic 2.265ns (18.196%)  route 10.183ns (81.804%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.950    11.436    impl_riscv_top/impl_instr_mem/instruction_reg[5]_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.560 r  impl_riscv_top/impl_instr_mem/rd_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.560    impl_mmio/D[4]
    SLICE_X10Y28         LDCE                                         r  impl_mmio/rd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/rd_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.390ns  (logic 2.265ns (18.280%)  route 10.125ns (81.720%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.624    -0.888    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X7Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  impl_riscv_top/impl_instr_mem/instruction_reg[2]/Q
                         net (fo=171, routed)         1.452     0.984    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.299     1.283 r  impl_riscv_top/impl_instr_mem/instruction[24]_i_3/O
                         net (fo=30, routed)          1.308     2.591    impl_riscv_top/impl_instr_mem/instruction[24]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.715 r  impl_riscv_top/impl_instr_mem/result0_carry__1_i_4/O
                         net (fo=4, routed)           0.771     3.486    impl_riscv_top/impl_instr_mem/instruction_reg[2]_0[7]
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.117     3.603 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_25/O
                         net (fo=2, routed)           1.105     4.708    impl_riscv_top/impl_instr_mem/regs[1][31]_i_25_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.360     5.068 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_12/O
                         net (fo=1, routed)           0.501     5.570    impl_riscv_top/impl_instr_mem/regs[1][31]_i_12_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.326     5.896 r  impl_riscv_top/impl_instr_mem/regs[1][31]_i_4/O
                         net (fo=58, routed)          1.508     7.404    impl_riscv_top/impl_instr_mem/regs[1][31]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.528 f  impl_riscv_top/impl_instr_mem/regs[1][23]_i_1/O
                         net (fo=10, routed)          0.783     8.311    impl_riscv_top/impl_instr_mem/instruction_reg[12]_4
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.435 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_7/O
                         net (fo=1, routed)           0.736     9.171    impl_riscv_top/impl_instr_mem/read_data[7]_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.295 f  impl_riscv_top/impl_instr_mem/read_data[7]_i_4/O
                         net (fo=1, routed)           1.067    10.362    impl_riscv_top/impl_instr_mem/read_data[7]_i_4_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  impl_riscv_top/impl_instr_mem/read_data[7]_i_1/O
                         net (fo=17, routed)          0.893    11.379    impl_riscv_top/impl_instr_mem/instruction_reg[5]_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.503 r  impl_riscv_top/impl_instr_mem/rd_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.503    impl_mmio/D[3]
    SLICE_X10Y27         LDCE                                         r  impl_mmio/rd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.997ns  (logic 0.918ns (22.970%)  route 3.079ns (77.030%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.622    -0.890    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y29          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDSE (Prop_fdse_C_Q)         0.456    -0.434 f  impl_riscv_top/impl_instr_mem/instruction_reg[20]/Q
                         net (fo=99, routed)          1.357     0.923    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[2]
    SLICE_X8Y29          LUT5 (Prop_lut5_I2_O)        0.124     1.047 r  impl_riscv_top/impl_instr_mem/result0_carry_i_13/O
                         net (fo=2, routed)           1.182     2.230    impl_riscv_top/impl_instr_mem/result0_carry_i_13_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124     2.354 r  impl_riscv_top/impl_instr_mem/led_reg[8]_i_3/O
                         net (fo=1, routed)           0.000     2.354    impl_riscv_top/impl_instr_mem/led_reg[8]_i_3_n_0
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I1_O)      0.214     2.568 r  impl_riscv_top/impl_instr_mem/led_reg[8]_i_1/O
                         net (fo=2, routed)           0.539     3.107    impl_mmio/led[15][0]
    SLICE_X7Y28          LDCE                                         r  impl_mmio/led_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/impl_instr_mem/instruction_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.963ns  (logic 0.918ns (23.162%)  route 3.045ns (76.838%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.622    -0.890    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y29          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDSE (Prop_fdse_C_Q)         0.456    -0.434 f  impl_riscv_top/impl_instr_mem/instruction_reg[20]/Q
                         net (fo=99, routed)          1.357     0.923    impl_riscv_top/impl_instr_mem/instruction_reg[23]_0[2]
    SLICE_X8Y29          LUT5 (Prop_lut5_I2_O)        0.124     1.047 r  impl_riscv_top/impl_instr_mem/result0_carry_i_13/O
                         net (fo=2, routed)           1.182     2.230    impl_riscv_top/impl_instr_mem/result0_carry_i_13_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124     2.354 r  impl_riscv_top/impl_instr_mem/led_reg[8]_i_3/O
                         net (fo=1, routed)           0.000     2.354    impl_riscv_top/impl_instr_mem/led_reg[8]_i_3_n_0
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I1_O)      0.214     2.568 r  impl_riscv_top/impl_instr_mem/led_reg[8]_i_1/O
                         net (fo=2, routed)           0.506     3.074    impl_mmio/led[15][0]
    SLICE_X5Y27          LDCE                                         r  impl_mmio/led_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 impl_riscv_top/RegFile/regs_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.327ns  (logic 0.635ns (47.848%)  route 0.692ns (52.152%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.505    -1.490    impl_riscv_top/RegFile/clk_out1
    SLICE_X4Y28          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.367    -1.123 r  impl_riscv_top/RegFile/regs_reg[8][0]/Q
                         net (fo=2, routed)           0.265    -0.858    impl_riscv_top/RegFile/regs_reg[8]_5[0]
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.100    -0.758 r  impl_riscv_top/RegFile/led_reg[8]_i_2/O
                         net (fo=2, routed)           0.000    -0.758    impl_riscv_top/impl_instr_mem/regs_reg[1][31]
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I0_O)      0.168    -0.590 r  impl_riscv_top/impl_instr_mem/led_reg[8]_i_1/O
                         net (fo=2, routed)           0.427    -0.163    impl_mmio/led[15][0]
    SLICE_X5Y27          LDCE                                         r  impl_mmio/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/RegFile/regs_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.354ns  (logic 0.635ns (46.887%)  route 0.719ns (53.113%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.505    -1.490    impl_riscv_top/RegFile/clk_out1
    SLICE_X4Y28          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.367    -1.123 r  impl_riscv_top/RegFile/regs_reg[8][0]/Q
                         net (fo=2, routed)           0.265    -0.858    impl_riscv_top/RegFile/regs_reg[8]_5[0]
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.100    -0.758 r  impl_riscv_top/RegFile/led_reg[8]_i_2/O
                         net (fo=2, routed)           0.000    -0.758    impl_riscv_top/impl_instr_mem/regs_reg[1][31]
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I0_O)      0.168    -0.590 r  impl_riscv_top/impl_instr_mem/led_reg[8]_i_1/O
                         net (fo=2, routed)           0.454    -0.136    impl_mmio/led[15][0]
    SLICE_X7Y28          LDCE                                         r  impl_mmio/led_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/RegFile/regs_reg[19][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.583ns  (logic 0.567ns (35.809%)  route 1.016ns (64.191%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.438    -1.557    impl_riscv_top/RegFile/clk_out1
    SLICE_X9Y28          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[19][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.367    -1.190 r  impl_riscv_top/RegFile/regs_reg[19][3]/Q
                         net (fo=1, routed)           0.406    -0.784    impl_riscv_top/impl_instr_mem/result0_carry__6_i_1_1[2]
    SLICE_X9Y28          LUT5 (Prop_lut5_I1_O)        0.100    -0.684 r  impl_riscv_top/impl_instr_mem/led_reg[11]_i_2/O
                         net (fo=2, routed)           0.137    -0.547    impl_riscv_top/impl_instr_mem/led_reg[11]_i_2_n_0
    SLICE_X9Y28          LUT4 (Prop_lut4_I0_O)        0.100    -0.447 r  impl_riscv_top/impl_instr_mem/led_reg[11]_i_1/O
                         net (fo=4, routed)           0.473     0.026    impl_mmio/led[15][3]
    SLICE_X8Y27          LDCE                                         r  impl_mmio/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/RegFile/regs_reg[8][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.271ns (43.323%)  route 0.355ns (56.677%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.586    -0.595    impl_riscv_top/RegFile/clk_out1
    SLICE_X6Y31          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  impl_riscv_top/RegFile/regs_reg[8][5]/Q
                         net (fo=2, routed)           0.138    -0.294    impl_riscv_top/RegFile/regs_reg[8][5]_0[0]
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  impl_riscv_top/RegFile/led_reg[13]_i_2/O
                         net (fo=2, routed)           0.000    -0.249    impl_riscv_top/impl_instr_mem/led_reg[5]
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.187 r  impl_riscv_top/impl_instr_mem/led_reg[13]_i_1/O
                         net (fo=2, routed)           0.217     0.030    impl_mmio/led[15][5]
    SLICE_X5Y27          LDCE                                         r  impl_mmio/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/RegFile/regs_reg[19][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.231ns (36.498%)  route 0.402ns (63.502%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.585    -0.596    impl_riscv_top/RegFile/clk_out1
    SLICE_X3Y28          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[19][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  impl_riscv_top/RegFile/regs_reg[19][6]/Q
                         net (fo=1, routed)           0.158    -0.297    impl_riscv_top/impl_instr_mem/result0_carry__6_i_1_1[5]
    SLICE_X3Y28          LUT5 (Prop_lut5_I1_O)        0.045    -0.252 r  impl_riscv_top/impl_instr_mem/led_reg[14]_i_2/O
                         net (fo=2, routed)           0.061    -0.191    impl_riscv_top/impl_instr_mem/led_reg[14]_i_2_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I0_O)        0.045    -0.146 r  impl_riscv_top/impl_instr_mem/led_reg[14]_i_1/O
                         net (fo=2, routed)           0.183     0.037    impl_mmio/led[15][6]
    SLICE_X1Y27          LDCE                                         r  impl_mmio/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/RegFile/regs_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 0.638ns (41.396%)  route 0.903ns (58.604%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    -1.489    impl_riscv_top/RegFile/clk_out1
    SLICE_X4Y29          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.367    -1.122 r  impl_riscv_top/RegFile/regs_reg[1][7]/Q
                         net (fo=1, routed)           0.255    -0.867    impl_riscv_top/RegFile/regs_reg_n_0_[1][7]
    SLICE_X4Y30          LUT6 (Prop_lut6_I1_O)        0.100    -0.767 r  impl_riscv_top/RegFile/led_reg[15]_i_3/O
                         net (fo=2, routed)           0.000    -0.767    impl_riscv_top/impl_instr_mem/led_reg[7]
    SLICE_X4Y30          MUXF7 (Prop_muxf7_I0_O)      0.171    -0.596 r  impl_riscv_top/impl_instr_mem/led_reg[15]_i_1/O
                         net (fo=2, routed)           0.648     0.052    impl_mmio/led[15][7]
    SLICE_X5Y27          LDCE                                         r  impl_mmio/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/RegFile/regs_reg[19][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.231ns (33.180%)  route 0.465ns (66.820%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.556    -0.625    impl_riscv_top/RegFile/clk_out1
    SLICE_X9Y28          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[19][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  impl_riscv_top/RegFile/regs_reg[19][3]/Q
                         net (fo=1, routed)           0.158    -0.326    impl_riscv_top/impl_instr_mem/result0_carry__6_i_1_1[2]
    SLICE_X9Y28          LUT5 (Prop_lut5_I1_O)        0.045    -0.281 r  impl_riscv_top/impl_instr_mem/led_reg[11]_i_2/O
                         net (fo=2, routed)           0.061    -0.220    impl_riscv_top/impl_instr_mem/led_reg[11]_i_2_n_0
    SLICE_X9Y28          LUT4 (Prop_lut4_I0_O)        0.045    -0.175 r  impl_riscv_top/impl_instr_mem/led_reg[11]_i_1/O
                         net (fo=4, routed)           0.246     0.071    impl_mmio/led[15][3]
    SLICE_X11Y31         LDCE                                         r  impl_mmio/led_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/RegFile/regs_reg[18][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.756ns  (logic 0.254ns (33.601%)  route 0.502ns (66.399%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.557    -0.624    impl_riscv_top/RegFile/clk_out1
    SLICE_X8Y29          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[18][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  impl_riscv_top/RegFile/regs_reg[18][4]/Q
                         net (fo=2, routed)           0.154    -0.306    impl_riscv_top/impl_instr_mem/regs_reg[18]_3[4]
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.045    -0.261 r  impl_riscv_top/impl_instr_mem/led_reg[12]_i_3/O
                         net (fo=2, routed)           0.180    -0.081    impl_riscv_top/impl_instr_mem/led_reg[12]_i_3_n_0
    SLICE_X10Y29         LUT4 (Prop_lut4_I1_O)        0.045    -0.036 r  impl_riscv_top/impl_instr_mem/led_reg[12]_i_1/O
                         net (fo=27, routed)          0.168     0.132    impl_mmio/led[15][4]
    SLICE_X9Y29          LDCE                                         r  impl_mmio/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/RegFile/regs_reg[8][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.762ns  (logic 0.231ns (30.323%)  route 0.531ns (69.677%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.583    -0.598    impl_riscv_top/RegFile/clk_out1
    SLICE_X4Y28          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  impl_riscv_top/RegFile/regs_reg[8][1]/Q
                         net (fo=2, routed)           0.131    -0.327    impl_riscv_top/RegFile/regs_reg[8]_5[1]
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.045    -0.282 r  impl_riscv_top/RegFile/led_reg[9]_i_2/O
                         net (fo=1, routed)           0.209    -0.072    impl_riscv_top/impl_instr_mem/led_reg[1]
    SLICE_X1Y29          LUT4 (Prop_lut4_I1_O)        0.045    -0.027 r  impl_riscv_top/impl_instr_mem/led_reg[9]_i_1/O
                         net (fo=4, routed)           0.191     0.163    impl_mmio/led[15][1]
    SLICE_X0Y32          LDCE                                         r  impl_mmio/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_riscv_top/RegFile/regs_reg[8][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            impl_mmio/led_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.762ns  (logic 0.271ns (35.545%)  route 0.491ns (64.455%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.586    -0.595    impl_riscv_top/RegFile/clk_out1
    SLICE_X6Y31          FDRE                                         r  impl_riscv_top/RegFile/regs_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  impl_riscv_top/RegFile/regs_reg[8][5]/Q
                         net (fo=2, routed)           0.138    -0.294    impl_riscv_top/RegFile/regs_reg[8][5]_0[0]
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  impl_riscv_top/RegFile/led_reg[13]_i_2/O
                         net (fo=2, routed)           0.000    -0.249    impl_riscv_top/impl_instr_mem/led_reg[5]
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.187 r  impl_riscv_top/impl_instr_mem/led_reg[13]_i_1/O
                         net (fo=2, routed)           0.354     0.167    impl_mmio/led[15][5]
    SLICE_X8Y31          LDCE                                         r  impl_mmio/led_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    impl_clk_wiz_80mhz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  impl_clk_wiz_80mhz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    impl_clk_wiz_80mhz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    impl_clk_wiz_80mhz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    impl_clk_wiz_80mhz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  impl_clk_wiz_80mhz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    impl_clk_wiz_80mhz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    impl_clk_wiz_80mhz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.208ns  (logic 1.689ns (27.210%)  route 4.519ns (72.790%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=43, routed)          3.072     4.514    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.638 r  impl_riscv_top/impl_instr_mem/pc[3]_i_1/O
                         net (fo=13, routed)          1.107     5.744    impl_riscv_top/impl_instr_mem/D[3]
    SLICE_X5Y31          LUT6 (Prop_lut6_I1_O)        0.124     5.868 r  impl_riscv_top/impl_instr_mem/instruction[5]_i_1/O
                         net (fo=1, routed)           0.340     6.208    impl_riscv_top/impl_instr_mem/instruction[5]_i_1_n_0
    SLICE_X5Y31          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.507    -1.488    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y31          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 1.689ns (27.365%)  route 4.484ns (72.635%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=43, routed)          3.072     4.514    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.638 r  impl_riscv_top/impl_instr_mem/pc[3]_i_1/O
                         net (fo=13, routed)          0.843     5.481    impl_riscv_top/impl_instr_mem/D[3]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124     5.605 r  impl_riscv_top/impl_instr_mem/instruction[4]_i_1/O
                         net (fo=1, routed)           0.568     6.173    impl_riscv_top/impl_instr_mem/instruction[4]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    -1.489    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y29          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 1.689ns (27.367%)  route 4.483ns (72.633%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=43, routed)          3.072     4.514    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.638 r  impl_riscv_top/impl_instr_mem/pc[3]_i_1/O
                         net (fo=13, routed)          0.898     5.535    impl_riscv_top/impl_instr_mem/D[3]
    SLICE_X6Y29          LUT6 (Prop_lut6_I1_O)        0.124     5.659 r  impl_riscv_top/impl_instr_mem/instruction[23]_i_1/O
                         net (fo=1, routed)           0.514     6.173    impl_riscv_top/impl_instr_mem/instruction[23]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    -1.489    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y29          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[23]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.772ns  (logic 1.689ns (29.266%)  route 4.083ns (70.734%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=43, routed)          3.072     4.514    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.638 r  impl_riscv_top/impl_instr_mem/pc[3]_i_1/O
                         net (fo=13, routed)          1.011     5.648    impl_riscv_top/impl_instr_mem/D[3]
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.124     5.772 r  impl_riscv_top/impl_instr_mem/instruction[20]_i_1/O
                         net (fo=1, routed)           0.000     5.772    impl_riscv_top/impl_instr_mem/instruction[20]_i_1_n_0
    SLICE_X5Y29          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    -1.489    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y29          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[20]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.633ns  (logic 1.689ns (29.988%)  route 3.944ns (70.012%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=43, routed)          3.072     4.514    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.638 f  impl_riscv_top/impl_instr_mem/pc[3]_i_1/O
                         net (fo=13, routed)          0.872     5.509    impl_riscv_top/impl_instr_mem/D[3]
    SLICE_X5Y31          LUT6 (Prop_lut6_I5_O)        0.124     5.633 r  impl_riscv_top/impl_instr_mem/instruction[7]_i_1/O
                         net (fo=1, routed)           0.000     5.633    impl_riscv_top/impl_instr_mem/instruction[7]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.507    -1.488    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.606ns  (logic 1.689ns (30.134%)  route 3.917ns (69.866%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=43, routed)          3.072     4.514    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.638 r  impl_riscv_top/impl_instr_mem/pc[3]_i_1/O
                         net (fo=13, routed)          0.844     5.482    impl_riscv_top/impl_instr_mem/D[3]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124     5.606 r  impl_riscv_top/impl_instr_mem/instruction[21]_i_1/O
                         net (fo=1, routed)           0.000     5.606    impl_riscv_top/impl_instr_mem/instruction[21]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    -1.489    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y29          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[21]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.497ns  (logic 1.689ns (30.729%)  route 3.808ns (69.271%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=43, routed)          3.072     4.514    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.638 r  impl_riscv_top/impl_instr_mem/pc[3]_i_1/O
                         net (fo=13, routed)          0.736     5.373    impl_riscv_top/impl_instr_mem/D[3]
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.124     5.497 r  impl_riscv_top/impl_instr_mem/instruction[12]_i_1/O
                         net (fo=1, routed)           0.000     5.497    impl_riscv_top/impl_instr_mem/instruction[12]_i_1_n_0
    SLICE_X5Y29          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    -1.489    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y29          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.496ns  (logic 1.689ns (30.735%)  route 3.807ns (69.265%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=43, routed)          3.072     4.514    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.638 f  impl_riscv_top/impl_instr_mem/pc[3]_i_1/O
                         net (fo=13, routed)          0.735     5.372    impl_riscv_top/impl_instr_mem/D[3]
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  impl_riscv_top/impl_instr_mem/instruction[14]_i_1/O
                         net (fo=1, routed)           0.000     5.496    impl_riscv_top/impl_instr_mem/instruction[14]_i_1_n_0
    SLICE_X6Y30          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    -1.489    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X6Y30          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.493ns  (logic 1.689ns (30.751%)  route 3.804ns (69.249%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=43, routed)          3.072     4.514    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.638 r  impl_riscv_top/impl_instr_mem/pc[3]_i_1/O
                         net (fo=13, routed)          0.732     5.369    impl_riscv_top/impl_instr_mem/D[3]
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.493 r  impl_riscv_top/impl_instr_mem/instruction[8]_i_1/O
                         net (fo=1, routed)           0.000     5.493    impl_riscv_top/impl_instr_mem/instruction[8]_i_1_n_0
    SLICE_X6Y30          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    -1.489    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X6Y30          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.487ns  (logic 1.689ns (30.788%)  route 3.798ns (69.212%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=43, routed)          3.072     4.514    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.638 r  impl_riscv_top/impl_instr_mem/pc[3]_i_1/O
                         net (fo=13, routed)          0.725     5.363    impl_riscv_top/impl_instr_mem/D[3]
    SLICE_X6Y30          LUT6 (Prop_lut6_I4_O)        0.124     5.487 r  impl_riscv_top/impl_instr_mem/instruction[18]_i_1/O
                         net (fo=1, routed)           0.000     5.487    impl_riscv_top/impl_instr_mem/instruction[18]_i_1_n_0
    SLICE_X6Y30          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    -1.489    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X6Y30          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 impl_mmio/rd_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            impl_riscv_top/dmem/read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.178ns (50.837%)  route 0.172ns (49.163%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         LDCE                         0.000     0.000 r  impl_mmio/rd_data_reg[0]/G
    SLICE_X10Y27         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  impl_mmio/rd_data_reg[0]/Q
                         net (fo=1, routed)           0.172     0.350    impl_riscv_top/dmem/D[0]
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.826    -0.864    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[0]/C

Slack:                    inf
  Source:                 impl_mmio/rd_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            impl_riscv_top/dmem/read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.178ns (50.837%)  route 0.172ns (49.163%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         LDCE                         0.000     0.000 r  impl_mmio/rd_data_reg[1]/G
    SLICE_X10Y27         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  impl_mmio/rd_data_reg[1]/Q
                         net (fo=1, routed)           0.172     0.350    impl_riscv_top/dmem/D[1]
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.826    -0.864    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[1]/C

Slack:                    inf
  Source:                 impl_mmio/rd_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            impl_riscv_top/dmem/read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.178ns (50.837%)  route 0.172ns (49.163%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         LDCE                         0.000     0.000 r  impl_mmio/rd_data_reg[3]/G
    SLICE_X10Y27         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  impl_mmio/rd_data_reg[3]/Q
                         net (fo=1, routed)           0.172     0.350    impl_riscv_top/dmem/D[3]
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.826    -0.864    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[3]/C

Slack:                    inf
  Source:                 impl_mmio/rd_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            impl_riscv_top/dmem/read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.178ns (50.837%)  route 0.172ns (49.163%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         LDCE                         0.000     0.000 r  impl_mmio/rd_data_reg[5]/G
    SLICE_X10Y28         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  impl_mmio/rd_data_reg[5]/Q
                         net (fo=1, routed)           0.172     0.350    impl_riscv_top/dmem/D[5]
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.827    -0.863    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[5]/C

Slack:                    inf
  Source:                 impl_mmio/rd_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            impl_riscv_top/dmem/read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.178ns (46.443%)  route 0.205ns (53.557%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         LDCE                         0.000     0.000 r  impl_mmio/rd_data_reg[2]/G
    SLICE_X10Y27         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  impl_mmio/rd_data_reg[2]/Q
                         net (fo=1, routed)           0.205     0.383    impl_riscv_top/dmem/D[2]
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.826    -0.864    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[2]/C

Slack:                    inf
  Source:                 impl_mmio/rd_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            impl_riscv_top/dmem/read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.178ns (46.443%)  route 0.205ns (53.557%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         LDCE                         0.000     0.000 r  impl_mmio/rd_data_reg[6]/G
    SLICE_X10Y28         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  impl_mmio/rd_data_reg[6]/Q
                         net (fo=1, routed)           0.205     0.383    impl_riscv_top/dmem/D[6]
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.827    -0.863    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[6]/C

Slack:                    inf
  Source:                 impl_mmio/rd_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            impl_riscv_top/dmem/read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.178ns (44.277%)  route 0.224ns (55.723%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         LDCE                         0.000     0.000 r  impl_mmio/rd_data_reg[7]/G
    SLICE_X10Y28         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  impl_mmio/rd_data_reg[7]/Q
                         net (fo=1, routed)           0.224     0.402    impl_riscv_top/dmem/D[7]
    SLICE_X10Y32         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.828    -0.862    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y32         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[7]/C

Slack:                    inf
  Source:                 impl_mmio/rd_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            impl_riscv_top/dmem/read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.178ns (43.387%)  route 0.232ns (56.613%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         LDCE                         0.000     0.000 r  impl_mmio/rd_data_reg[4]/G
    SLICE_X10Y28         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  impl_mmio/rd_data_reg[4]/Q
                         net (fo=1, routed)           0.232     0.410    impl_riscv_top/dmem/D[4]
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.827    -0.863    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.255ns (25.844%)  route 0.730ns (74.156%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=43, routed)          0.730     0.940    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.045     0.985 r  impl_riscv_top/impl_instr_mem/instruction[20]_i_1/O
                         net (fo=1, routed)           0.000     0.985    impl_riscv_top/impl_instr_mem/instruction[20]_i_1_n_0
    SLICE_X5Y29          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.853    -0.837    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y29          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[20]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.255ns (24.767%)  route 0.773ns (75.233%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=43, routed)          0.773     0.983    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.028 r  impl_riscv_top/impl_instr_mem/pc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.028    impl_riscv_top/pc_next[2]
    SLICE_X7Y29          FDRE                                         r  impl_riscv_top/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.853    -0.837    impl_riscv_top/clk_out1
    SLICE_X7Y29          FDRE                                         r  impl_riscv_top/pc_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.208ns  (logic 1.689ns (27.210%)  route 4.519ns (72.790%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=43, routed)          3.072     4.514    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.638 r  impl_riscv_top/impl_instr_mem/pc[3]_i_1/O
                         net (fo=13, routed)          1.107     5.744    impl_riscv_top/impl_instr_mem/D[3]
    SLICE_X5Y31          LUT6 (Prop_lut6_I1_O)        0.124     5.868 r  impl_riscv_top/impl_instr_mem/instruction[5]_i_1/O
                         net (fo=1, routed)           0.340     6.208    impl_riscv_top/impl_instr_mem/instruction[5]_i_1_n_0
    SLICE_X5Y31          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.507    -1.488    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y31          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 1.689ns (27.365%)  route 4.484ns (72.635%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=43, routed)          3.072     4.514    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.638 r  impl_riscv_top/impl_instr_mem/pc[3]_i_1/O
                         net (fo=13, routed)          0.843     5.481    impl_riscv_top/impl_instr_mem/D[3]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124     5.605 r  impl_riscv_top/impl_instr_mem/instruction[4]_i_1/O
                         net (fo=1, routed)           0.568     6.173    impl_riscv_top/impl_instr_mem/instruction[4]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    -1.489    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y29          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 1.689ns (27.367%)  route 4.483ns (72.633%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=43, routed)          3.072     4.514    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.638 r  impl_riscv_top/impl_instr_mem/pc[3]_i_1/O
                         net (fo=13, routed)          0.898     5.535    impl_riscv_top/impl_instr_mem/D[3]
    SLICE_X6Y29          LUT6 (Prop_lut6_I1_O)        0.124     5.659 r  impl_riscv_top/impl_instr_mem/instruction[23]_i_1/O
                         net (fo=1, routed)           0.514     6.173    impl_riscv_top/impl_instr_mem/instruction[23]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    -1.489    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y29          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[23]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.772ns  (logic 1.689ns (29.266%)  route 4.083ns (70.734%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=43, routed)          3.072     4.514    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.638 r  impl_riscv_top/impl_instr_mem/pc[3]_i_1/O
                         net (fo=13, routed)          1.011     5.648    impl_riscv_top/impl_instr_mem/D[3]
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.124     5.772 r  impl_riscv_top/impl_instr_mem/instruction[20]_i_1/O
                         net (fo=1, routed)           0.000     5.772    impl_riscv_top/impl_instr_mem/instruction[20]_i_1_n_0
    SLICE_X5Y29          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    -1.489    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y29          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[20]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.633ns  (logic 1.689ns (29.988%)  route 3.944ns (70.012%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=43, routed)          3.072     4.514    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.638 f  impl_riscv_top/impl_instr_mem/pc[3]_i_1/O
                         net (fo=13, routed)          0.872     5.509    impl_riscv_top/impl_instr_mem/D[3]
    SLICE_X5Y31          LUT6 (Prop_lut6_I5_O)        0.124     5.633 r  impl_riscv_top/impl_instr_mem/instruction[7]_i_1/O
                         net (fo=1, routed)           0.000     5.633    impl_riscv_top/impl_instr_mem/instruction[7]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.507    -1.488    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y31          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.606ns  (logic 1.689ns (30.134%)  route 3.917ns (69.866%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=43, routed)          3.072     4.514    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.638 r  impl_riscv_top/impl_instr_mem/pc[3]_i_1/O
                         net (fo=13, routed)          0.844     5.482    impl_riscv_top/impl_instr_mem/D[3]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124     5.606 r  impl_riscv_top/impl_instr_mem/instruction[21]_i_1/O
                         net (fo=1, routed)           0.000     5.606    impl_riscv_top/impl_instr_mem/instruction[21]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    -1.489    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y29          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[21]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.497ns  (logic 1.689ns (30.729%)  route 3.808ns (69.271%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=43, routed)          3.072     4.514    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.638 r  impl_riscv_top/impl_instr_mem/pc[3]_i_1/O
                         net (fo=13, routed)          0.736     5.373    impl_riscv_top/impl_instr_mem/D[3]
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.124     5.497 r  impl_riscv_top/impl_instr_mem/instruction[12]_i_1/O
                         net (fo=1, routed)           0.000     5.497    impl_riscv_top/impl_instr_mem/instruction[12]_i_1_n_0
    SLICE_X5Y29          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    -1.489    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y29          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.496ns  (logic 1.689ns (30.735%)  route 3.807ns (69.265%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=43, routed)          3.072     4.514    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.638 f  impl_riscv_top/impl_instr_mem/pc[3]_i_1/O
                         net (fo=13, routed)          0.735     5.372    impl_riscv_top/impl_instr_mem/D[3]
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  impl_riscv_top/impl_instr_mem/instruction[14]_i_1/O
                         net (fo=1, routed)           0.000     5.496    impl_riscv_top/impl_instr_mem/instruction[14]_i_1_n_0
    SLICE_X6Y30          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    -1.489    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X6Y30          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.493ns  (logic 1.689ns (30.751%)  route 3.804ns (69.249%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=43, routed)          3.072     4.514    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.638 r  impl_riscv_top/impl_instr_mem/pc[3]_i_1/O
                         net (fo=13, routed)          0.732     5.369    impl_riscv_top/impl_instr_mem/D[3]
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.493 r  impl_riscv_top/impl_instr_mem/instruction[8]_i_1/O
                         net (fo=1, routed)           0.000     5.493    impl_riscv_top/impl_instr_mem/instruction[8]_i_1_n_0
    SLICE_X6Y30          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    -1.489    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X6Y30          FDRE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.487ns  (logic 1.689ns (30.788%)  route 3.798ns (69.212%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=43, routed)          3.072     4.514    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.638 r  impl_riscv_top/impl_instr_mem/pc[3]_i_1/O
                         net (fo=13, routed)          0.725     5.363    impl_riscv_top/impl_instr_mem/D[3]
    SLICE_X6Y30          LUT6 (Prop_lut6_I4_O)        0.124     5.487 r  impl_riscv_top/impl_instr_mem/instruction[18]_i_1/O
                         net (fo=1, routed)           0.000     5.487    impl_riscv_top/impl_instr_mem/instruction[18]_i_1_n_0
    SLICE_X6Y30          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         1.506    -1.489    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X6Y30          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 impl_mmio/rd_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            impl_riscv_top/dmem/read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.178ns (50.837%)  route 0.172ns (49.163%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         LDCE                         0.000     0.000 r  impl_mmio/rd_data_reg[0]/G
    SLICE_X10Y27         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  impl_mmio/rd_data_reg[0]/Q
                         net (fo=1, routed)           0.172     0.350    impl_riscv_top/dmem/D[0]
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.826    -0.864    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[0]/C

Slack:                    inf
  Source:                 impl_mmio/rd_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            impl_riscv_top/dmem/read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.178ns (50.837%)  route 0.172ns (49.163%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         LDCE                         0.000     0.000 r  impl_mmio/rd_data_reg[1]/G
    SLICE_X10Y27         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  impl_mmio/rd_data_reg[1]/Q
                         net (fo=1, routed)           0.172     0.350    impl_riscv_top/dmem/D[1]
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.826    -0.864    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[1]/C

Slack:                    inf
  Source:                 impl_mmio/rd_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            impl_riscv_top/dmem/read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.178ns (50.837%)  route 0.172ns (49.163%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         LDCE                         0.000     0.000 r  impl_mmio/rd_data_reg[3]/G
    SLICE_X10Y27         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  impl_mmio/rd_data_reg[3]/Q
                         net (fo=1, routed)           0.172     0.350    impl_riscv_top/dmem/D[3]
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.826    -0.864    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[3]/C

Slack:                    inf
  Source:                 impl_mmio/rd_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            impl_riscv_top/dmem/read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.178ns (50.837%)  route 0.172ns (49.163%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         LDCE                         0.000     0.000 r  impl_mmio/rd_data_reg[5]/G
    SLICE_X10Y28         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  impl_mmio/rd_data_reg[5]/Q
                         net (fo=1, routed)           0.172     0.350    impl_riscv_top/dmem/D[5]
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.827    -0.863    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[5]/C

Slack:                    inf
  Source:                 impl_mmio/rd_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            impl_riscv_top/dmem/read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.178ns (46.443%)  route 0.205ns (53.557%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         LDCE                         0.000     0.000 r  impl_mmio/rd_data_reg[2]/G
    SLICE_X10Y27         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  impl_mmio/rd_data_reg[2]/Q
                         net (fo=1, routed)           0.205     0.383    impl_riscv_top/dmem/D[2]
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.826    -0.864    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y30         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[2]/C

Slack:                    inf
  Source:                 impl_mmio/rd_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            impl_riscv_top/dmem/read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.178ns (46.443%)  route 0.205ns (53.557%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         LDCE                         0.000     0.000 r  impl_mmio/rd_data_reg[6]/G
    SLICE_X10Y28         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  impl_mmio/rd_data_reg[6]/Q
                         net (fo=1, routed)           0.205     0.383    impl_riscv_top/dmem/D[6]
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.827    -0.863    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[6]/C

Slack:                    inf
  Source:                 impl_mmio/rd_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            impl_riscv_top/dmem/read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.178ns (44.277%)  route 0.224ns (55.723%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         LDCE                         0.000     0.000 r  impl_mmio/rd_data_reg[7]/G
    SLICE_X10Y28         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  impl_mmio/rd_data_reg[7]/Q
                         net (fo=1, routed)           0.224     0.402    impl_riscv_top/dmem/D[7]
    SLICE_X10Y32         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.828    -0.862    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y32         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[7]/C

Slack:                    inf
  Source:                 impl_mmio/rd_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            impl_riscv_top/dmem/read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.178ns (43.387%)  route 0.232ns (56.613%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         LDCE                         0.000     0.000 r  impl_mmio/rd_data_reg[4]/G
    SLICE_X10Y28         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  impl_mmio/rd_data_reg[4]/Q
                         net (fo=1, routed)           0.232     0.410    impl_riscv_top/dmem/D[4]
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.827    -0.863    impl_riscv_top/dmem/clk_out1
    SLICE_X10Y31         FDRE                                         r  impl_riscv_top/dmem/read_data_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/impl_instr_mem/instruction_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.255ns (25.844%)  route 0.730ns (74.156%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=43, routed)          0.730     0.940    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.045     0.985 r  impl_riscv_top/impl_instr_mem/instruction[20]_i_1/O
                         net (fo=1, routed)           0.000     0.985    impl_riscv_top/impl_instr_mem/instruction[20]_i_1_n_0
    SLICE_X5Y29          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.853    -0.837    impl_riscv_top/impl_instr_mem/clk_out1
    SLICE_X5Y29          FDSE                                         r  impl_riscv_top/impl_instr_mem/instruction_reg[20]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_riscv_top/pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.255ns (24.767%)  route 0.773ns (75.233%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=43, routed)          0.773     0.983    impl_riscv_top/impl_instr_mem/btnC_IBUF
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.028 r  impl_riscv_top/impl_instr_mem/pc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.028    impl_riscv_top/pc_next[2]
    SLICE_X7Y29          FDRE                                         r  impl_riscv_top/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk_wiz_80mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk_wiz_80mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk_wiz_80mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk_wiz_80mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk_wiz_80mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk_wiz_80mhz/inst/clkout1_buf/O
                         net (fo=276, routed)         0.853    -0.837    impl_riscv_top/clk_out1
    SLICE_X7Y29          FDRE                                         r  impl_riscv_top/pc_reg[2]/C





