Analysis & Synthesis report for myArkanoid
Tue Oct 27 22:02:16 2009
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. Removed Registers Triggering Further Register Optimizations
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 27 22:02:16 2009        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; myArkanoid                                   ;
; Top-level Entity Name              ; myArkanoidSchematic                          ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 18,471                                       ;
;     Total combinational functions  ; 18,468                                       ;
;     Dedicated logic registers      ; 406                                          ;
; Total registers                    ; 406                                          ;
; Total pins                         ; 47                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                           ;
+--------------------------------------------------------------+---------------------+--------------------+
; Option                                                       ; Setting             ; Default Value      ;
+--------------------------------------------------------------+---------------------+--------------------+
; Device                                                       ; EP2C20F484C7        ;                    ;
; Top-level entity name                                        ; myArkanoidSchematic ; myArkanoid         ;
; Family name                                                  ; Cyclone II          ; Stratix II         ;
; Restructure Multiplexers                                     ; On                  ; Auto               ;
; Remove Redundant Logic Cells                                 ; On                  ; Off                ;
; Ignore CASCADE Buffers                                       ; On                  ; Off                ;
; Ignore LCELL Buffers                                         ; On                  ; Off                ;
; Optimization Technique                                       ; Area                ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                        ; On                  ; Off                ;
; Use Generated Physical Constraints File                      ; Off                 ;                    ;
; Auto Shift Register Replacement                              ; Always              ; Auto               ;
; Allow Any RAM Size For Recognition                           ; On                  ; Off                ;
; Allow Any ROM Size For Recognition                           ; On                  ; Off                ;
; Allow Any Shift Register Size For Recognition                ; On                  ; Off                ;
; Use smart compilation                                        ; Off                 ; Off                ;
; Create Debugging Nodes for IP Cores                          ; Off                 ; Off                ;
; Preserve fewer node names                                    ; On                  ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                 ; Off                ;
; Verilog Version                                              ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93              ; VHDL93             ;
; State Machine Processing                                     ; Auto                ; Auto               ;
; Safe State Machine                                           ; Off                 ; Off                ;
; Extract Verilog State Machines                               ; On                  ; On                 ;
; Extract VHDL State Machines                                  ; On                  ; On                 ;
; Ignore Verilog initial constructs                            ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                  ; On                 ;
; Parallel Synthesis                                           ; Off                 ; Off                ;
; DSP Block Balancing                                          ; Auto                ; Auto               ;
; NOT Gate Push-Back                                           ; On                  ; On                 ;
; Power-Up Don't Care                                          ; On                  ; On                 ;
; Remove Duplicate Registers                                   ; On                  ; On                 ;
; Ignore CARRY Buffers                                         ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                 ; Off                ;
; Ignore SOFT Buffers                                          ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                 ; Off                ;
; Carry Chain Length                                           ; 70                  ; 70                 ;
; Auto Carry Chains                                            ; On                  ; On                 ;
; Auto Open-Drain Pins                                         ; On                  ; On                 ;
; Auto ROM Replacement                                         ; On                  ; On                 ;
; Auto RAM Replacement                                         ; On                  ; On                 ;
; Auto Clock Enable Replacement                                ; On                  ; On                 ;
; Strict RAM Replacement                                       ; Off                 ; Off                ;
; Allow Synchronous Control Signals                            ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                 ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                 ; Off                ;
; Auto Resource Sharing                                        ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                 ; Off                ;
; Timing-Driven Synthesis                                      ; Off                 ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                 ; Off                ;
; Synchronization Register Chain Length                        ; 2                   ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation  ; Normal compilation ;
; HDL message level                                            ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                 ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                 ; 100                ;
; Clock MUX Protection                                         ; On                  ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                 ; Off                ;
; Block Design Naming                                          ; Auto                ; Auto               ;
; SDC constraint protection                                    ; Off                 ; Off                ;
; Synthesis Effort                                             ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                  ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium              ; Medium             ;
+--------------------------------------------------------------+---------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                             ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                             ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------+
; dimezzaClockVHD.vhd              ; yes             ; User VHDL File                     ; F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd     ;
; myArkanoidVHD.vhd                ; yes             ; User VHDL File                     ; F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd       ;
; myArkanoidSchematic.bdf          ; yes             ; User Block Diagram/Schematic File  ; F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 18,471  ;
;                                             ;         ;
; Total combinational functions               ; 18468   ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 5682    ;
;     -- 3 input functions                    ; 6425    ;
;     -- <=2 input functions                  ; 6361    ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 7541    ;
;     -- arithmetic mode                      ; 10927   ;
;                                             ;         ;
; Total registers                             ; 406     ;
;     -- Dedicated logic registers            ; 406     ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 47      ;
; Maximum fan-out node                        ; pin_l21 ;
; Maximum fan-out                             ; 1238    ;
; Total fan-out                               ; 55663   ;
; Average fan-out                             ; 2.94    ;
+---------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                      ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------+--------------+
; |myArkanoidSchematic       ; 18468 (0)         ; 406 (0)      ; 0           ; 0            ; 0       ; 0         ; 47   ; 0            ; |myArkanoidSchematic                     ; work         ;
;    |dimezzaClock:inst1|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |myArkanoidSchematic|dimezzaClock:inst1  ; work         ;
;    |myArkanoidVHDL:inst|   ; 18467 (18467)     ; 405 (405)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |myArkanoidSchematic|myArkanoidVHDL:inst ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+------------------------------------------+--------------------------------------------------+
; Register name                            ; Reason for Removal                               ;
+------------------------------------------+--------------------------------------------------+
; myArkanoidVHDL:inst|waterPeriod[0..31]   ; Stuck at GND due to stuck port data_in           ;
; myArkanoidVHDL:inst|leds4[0..6]          ; Stuck at GND due to stuck port data_in           ;
; myArkanoidVHDL:inst|leds3[0..6]          ; Stuck at GND due to stuck port data_in           ;
; myArkanoidVHDL:inst|leds2[0..6]          ; Stuck at GND due to stuck port data_in           ;
; myArkanoidVHDL:inst|obstacle_n[1][31]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][0] ;
; myArkanoidVHDL:inst|obstacle_e[3][31]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][0] ;
; myArkanoidVHDL:inst|obstacle_e[4][31]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][0] ;
; myArkanoidVHDL:inst|obstacle_e[5][31]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][0] ;
; myArkanoidVHDL:inst|obstacle_n[2][31]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][0] ;
; myArkanoidVHDL:inst|obstacle_s[6][31]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][0] ;
; myArkanoidVHDL:inst|obstacle_n[0][3]     ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[0][15]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_s[2][25]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[0][17]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[0][12]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[0][19]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[0][21]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[0][21]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[0][15]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[0][23]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_s[2][26]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[0][25]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_s[1][12]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[0][27]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[0][25]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[0][29]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_s[2][27]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[1][1]     ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[0][20]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[0][29]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[0][23]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[1][7]     ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_s[2][28]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[1][9]     ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_s[1][13]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[1][11]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[1][1]     ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[1][13]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[0][16]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[1][15]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_s[2][29]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[1][17]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[0][28]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[1][19]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[1][21]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[1][23]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_s[2][30]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[1][25]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_s[1][14]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[1][27]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_s[0][10]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[1][29]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[1][4]     ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[1][13]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[2][5]     ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[2][7]     ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[2][9]     ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_s[1][15]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[2][11]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[1][17]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[2][13]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[2][15]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[2][17]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[1][12]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[2][19]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[1][21]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[2][21]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[1][15]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[2][23]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_s[3][2]     ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[2][25]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_s[1][16]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[2][27]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[1][25]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[2][29]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[1][2]     ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[3][1]     ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[1][20]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[3][3]     ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[1][29]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[3][5]     ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[1][23]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_s[3][4]     ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[3][9]     ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_s[1][17]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[3][11]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[2][1]     ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[3][13]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[1][16]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[3][15]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[3][17]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_n[1][28]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][1] ;
; myArkanoidVHDL:inst|obstacle_e[3][28]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][2] ;
; myArkanoidVHDL:inst|obstacle_n[1][18]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][2] ;
; myArkanoidVHDL:inst|obstacle_s[6][15]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][2] ;
; myArkanoidVHDL:inst|obstacle_n[2][6]     ; Merged with myArkanoidVHDL:inst|obstacle_s[0][2] ;
; myArkanoidVHDL:inst|obstacle_s[6][17]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][2] ;
; myArkanoidVHDL:inst|obstacle_e[4][12]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][2] ;
; myArkanoidVHDL:inst|obstacle_n[2][11]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][2] ;
; myArkanoidVHDL:inst|obstacle_e[4][16]    ; Merged with myArkanoidVHDL:inst|obstacle_s[0][2] ;
; Total Number of Removed Registers = 1584 ;                                                  ;
+------------------------------------------+--------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                            ;
+--------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                        ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+--------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; myArkanoidVHDL:inst|ballMovementV[2] ; Stuck at GND              ; myArkanoidVHDL:inst|oldBallMovementH[2], myArkanoidVHDL:inst|oldBallMovementH[3],   ;
;                                      ; due to stuck port data_in ; myArkanoidVHDL:inst|oldBallMovementH[4], myArkanoidVHDL:inst|oldBallMovementH[5],   ;
;                                      ;                           ; myArkanoidVHDL:inst|oldBallMovementH[6], myArkanoidVHDL:inst|oldBallMovementH[7],   ;
;                                      ;                           ; myArkanoidVHDL:inst|oldBallMovementH[8], myArkanoidVHDL:inst|oldBallMovementH[9],   ;
;                                      ;                           ; myArkanoidVHDL:inst|oldBallMovementH[10], myArkanoidVHDL:inst|oldBallMovementH[11], ;
;                                      ;                           ; myArkanoidVHDL:inst|oldBallMovementH[12], myArkanoidVHDL:inst|oldBallMovementH[13], ;
;                                      ;                           ; myArkanoidVHDL:inst|oldBallMovementH[14], myArkanoidVHDL:inst|oldBallMovementH[15], ;
;                                      ;                           ; myArkanoidVHDL:inst|oldBallMovementH[16], myArkanoidVHDL:inst|oldBallMovementH[17], ;
;                                      ;                           ; myArkanoidVHDL:inst|oldBallMovementH[18], myArkanoidVHDL:inst|oldBallMovementH[19], ;
;                                      ;                           ; myArkanoidVHDL:inst|oldBallMovementH[20], myArkanoidVHDL:inst|oldBallMovementH[21], ;
;                                      ;                           ; myArkanoidVHDL:inst|oldBallMovementH[22], myArkanoidVHDL:inst|oldBallMovementH[23], ;
;                                      ;                           ; myArkanoidVHDL:inst|oldBallMovementH[24], myArkanoidVHDL:inst|oldBallMovementH[25], ;
;                                      ;                           ; myArkanoidVHDL:inst|oldBallMovementH[26], myArkanoidVHDL:inst|oldBallMovementH[27], ;
;                                      ;                           ; myArkanoidVHDL:inst|oldBallMovementH[28], myArkanoidVHDL:inst|oldBallMovementH[29], ;
;                                      ;                           ; myArkanoidVHDL:inst|oldBallMovementH[30], myArkanoidVHDL:inst|oldBallMovementH[31]  ;
+--------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 406   ;
; Number of registers using Synchronous Clear  ; 167   ;
; Number of registers using Synchronous Load   ; 33    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 93    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Inverted Register Statistics                       ;
+------------------------------------------+---------+
; Inverted Register                        ; Fan out ;
+------------------------------------------+---------+
; myArkanoidVHDL:inst|vite[1]              ; 5       ;
; myArkanoidVHDL:inst|vite[0]              ; 5       ;
; myArkanoidVHDL:inst|obstacle_s[0][0]     ; 181     ;
; myArkanoidVHDL:inst|ballPositionV[5]     ; 5       ;
; myArkanoidVHDL:inst|ballPositionV[4]     ; 6       ;
; myArkanoidVHDL:inst|ballPositionV[3]     ; 6       ;
; myArkanoidVHDL:inst|ballPositionV[1]     ; 12      ;
; myArkanoidVHDL:inst|angle[0]             ; 6       ;
; myArkanoidVHDL:inst|ballPositionV[6]     ; 12      ;
; myArkanoidVHDL:inst|ballPositionV[7]     ; 11      ;
; myArkanoidVHDL:inst|ballPositionH[7]     ; 29      ;
; myArkanoidVHDL:inst|ballPositionH[6]     ; 27      ;
; myArkanoidVHDL:inst|ballPositionH[5]     ; 28      ;
; myArkanoidVHDL:inst|ballPositionH[4]     ; 27      ;
; myArkanoidVHDL:inst|ballPositionH[3]     ; 27      ;
; myArkanoidVHDL:inst|ballPositionH[1]     ; 28      ;
; myArkanoidVHDL:inst|ballMovementV[0]     ; 7       ;
; myArkanoidVHDL:inst|paddleRightCorner[1] ; 6       ;
; myArkanoidVHDL:inst|paddleLeftCorner[5]  ; 6       ;
; myArkanoidVHDL:inst|paddleLeftCorner[8]  ; 4       ;
; myArkanoidVHDL:inst|paddleRightCorner[4] ; 3       ;
; myArkanoidVHDL:inst|paddleRightCorner[8] ; 3       ;
; myArkanoidVHDL:inst|paddleRightCorner[3] ; 3       ;
; myArkanoidVHDL:inst|paddleRightCorner[2] ; 3       ;
; myArkanoidVHDL:inst|paddleRightCorner[6] ; 3       ;
; myArkanoidVHDL:inst|oldBallMovementH[0]  ; 1       ;
; myArkanoidVHDL:inst|ballMovementH[0]     ; 3       ;
; Total number of inverted registers = 27  ;         ;
+------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |myArkanoidSchematic|myArkanoidVHDL:inst|ballPositionV[14]     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |myArkanoidSchematic|myArkanoidVHDL:inst|punteggio[10]         ;
; 5:1                ; 30 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |myArkanoidSchematic|myArkanoidVHDL:inst|vite[15]              ;
; 6:1                ; 42 bits   ; 168 LEs       ; 42 LEs               ; 126 LEs                ; Yes        ; |myArkanoidSchematic|myArkanoidVHDL:inst|paddleRightCorner[14] ;
; 6:1                ; 21 bits   ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; Yes        ; |myArkanoidSchematic|myArkanoidVHDL:inst|ballPositionH[28]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |myArkanoidSchematic|myArkanoidVHDL:inst|waitOneSecond[4]      ;
; 13:1               ; 31 bits   ; 248 LEs       ; 124 LEs              ; 124 LEs                ; Yes        ; |myArkanoidSchematic|myArkanoidVHDL:inst|angle[2]              ;
; 31:1               ; 31 bits   ; 620 LEs       ; 31 LEs               ; 589 LEs                ; Yes        ; |myArkanoidSchematic|myArkanoidVHDL:inst|ballMovementH[8]      ;
; 36:1               ; 2 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |myArkanoidSchematic|myArkanoidVHDL:inst|ballMovementV[2]      ;
; 985:1              ; 12 bits   ; 7872 LEs      ; 7728 LEs             ; 144 LEs                ; Yes        ; |myArkanoidSchematic|myArkanoidVHDL:inst|green3_signal         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |myArkanoidSchematic|myArkanoidVHDL:inst|vite[1]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |myArkanoidSchematic|myArkanoidVHDL:inst|punteggio~776         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |myArkanoidSchematic|myArkanoidVHDL:inst|ballPositionV~1053    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |myArkanoidSchematic|myArkanoidVHDL:inst|angle~70              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |myArkanoidSchematic|myArkanoidVHDL:inst|ballPositionH~122     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |myArkanoidSchematic|myArkanoidVHDL:inst|ballPositionV~991     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |myArkanoidSchematic|myArkanoidVHDL:inst|paddleLeftCorner~184  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |myArkanoidSchematic|myArkanoidVHDL:inst|paddleLeftCorner~351  ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; No         ; |myArkanoidSchematic|myArkanoidVHDL:inst|paddleLeftCorner~342  ;
; 6:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; No         ; |myArkanoidSchematic|myArkanoidVHDL:inst|ballPositionH~1080    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |myArkanoidSchematic|myArkanoidVHDL:inst|gameOver~190          ;
; 10:1               ; 32 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; No         ; |myArkanoidSchematic|myArkanoidVHDL:inst|ballMovementH~308     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Oct 27 21:46:23 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off myArkanoid -c myArkanoid
Info: Found 2 design units, including 1 entities, in source file dimezzaClockVHD.vhd
    Info: Found design unit 1: dimezzaClock-comportamento
    Info: Found entity 1: dimezzaClock
Info: Found 2 design units, including 1 entities, in source file myArkanoidVHD.vhd
    Info: Found design unit 1: myArkanoidVHDL-behavior
    Info: Found entity 1: myArkanoidVHDL
Info: Found 1 design units, including 1 entities, in source file myArkanoidSchematic.bdf
    Info: Found entity 1: myArkanoidSchematic
Info: Elaborating entity "myArkanoidSchematic" for the top level hierarchy
Info: Elaborating entity "myArkanoidVHDL" for hierarchy "myArkanoidVHDL:inst"
Warning (10036): Verilog HDL or VHDL warning at myArkanoidVHD.vhd(80): object "oldBallMovementV" assigned a value but never read
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(87): used initial value expression for variable "paddleHorizontalDimension" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(90): used initial value expression for variable "arkanoid_a_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(91): used initial value expression for variable "arkanoid_r_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(92): used initial value expression for variable "arkanoid_k_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(93): used initial value expression for variable "arkanoid_a2_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(94): used initial value expression for variable "arkanoid_n_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(95): used initial value expression for variable "arkanoid_o_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(96): used initial value expression for variable "arkanoid_i_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(97): used initial value expression for variable "arkanoid_d_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(98): used initial value expression for variable "onAlterade1_o_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(99): used initial value expression for variable "onAlterade1_n_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(100): used initial value expression for variable "onAlterade1_a_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(101): used initial value expression for variable "onAlterade1_l_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(102): used initial value expression for variable "onAlterade1_t_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(103): used initial value expression for variable "onAlterade1_e_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(104): used initial value expression for variable "onAlterade1_r_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(105): used initial value expression for variable "onAlterade1_a2_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(106): used initial value expression for variable "onAlterade1_d_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(107): used initial value expression for variable "onAlterade1_e2_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(108): used initial value expression for variable "onAlterade1_1_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(112): used initial value expression for variable "Pause_p_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(113): used initial value expression for variable "Pause_a_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(114): used initial value expression for variable "Pause_u_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(115): used initial value expression for variable "Pause_s_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(116): used initial value expression for variable "Pause_e_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(118): used initial value expression for variable "gameOver_g_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(119): used initial value expression for variable "gameOver_a_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(120): used initial value expression for variable "gameOver_m_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(121): used initial value expression for variable "gameOver_e_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(122): used initial value expression for variable "gameOver_o_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(123): used initial value expression for variable "gameOver_v_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(124): used initial value expression for variable "gameOver_e2_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(125): used initial value expression for variable "gameOver_r_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(126): used initial value expression for variable "youWin_y_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(127): used initial value expression for variable "youWin_o_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(128): used initial value expression for variable "youWin_u_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(129): used initial value expression for variable "youWin_w_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(130): used initial value expression for variable "youWin_i_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(131): used initial value expression for variable "youWin_n_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(132): used initial value expression for variable "youWin_e_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(133): used initial value expression for variable "gazzinMatteo_g_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(134): used initial value expression for variable "gazzinMatteo_a_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(135): used initial value expression for variable "gazzinMatteo_z_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(136): used initial value expression for variable "gazzinMatteo_z2_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(137): used initial value expression for variable "gazzinMatteo_i_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(138): used initial value expression for variable "gazzinMatteo_n_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(139): used initial value expression for variable "gazzinMatteo_m_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(140): used initial value expression for variable "gazzinMatteo_a2_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(141): used initial value expression for variable "gazzinMatteo_t_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(142): used initial value expression for variable "gazzinMatteo_t2_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(143): used initial value expression for variable "gazzinMatteo_e_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(144): used initial value expression for variable "gazzinMatteo_o_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(145): used initial value expression for variable "units_u_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(146): used initial value expression for variable "units_n_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(147): used initial value expression for variable "units_i_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(148): used initial value expression for variable "units_t_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(149): used initial value expression for variable "units_s_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(150): used initial value expression for variable "elettronica2fpga_e_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(151): used initial value expression for variable "elettronica2fpga_l_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(152): used initial value expression for variable "elettronica2fpga_e2_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(153): used initial value expression for variable "elettronica2fpga_t_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(154): used initial value expression for variable "elettronica2fpga_t2_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(155): used initial value expression for variable "elettronica2fpga_r_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(156): used initial value expression for variable "elettronica2fpga_o_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(157): used initial value expression for variable "elettronica2fpga_n_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(158): used initial value expression for variable "elettronica2fpga_i_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(159): used initial value expression for variable "elettronica2fpga_c_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(160): used initial value expression for variable "elettronica2fpga_a_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(161): used initial value expression for variable "elettronica2fpga_2_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(162): used initial value expression for variable "elettronica2fpga_f_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(163): used initial value expression for variable "elettronica2fpga_p_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(164): used initial value expression for variable "elettronica2fpga_g_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(165): used initial value expression for variable "elettronica2fpga_a2_Position" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(168): used initial value expression for variable "leftBorder" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(169): used initial value expression for variable "rightBorder" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(170): used initial value expression for variable "upBorder" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(175): used initial value expression for variable "ballSpeed" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(180): used initial value expression for variable "numberOfObstacles" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(194): used initial value expression for variable "ballDirectionIsRight" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at myArkanoidVHD.vhd(196): used initial value expression for variable "water_surface" because variable was never assigned a value
Info: Elaborating entity "dimezzaClock" for hierarchy "dimezzaClock:inst1"
Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using "area" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "led2[6]" is stuck at VCC
    Warning (13410): Pin "led2[5]" is stuck at VCC
    Warning (13410): Pin "led2[4]" is stuck at VCC
    Warning (13410): Pin "led2[3]" is stuck at VCC
    Warning (13410): Pin "led2[2]" is stuck at VCC
    Warning (13410): Pin "led2[1]" is stuck at VCC
    Warning (13410): Pin "led2[0]" is stuck at VCC
    Warning (13410): Pin "led3[6]" is stuck at VCC
    Warning (13410): Pin "led3[5]" is stuck at VCC
    Warning (13410): Pin "led3[4]" is stuck at VCC
    Warning (13410): Pin "led3[3]" is stuck at VCC
    Warning (13410): Pin "led3[2]" is stuck at VCC
    Warning (13410): Pin "led3[1]" is stuck at VCC
    Warning (13410): Pin "led3[0]" is stuck at VCC
    Warning (13410): Pin "led4[6]" is stuck at VCC
    Warning (13410): Pin "led4[5]" is stuck at VCC
    Warning (13410): Pin "led4[4]" is stuck at VCC
    Warning (13410): Pin "led4[3]" is stuck at VCC
    Warning (13410): Pin "led4[2]" is stuck at VCC
    Warning (13410): Pin "led4[1]" is stuck at VCC
    Warning (13410): Pin "led4[0]" is stuck at VCC
Info: Implemented 18557 device resources after synthesis - the final resource count might be different
    Info: Implemented 5 input pins
    Info: Implemented 42 output pins
    Info: Implemented 18510 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 103 warnings
    Info: Peak virtual memory: 284 megabytes
    Info: Processing ended: Tue Oct 27 22:02:16 2009
    Info: Elapsed time: 00:15:53
    Info: Total CPU time (on all processors): 00:15:17


