Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c40a68859b71481a81ce305efeea0850 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot kitchen_timer_sim_behav xil_defaultlib.kitchen_timer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port RESET_SW0 on this module [C:/Users/lumin/Desktop/circuit/kitchen_timer/kitchen_timer.srcs/sim_1/new/kitchen_timer_sim.v:56]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
