cache
locality
vls
virtual
cpr
pollution
spmv
secondary
prefetching
spatial
prefetched
bdna
physical
exploitation
mm
tex
ll
codes
victim
ls
temporal
cc
hit
caches
traffic
fetched
stride
bytes
loaded
prefetch
arc
misses
ws2
ap
informations
banks
buffer
memory
miss
0average
lines
ws
coherence
nest
accesses
request
stall
dirty
benchmarks
associativity
chip
subblock
exploited
fraction
pollu
numerical
latency
tradeoff
reference
bank
conflicts
8192
ws1
assoc
associative
besides
transferred
hits
references
array
cycles
hardware
c2
requested
processor
cycle
flawless
ws0
byte
soft
flaws
kbyte
issued
flaw
bypassing
access
exhibit
subblocks
exploiting
pollute
virtual line
physical line
line scheme
spatial locality
secondary cache
physical lines
standard cache
the virtual
the secondary
temporal locality
line size
numerical codes
memory traffic
cache line
ll mm
large virtual
cache pollution
ap arc
arc bdna
mm spmv
cc cpr
cpr ll
virtual lines
spmv tex
bdna cc
cache lines
access time
average memory
non numerical
c 2
line is
exploitation of
line sizes
the cache
large physical
words prefetched
memory access
the hit
in cache
large cache
of cache
cache c
32 standard
ls 32
c 1
a physical
a virtual
chip space
locality exploitation
victim cache
the physical
better exploitation
of prefetched
words fetched
hit ratio
of spatial
cache conflicts
line of
physical cache
primary cache
from memory
ws2 04
tex ws2
on chip
in c
l s
large line
hit time
a victim
lines are
cache size
loop nest
strong spatial
vls prefetching
prefetched words
cache ls
of vls
soft vls
0average memory
the memory
both caches
a cache
line that
memory latency
write buffer
cache the
coherence issues
virtual cache
memory request
locality the
the virtual line
virtual line scheme
the secondary cache
ll mm spmv
ap arc bdna
bdna cc cpr
arc bdna cc
cc cpr ll
mm spmv tex
cpr ll mm
the physical line
a physical line
a virtual line
memory access time
average memory access
of the virtual
non numerical codes
physical line is
large cache lines
physical lines of
exploitation of spatial
physical line size
a standard cache
large virtual lines
in c 2
the memory traffic
cache c 2
32 standard cache
ls 32 standard
cache line size
of spatial locality
of the secondary
on chip space
the average memory
better exploitation of
virtual line size
large virtual line
physical line of
c 2 is
in c 1
a victim cache
a better exploitation
tex ws2 04
the physical lines
physical line and
spmv tex ws2
physical cache line
physical line that
the primary cache
of a virtual
of temporal locality
and temporal locality
line size is
exploitation of temporal
the spatial locality
the hit ratio
cache conflicts and
hit ratio of
0 average memory
a large virtual
for numerical codes
line is loaded
large physical lines
of words prefetched
utilization of large
virtual line are
standard cache ls
of prefetched words
transferred into c
standard cache figure
06 08 0
line scheme is
temporal locality exploitation
large line sizes
08 0 average
fraction of prefetched
0average memory access
secondary cache is
ws2 04 06
fetched from memory
the cache line
lines of a
fraction of words
04 06 08
exploiting spatial locality
of c 2
number of cache
example of figure
cache line is
the hit time
