library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;


-- ****************************************************************************
-- *  Entity                                                                  *
-- ****************************************************************************

entity mux is
   port (
          pb         : in  std_logic;
			 DIN1 		: in  std_logic_vector(3 downto 0);	
			 DIN2 		: in  std_logic_vector(3 downto 0);
			 DOUT			: out	std_logic_vector(3 downto 0)
        );
end entity mux;

-- *****************************************************************************
-- *  Architecture                                                             *
-- *****************************************************************************

architecture syn of mux is
   
begin

	with pb select
		DOUT <= DIN1 when '0',
				  DIN2 when '1';

end syn;