$date
	Sat Oct 22 23:53:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#530459
b100 !
1"
#530462
b100 &
b100 %
1$
#530463
0"
#530466
b10 &
b10 %
#530470
b1 &
1#
b1 %
#530474
b0 &
b0 %
0#
0$
#1494487
b10110 !
1"
#1494490
b10110 &
b10110 %
1$
#1494491
0"
#1494494
b1011 &
b1011 %
#1494498
b100010 &
b100010 %
#1494502
b10001 &
b10001 %
#1494506
b110100 &
b110100 %
#1494510
b11010 &
b11010 %
#1494514
b1101 &
b1101 %
#1494518
b101000 &
b101000 %
#1494522
b10100 &
b10100 %
#1494526
b1010 &
b1010 %
#1494530
b101 &
b101 %
#1494534
b10000 &
b10000 %
#1494538
b1000 &
b1000 %
#1494542
b100 &
b100 %
#1494546
b10 &
b10 %
#1494550
b1 &
1#
b1 %
#1494554
b0 &
b0 %
0#
0$
#2506239
b1000 !
1"
#2506242
b1000 &
b1000 %
1$
#2506243
0"
#2506246
b100 &
b100 %
#2506250
b10 &
b10 %
#2506254
b1 &
1#
b1 %
#2506258
b0 &
b0 %
0#
0$
#4500012
