-------------------------------------------------------------------------------
                          Semantic Analysis Summary                            
                                POGS GPL 2012                                  
            Copyright (C) 2012 Altran Praxis Limited, Bath, U.K.               
-------------------------------------------------------------------------------

Summary of:

Verification Condition files (.vcg)
Simplified Verification Condition files (.siv)
Victor result files (.vct)
Riposte result files (.rsm)
Proof Logs (.plg)
Dead Path Conjecture files (.dpc)
Summary Dead Path files (.sdp)

"status" column keys:
    1st character:
        '-' - No VC
        'S' - No SIV
        'U' - Undischarged
        'E' - Proved by Examiner
        'I' - Proved by Simplifier by Inference
        'X' - Proved by Simplifier by Contradiction
        'P' - Proved by Simplifier using User Defined Proof Rules
        'V' - Proved by Victor
        'O' - Proved by Riposte
        'C' - Proved by Checker
        'R' - Proved by Review
        'F' - VC is False
    2nd character:
        '-' - No DPC
        'S' - No SDP
        'U' - Unchecked
        'D' - Dead path
        'L' - Live path

in the directory:
/home/cs4/vt50/workspace/rigsys/cw1/code/report

Summary produced: 22-OCT-2015 13:33:37.75

File /home/cs4/vt50/workspace/rigsys/cw1/code/report/alarm/disable.vcg
procedure Alarm.Disable

VCs generated 22-OCT-2015 13:33:18

VCs simplified 22-OCT-2015 13:33:28

VCs for procedure_disable :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
 -----------------------------------------------------------------------------


File /home/cs4/vt50/workspace/rigsys/cw1/code/report/alarm/enable.vcg
procedure Alarm.Enable

VCs generated 22-OCT-2015 13:33:18

VCs simplified 22-OCT-2015 13:33:28

VCs for procedure_enable :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
 -----------------------------------------------------------------------------


File /home/cs4/vt50/workspace/rigsys/cw1/code/report/alarm/enabled.vcg
function Alarm.Enabled

VCs generated 22-OCT-2015 13:33:18

VCs simplified 22-OCT-2015 13:33:28

VCs for function_enabled :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
 -----------------------------------------------------------------------------


File /home/cs4/vt50/workspace/rigsys/cw1/code/report/avp/control.vcg
procedure AVP.Control

VCs generated 22-OCT-2015 13:33:18

VCs simplified 22-OCT-2015 13:33:28

VCs for procedure_control :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start | rtc check @ 8       | Inference          | No DPC    |   I-   |
| 2   | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 3   | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 4   | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 5   | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 6   | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 7   | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 8   | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 9   | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 10  | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 11  | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 12  | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 13  | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 14  | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 15  | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 16  | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 17  | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 18  | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 19  | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
 -----------------------------------------------------------------------------


File /home/cs4/vt50/workspace/rigsys/cw1/code/report/console/alarm_cnt_value.vcg
function Console.Alarm_Cnt_Value

VCs generated 22-OCT-2015 13:33:18

VCs simplified 22-OCT-2015 13:33:28

VCs for function_alarm_cnt_value :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start |    assert @ finish  | Inference          | No DPC    |   I-   |
 -----------------------------------------------------------------------------


File /home/cs4/vt50/workspace/rigsys/cw1/code/report/console/disable_reset.vcg
procedure Console.Disable_Reset

VCs generated 22-OCT-2015 13:33:17

VCs simplified 22-OCT-2015 13:33:28

VCs for procedure_disable_reset :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
 -----------------------------------------------------------------------------


File /home/cs4/vt50/workspace/rigsys/cw1/code/report/console/enable_reset.vcg
procedure Console.Enable_Reset

VCs generated 22-OCT-2015 13:33:17

VCs simplified 22-OCT-2015 13:33:28

VCs for procedure_enable_reset :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
 -----------------------------------------------------------------------------


File /home/cs4/vt50/workspace/rigsys/cw1/code/report/console/inc_alarm_cnt.vcg
procedure Console.Inc_Alarm_Cnt

VCs generated 22-OCT-2015 13:33:18

VCs simplified 22-OCT-2015 13:33:28

VCs for procedure_inc_alarm_cnt :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start | rtc check @ 25      | Inference          | No DPC    |   I-   |
| 2   | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 3   | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
 -----------------------------------------------------------------------------


File /home/cs4/vt50/workspace/rigsys/cw1/code/report/console/reset_alarm_cnt.vcg
procedure Console.Reset_Alarm_Cnt

VCs generated 22-OCT-2015 13:33:18

VCs simplified 22-OCT-2015 13:33:28

VCs for procedure_reset_alarm_cnt :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start | rtc check @ 32      | Inference          | No DPC    |   I-   |
| 2   | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
 -----------------------------------------------------------------------------


File /home/cs4/vt50/workspace/rigsys/cw1/code/report/console/reset_enabled.vcg
function Console.Reset_Enabled

VCs generated 22-OCT-2015 13:33:18

VCs simplified 22-OCT-2015 13:33:28

VCs for function_reset_enabled :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
 -----------------------------------------------------------------------------


File /home/cs4/vt50/workspace/rigsys/cw1/code/report/escapevalve/activate.vcg
procedure EscapeValve.Activate

VCs generated 22-OCT-2015 13:33:18

VCs simplified 22-OCT-2015 13:33:27

VCs for procedure_activate :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 2   |       | refinement          | Examiner           | No DPC    |   E-   |
| 3   |       | refinement          | Examiner           | No DPC    |   E-   |
 -----------------------------------------------------------------------------


File /home/cs4/vt50/workspace/rigsys/cw1/code/report/escapevalve/activated.vcg
function EscapeValve.Activated

VCs generated 22-OCT-2015 13:33:18

VCs simplified 22-OCT-2015 13:33:27

VCs for function_activated :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 2   |       | refinement          | Examiner           | No DPC    |   E-   |
| 3   |       | refinement          | Examiner           | No DPC    |   E-   |
 -----------------------------------------------------------------------------


File /home/cs4/vt50/workspace/rigsys/cw1/code/report/escapevalve/deactivate.vcg
procedure EscapeValve.Deactivate

VCs generated 22-OCT-2015 13:33:18

VCs simplified 22-OCT-2015 13:33:28

VCs for procedure_deactivate :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 2   |       | refinement          | Examiner           | No DPC    |   E-   |
| 3   |       | refinement          | Examiner           | No DPC    |   E-   |
 -----------------------------------------------------------------------------


File /home/cs4/vt50/workspace/rigsys/cw1/code/report/sensors/read_sensor.vcg
function Sensors.Read_Sensor

VCs generated 22-OCT-2015 13:33:18

VCs simplified 22-OCT-2015 13:33:28

VCs for function_read_sensor :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start | rtc check @ 27      | Inference          | No DPC    |   I-   |
| 2   | start | rtc check @ 29      | Inference          | No DPC    |   I-   |
| 3   | start | rtc check @ 31      | Inference          | No DPC    |   I-   |
| 4   | start |    assert @ finish  | Inference          | No DPC    |   I-   |
| 5   | start |    assert @ finish  | Inference          | No DPC    |   I-   |
| 6   | start |    assert @ finish  | Inference          | No DPC    |   I-   |
| 7   | start |    assert @ finish  | Inference          | No DPC    |   I-   |
| 8   |       | refinement          | Examiner           | No DPC    |   E-   |
| 9   |       | refinement          | Examiner           | No DPC    |   E-   |
 -----------------------------------------------------------------------------


File /home/cs4/vt50/workspace/rigsys/cw1/code/report/sensors/read_sensor_majority.vcg
function Sensors.Read_Sensor_Majority

VCs generated 22-OCT-2015 13:33:18

VCs simplified 22-OCT-2015 13:33:29

VCs for function_read_sensor_majority :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start | rtc check @ 44      | Inference          | No DPC    |   I-   |
| 2   | start | rtc check @ 46      | Inference          | No DPC    |   I-   |
| 3   | start | rtc check @ 48      | Inference          | No DPC    |   I-   |
| 4   | start | rtc check @ 50      | Inference          | No DPC    |   I-   |
| 5   | start |    assert @ finish  | Inference          | No DPC    |   I-   |
| 6   | start |    assert @ finish  | Inference          | No DPC    |   I-   |
| 7   | start |    assert @ finish  | Inference          | No DPC    |   I-   |
| 8   | start |    assert @ finish  | Inference          | No DPC    |   I-   |
| 9   |       | refinement          | Examiner           | No DPC    |   E-   |
| 10  |       | refinement          | Examiner           | No DPC    |   E-   |
 -----------------------------------------------------------------------------


File /home/cs4/vt50/workspace/rigsys/cw1/code/report/sensors/write_sensors.vcg
procedure Sensors.Write_Sensors

VCs generated 22-OCT-2015 13:33:18

VCs simplified 22-OCT-2015 13:33:28

VCs for procedure_write_sensors :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start | rtc check @ 15      | Inference          | No DPC    |   I-   |
| 2   | start | rtc check @ 16      | Inference          | No DPC    |   I-   |
| 3   | start | rtc check @ 17      | Inference          | No DPC    |   I-   |
| 4   | start |    assert @ finish  | Examiner           | No DPC    |   E-   |
| 5   |       | refinement          | Examiner           | No DPC    |   E-   |
| 6   |       | refinement          | Examiner           | No DPC    |   E-   |
 -----------------------------------------------------------------------------


===============================================================================
Summary:

Proof strategies used by subprograms
-------------------------------------------------------------------------
Total subprograms with at least one VC proved by examiner:             15
Total subprograms with at least one VC proved by simplifier:            7
Total subprograms with at least one VC proved by contradiction:         0
Total subprograms with at least one VC proved with user proof rule:     0
Total subprograms with at least one VC proved by Victor:                0
Total subprograms with at least one VC proved by Riposte:               0
Total subprograms with at least one VC proved using checker:            0
Total subprograms with at least one VC discharged by review:            0

Maximum extent of strategies used for fully proved subprograms:
-------------------------------------------------------------------------
Total subprograms with proof completed by examiner:                     9
Total subprograms with proof completed by simplifier:                   7
Total subprograms with proof completed with user defined rules:         0
Total subprograms with proof completed by Victor:                       0
Total subprograms with proof completed by Riposte:                      0
Total subprograms with proof completed by checker:                      0
Total subprograms with VCs discharged by review:                        0

Overall subprogram summary:
-------------------------------------------------------------------------
Total subprograms fully proved:                                        16
Total subprograms with at least one undischarged VC:                    0
Total subprograms with at least one false VC:                           0
                                                                    -----
Total subprograms for which VCs have been generated:                   16


ZombieScope Summary:
-------------------------------------------------------------------------
Total subprograms for which DPCs have been generated:                   0
Total number subprograms with dead paths found:                         0
Total number of dead paths found:                                       0


VC summary:
-------------------------------------------------------------------------
Note: (User) denotes where the Simplifier has proved VCs using one or
      more user-defined proof rules.

Total VCs by type:
------------------
                    Total   Examiner Simplifier
Assert/Post            40         31          9
Precondition            0          0          0
Check stmnt.            0          0          0
Runtime check          13          0         13
Refinem. VCs           12         12          0
Inherit. VCs            0          0          0
===============================================
Totals:                65         43         22
%Totals:                         66%        34%

===================== End of Semantic Analysis Summary ========================
