\doxysection{COMP\+\_\+\+Common\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_c_o_m_p___common___type_def}{}\label{struct_c_o_m_p___common___type_def}\index{COMP\_Common\_TypeDef@{COMP\_Common\_TypeDef}}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_o_m_p___common___type_def_ab5d98b35671e3c035bdf64e8b4a0528c}{CSR}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\Hypertarget{struct_c_o_m_p___common___type_def_ab5d98b35671e3c035bdf64e8b4a0528c}\index{COMP\_Common\_TypeDef@{COMP\_Common\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!COMP\_Common\_TypeDef@{COMP\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \label{struct_c_o_m_p___common___type_def_ab5d98b35671e3c035bdf64e8b4a0528c} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t COMP\+\_\+\+Common\+\_\+\+Type\+Def\+::\+CSR}

COMP control and status register, used for bits common to several COMP instances, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
