EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# AP1117-15-regul
#
DEF AP1117-15-regul U 0 10 Y Y 1 F N
F0 "U" -150 125 50 H V C CNN
F1 "AP1117-15-regul" 0 125 50 H V L CNN
F2 "TO_SOT_Packages_SMD:SOT-223-3_TabPin2" 0 200 50 H I C CNN
F3 "" 100 -250 50 H I C CNN
$FPLIST
 SOT?223*TabPin2*
$ENDFPLIST
DRAW
S -200 -200 200 75 0 1 10 f
X GND 1 0 -300 100 U 50 50 1 1 W
X VO 2 300 0 100 L 50 50 1 1 P
X VI 3 -300 0 100 R 50 50 1 1 W
ENDDRAW
ENDDEF
#
# C-device
#
DEF C-device C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "C-device" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Crystal-device
#
DEF Crystal-device Y 0 40 N N 1 F N
F0 "Y" 0 150 50 H V C CNN
F1 "Crystal-device" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 Crystal*
$ENDFPLIST
DRAW
S -45 100 45 -100 0 1 12 N
P 2 0 1 0 -100 0 -75 0 N
P 2 0 1 20 -75 -50 -75 50 N
P 2 0 1 20 75 -50 75 50 N
P 2 0 1 0 100 0 75 0 N
X 1 1 -150 0 50 R 50 50 1 1 P
X 2 2 150 0 50 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# L-device
#
DEF L-device L 0 40 N N 1 F N
F0 "L" -50 0 50 V V C CNN
F1 "L-device" 75 0 50 V V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 Choke_*
 *Coil*
 Inductor_*
 L_*
$ENDFPLIST
DRAW
A 0 -75 25 -899 899 0 1 0 N 0 -100 0 -50
A 0 -25 25 -899 899 0 1 0 N 0 -50 0 0
A 0 25 25 -899 899 0 1 0 N 0 0 0 50
A 0 75 25 -899 899 0 1 0 N 0 50 0 100
X 1 1 0 150 50 D 50 50 1 1 P
X 2 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# LED-device
#
DEF LED-device D 0 40 N N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "LED-device" 0 -100 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 LED*
 LED_SMD:*
 LED_THT:*
$ENDFPLIST
DRAW
P 2 0 1 8 -50 -50 -50 50 N
P 2 0 1 0 -50 0 50 0 N
P 4 0 1 8 50 -50 50 50 -50 0 50 -50 N
P 5 0 1 0 -120 -30 -180 -90 -150 -90 -180 -90 -180 -60 N
P 5 0 1 0 -70 -30 -130 -90 -100 -90 -130 -90 -130 -60 N
X K 1 -150 0 100 R 50 50 1 1 P
X A 2 150 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# R-device
#
DEF R-device R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "R-device" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# STM32F303VETx-MCU_ST_STM32
#
DEF STM32F303VETx-MCU_ST_STM32 U 0 40 Y Y 1 L N
F0 "U" -5400 2825 50 H V L BNN
F1 "STM32F303VETx-MCU_ST_STM32" 5400 2825 50 H V R BNN
F2 "LQFP100" 5400 2775 50 H I R TNN
F3 "" 0 0 50 H I C CNN
DRAW
S -5400 -2700 5400 2800 0 1 10 f
X PE2/ADC3_EXTI2/ADC4_EXTI2/FMC_A23/SPI4_SCK/SYS_TRACECK/TIM20_CH1/TIM3_CH1/TSC_G7_IO1 1 -5600 600 200 R 50 50 1 1 B
X PF9/DAC1_EXTI9/FMC_CD/SPI2_SCK/TIM15_CH1/TIM20_BKIN 10 -5600 1100 200 R 50 50 1 1 B
X VDD 100 100 3000 200 D 50 50 1 1 W
X PF10/FMC_INTR/SPI2_SCK/TIM15_CH2/TIM20_BKIN2 11 -5600 1000 200 R 50 50 1 1 B
X PF0/I2C2_SDA/I2S2_WS/RCC_OSC_IN/SPI2_NSS/TIM1_CH3N 12 -5600 1500 200 R 50 50 1 1 I
X PF1/I2C2_SCL/I2S2_CK/RCC_OSC_OUT/SPI2_SCK 13 -5600 1400 200 R 50 50 1 1 I
X NRST 14 -5600 2500 200 R 50 50 1 1 I
X ADC1_IN6/ADC2_IN6/COMP7_INM/TIM1_CH1/PC0 15 5600 -900 200 L 50 50 1 1 B
X ADC1_IN7/ADC2_IN7/COMP7_INP/TIM1_CH2/PC1 16 5600 -1000 200 L 50 50 1 1 B
X ADC1_IN8/ADC2_IN8/ADC3_EXTI2/ADC4_EXTI2/COMP7_OUT/TIM1_CH3/PC2 17 5600 -1100 200 L 50 50 1 1 B
X ADC1_IN9/ADC2_IN9/TIM1_BKIN2/TIM1_CH4/PC3 18 5600 -1200 200 L 50 50 1 1 B
X PF2/ADC1_IN10/ADC2_IN10/ADC3_EXTI2/ADC4_EXTI2/FMC_A2/TIM20_CH3 19 -5600 1300 200 R 50 50 1 1 B
X PE3/FMC_A19/SPI4_NSS/SYS_TRACED0/TIM20_CH2/TIM3_CH2/TSC_G7_IO2 2 -5600 500 200 R 50 50 1 1 B
X VSSA 20 200 -2900 200 U 50 50 1 1 W
X VREF+ 21 -5600 2000 200 R 50 50 1 1 W
X VDDA 22 200 3000 200 D 50 50 1 1 W
X ADC1_IN1/COMP1_INM/COMP1_OUT/RTC_TAMP2/SYS_WKUP1/TIM2_CH1/TIM2_ETR/TIM8_BKIN/TIM8_ETR/TSC_G1_IO1/USART2_CTS/PA0 23 5600 2500 200 L 50 50 1 1 B
X ADC1_IN2/COMP1_INP/OPAMP1_VINP/OPAMP1_VINP_SEC/OPAMP3_VINP/OPAMP3_VINP_SEC/RTC_REFIN/TIM15_CH1N/TIM2_CH2/TSC_G1_IO2/USART2_DE/USART2_RTS/PA1 24 5600 2400 200 L 50 50 1 1 B
X ADC1_IN3/ADC3_EXTI2/ADC4_EXTI2/COMP2_INM/COMP2_OUT/OPAMP1_VOUT/TIM15_CH1/TIM2_CH3/TSC_G1_IO3/USART2_TX/PA2 25 5600 2300 200 L 50 50 1 1 B
X ADC1_IN4/OPAMP1_VINM/OPAMP1_VINM_SEC/OPAMP1_VINP/OPAMP1_VINP_SEC/TIM15_CH2/TIM2_CH4/TSC_G1_IO4/USART2_RX/PA3 26 5600 2200 200 L 50 50 1 1 B
X VSS 27 -200 -2900 200 U 50 50 1 1 W
X VDD 28 -200 3000 200 D 50 50 1 1 W
X ADC2_IN1/COMP1_INM/COMP2_INM/COMP3_INM/COMP4_INM/COMP5_INM/COMP6_INM/COMP7_INM/DAC1_OUT1/I2S3_WS/OPAMP4_VINP/OPAMP4_VINP_SEC/SPI1_NSS/SPI3_NSS/TIM3_CH2/TSC_G2_IO1/USART2_CK/PA4 29 5600 2100 200 L 50 50 1 1 B
X PE4/FMC_A20/SPI4_NSS/SYS_TRACED1/TIM20_CH1N/TIM3_CH3/TSC_G7_IO3 3 -5600 400 200 R 50 50 1 1 B
X ADC2_IN2/COMP1_INM/COMP2_INM/COMP3_INM/COMP4_INM/COMP5_INM/COMP6_INM/COMP7_INM/DAC1_OUT2/OPAMP1_VINP/OPAMP1_VINP_SEC/OPAMP2_VINM/OPAMP2_VINM_SEC/OPAMP3_VINP/OPAMP3_VINP_SEC/SPI1_SCK/TIM2_CH1/TIM2_ETR/TSC_G2_IO2/PA5 30 5600 2000 200 L 50 50 1 1 B
X ADC2_IN3/COMP1_OUT/OPAMP2_VOUT/SPI1_MISO/TIM16_CH1/TIM1_BKIN/TIM3_CH1/TIM8_BKIN/TSC_G2_IO3/PA6 31 5600 1900 200 L 50 50 1 1 B
X ADC2_IN4/COMP2_INP/OPAMP1_VINP/OPAMP1_VINP_SEC/OPAMP2_VINP/OPAMP2_VINP_SEC/SPI1_MOSI/TIM17_CH1/TIM1_CH1N/TIM3_CH2/TIM8_CH1N/TSC_G2_IO4/PA7 32 5600 1800 200 L 50 50 1 1 B
X ADC2_IN5/TIM1_ETR/USART1_TX/PC4 33 5600 -1300 200 L 50 50 1 1 B
X ADC2_IN11/OPAMP1_VINM/OPAMP1_VINM_SEC/OPAMP2_VINM/OPAMP2_VINM_SEC/TIM15_BKIN/TSC_G3_IO1/USART1_RX/PC5 34 5600 -1400 200 L 50 50 1 1 B
X ADC3_IN12/COMP4_INP/OPAMP2_VINP/OPAMP2_VINP_SEC/OPAMP3_VINP/OPAMP3_VINP_SEC/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/TSC_G3_IO2/PB0 35 5600 800 200 L 50 50 1 1 B
X ADC3_IN1/COMP4_OUT/OPAMP3_VOUT/TIM1_CH3N/TIM3_CH4/TIM8_CH3N/TSC_G3_IO3/PB1 36 5600 700 200 L 50 50 1 1 B
X ADC2_IN12/ADC3_EXTI2/ADC4_EXTI2/COMP4_INM/OPAMP3_VINM/OPAMP3_VINM_SEC/TSC_G3_IO4/PB2 37 5600 600 200 L 50 50 1 1 B
X PE7/ADC3_IN13/FMC_D4/FMC_DA4/TIM1_ETR 38 -5600 100 200 R 50 50 1 1 B
X PE8/ADC3_IN6/ADC4_IN6/COMP4_INM/FMC_D5/FMC_DA5/TIM1_CH1N 39 -5600 0 200 R 50 50 1 1 B
X PE5/FMC_A21/SPI4_MISO/SYS_TRACED2/TIM20_CH2N/TIM3_CH4/TSC_G7_IO4 4 -5600 300 200 R 50 50 1 1 B
X PE9/ADC3_IN2/DAC1_EXTI9/FMC_D6/FMC_DA6/TIM1_CH1 40 -5600 -100 200 R 50 50 1 1 B
X PE10/ADC3_IN14/FMC_D7/FMC_DA7/TIM1_CH2N 41 -5600 -200 200 R 50 50 1 1 B
X PE11/ADC1_EXTI11/ADC2_EXTI11/ADC3_IN15/FMC_D8/FMC_DA8/SPI4_NSS/TIM1_CH2 42 -5600 -300 200 R 50 50 1 1 B
X PE12/ADC3_IN16/FMC_D9/FMC_DA9/SPI4_SCK/TIM1_CH3N 43 -5600 -400 200 R 50 50 1 1 B
X PE13/ADC3_IN3/FMC_D10/FMC_DA10/SPI4_MISO/TIM1_CH3 44 -5600 -500 200 R 50 50 1 1 B
X PE14/ADC4_IN1/FMC_D11/FMC_DA11/SPI4_MOSI/TIM1_BKIN2/TIM1_CH4 45 -5600 -600 200 R 50 50 1 1 B
X PE15/ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/ADC4_EXTI15/ADC4_IN2/FMC_D12/FMC_DA12/TIM1_BKIN/USART3_RX 46 -5600 -700 200 R 50 50 1 1 B
X COMP5_INM/OPAMP3_VINM/OPAMP3_VINM_SEC/OPAMP4_VINM/OPAMP4_VINM_SEC/TIM2_CH3/TSC_SYNC/USART3_TX/PB10 47 5600 -200 200 L 50 50 1 1 B
X ADC1_EXTI11/ADC1_IN14/ADC2_EXTI11/ADC2_IN14/COMP6_INP/OPAMP4_VINP/OPAMP4_VINP_SEC/TIM2_CH4/TSC_G6_IO1/USART3_RX/PB11 48 5600 -300 200 L 50 50 1 1 B
X VSS 49 -100 -2900 200 U 50 50 1 1 W
X PE6/FMC_A22/RTC_TAMP3/SPI4_MOSI/SYS_TRACED3/SYS_WKUP3/TIM20_CH3N 5 -5600 200 200 R 50 50 1 1 B
X VDD 50 -100 3000 200 D 50 50 1 1 W
X ADC4_IN3/COMP3_INM/I2C2_SMBA/I2S2_WS/OPAMP4_VOUT/SPI2_NSS/TIM1_BKIN/TSC_G6_IO2/USART3_CK/PB12 51 5600 -400 200 L 50 50 1 1 B
X ADC3_IN5/COMP5_INP/I2S2_CK/OPAMP3_VINP/OPAMP3_VINP_SEC/OPAMP4_VINP/OPAMP4_VINP_SEC/SPI2_SCK/TIM1_CH1N/TSC_G6_IO3/USART3_CTS/PB13 52 5600 -500 200 L 50 50 1 1 B
X ADC4_IN4/COMP3_INP/I2S2_ext_SD/OPAMP2_VINP/OPAMP2_VINP_SEC/SPI2_MISO/TIM15_CH1/TIM1_CH2N/TSC_G6_IO4/USART3_DE/USART3_RTS/PB14 53 5600 -600 200 L 50 50 1 1 B
X ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/ADC4_EXTI15/ADC4_IN5/COMP6_INM/I2S2_SD/RTC_REFIN/SPI2_MOSI/TIM15_CH1N/TIM15_CH2/TIM1_CH3N/PB15 54 5600 -700 200 L 50 50 1 1 B
X PD8/ADC4_IN12/FMC_D13/FMC_DA13/OPAMP4_VINM/OPAMP4_VINM_SEC/USART3_TX 55 -5600 -1700 200 R 50 50 1 1 B
X PD9/ADC4_IN13/DAC1_EXTI9/FMC_D14/FMC_DA14/USART3_RX 56 -5600 -1800 200 R 50 50 1 1 B
X PD10/ADC3_IN7/ADC4_IN7/COMP6_INM/FMC_D15/FMC_DA15/USART3_CK 57 -5600 -1900 200 R 50 50 1 1 B
X PD11/ADC1_EXTI11/ADC2_EXTI11/ADC3_IN8/ADC4_IN8/FMC_A16/FMC_CLE/OPAMP4_VINP/OPAMP4_VINP_SEC/USART3_CTS 58 -5600 -2000 200 R 50 50 1 1 B
X PD12/ADC3_IN9/ADC4_IN9/FMC_A17/FMC_ALE/TIM4_CH1/TSC_G8_IO1/USART3_DE/USART3_RTS 59 -5600 -2100 200 R 50 50 1 1 B
X VBAT 6 -5600 2100 200 R 50 50 1 1 W
X PD13/ADC3_IN10/ADC4_IN10/COMP5_INM/FMC_A18/TIM4_CH2/TSC_G8_IO2 60 -5600 -2200 200 R 50 50 1 1 B
X PD14/ADC3_IN11/ADC4_IN11/FMC_D0/FMC_DA0/OPAMP2_VINP/OPAMP2_VINP_SEC/TIM4_CH3/TSC_G8_IO3 61 -5600 -2300 200 R 50 50 1 1 B
X PD15/ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/ADC4_EXTI15/COMP3_INM/FMC_D1/FMC_DA1/SPI2_NSS/TIM4_CH4/TSC_G8_IO4 62 -5600 -2400 200 R 50 50 1 1 B
X COMP6_OUT/I2S2_MCK/TIM3_CH1/TIM8_CH1/PC6 63 5600 -1500 200 L 50 50 1 1 B
X COMP5_OUT/I2S3_MCK/TIM3_CH2/TIM8_CH2/PC7 64 5600 -1600 200 L 50 50 1 1 B
X COMP3_OUT/TIM3_CH3/TIM8_CH3/PC8 65 5600 -1700 200 L 50 50 1 1 B
X DAC1_EXTI9/I2C3_SDA/I2S_CKIN/TIM3_CH4/TIM8_BKIN2/TIM8_CH4/PC9 66 5600 -1800 200 L 50 50 1 1 B
X COMP3_OUT/I2C2_SMBA/I2C3_SCL/I2S2_MCK/RCC_MCO/TIM1_CH1/TIM4_ETR/USART1_CK/PA8 67 5600 1700 200 L 50 50 1 1 B
X COMP5_OUT/DAC1_EXTI9/I2C2_SCL/I2C3_SMBA/I2S3_MCK/TIM15_BKIN/TIM1_CH2/TIM2_CH3/TSC_G4_IO1/USART1_TX/PA9 68 5600 1600 200 L 50 50 1 1 B
X COMP6_OUT/I2C2_SDA/I2S2_ext_SD/SPI2_MISO/TIM17_BKIN/TIM1_CH3/TIM2_CH4/TIM8_BKIN/TSC_G4_IO2/USART1_RX/PA10 69 5600 1500 200 L 50 50 1 1 B
X RTC_OUT_ALARM/RTC_OUT_CALIB/RTC_TAMP1/RTC_TS/SYS_WKUP2/TIM1_CH1N/PC13 7 5600 -2200 200 L 50 50 1 1 B
X ADC1_EXTI11/ADC2_EXTI11/CAN_RX/COMP1_OUT/I2S2_SD/SPI2_MOSI/TIM1_BKIN2/TIM1_CH1N/TIM1_CH4/TIM4_CH1/USART1_CTS/USB_DM/PA11 70 5600 1400 200 L 50 50 1 1 B
X CAN_TX/COMP2_OUT/I2S_CKIN/TIM16_CH1/TIM1_CH2N/TIM1_ETR/TIM4_CH2/USART1_DE/USART1_RTS/USB_DP/PA12 71 5600 1300 200 L 50 50 1 1 B
X IR_OUT/SYS_JTMS-SWDIO/TIM16_CH1N/TIM4_CH3/TSC_G4_IO3/USART3_CTS/PA13 72 5600 1200 200 L 50 50 1 1 B
X PF6/FMC_NIORD/I2C2_SCL/TIM4_CH4/USART3_DE/USART3_RTS 73 -5600 1200 200 R 50 50 1 1 B
X VSS 74 0 -2900 200 U 50 50 1 1 W
X VDD 75 0 3000 200 D 50 50 1 1 W
X I2C1_SDA/SYS_JTCK-SWCLK/TIM1_BKIN/TIM8_CH2/TSC_G4_IO4/USART2_TX/PA14 76 5600 1100 200 L 50 50 1 1 B
X ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/ADC4_EXTI15/I2C1_SCL/I2S3_WS/SPI1_NSS/SPI3_NSS/SYS_JTDI/TIM1_BKIN/TIM2_CH1/TIM2_ETR/TIM8_CH1/TSC_SYNC/USART2_RX/PA15 77 5600 1000 200 L 50 50 1 1 B
X I2S3_CK/SPI3_SCK/TIM8_CH1N/UART4_TX/USART3_TX/PC10 78 5600 -1900 200 L 50 50 1 1 B
X ADC1_EXTI11/ADC2_EXTI11/I2S3_ext_SD/SPI3_MISO/TIM8_CH2N/UART4_RX/USART3_RX/PC11 79 5600 -2000 200 L 50 50 1 1 B
X RCC_OSC32_IN/PC14 8 5600 -2300 200 L 50 50 1 1 B
X I2S3_SD/SPI3_MOSI/TIM8_CH3N/UART5_TX/USART3_CK/PC12 80 5600 -2100 200 L 50 50 1 1 B
X PD0/CAN_RX/FMC_D2/FMC_DA2 81 -5600 -900 200 R 50 50 1 1 B
X PD1/CAN_TX/FMC_D3/FMC_DA3/TIM8_BKIN2/TIM8_CH4 82 -5600 -1000 200 R 50 50 1 1 B
X PD2/ADC3_EXTI2/ADC4_EXTI2/TIM3_ETR/TIM8_BKIN/UART5_RX 83 -5600 -1100 200 R 50 50 1 1 B
X PD3/FMC_CLK/TIM2_CH1/TIM2_ETR/USART2_CTS 84 -5600 -1200 200 R 50 50 1 1 B
X PD4/FMC_NOE/TIM2_CH2/USART2_DE/USART2_RTS 85 -5600 -1300 200 R 50 50 1 1 B
X PD5/FMC_NWE/USART2_TX 86 -5600 -1400 200 R 50 50 1 1 B
X PD6/FMC_NWAIT/TIM2_CH4/USART2_RX 87 -5600 -1500 200 R 50 50 1 1 B
X PD7/FMC_NCE2/FMC_NE1/TIM2_CH3/USART2_CK 88 -5600 -1600 200 R 50 50 1 1 B
X I2S3_CK/SPI1_SCK/SPI3_SCK/SYS_JTDO-TRACESWO/TIM2_CH2/TIM3_ETR/TIM4_ETR/TIM8_CH1N/TSC_G5_IO1/USART2_TX/PB3 89 5600 500 200 L 50 50 1 1 B
X ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/ADC4_EXTI15/RCC_OSC32_OUT/PC15 9 5600 -2400 200 L 50 50 1 1 B
X I2S3_ext_SD/SPI1_MISO/SPI3_MISO/SYS_NJTRST/TIM16_CH1/TIM17_BKIN/TIM3_CH1/TIM8_CH2N/TSC_G5_IO2/USART2_RX/PB4 90 5600 400 200 L 50 50 1 1 B
X I2C1_SMBA/I2C3_SDA/I2S3_SD/SPI1_MOSI/SPI3_MOSI/TIM16_BKIN/TIM17_CH1/TIM3_CH2/TIM8_CH3N/USART2_CK/PB5 91 5600 300 200 L 50 50 1 1 B
X I2C1_SCL/TIM16_CH1N/TIM4_CH1/TIM8_BKIN2/TIM8_CH1/TIM8_ETR/TSC_G5_IO3/USART1_TX/PB6 92 5600 200 200 L 50 50 1 1 B
X FMC_NL/I2C1_SDA/TIM17_CH1N/TIM3_CH4/TIM4_CH2/TIM8_BKIN/TSC_G5_IO4/USART1_RX/PB7 93 5600 100 200 L 50 50 1 1 B
X BOOT0 94 -5600 2300 200 R 50 50 1 1 I
X CAN_RX/COMP1_OUT/I2C1_SCL/TIM16_CH1/TIM1_BKIN/TIM4_CH3/TIM8_CH2/TSC_SYNC/USART3_RX/PB8 95 5600 0 200 L 50 50 1 1 B
X CAN_TX/COMP2_OUT/DAC1_EXTI9/I2C1_SDA/IR_OUT/TIM17_CH1/TIM4_CH4/TIM8_CH3/USART3_TX/PB9 96 5600 -100 200 L 50 50 1 1 B
X PE0/FMC_NBL0/TIM16_CH1/TIM20_ETR/TIM4_ETR/USART1_TX 97 -5600 800 200 R 50 50 1 1 B
X PE1/FMC_NBL1/TIM17_CH1/TIM20_CH4/USART1_RX 98 -5600 700 200 R 50 50 1 1 B
X VSS 99 100 -2900 200 U 50 50 1 1 W
ENDDRAW
ENDDEF
#
#End Library
