{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763929429562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763929429563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 23 14:23:49 2025 " "Processing started: Sun Nov 23 14:23:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763929429563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763929429563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off break -c break " "Command: quartus_map --read_settings_files=on --write_settings_files=off break -c break" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763929429563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763929430229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763929430229 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break break.v(9) " "Verilog HDL Declaration warning at break.v(9): \"break\" is SystemVerilog-2005 keyword" {  } { { "break.v" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/IR_Sensor/break.v" 9 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1763929435336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "break.v 2 2 " "Found 2 design units, including 2 entities, in source file break.v" { { "Info" "ISGN_ENTITY_NAME" "1 break " "Found entity 1: break" {  } { { "break.v" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/IR_Sensor/break.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763929435337 ""} { "Info" "ISGN_ENTITY_NAME" "2 SlowClock " "Found entity 2: SlowClock" {  } { { "break.v" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/IR_Sensor/break.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763929435337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763929435337 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "break " "Elaborating entity \"break\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763929435562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SlowClock SlowClock:U1 " "Elaborating entity \"SlowClock\" for hierarchy \"SlowClock:U1\"" {  } { { "break.v" "U1" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/IR_Sensor/break.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763929435568 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1Hz break.v(69) " "Verilog HDL or VHDL warning at break.v(69): object \"clk_1Hz\" assigned a value but never read" {  } { { "break.v" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/IR_Sensor/break.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763929435568 "|break|SlowClock:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 break.v(77) " "Verilog HDL assignment warning at break.v(77): truncated value with size 32 to match size of target (28)" {  } { { "break.v" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/IR_Sensor/break.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763929435568 "|break|SlowClock:U1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1763929436357 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763929436558 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763929436558 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763929436588 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763929436588 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763929436588 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763929436588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763929436600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 23 14:23:56 2025 " "Processing ended: Sun Nov 23 14:23:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763929436600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763929436600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763929436600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763929436600 ""}
