#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-476-gac87138)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x23a3750 .scope module, "testFIFO" "testFIFO" 2 5;
 .timescale -9 -12;
v0x23e2290_0 .net "almost_empty", 0 0, v0x23e14a0_0;  1 drivers
v0x23e2380_0 .net "almost_full", 0 0, v0x23e1580_0;  1 drivers
v0x23e2450_0 .var "clk", 0 0;
v0x23e2520_0 .var "data_a", 3 0;
v0x23e25c0_0 .net "empty", 0 0, v0x23e19c0_0;  1 drivers
v0x23e26b0_0 .net "error", 0 0, v0x23e1a80_0;  1 drivers
v0x23e2780_0 .net "full", 0 0, v0x23e1b40_0;  1 drivers
v0x23e2850_0 .var "pop", 0 0;
v0x23e2940_0 .var "push", 0 0;
v0x23e2a70_0 .net "q_b", 3 0, v0x23e1010_0;  1 drivers
v0x23e2b60_0 .var "reset", 0 0;
S_0x23a33a0 .scope module, "fifo" "FIFO" 2 18, 3 4 0, S_0x23a3750;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "data_a"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /OUTPUT 4 "q_b"
    .port_info 6 /OUTPUT 1 "error"
    .port_info 7 /OUTPUT 1 "full"
    .port_info 8 /OUTPUT 1 "empty"
    .port_info 9 /OUTPUT 1 "almost_full"
    .port_info 10 /OUTPUT 1 "almost_empty"
v0x23e14a0_0 .var "almost_empty", 0 0;
v0x23e1580_0 .var "almost_full", 0 0;
v0x23e1640_0 .net "clk", 0 0, v0x23e2450_0;  1 drivers
v0x23e1710_0 .var "contadorR", 3 0;
v0x23e17b0_0 .var "contadorW", 3 0;
v0x23e18e0_0 .net "data_a", 3 0, v0x23e2520_0;  1 drivers
v0x23e19c0_0 .var "empty", 0 0;
v0x23e1a80_0 .var "error", 0 0;
v0x23e1b40_0 .var "full", 0 0;
v0x23e1c90_0 .net "pop", 0 0, v0x23e2850_0;  1 drivers
v0x23e1d30_0 .net "push", 0 0, v0x23e2940_0;  1 drivers
v0x23e1e00_0 .net "q_b", 3 0, v0x23e1010_0;  alias, 1 drivers
v0x23e1ed0_0 .net "reset", 0 0, v0x23e2b60_0;  1 drivers
v0x23e1f70_0 .var "vueltaR", 0 0;
v0x23e2010_0 .var "vueltaW", 0 0;
L_0x23e2c00 .part v0x23e2520_0, 0, 3;
L_0x23e2cf0 .part v0x23e17b0_0, 0, 3;
L_0x23e2d90 .part v0x23e1710_0, 0, 3;
S_0x23a3060 .scope module, "ram" "DRAM1" 3 17, 4 1 0, S_0x23a33a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "data_a"
    .port_info 1 /INPUT 3 "addr_a"
    .port_info 2 /INPUT 3 "addr_b"
    .port_info 3 /INPUT 1 "we_a"
    .port_info 4 /INPUT 1 "re_b"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /OUTPUT 4 "q_b"
v0x23a2900_0 .net "addr_a", 2 0, L_0x23e2cf0;  1 drivers
v0x23e0d80_0 .net "addr_b", 2 0, L_0x23e2d90;  1 drivers
v0x23e0e60_0 .net "clk", 0 0, v0x23e2450_0;  alias, 1 drivers
v0x23e0f30_0 .net "data_a", 2 0, L_0x23e2c00;  1 drivers
v0x23e1010_0 .var "q_b", 3 0;
v0x23e1140 .array "ram", 0 7, 3 0;
v0x23e1200_0 .net "re_b", 0 0, v0x23e2850_0;  alias, 1 drivers
v0x23e12c0_0 .net "we_a", 0 0, v0x23e2940_0;  alias, 1 drivers
E_0x23c1cb0 .event posedge, v0x23e0e60_0;
    .scope S_0x23a3060;
T_0 ;
    %wait E_0x23c1cb0;
    %load/vec4 v0x23e12c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x23e0f30_0;
    %pad/u 4;
    %load/vec4 v0x23a2900_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x23e1140, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x23a3060;
T_1 ;
    %wait E_0x23c1cb0;
    %load/vec4 v0x23e1200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x23e0d80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x23e1140, 4;
    %assign/vec4 v0x23e1010_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x23a33a0;
T_2 ;
    %wait E_0x23c1cb0;
    %load/vec4 v0x23e1ed0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x23e1710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e1f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23e19c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e1b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e1580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e14a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e1a80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x23e17b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e2010_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x23e1710_0;
    %load/vec4 v0x23e17b0_0;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x23e1f70_0;
    %load/vec4 v0x23e2010_0;
    %cmp/e;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23e19c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e1b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e1580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e14a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e1a80_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e19c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23e1b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e1580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e14a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e1a80_0, 0;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x23e17b0_0;
    %load/vec4 v0x23e1710_0;
    %cmp/u;
    %jmp/0xz  T_2.6, 5;
    %load/vec4 v0x23e1f70_0;
    %load/vec4 v0x23e2010_0;
    %cmp/e;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e19c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e1b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e1580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e14a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23e1a80_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e19c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e1b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e1a80_0, 0;
    %load/vec4 v0x23e17b0_0;
    %pad/u 32;
    %addi 8, 0, 32;
    %load/vec4 v0x23e1710_0;
    %pad/u 32;
    %sub;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.10, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23e14a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e1580_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x23e17b0_0;
    %pad/u 32;
    %addi 8, 0, 32;
    %load/vec4 v0x23e1710_0;
    %pad/u 32;
    %sub;
    %cmpi/u 6, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.12, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e14a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23e1580_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e14a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e1580_0, 0;
T_2.13 ;
T_2.11 ;
T_2.9 ;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x23e1f70_0;
    %load/vec4 v0x23e2010_0;
    %cmp/e;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e19c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e1b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e1a80_0, 0;
    %load/vec4 v0x23e17b0_0;
    %pad/u 32;
    %load/vec4 v0x23e1710_0;
    %pad/u 32;
    %sub;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.16, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23e14a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e1580_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0x23e17b0_0;
    %pad/u 32;
    %load/vec4 v0x23e1710_0;
    %pad/u 32;
    %sub;
    %cmpi/u 6, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.18, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e14a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23e1580_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e14a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e1580_0, 0;
T_2.19 ;
T_2.17 ;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e19c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e1b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e1580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e14a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23e1a80_0, 0;
T_2.15 ;
T_2.7 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x23a33a0;
T_3 ;
    %wait E_0x23c1cb0;
    %load/vec4 v0x23e1d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x23e17b0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.2, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0x23e17b0_0;
    %addi 1, 0, 4;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v0x23e17b0_0, 0;
T_3.0 ;
    %load/vec4 v0x23e1c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x23e1710_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v0x23e1710_0;
    %addi 1, 0, 4;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %assign/vec4 v0x23e1710_0, 0;
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x23a3750;
T_4 ;
    %delay 4000, 0;
    %load/vec4 v0x23e2450_0;
    %inv;
    %store/vec4 v0x23e2450_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x23a3750;
T_5 ;
    %vpi_call 2 23 "$dumpfile", "gtkws/testFIFO.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x23a3750;
T_6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x23e2520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e2450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e2940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e2850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23e2b60_0, 0;
    %delay 4000, 0;
    %wait E_0x23c1cb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e2b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23e2940_0, 0;
    %delay 4000, 0;
    %wait E_0x23c1cb0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x23e2520_0, 0;
    %delay 4000, 0;
    %wait E_0x23c1cb0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x23e2520_0, 0;
    %delay 4000, 0;
    %wait E_0x23c1cb0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x23e2520_0, 0;
    %delay 4000, 0;
    %wait E_0x23c1cb0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x23e2520_0, 0;
    %delay 4000, 0;
    %wait E_0x23c1cb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23e2850_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x23e2520_0, 0;
    %delay 4000, 0;
    %wait E_0x23c1cb0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x23e2520_0, 0;
    %delay 4000, 0;
    %wait E_0x23c1cb0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x23e2520_0, 0;
    %delay 4000, 0;
    %wait E_0x23c1cb0;
    %delay 4000, 0;
    %wait E_0x23c1cb0;
    %delay 4000, 0;
    %wait E_0x23c1cb0;
    %delay 4000, 0;
    %wait E_0x23c1cb0;
    %vpi_call 2 95 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "TBFifo.v";
    "./FIFO.v";
    "./DRAM/DRAM1.v";
