Simulator report for COExp
Mon Sep 19 00:15:45 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 221 nodes    ;
; Simulation Coverage         ;      99.55 % ;
; Total Number of Transitions ; 2148         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Option                                                                                     ; Setting      ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Simulation mode                                                                            ; Functional   ; Timing        ;
; Start time                                                                                 ; 0 ns         ; 0 ns          ;
; Simulation results format                                                                  ; CVWF         ;               ;
; Vector input source                                                                        ; test_ALU.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On           ; On            ;
; Check outputs                                                                              ; Off          ; Off           ;
; Report simulation coverage                                                                 ; On           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On           ; On            ;
; Display missing 1-value coverage report                                                    ; On           ; On            ;
; Display missing 0-value coverage report                                                    ; On           ; On            ;
; Detect setup and hold time violations                                                      ; Off          ; Off           ;
; Detect glitches                                                                            ; Off          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off          ; Off           ;
; Generate Signal Activity File                                                              ; Off          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off          ; Off           ;
; Group bus channels in simulation results                                                   ; Off          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off          ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto         ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport    ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport    ; Transport     ;
+--------------------------------------------------------------------------------------------+--------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      99.55 % ;
; Total nodes checked                                 ; 221          ;
; Total output ports checked                          ; 221          ;
; Total output ports with complete 1/0-value coverage ; 220          ;
; Total output ports with no 1/0-value coverage       ; 0            ;
; Total output ports with no 1-value coverage         ; 0            ;
; Total output ports with no 0-value coverage         ; 1            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                    ; Output Port Name                                                                                             ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+
; |ALU|CF                                                                                                      ; |ALU|CF                                                                                                      ; pin_out          ;
; |ALU|inst14                                                                                                  ; |ALU|inst14                                                                                                  ; out0             ;
; |ALU|SEL[0]                                                                                                  ; |ALU|SEL[0]                                                                                                  ; out              ;
; |ALU|inst13                                                                                                  ; |ALU|inst13                                                                                                  ; out0             ;
; |ALU|DataA[7]                                                                                                ; |ALU|DataA[7]                                                                                                ; out              ;
; |ALU|DataA[6]                                                                                                ; |ALU|DataA[6]                                                                                                ; out              ;
; |ALU|DataA[5]                                                                                                ; |ALU|DataA[5]                                                                                                ; out              ;
; |ALU|DataA[4]                                                                                                ; |ALU|DataA[4]                                                                                                ; out              ;
; |ALU|DataA[3]                                                                                                ; |ALU|DataA[3]                                                                                                ; out              ;
; |ALU|DataA[2]                                                                                                ; |ALU|DataA[2]                                                                                                ; out              ;
; |ALU|DataA[1]                                                                                                ; |ALU|DataA[1]                                                                                                ; out              ;
; |ALU|DataA[0]                                                                                                ; |ALU|DataA[0]                                                                                                ; out              ;
; |ALU|DataB[7]                                                                                                ; |ALU|DataB[7]                                                                                                ; out              ;
; |ALU|DataB[6]                                                                                                ; |ALU|DataB[6]                                                                                                ; out              ;
; |ALU|DataB[5]                                                                                                ; |ALU|DataB[5]                                                                                                ; out              ;
; |ALU|DataB[4]                                                                                                ; |ALU|DataB[4]                                                                                                ; out              ;
; |ALU|DataB[3]                                                                                                ; |ALU|DataB[3]                                                                                                ; out              ;
; |ALU|DataB[2]                                                                                                ; |ALU|DataB[2]                                                                                                ; out              ;
; |ALU|DataB[1]                                                                                                ; |ALU|DataB[1]                                                                                                ; out              ;
; |ALU|DataB[0]                                                                                                ; |ALU|DataB[0]                                                                                                ; out              ;
; |ALU|SF                                                                                                      ; |ALU|SF                                                                                                      ; pin_out          ;
; |ALU|inst12                                                                                                  ; |ALU|inst12                                                                                                  ; out0             ;
; |ALU|F[7]                                                                                                    ; |ALU|F[7]                                                                                                    ; pin_out          ;
; |ALU|F[6]                                                                                                    ; |ALU|F[6]                                                                                                    ; pin_out          ;
; |ALU|F[5]                                                                                                    ; |ALU|F[5]                                                                                                    ; pin_out          ;
; |ALU|F[4]                                                                                                    ; |ALU|F[4]                                                                                                    ; pin_out          ;
; |ALU|F[3]                                                                                                    ; |ALU|F[3]                                                                                                    ; pin_out          ;
; |ALU|F[2]                                                                                                    ; |ALU|F[2]                                                                                                    ; pin_out          ;
; |ALU|F[1]                                                                                                    ; |ALU|F[1]                                                                                                    ; pin_out          ;
; |ALU|F[0]                                                                                                    ; |ALU|F[0]                                                                                                    ; pin_out          ;
; |ALU|ZF                                                                                                      ; |ALU|ZF                                                                                                      ; pin_out          ;
; |ALU|OF                                                                                                      ; |ALU|OF                                                                                                      ; pin_out          ;
; |ALU|inst9                                                                                                   ; |ALU|inst9                                                                                                   ; out0             ;
; |ALU|lpm_or0:inst6|lpm_or:lpm_or_component|or_node[0][1]                                                     ; |ALU|lpm_or0:inst6|lpm_or:lpm_or_component|or_node[0][1]                                                     ; out0             ;
; |ALU|lpm_or0:inst6|lpm_or:lpm_or_component|or_node[0][2]                                                     ; |ALU|lpm_or0:inst6|lpm_or:lpm_or_component|or_node[0][2]                                                     ; out0             ;
; |ALU|lpm_or0:inst6|lpm_or:lpm_or_component|or_node[0][3]                                                     ; |ALU|lpm_or0:inst6|lpm_or:lpm_or_component|or_node[0][3]                                                     ; out0             ;
; |ALU|lpm_or0:inst6|lpm_or:lpm_or_component|or_node[0][4]                                                     ; |ALU|lpm_or0:inst6|lpm_or:lpm_or_component|or_node[0][4]                                                     ; out0             ;
; |ALU|lpm_or0:inst6|lpm_or:lpm_or_component|or_node[0][5]                                                     ; |ALU|lpm_or0:inst6|lpm_or:lpm_or_component|or_node[0][5]                                                     ; out0             ;
; |ALU|lpm_or0:inst6|lpm_or:lpm_or_component|or_node[0][6]                                                     ; |ALU|lpm_or0:inst6|lpm_or:lpm_or_component|or_node[0][6]                                                     ; out0             ;
; |ALU|lpm_or0:inst6|lpm_or:lpm_or_component|or_node[0][7]                                                     ; |ALU|lpm_or0:inst6|lpm_or:lpm_or_component|or_node[0][7]                                                     ; out0             ;
; |ALU|lpm_and0:inst2|lpm_and:lpm_and_component|and_node[7][1]                                                 ; |ALU|lpm_and0:inst2|lpm_and:lpm_and_component|and_node[7][1]                                                 ; out0             ;
; |ALU|lpm_and0:inst2|lpm_and:lpm_and_component|and_node[6][1]                                                 ; |ALU|lpm_and0:inst2|lpm_and:lpm_and_component|and_node[6][1]                                                 ; out0             ;
; |ALU|lpm_and0:inst2|lpm_and:lpm_and_component|and_node[5][1]                                                 ; |ALU|lpm_and0:inst2|lpm_and:lpm_and_component|and_node[5][1]                                                 ; out0             ;
; |ALU|lpm_and0:inst2|lpm_and:lpm_and_component|and_node[4][1]                                                 ; |ALU|lpm_and0:inst2|lpm_and:lpm_and_component|and_node[4][1]                                                 ; out0             ;
; |ALU|lpm_and0:inst2|lpm_and:lpm_and_component|and_node[3][1]                                                 ; |ALU|lpm_and0:inst2|lpm_and:lpm_and_component|and_node[3][1]                                                 ; out0             ;
; |ALU|lpm_and0:inst2|lpm_and:lpm_and_component|and_node[2][1]                                                 ; |ALU|lpm_and0:inst2|lpm_and:lpm_and_component|and_node[2][1]                                                 ; out0             ;
; |ALU|lpm_and0:inst2|lpm_and:lpm_and_component|and_node[1][1]                                                 ; |ALU|lpm_and0:inst2|lpm_and:lpm_and_component|and_node[1][1]                                                 ; out0             ;
; |ALU|lpm_and0:inst2|lpm_and:lpm_and_component|and_node[0][1]                                                 ; |ALU|lpm_and0:inst2|lpm_and:lpm_and_component|and_node[0][1]                                                 ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~0                                     ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~0                                     ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~2                                     ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~2                                     ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~4                                     ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~4                                     ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~5                                     ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~5                                     ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~6                                     ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~6                                     ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~7                                     ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~7                                     ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]~0                        ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]~0                        ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~10                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~10                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~12                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~12                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~13                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~13                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~14                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~14                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~15                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~15                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~17                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~17                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]~1                        ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]~1                        ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]                          ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]                          ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~18                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~18                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~20                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~20                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~22                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~22                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~23                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~23                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~24                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~24                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~25                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~25                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~2                        ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~2                        ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~28                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~28                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~30                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~30                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~31                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~31                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~32                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~32                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~33                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~33                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~35                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~35                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~3                        ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~3                        ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]                          ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]                          ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~36                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~36                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~38                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~38                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~40                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~40                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~41                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~41                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~42                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~42                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~43                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~43                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]~4                        ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]~4                        ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~46                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~46                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~48                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~48                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~49                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~49                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~50                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~50                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~51                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~51                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~53                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~53                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]~5                        ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]~5                        ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]                          ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]                          ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~54                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~54                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~56                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~56                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~58                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~58                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~59                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~59                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~60                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~60                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~61                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~61                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]~6                        ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]~6                        ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~64                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~64                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~66                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~66                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~67                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~67                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~68                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~68                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~69                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~69                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~71                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~71                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]~7                        ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]~7                        ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]                          ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]                          ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~72                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~72                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~74                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~74                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~76                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~76                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~77                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~77                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~78                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~78                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~79                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~79                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]~8                        ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]~8                        ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~82                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~82                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~84                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~84                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~85                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~85                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~86                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~86                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~87                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~87                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~89                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~89                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]~9                        ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]~9                        ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]                          ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]                          ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~90                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~90                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~92                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~92                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~94                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~94                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~95                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~95                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~96                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~96                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~97                                    ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~97                                    ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]~10                       ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]~10                       ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~100                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~100                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~102                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~102                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~103                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~103                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~104                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~104                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~105                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~105                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~107                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~107                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]~11                       ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]~11                       ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]                          ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]                          ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~108                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~108                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~110                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~110                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~112                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~112                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~113                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~113                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~114                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~114                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~115                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~115                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~12                       ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~12                       ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~118                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~118                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~120                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~120                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~121                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~121                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~122                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~122                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~123                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~123                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~125                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~125                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~13                       ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~13                       ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]                          ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]                          ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~126                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~126                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~128                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~128                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~130                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~130                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~131                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~131                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~132                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~132                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~133                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~133                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]~14                       ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]~14                       ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~136                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~136                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~138                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~138                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~139                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~139                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~140                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~140                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~141                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~141                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~143                                   ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~143                                   ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]~15                       ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]~15                       ; out0             ;
; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]                          ; |ALU|lpm_mux3:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]                          ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~2      ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~2      ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~3      ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~3      ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~4      ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~4      ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~5      ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~5      ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~6      ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~6      ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~7      ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~7      ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~8      ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~8      ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~9      ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~9      ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~10     ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~10     ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~13     ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~13     ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~14     ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|_~14     ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|overflow ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|overflow ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~0   ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~0   ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~1   ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~1   ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~2   ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~2   ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~3   ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~3   ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~4   ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~4   ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~5   ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~5   ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~6   ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~6   ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~7   ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~7   ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~8   ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~8   ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~9   ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~9   ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~10  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~10  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~11  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~11  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~12  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~12  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~13  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~13  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~14  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~14  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~15  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~15  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~16  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~16  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~17  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~17  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~18  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~18  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~19  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~19  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~20  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~20  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~21  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~21  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~22  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~22  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~23  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~23  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~24  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~24  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~25  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~25  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~26  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~26  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~27  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~27  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~28  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~28  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~29  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~29  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~30  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~30  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~31  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~31  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~32  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~32  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~33  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~33  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~34  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~34  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~35  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~35  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~36  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~36  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~37  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~37  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~38  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~38  ; out0             ;
; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~39  ; |ALU|Plus_Minus:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_q4i:auto_generated|op_1~39  ; out0             ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------+
; Missing 1-Value Coverage                        ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------+
; Missing 0-Value Coverage                          ;
+-------------+------------------+------------------+
; Node Name   ; Output Port Name ; Output Port Type ;
+-------------+------------------+------------------+
; |ALU|SEL[1] ; |ALU|SEL[1]      ; out              ;
+-------------+------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Sep 19 00:15:45 2022
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off COExp -c COExp
Info: Using vector source file "E:/Computer Component Experiments/test_ALU.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      99.55 %
Info: Number of transitions in simulation is 2148
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Mon Sep 19 00:15:45 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


