#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Jul 30 09:42:08 2024
# Process ID: 181388
# Current directory: /home/nothon/fpga2C
# Command line: vivado
# Log file: /home/nothon/fpga2C/vivado.log
# Journal file: /home/nothon/fpga2C/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :3500.000 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :21474 MB
# Total Virtual     :29465 MB
# Available Virtual :23032 MB
#-----------------------------------------------------------
start_gui
open_project /home/nothon/fpga2C/ZTurnV2/ZTurnV2.xpr
open_run impl_1
update_compile_order -fileset sources_1
close_design
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
delete_bd_objs [get_bd_nets IBUF_DS_N_0_3] [get_bd_nets IBUF_DS_P_0_3] [get_bd_cells lvds_clkin_1_ibuf]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property location {1 131 1713} [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_cells clk_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property location {1 140 1709} [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {27.770000000000003} \
  CONFIG.CLKOUT1_JITTER {77.809} \
  CONFIG.CLKOUT1_PHASE_ERROR {80.292} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {360} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {2.750} \
  CONFIG.MMCM_CLKIN1_PERIOD {2.778} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {2.750} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.PRIM_IN_FREQ {360.000} \
  CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} \
] [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_ports lvds_clk_1_n] [get_bd_pins clk_wiz_0/clk_in1_n]
connect_bd_net [get_bd_ports lvds_clk_1_p] [get_bd_pins clk_wiz_0/clk_in1_p]
save_bd_design
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins fifo_generator_1/clk]
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {360.000} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {360.000} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {360.000} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {360.000} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {360.000} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {360.000} \
  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {360.000} \
  CONFIG.USE_FREQ_SYNTH {false} \
] [get_bd_cells clk_wiz_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {1 118 1767} [get_bd_cells util_vector_logic_0]
set_property -dict [list \
  CONFIG.C_OPERATION {not} \
  CONFIG.C_SIZE {1} \
] [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins clk_wiz_0/reset]
connect_bd_net [get_bd_pins util_vector_logic_0/Op1] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
save_bd_design
validate_bd_design
save_bd_design
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
catch { config_ip_cache -export [get_ips -all main_design_clk_wiz_0_1] }
catch { config_ip_cache -export [get_ips -all main_design_util_vector_logic_0_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slid_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_2] }
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
launch_runs main_design_clk_wiz_0_1_synth_1 -jobs 4
wait_on_run main_design_clk_wiz_0_1_synth_1
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
