ncverilog(64): 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Nov 30, 2019 at 18:22:39 CST
ncverilog
	-f sim.f
		test_top.v
		../hdl/Convnet_top.v
		sram_model/sram_36x128b.v
		+access+r
Recompiling... reason: file '../hdl/Convnet_top.v' is newer than expected.
	expected: Sat Nov 30 17:23:39 2019
	actual:   Sat Nov 30 17:25:52 2019
file: ../hdl/Convnet_top.v
	module worklib.Convnet_top:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Convnet_top:v <0x48ac1eb4>
			streams:  13, words:  8002
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                   6       3
		Registers:                58      49
		Scalar wires:             18       -
		Vectored wires:           16       -
		Always blocks:            21      12
		Initial blocks:            6       6
		Cont. assignments:         4       1
		Pseudo assignments:        1       1
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.test_top:v
Loading snapshot worklib.test_top:v .................... Done
*Novas* Loading libsscore_ius111.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Novas FSDB Dumper for IUS, Release 2012.01, Linux x86_64/64bit, 01/12/2012
Copyright (C) 1996 - 2012 by SpringSoft, Inc.
***********************************************************************
*  WARNING -                                                          *
*  The simulator version is newer than the FSDB dumper version which  *
*  may cause abnormal behavior. Please contact SpringSoft support at  *
*  support@springsoft.com for assistance.                             *
***********************************************************************
*Novas* : Create FSDB file 'eCNN_micro_part1.fsdb'
*Novas* : Begin traversing the scopes, layer (0).
*Novas* : Enable +mda dumping.
*Novas* : End of traversing.
The following is input image !!
   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0
   0   0   0   0   0   0  84 127 127 127  60  36   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0
   0   0   0   0   0   0 127 127 127 127 127 127 127 127 127 127 127 127 127 127 127  52   0   0   0   0   0   0
   0   0   0   0   0   0  67 114  72 114 127 127 127 127 127 127 127 127 127 127 127 127   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0   0  17  66  14  67  67  67  59  21 127 127 106   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0  83 127 127  18   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0  22 127 127  83   0   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0 127 127 127  44   0   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0  59 127 127  62   0   0   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0 127 127 127   5   0   0   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   9 127 127  58   0   0   0   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0 126 127 127   0   0   0   0   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0   0   0   0   0  75 127 127  57   0   0   0   0   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0   0   0   0  19 127 127 127   0   0   0   0   0   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0   0   0   3 127 127 127  35   0   0   0   0   0   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0   0   0  38 127 127  77   0   0   0   0   0   0   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0   0  31 127 127 115   1   0   0   0   0   0   0   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0   0 127 127 127  52   0   0   0   0   0   0   0   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0  61 127 127 127  52   0   0   0   0   0   0   0   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0 121 127 127 127  40   0   0   0   0   0   0   0   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0 121 127 127  18   0   0   0   0   0   0   0   0   0   0   0   0   0   0
   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0
Start to check unshuffle outputs in sram #A0...
sram #A0 address:           0 PASS!!
sram #A0 address:           1 PASS!!
sram #A0 address:           2 PASS!!
sram #A0 address:           3 PASS!!
sram #A0 address:           6 PASS!!
sram #A0 address:           7 PASS!!
sram #A0 address:           8 PASS!!
sram #A0 address:           9 PASS!!
sram #A0 address:          12 PASS!!
sram #A0 address:          13 PASS!!
sram #A0 address:          14 PASS!!
sram #A0 address:          15 PASS!!
sram #A0 address:          18 PASS!!
sram #A0 address:          19 PASS!!
sram #A0 address:          20 PASS!!
sram #A0 address:          21 PASS!!

Unshuffle outputs in sram #A0 are successfully passed!
===============================================================================
Start to check unshuffle outputs in sram #A1...
sram #A1 address:           0 PASS!!
sram #A1 address:           1 PASS!!
sram #A1 address:           2 PASS!!
sram #A1 address:           6 PASS!!
sram #A1 address:           7 PASS!!
sram #A1 address:           8 PASS!!
sram #A1 address:          12 PASS!!
sram #A1 address:          13 PASS!!
sram #A1 address:          14 PASS!!
sram #A1 address:          18 PASS!!
sram #A1 address:          19 PASS!!
sram #A1 address:          20 PASS!!

Unshuffle outputs in sram #A1 are successfully passed!
===============================================================================
Start to check unshuffle outputs in sram #A2...
sram #A2 address:           0 PASS!!
sram #A2 address:           1 PASS!!
sram #A2 address:           2 PASS!!
sram #A2 address:           3 PASS!!
sram #A2 address:           6 PASS!!
sram #A2 address:           7 PASS!!
sram #A2 address:           8 PASS!!
sram #A2 address:           9 PASS!!
sram #A2 address:          12 PASS!!
sram #A2 address:          13 PASS!!
sram #A2 address:          14 PASS!!
sram #A2 address:          15 PASS!!

Unshuffle outputs in sram #A2 are successfully passed!
===============================================================================
Start to check unshuffle outputs in sram #A3...
sram #A3 address:           0 PASS!!
sram #A3 address:           1 PASS!!
sram #A3 address:           2 PASS!!
sram #A3 address:           6 PASS!!
sram #A3 address:           7 PASS!!
sram #A3 address:           8 PASS!!
sram #A3 address:          12 PASS!!
sram #A3 address:          13 PASS!!
sram #A3 address:          14 PASS!!

Unshuffle outputs in sram #A3 are successfully passed!
===================================================>
Congratulations! You pass part1 simulation~
Simulation complete via $finish(1) at time 7880 NS + 0
./test_top.v:329                 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Nov 30, 2019 at 18:22:40 CST  (total: 00:00:01)
