Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/vgaTest/test_isim_beh.exe" -prj "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/vgaTest/test_beh.prj" "work.test" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/vgaTest/VCounter.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/vgaTest/HCounter.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/vgaTest/top.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/vgaTest/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module HCounter
Compiling module VCounter
Compiling module top
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/vgaTest/test_isim_beh.exe
Fuse Memory Usage: 28384 KB
Fuse CPU Usage: 280 ms
