# Reading E:/Programas/Quartus/modelsim_ase/tcl/vsim/pref.tcl 
# do ex3_9_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying E:\Programas\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:\Programas\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_9 {e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_9/ex3_9.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ex3_9
# 
# Top level modules:
# 	ex3_9
# 
# vlog -vlog01compat -work work +incdir+e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_9 {e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_9/tb_lzc_4bit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_lzc_4bit
# 
# Top level modules:
# 	tb_lzc_4bit
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  tb_lzc_4bit
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_lzc_4bit 
# Loading work.tb_lzc_4bit
# Loading work.ex3_9
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# x = 0000 | s = x
# x = 0001 | s = 3
# x = 0010 | s = 2
# x = 0100 | s = 1
# x = 1000 | s = 0
# x = 1100 | s = 0
# x = 0110 | s = 1
# x = 1111 | s = 0
# Break in Module tb_lzc_4bit at e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_9/tb_lzc_4bit.v line 26
# Simulation Breakpoint: Break in Module tb_lzc_4bit at e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_9/tb_lzc_4bit.v line 26
# MACRO ./ex3_9_run_msim_rtl_verilog.do PAUSED at line 17
