
*** Running vivado
    with args -log base_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source base_wrapper.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source base_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Caiyujie/Desktop/gongkaike/PYNQ-2.3/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Caiyujie/Desktop/gongkaike/hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
Command: synth_design -top base_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13440 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 404.094 ; gain = 197.500
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'base_wrapper' [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'base' [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:13]
INFO: [Synth 8-638] synthesizing module 'base_Conv_0_0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_Conv_0_0/synth/base_Conv_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'Conv' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:292]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:594]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:598]
INFO: [Synth 8-638] synthesizing module 'Conv_AXILiteS_s_axi' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_AXILiteS_s_axi.v:295]
INFO: [Synth 8-256] done synthesizing module 'Conv_AXILiteS_s_axi' (1#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_throttl' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:712]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_throttl' (2#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:712]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_throttl__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:712]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_throttl__parameterized0' (2#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:712]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_write' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:1516]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_fifo' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_fifo' (3#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized0' (3#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_buffer' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:531]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_buffer' (4#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:531]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized1' (4#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized2' (4#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
WARNING: [Synth 8-3848] Net AWREGION in module/entity Conv_gmem_m_axi_write does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:1548]
WARNING: [Synth 8-3848] Net WID in module/entity Conv_gmem_m_axi_write does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:1553]
WARNING: [Synth 8-3848] Net WUSER in module/entity Conv_gmem_m_axi_write does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:1557]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_write' (5#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:1516]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_read' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:764]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized3' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized3' (5#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_buffer__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:531]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_buffer__parameterized0' (5#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:531]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_reg_slice' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:318]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_reg_slice' (6#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:318]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized4' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized4' (6#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
WARNING: [Synth 8-3848] Net ARREGION in module/entity Conv_gmem_m_axi_read does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:795]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_read' (7#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:764]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi' (8#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'Conv_fadd_32ns_32ns_32_5_full_dsp' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'Conv_ap_fadd_3_full_dsp_32' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/ip/Conv_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at 'c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/ip/Conv_ap_fadd_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Conv_ap_fadd_3_full_dsp_32' (26#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/ip/Conv_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Conv_fadd_32ns_32ns_32_5_full_dsp' (27#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'Conv_fmul_32ns_32ns_32_4_max_dsp' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'Conv_ap_fmul_2_max_dsp_32' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/ip/Conv_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at 'c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/ip/Conv_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Conv_ap_fmul_2_max_dsp_32' (35#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/ip/Conv_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Conv_fmul_32ns_32ns_32_4_max_dsp' (36#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'Conv_fcmp_32ns_32ns_1_1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_fcmp_32ns_32ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'Conv_ap_fcmp_0_no_dsp_32' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/ip/Conv_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at 'c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/ip/Conv_ap_fcmp_0_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Conv_ap_fcmp_0_no_dsp_32' (40#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/ip/Conv_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Conv_fcmp_32ns_32ns_1_1' (41#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_fcmp_32ns_32ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'Conv_sdiv_19s_9ns_19_23' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:154]
INFO: [Synth 8-638] synthesizing module 'Conv_sdiv_19s_9ns_19_23_div' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:74]
INFO: [Synth 8-638] synthesizing module 'Conv_sdiv_19s_9ns_19_23_div_u' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:10]
INFO: [Synth 8-256] done synthesizing module 'Conv_sdiv_19s_9ns_19_23_div_u' (42#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:10]
INFO: [Synth 8-256] done synthesizing module 'Conv_sdiv_19s_9ns_19_23_div' (43#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:74]
INFO: [Synth 8-256] done synthesizing module 'Conv_sdiv_19s_9ns_19_23' (44#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:154]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_32ns_16ns_48_3' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_32ns_16ns_48_3.v:35]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_32ns_16ns_48_3_Mul3S_0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_32ns_16ns_48_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_32ns_16ns_48_3_Mul3S_0' (45#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_32ns_16ns_48_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_32ns_16ns_48_3' (46#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_32ns_16ns_48_3.v:35]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_32s_16ns_48_3' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_32s_16ns_48_3.v:35]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_32s_16ns_48_3_Mul3S_1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_32s_16ns_48_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_32s_16ns_48_3_Mul3S_1' (47#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_32s_16ns_48_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_32s_16ns_48_3' (48#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_32s_16ns_48_3.v:35]
INFO: [Synth 8-638] synthesizing module 'Conv_mac_muladd_16ns_16s_48ns_48_1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mac_muladd_16ns_16s_48ns_48_1.v:34]
INFO: [Synth 8-638] synthesizing module 'Conv_mac_muladd_16ns_16s_48ns_48_1_DSP48_0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mac_muladd_16ns_16s_48ns_48_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Conv_mac_muladd_16ns_16s_48ns_48_1_DSP48_0' (49#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mac_muladd_16ns_16s_48ns_48_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Conv_mac_muladd_16ns_16s_48ns_48_1' (50#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mac_muladd_16ns_16s_48ns_48_1.v:34]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_mul_16ns_16ns_32_1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_mul_16ns_16ns_32_1.v:14]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_mul_16ns_16ns_32_1_DSP48_1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_mul_16ns_16ns_32_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_mul_16ns_16ns_32_1_DSP48_1' (51#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_mul_16ns_16ns_32_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_mul_16ns_16ns_32_1' (52#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_mul_16ns_16ns_32_1.v:14]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_mul_16ns_16s_32_1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_mul_16ns_16s_32_1.v:14]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_mul_16ns_16s_32_1_DSP48_2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_mul_16ns_16s_32_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_mul_16ns_16s_32_1_DSP48_2' (53#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_mul_16ns_16s_32_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_mul_16ns_16s_32_1' (54#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_mul_16ns_16s_32_1.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2236]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2238]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2244]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2246]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2248]
INFO: [Synth 8-256] done synthesizing module 'Conv' (55#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:12]
INFO: [Synth 8-256] done synthesizing module 'base_Conv_0_0' (56#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_Conv_0_0/synth/base_Conv_0_0.v:58]
WARNING: [Synth 8-350] instance 'Conv_0' of module 'base_Conv_0_0' requires 55 connections, but only 54 given [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:419]
INFO: [Synth 8-638] synthesizing module 'base_Pool_0_0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_Pool_0_0/synth/base_Pool_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'Pool' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:293]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:503]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:506]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:537]
INFO: [Synth 8-638] synthesizing module 'Pool_AXILiteS_s_axi' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_AXILiteS_s_axi.v:249]
INFO: [Synth 8-256] done synthesizing module 'Pool_AXILiteS_s_axi' (57#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_throttl' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:712]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_throttl' (58#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:712]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_throttl__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:712]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_throttl__parameterized0' (58#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:712]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_write' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:1516]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_fifo' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_fifo' (59#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_fifo__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_fifo__parameterized0' (59#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_buffer' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:531]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_buffer' (60#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:531]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_fifo__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_fifo__parameterized1' (60#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_fifo__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_fifo__parameterized2' (60#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
WARNING: [Synth 8-3848] Net AWREGION in module/entity Pool_gmem_m_axi_write does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:1548]
WARNING: [Synth 8-3848] Net WID in module/entity Pool_gmem_m_axi_write does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:1553]
WARNING: [Synth 8-3848] Net WUSER in module/entity Pool_gmem_m_axi_write does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:1557]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_write' (61#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:1516]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_read' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:764]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_fifo__parameterized3' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_fifo__parameterized3' (61#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_buffer__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:531]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_buffer__parameterized0' (61#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:531]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_reg_slice' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:318]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_reg_slice' (62#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:318]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_fifo__parameterized4' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_fifo__parameterized4' (62#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
WARNING: [Synth 8-3848] Net ARREGION in module/entity Pool_gmem_m_axi_read does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:795]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_read' (63#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:764]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi' (64#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'Pool_fadd_32ns_32ns_32_5_full_dsp' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_ap_fadd_3_full_dsp_32' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at 'c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_fadd_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Pool_ap_fadd_3_full_dsp_32' (65#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Pool_fadd_32ns_32ns_32_5_full_dsp' (66#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_fdiv_32ns_32ns_32_16' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_ap_fdiv_14_no_dsp_32' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at 'c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_fdiv_14_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Pool_ap_fdiv_14_no_dsp_32' (73#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Pool_fdiv_32ns_32ns_32_16' (74#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_sitofp_32ns_32_6' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_sitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_ap_sitofp_4_no_dsp_32' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at 'c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_sitofp_4_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'Pool_ap_sitofp_4_no_dsp_32' (81#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Pool_sitofp_32ns_32_6' (82#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_sitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_fcmp_32ns_32ns_1_1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_fcmp_32ns_32ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_ap_fcmp_0_no_dsp_32' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at 'c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_fcmp_0_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Pool_ap_fcmp_0_no_dsp_32' (83#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Pool_fcmp_32ns_32ns_1_1' (84#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_fcmp_32ns_32ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_udiv_16ns_8ns_16_20_seq' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_udiv_16ns_8ns_16_20_seq.v:155]
INFO: [Synth 8-638] synthesizing module 'Pool_udiv_16ns_8ns_16_20_seq_div' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_udiv_16ns_8ns_16_20_seq.v:82]
INFO: [Synth 8-638] synthesizing module 'Pool_udiv_16ns_8ns_16_20_seq_div_u' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_udiv_16ns_8ns_16_20_seq.v:10]
INFO: [Synth 8-256] done synthesizing module 'Pool_udiv_16ns_8ns_16_20_seq_div_u' (85#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_udiv_16ns_8ns_16_20_seq.v:10]
INFO: [Synth 8-256] done synthesizing module 'Pool_udiv_16ns_8ns_16_20_seq_div' (86#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_udiv_16ns_8ns_16_20_seq.v:82]
INFO: [Synth 8-256] done synthesizing module 'Pool_udiv_16ns_8ns_16_20_seq' (87#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_udiv_16ns_8ns_16_20_seq.v:155]
INFO: [Synth 8-638] synthesizing module 'Pool_mul_32ns_16ns_48_3' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mul_32ns_16ns_48_3.v:35]
INFO: [Synth 8-638] synthesizing module 'Pool_mul_32ns_16ns_48_3_Mul3S_0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mul_32ns_16ns_48_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Pool_mul_32ns_16ns_48_3_Mul3S_0' (88#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mul_32ns_16ns_48_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Pool_mul_32ns_16ns_48_3' (89#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mul_32ns_16ns_48_3.v:35]
INFO: [Synth 8-638] synthesizing module 'Pool_mul_32s_16ns_48_3' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mul_32s_16ns_48_3.v:35]
INFO: [Synth 8-638] synthesizing module 'Pool_mul_32s_16ns_48_3_Mul3S_1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mul_32s_16ns_48_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Pool_mul_32s_16ns_48_3_Mul3S_1' (90#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mul_32s_16ns_48_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Pool_mul_32s_16ns_48_3' (91#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mul_32s_16ns_48_3.v:35]
INFO: [Synth 8-638] synthesizing module 'Pool_mac_muladd_16ns_16s_48ns_48_1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mac_muladd_16ns_16s_48ns_48_1.v:34]
INFO: [Synth 8-638] synthesizing module 'Pool_mac_muladd_16ns_16s_48ns_48_1_DSP48_0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mac_muladd_16ns_16s_48ns_48_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Pool_mac_muladd_16ns_16s_48ns_48_1_DSP48_0' (92#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mac_muladd_16ns_16s_48ns_48_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Pool_mac_muladd_16ns_16s_48ns_48_1' (93#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mac_muladd_16ns_16s_48ns_48_1.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:1996]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:2068]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:2100]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:2106]
INFO: [Synth 8-256] done synthesizing module 'Pool' (94#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:12]
INFO: [Synth 8-256] done synthesizing module 'base_Pool_0_0' (95#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_Pool_0_0/synth/base_Pool_0_0.v:58]
WARNING: [Synth 8-350] instance 'Pool_0' of module 'base_Pool_0_0' requires 55 connections, but only 54 given [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:474]
INFO: [Synth 8-638] synthesizing module 'base_axi_dma_0_0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/synth/base_axi_dma_0_0.vhd:128]
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:76' bound to instance 'U0' of component 'axi_dma' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/synth/base_axi_dma_0_0.vhd:356]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd:193]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (96#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:110]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (97#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (98#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:225]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:354]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (99#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register.vhd:158]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register.vhd:195]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (100#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register_s2mm.vhd:410]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register_s2mm does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register_s2mm.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (101#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (102#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_smple_sm.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (103#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_smple_sm.vhd:115]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (104#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (105#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (106#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (107#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (108#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (109#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (110#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (111#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (112#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (112#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (113#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (114#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (115#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (115#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:1493]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:1501]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:1524]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:1609]
INFO: [Synth 8-226] default block is never used [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (116#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (117#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (118#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (119#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (120#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (120#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (121#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (122#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (122#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (122#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (122#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (122#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:1106]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (123#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:629]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:650]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (123#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (123#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (123#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (123#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (152#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (153#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (154#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (155#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (156#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (156#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (156#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:327]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (156#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (156#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (156#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (156#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (156#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (156#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (156#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (156#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (156#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (156#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (157#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:769]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:770]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:1369]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:1371]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (158#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (158#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (158#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (158#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (158#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:357]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (159#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (160#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:870]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:870]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:876]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:876]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:921]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (161#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized2' (161#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (161#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (161#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (161#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (161#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (162#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (163#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (164#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (165#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (165#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (165#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (165#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (165#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (166#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (166#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (166#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:1086]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized10' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (166#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (166#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (166#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized10' (166#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:1783]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (167#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (168#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (169#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (170#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (171#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:265]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:291]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:954]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:863]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:934]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:863]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (172#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'base_axi_dma_0_0' (173#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/synth/base_axi_dma_0_0.vhd:128]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'base_axi_dma_0_0' requires 64 connections, but only 59 given [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:529]
INFO: [Synth 8-638] synthesizing module 'base_axi_gpio_0_0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_gpio_0_0/synth/base_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_gpio_0_0/synth/base_axi_gpio_0_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (174#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (174#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (174#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (174#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (175#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (176#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (177#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (177#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (178#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (179#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'base_axi_gpio_0_0' (180#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_gpio_0_0/synth/base_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'base_axi_mem_intercon_0' [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:1183]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_FF1AKS' [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:4396]
INFO: [Synth 8-638] synthesizing module 'base_auto_pc_1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_1/synth/base_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_axi3_conv' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_a_axi3_conv' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen' (181#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo' (182#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_a_axi3_conv' (183#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_r_axi3_conv' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_r_axi3_conv' (184#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
WARNING: [Synth 8-3848] Net M_AXI_WID in module/entity axi_protocol_converter_v2_1_8_axi3_conv does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:171]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_axi3_conv' (185#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter' (186#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'base_auto_pc_1' (187#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_1/synth/base_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'base_auto_us_0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_0/synth/base_auto_us_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_top' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_axi_upsizer' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_r_upsizer' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_r_upsizer' (188#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (189#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice' (190#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized0' (190#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized1' (190#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized2' (190#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (191#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice' (192#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_a_upsizer' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (193#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_a_upsizer' (194#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (194#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized3' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized3' (194#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized4' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized4' (194#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized5' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized5' (194#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized6' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized6' (194#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized7' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized7' (194#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (194#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized0' (194#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_axi_upsizer' (195#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_top' (196#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'base_auto_us_0' (197#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_0/synth/base_auto_us_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_FF1AKS' (198#1) [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:4396]
INFO: [Synth 8-256] done synthesizing module 'base_axi_mem_intercon_0' (199#1) [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:1183]
INFO: [Synth 8-638] synthesizing module 'base_axi_mem_intercon_1_0' [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:1353]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_SZHNAZ' [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:4607]
INFO: [Synth 8-638] synthesizing module 'base_auto_pc_2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_2/synth/base_auto_pc_2.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_axi3_conv__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b_downsizer' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b_downsizer' (200#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_a_axi3_conv__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen__parameterized0' (200#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo__parameterized0' (200#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen__parameterized1' (200#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo__parameterized1' (200#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_a_axi3_conv__parameterized0' (200#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_w_axi3_conv' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_w_axi3_conv' (201#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_axi3_conv__parameterized0' (201#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter__parameterized0' (201#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'base_auto_pc_2' (202#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_2/synth/base_auto_pc_2.v:58]
INFO: [Synth 8-638] synthesizing module 'base_auto_us_1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_1/synth/base_auto_us_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_top__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_axi_upsizer__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_w_upsizer' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_w_upsizer' (203#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_a_upsizer__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_a_upsizer__parameterized0' (203#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (203#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized8' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized8' (203#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized9' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized9' (203#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized10' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized10' (203#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized11' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized11' (203#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized12' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized12' (203#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (203#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized1' (203#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_8_axi_upsizer__parameterized0 does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:210]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_axi_upsizer__parameterized0' (203#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_top__parameterized0' (203#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'base_auto_us_1' (204#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_1/synth/base_auto_us_1.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_SZHNAZ' (205#1) [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:4607]
INFO: [Synth 8-256] done synthesizing module 'base_axi_mem_intercon_1_0' (206#1) [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:1353]
INFO: [Synth 8-638] synthesizing module 'base_axi_mem_intercon_2_0' [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:1553]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_10BY995' [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:3629]
INFO: [Synth 8-638] synthesizing module 'base_auto_pc_3' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_3/synth/base_auto_pc_3.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_axi3_conv__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_a_axi3_conv__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen__parameterized2' (206#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo__parameterized2' (206#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo__parameterized3' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen__parameterized3' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen__parameterized3' (206#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo__parameterized3' (206#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_a_axi3_conv__parameterized1' (206#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_axi3_conv__parameterized1' (206#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter__parameterized1' (206#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'base_auto_pc_3' (207#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_3/synth/base_auto_pc_3.v:58]
INFO: [Synth 8-638] synthesizing module 'base_auto_us_2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_2/synth/base_auto_us_2.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_top__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_axi_upsizer__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_a_upsizer__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_a_upsizer__parameterized1' (207#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (207#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized13' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized13' (207#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized14' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized14' (207#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized15' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized15' (207#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized16' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized16' (207#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized17' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized17' (207#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (207#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized2' (207#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_axi_upsizer__parameterized1' (207#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_top__parameterized1' (207#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'base_auto_us_2' (208#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_2/synth/base_auto_us_2.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_10BY995' (209#1) [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:3629]
INFO: [Synth 8-256] done synthesizing module 'base_axi_mem_intercon_2_0' (210#1) [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:1553]
INFO: [Synth 8-638] synthesizing module 'base_axi_mem_intercon_3_0' [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:1923]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UF5Z94' [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:4857]
INFO: [Synth 8-638] synthesizing module 'base_auto_pc_4' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_4/synth/base_auto_pc_4.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_axi3_conv__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_a_axi3_conv__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo__parameterized4' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen__parameterized4' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen__parameterized4' (210#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo__parameterized4' (210#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo__parameterized5' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen__parameterized5' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen__parameterized5' (210#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo__parameterized5' (210#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_a_axi3_conv__parameterized2' (210#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_axi3_conv__parameterized2' (210#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter__parameterized2' (210#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'base_auto_pc_4' (211#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_4/synth/base_auto_pc_4.v:58]
INFO: [Synth 8-638] synthesizing module 'base_auto_us_3' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_3/synth/base_auto_us_3.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_top__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_axi_upsizer__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_a_upsizer__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_a_upsizer__parameterized2' (211#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized3' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (211#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized18' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized18' (211#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized19' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized19' (211#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized20' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized20' (211#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized21' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized21' (211#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized22' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized22' (211#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (211#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized3' (211#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_axi_upsizer__parameterized2' (211#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_top__parameterized2' (211#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'base_auto_us_3' (212#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_3/synth/base_auto_us_3.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UF5Z94' (213#1) [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:4857]
INFO: [Synth 8-256] done synthesizing module 'base_axi_mem_intercon_3_0' (214#1) [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:1923]
INFO: [Synth 8-638] synthesizing module 'base_ps7_0_0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/synth/base_ps7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (215#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (216#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (217#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (218#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/synth/base_ps7_0_0.v:882]
INFO: [Synth 8-256] done synthesizing module 'base_ps7_0_0' (219#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/synth/base_ps7_0_0.v:59]
WARNING: [Synth 8-350] instance 'ps7_0' of module 'base_ps7_0_0' requires 255 connections, but only 218 given [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:836]
INFO: [Synth 8-638] synthesizing module 'base_ps7_0_axi_periph_0' [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:2293]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_DE2YVW' [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:3108]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_DE2YVW' (220#1) [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:3108]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1C31QAY' [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:3240]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1C31QAY' (221#1) [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:3240]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1M1FQ9D' [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:3365]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1M1FQ9D' (222#1) [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:3365]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_L4H1ON' [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:3497]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_L4H1ON' (223#1) [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:3497]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1WI8JL5' [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:4091]
INFO: [Synth 8-638] synthesizing module 'base_auto_pc_0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_0/synth/base_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter__parameterized3' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_aw_channel' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_cmd_translator' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_incr_cmd' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_incr_cmd' (224#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wrap_cmd' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wrap_cmd' (225#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_cmd_translator' (226#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm' (227#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_aw_channel' (228#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_b_channel' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo' (229#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0' (229#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_b_channel' (230#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_ar_channel' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm' (231#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_ar_channel' (232#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_r_channel' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1' (232#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2' (232#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_r_channel' (233#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized4' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' (233#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized23' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized23' (233#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized24' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized24' (233#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized25' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized25' (233#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized26' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized26' (233#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized27' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized27' (233#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' (233#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized4' (233#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized5' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' (233#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized28' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized28' (233#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized29' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized29' (233#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized30' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized30' (233#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized31' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized31' (233#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized32' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized32' (233#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' (233#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized5' (233#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s' (234#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter__parameterized3' (234#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'base_auto_pc_0' (235#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_0/synth/base_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1WI8JL5' (236#1) [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:4091]
INFO: [Synth 8-638] synthesizing module 'base_xbar_0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_xbar_0/synth/base_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_axi_crossbar' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_crossbar_sasd' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_addr_decoder' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (237#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (238#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (238#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (238#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (238#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_addr_decoder' (239#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_decerr_slave' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_decerr_slave' (240#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_addr_arbiter_sasd' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_addr_arbiter_sasd' (241#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_splitter' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_splitter' (242#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_splitter__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_splitter__parameterized0' (242#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (243#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (243#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (243#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (243#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized33' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized33' (243#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (243#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_crossbar_sasd' (244#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_axi_crossbar' (245#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'base_xbar_0' (246#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_xbar_0/synth/base_xbar_0.v:59]
WARNING: [Synth 8-350] instance 'xbar' of module 'base_xbar_0' requires 40 connections, but only 38 given [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:3067]
INFO: [Synth 8-256] done synthesizing module 'base_ps7_0_axi_periph_0' (247#1) [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:2293]
INFO: [Synth 8-638] synthesizing module 'base_rst_ps7_0_100M_0' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_100M_0/synth/base_rst_ps7_0_100M_0.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_100M_0/synth/base_rst_ps7_0_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (248#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (248#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (248#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (249#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (250#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (251#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (252#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'base_rst_ps7_0_100M_0' (253#1) [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_100M_0/synth/base_rst_ps7_0_100M_0.vhd:71]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'base_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:1173]
INFO: [Synth 8-256] done synthesizing module 'base' (254#1) [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base.v:13]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (255#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'base_wrapper' (256#1) [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/hdl/base_wrapper.v:12]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized1 has unconnected port S[0]
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized0 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port M_AXI_BID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port M_AXI_RID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port M_AXI_RID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_wlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_bid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_bid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_buser[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_buser[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_buser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_rid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_rid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_rid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_rlast[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_rlast[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:30 ; elapsed = 00:04:36 . Memory (MB): peak = 816.980 ; gain = 610.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:32 ; elapsed = 00:04:38 . Memory (MB): peak = 816.980 ; gain = 610.387
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1819 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0.xdc] for cell 'base_i/ps7_0/inst'
Finished Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0.xdc] for cell 'base_i/ps7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_gpio_0_0/base_axi_gpio_0_0_board.xdc] for cell 'base_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_gpio_0_0/base_axi_gpio_0_0_board.xdc] for cell 'base_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_gpio_0_0/base_axi_gpio_0_0.xdc] for cell 'base_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_gpio_0_0/base_axi_gpio_0_0.xdc] for cell 'base_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_100M_0/base_rst_ps7_0_100M_0_board.xdc] for cell 'base_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_100M_0/base_rst_ps7_0_100M_0_board.xdc] for cell 'base_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_100M_0/base_rst_ps7_0_100M_0.xdc] for cell 'base_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_100M_0/base_rst_ps7_0_100M_0.xdc] for cell 'base_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0.xdc] for cell 'base_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0.xdc] for cell 'base_i/axi_dma_0/U0'
Parsing XDC File [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/constrs_1/imports/constraints/base.xdc]
Finished Parsing XDC File [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/constrs_1/imports/constraints/base.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/constrs_1/imports/constraints/base.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0_clocks.xdc] for cell 'base_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0_clocks.xdc] for cell 'base_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0_clocks.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0_clocks.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1_clocks.xdc] for cell 'base_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1_clocks.xdc] for cell 'base_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_2/base_auto_us_2_clocks.xdc] for cell 'base_i/axi_mem_intercon_2/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_2/base_auto_us_2_clocks.xdc] for cell 'base_i/axi_mem_intercon_2/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_3/base_auto_us_3_clocks.xdc] for cell 'base_i/axi_mem_intercon_3/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_3/base_auto_us_3_clocks.xdc] for cell 'base_i/axi_mem_intercon_3/s00_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 73 instances were transformed.
  FDE => FDRE: 22 instances
  FDR => FDRE: 48 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1012.438 ; gain = 0.098
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:50 ; elapsed = 00:04:56 . Memory (MB): peak = 1013.297 ; gain = 806.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:50 ; elapsed = 00:04:56 . Memory (MB): peak = 1013.297 ; gain = 806.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for base_i/ps7_0/inst. (constraint file  C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.runs/synth_1/dont_touch.xdc, line 73).
Applied set_property DONT_TOUCH = true for base_i/axi_gpio_0/U0. (constraint file  C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for base_i/rst_ps7_0_100M/U0. (constraint file  C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.runs/synth_1/dont_touch.xdc, line 84).
Applied set_property DONT_TOUCH = true for base_i/axi_dma_0/U0. (constraint file  C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.runs/synth_1/dont_touch.xdc, line 94).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon/s00_couplers/auto_us/inst. (constraint file  C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.runs/synth_1/dont_touch.xdc, line 112).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon_1/s00_couplers/auto_us/inst. (constraint file  C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.runs/synth_1/dont_touch.xdc, line 119).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon_2/s00_couplers/auto_us/inst. (constraint file  C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.runs/synth_1/dont_touch.xdc, line 126).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon_3/s00_couplers/auto_us/inst. (constraint file  C:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.runs/synth_1/dont_touch.xdc, line 133).
Applied set_property DONT_TOUCH = true for base_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/Conv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/Pool_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon_1/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon_2/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon_2/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon_3/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon_3/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:50 ; elapsed = 00:04:56 . Memory (MB): peak = 1013.297 ; gain = 806.703
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:614]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:510]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:614]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:510]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
INFO: [Synth 8-4471] merging register 'rhs_V_10_cast_reg_1378_reg[15:0]' into 'rhs_V_1_reg_1355_reg[15:0]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:1162]
INFO: [Synth 8-4471] merging register 'rhs_V_9_cast_reg_1383_reg[15:0]' into 'rhs_V_8_cast_reg_1372_reg[15:0]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:1168]
INFO: [Synth 8-4471] merging register 'lhs_V_4_cast_reg_1290_reg[16:16]' into 'lhs_V_2_cast_reg_1275_reg[16:16]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2316]
INFO: [Synth 8-4471] merging register 'tmp_30_cast_reg_1310_reg[30:30]' into 'lhs_V_2_cast_reg_1275_reg[16:16]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2140]
INFO: [Synth 8-4471] merging register 'tmp_33_cast_reg_1315_reg[48:30]' into 'tmp_29_cast_reg_1305_reg[48:30]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2014]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_1340_reg[15:8]' into 'tmp_9_reg_1335_reg[15:8]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2338]
INFO: [Synth 8-4471] merging register 'tmp_10_reg_1345_reg[15:8]' into 'tmp_9_reg_1335_reg[15:8]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2222]
INFO: [Synth 8-4471] merging register 'tmp_11_reg_1350_reg[15:8]' into 'tmp_9_reg_1335_reg[15:8]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2342]
INFO: [Synth 8-4471] merging register 'rhs_V_1_cast_reg_1367_reg[15:8]' into 'tmp_9_reg_1335_reg[15:8]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2226]
INFO: [Synth 8-4471] merging register 'rhs_V_8_cast_reg_1372_reg[47:16]' into 'rhs_V_2_reg_1362_reg[47:16]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2172]
INFO: [Synth 8-4471] merging register 'rhs_V_10_cast_reg_1378_reg[23:16]' into 'tmp_9_reg_1335_reg[15:8]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2228]
INFO: [Synth 8-4471] merging register 'rhs_V_9_cast_reg_1383_reg[31:16]' into 'rhs_V_1_reg_1355_reg[31:16]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2224]
INFO: [Synth 8-4471] merging register 'rhs_V_7_cast_reg_1389_reg[31:16]' into 'rhs_V_1_reg_1355_reg[31:16]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2254]
INFO: [Synth 8-4471] merging register 'tmp_17_cast_reg_1402_reg[31:16]' into 'rhs_V_1_reg_1355_reg[31:16]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2322]
INFO: [Synth 8-4471] merging register 'gmem_addr_reg_1408_reg[31:31]' into 'lhs_V_2_cast_reg_1275_reg[16:16]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2421]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_1556_reg' and it is trimmed from '48' to '32' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:1311]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_5_reg_1442_reg' and it is trimmed from '48' to '32' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:1293]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs_fu_1137_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:614]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:510]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:614]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:510]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'rhs_V_2_cast_reg_1000_reg[15:0]' into 'rhs_V_1_reg_976_reg[15:0]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:1119]
INFO: [Synth 8-4471] merging register 'rhs_V_reg_933_reg[15:8]' into 'lhs_V_reg_926_reg[15:8]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:2046]
INFO: [Synth 8-4471] merging register 'rhs_V_1_cast_reg_995_reg[31:16]' into 'rhs_V_1_reg_976_reg[31:16]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:2044]
INFO: [Synth 8-4471] merging register 'rhs_V_2_cast_reg_1000_reg[47:16]' into 'rhs_V_2_reg_985_reg[47:16]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:2020]
INFO: [Synth 8-4471] merging register 'i_op_assign_17_cast6_reg_1010_reg[31:16]' into 'rhs_V_1_reg_976_reg[31:16]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:2110]
INFO: [Synth 8-4471] merging register 'rhs_V_7_cast_reg_1023_reg[47:16]' into 'rhs_V_2_reg_985_reg[47:16]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:2070]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_1_reg_1053_reg' and it is trimmed from '48' to '32' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:1137]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs1_fu_757_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_6_fu_406_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs2_fu_775_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_7_fu_411_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:271]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1042]
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1714]
INFO: [Synth 8-5544] ROM "sig_token_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:1309]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:734]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_dbc_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:181]
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:218]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:275]
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:07 ; elapsed = 00:05:16 . Memory (MB): peak = 1013.297 ; gain = 806.703
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'base_i/Pool_0/inst/Pool_mac_muladd_16ns_16s_48ns_48_1_U8' (Pool_mac_muladd_16ns_16s_48ns_48_1) to 'base_i/Pool_0/inst/Pool_mac_muladd_16ns_16s_48ns_48_1_U9'
INFO: [Synth 8-223] decloning instance 'base_i/Pool_0/inst/Pool_mac_muladd_16ns_16s_48ns_48_1_U8' (Pool_mac_muladd_16ns_16s_48ns_48_1) to 'base_i/Pool_0/inst/Pool_mac_muladd_16ns_16s_48ns_48_1_U10'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |base__GB0     |           1|     30590|
|2     |base__GB1     |           1|     11057|
|3     |base_Conv_0_0 |           1|     19679|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:05:08 ; elapsed = 00:05:17 . Memory (MB): peak = 1013.297 ; gain = 806.703
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'Conv_mul_32ns_16ns_48_3_U5/Conv_mul_32ns_16ns_48_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '32' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_32ns_16ns_48_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'Conv_mul_32ns_16ns_48_3_U7/Conv_mul_32ns_16ns_48_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '32' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_32ns_16ns_48_3.v:23]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'Pool_udiv_16ns_8ns_16_20_seq_div_U/Pool_udiv_16ns_8ns_16_20_seq_div_u_0/remd_tmp_reg' and it is trimmed from '16' to '15' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_udiv_16ns_8ns_16_20_seq.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'Pool_udiv_16ns_8ns_16_20_seq_div_U/Pool_udiv_16ns_8ns_16_20_seq_div_u_0/remd_tmp_reg' and it is trimmed from '16' to '15' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_udiv_16ns_8ns_16_20_seq.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'Pool_mul_32ns_16ns_48_3_U6/Pool_mul_32ns_16ns_48_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '32' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mul_32ns_16ns_48_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_2_reg_1094_reg' and it is trimmed from '48' to '32' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:848]
WARNING: [Synth 8-3936] Found unconnected internal register 'Pool_mul_32s_16ns_48_3_U7/Pool_mul_32s_16ns_48_3_Mul3S_1_U/buff0_reg' and it is trimmed from '48' to '32' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mul_32s_16ns_48_3.v:23]
INFO: [Synth 8-5544] ROM "tmp_6_fu_406_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_7_fu_411_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:608]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:950]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:691]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:199]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/sig_halt_reg_reg' into 'I_WR_STATUS_CNTLR/sig_halt_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:1155]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' into 'I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:2135]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' into 'I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:1403]
INFO: [Synth 8-4471] merging register 'I_S2MM_MMAP_SKID_BUF/sig_reset_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:191]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg_reg[3:0]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:983]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_user_type_reg_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_cache_type_reg_reg[3:0]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:1648]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_user_type_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_cache_type_reg[3:0]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:1701]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_user_reg_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg_reg[3:0]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:832]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:199]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:234]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:229]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[13:0]' into 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13:0]' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:944]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' into 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:420]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:199]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' into 'I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:1347]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-5545] ROM "GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg' into 'I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1_reg' [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:272]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '150' to '72' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_smple_sm.vhd:278]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '150' to '72' bits. [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_smple_sm.vhd:278]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:05:16 ; elapsed = 00:05:26 . Memory (MB): peak = 1013.297 ; gain = 806.703
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:05:16 ; elapsed = 00:05:26 . Memory (MB): peak = 1013.297 ; gain = 806.703

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |base__GB0     |           1|     32886|
|2     |base__GB1     |           1|     11135|
|3     |base_Conv_0_0 |           1|     21966|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/dividend0_reg[17]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/dividend0_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/\Conv_sdiv_19s_9ns_19_23_div_U/divisor0_reg[8] )
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/dividend0_reg[17]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/dividend0_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/\Conv_sdiv_19s_9ns_19_23_div_U/divisor0_reg[8] )
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][15]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][18]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][16]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][8]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][9]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][10]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][11]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][12]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][13]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][14] )
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][15]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][18]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][16]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][8]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][9]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][10]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][11]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][12]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][13]' (FDRE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\tmp_9_reg_1335_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\tmp_9_reg_1335_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\tmp_9_reg_1335_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\tmp_9_reg_1335_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\tmp_9_reg_1335_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\tmp_9_reg_1335_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\tmp_9_reg_1335_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\tmp_9_reg_1335_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/\lhs_V_2_cast_reg_1275_reg[16] )
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'base_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_gmem_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'base_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_gmem_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'base_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'base_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'base_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'base_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'base_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'base_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_gmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'base_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'base_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/divisor_tmp_reg[0][8]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/divisor0_reg[8]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/divisor_tmp_reg[0][8]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/divisor0_reg[8]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][16]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][17]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][9]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][10]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][11]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][12]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][13]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][14]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][15] )
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][16]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][17]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][9]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][10]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][11]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][12]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][13]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][14]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][15] )
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][15]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].divisor_tmp_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].divisor_tmp_reg[1][8]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][8]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][15]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].divisor_tmp_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].divisor_tmp_reg[1][8]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][8]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][17]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][10]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][11]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][12]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][13]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][14]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][15]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][16] )
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][17]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][10]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][11]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][12]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][13]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][14]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][15]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][16] )
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].divisor_tmp_reg[2][8]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][16]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][9]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].divisor_tmp_reg[2][8]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][16]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][9]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][11]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][12]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][13]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][14]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][15]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][16]' (FDE) to 'base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][17]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[3].remd_tmp_reg[4][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[3].remd_tmp_reg[4][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[4].remd_tmp_reg[5][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[4].remd_tmp_reg[5][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[5].remd_tmp_reg[6][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[5].remd_tmp_reg[6][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[6].remd_tmp_reg[7][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[6].remd_tmp_reg[7][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[7].remd_tmp_reg[8][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[7].remd_tmp_reg[8][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[8].remd_tmp_reg[9][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[8].remd_tmp_reg[9][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[8].remd_tmp_reg[9][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[8].remd_tmp_reg[9][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[9].remd_tmp_reg[10][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[9].remd_tmp_reg[10][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[9].remd_tmp_reg[10][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[9].remd_tmp_reg[10][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[9].remd_tmp_reg[10][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[9].remd_tmp_reg[10][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[9].remd_tmp_reg[10][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[9].remd_tmp_reg[10][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[9].remd_tmp_reg[10][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[9].remd_tmp_reg[10][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[9].remd_tmp_reg[10][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[9].remd_tmp_reg[10][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[9].remd_tmp_reg[10][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[9].remd_tmp_reg[10][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[9].remd_tmp_reg[10][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[9].remd_tmp_reg[10][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U3/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[9].remd_tmp_reg[10][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/Conv_0/inst/Conv_sdiv_19s_9ns_19_23_U4/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[9].remd_tmp_reg[10][17] )
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[6]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[5]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_tmp_reg[34]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_tmp_reg[33]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_tmp_reg[32]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[31]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[30]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[33]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[32]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[33]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[32]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[33]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[32]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[33]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[32]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[7]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[6]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[5]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[4]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/dividend0_reg[17]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][18]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][16]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][15]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][14]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][13]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][12]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][11]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][10]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][9]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][8]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][7]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][6]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][5]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][4]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][3]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][2]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][1]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][0]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[5].dividend_tmp_reg[6][5]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[5].dividend_tmp_reg[6][4]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[5].dividend_tmp_reg[6][3]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[6].dividend_tmp_reg[7][6]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[6].dividend_tmp_reg[7][5]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[6].dividend_tmp_reg[7][4]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[7].dividend_tmp_reg[8][7]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[7].dividend_tmp_reg[8][6]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[7].dividend_tmp_reg[8][5]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[8].dividend_tmp_reg[9][8]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[8].dividend_tmp_reg[9][7]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[8].dividend_tmp_reg[9][6]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[9].dividend_tmp_reg[10][9]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[9].dividend_tmp_reg[10][8]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[9].dividend_tmp_reg[10][7]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[10].dividend_tmp_reg[11][10]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[10].dividend_tmp_reg[11][9]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[10].dividend_tmp_reg[11][8]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[11].dividend_tmp_reg[12][11]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_1_reg_976_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_1_reg_976_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/lhs_V_reg_926_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/lhs_V_reg_926_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/lhs_V_reg_926_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/lhs_V_reg_926_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/lhs_V_reg_926_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/lhs_V_reg_926_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/lhs_V_reg_926_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/lhs_V_reg_926_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_2_reg_985_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_2_reg_985_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_2_reg_985_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_2_reg_985_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_2_reg_985_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_2_reg_985_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_2_reg_985_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_2_reg_985_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_2_reg_985_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_2_reg_985_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_2_reg_985_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_2_reg_985_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_2_reg_985_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_2_reg_985_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_1_reg_976_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_1_reg_976_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_1_reg_976_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_1_reg_976_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_1_reg_976_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_0/Pool_0/\inst/rhs_V_1_reg_976_reg[21] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:05:54 ; elapsed = 00:06:04 . Memory (MB): peak = 1013.297 ; gain = 806.703
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:05:54 ; elapsed = 00:06:04 . Memory (MB): peak = 1013.297 ; gain = 806.703

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |base__GB0     |           1|     23417|
|2     |base__GB1     |           1|      8062|
|3     |base_Conv_0_0 |           1|     13764|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:04 ; elapsed = 00:06:15 . Memory (MB): peak = 1257.320 ; gain = 1050.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:09 ; elapsed = 00:06:20 . Memory (MB): peak = 1295.613 ; gain = 1089.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |base__GB0     |           1|     23417|
|2     |base__GB1     |           1|      8062|
|3     |base_Conv_0_0 |           1|     13764|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:22 ; elapsed = 00:06:33 . Memory (MB): peak = 1324.129 ; gain = 1117.535
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:06:22 ; elapsed = 00:06:33 . Memory (MB): peak = 1324.129 ; gain = 1117.535

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:06:22 ; elapsed = 00:06:33 . Memory (MB): peak = 1324.129 ; gain = 1117.535
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/PYNQ/base/base.srcs/sources_1/bd/base/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:24 ; elapsed = 00:06:35 . Memory (MB): peak = 1324.129 ; gain = 1117.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:24 ; elapsed = 00:06:35 . Memory (MB): peak = 1324.129 ; gain = 1117.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:27 ; elapsed = 00:06:38 . Memory (MB): peak = 1324.129 ; gain = 1117.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:28 ; elapsed = 00:06:39 . Memory (MB): peak = 1324.129 ; gain = 1117.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:28 ; elapsed = 00:06:39 . Memory (MB): peak = 1324.129 ; gain = 1117.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:28 ; elapsed = 00:06:39 . Memory (MB): peak = 1324.129 ; gain = 1117.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |   718|
|4     |DSP48E1    |     2|
|5     |DSP48E1_1  |     2|
|6     |DSP48E1_10 |     2|
|7     |DSP48E1_11 |     1|
|8     |DSP48E1_12 |     5|
|9     |DSP48E1_2  |     1|
|10    |DSP48E1_3  |     1|
|11    |DSP48E1_4  |     1|
|12    |DSP48E1_5  |     5|
|13    |DSP48E1_7  |     1|
|14    |DSP48E1_8  |     1|
|15    |DSP48E1_9  |     1|
|16    |LUT1       |  1267|
|17    |LUT2       |  1829|
|18    |LUT3       |  3644|
|19    |LUT4       |  1356|
|20    |LUT5       |  1717|
|21    |LUT6       |  2137|
|22    |MUXCY      |   951|
|23    |MUXF7      |    13|
|24    |PS7        |     1|
|25    |RAM32M     |     8|
|26    |RAM32X1D   |     3|
|27    |RAMB18E1   |     4|
|28    |RAMB36E1   |     2|
|29    |SRL16      |     1|
|30    |SRL16E     |   556|
|31    |SRLC32E    |   221|
|32    |XORCY      |   779|
|33    |FDCE       |   198|
|34    |FDE        |    22|
|35    |FDPE       |   135|
|36    |FDR        |    32|
|37    |FDRE       | 12729|
|38    |FDSE       |   160|
|39    |IOBUF      |     2|
|40    |OBUF       |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:28 ; elapsed = 00:06:39 . Memory (MB): peak = 1324.129 ; gain = 1117.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2581 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:42 ; elapsed = 00:06:19 . Memory (MB): peak = 1324.129 ; gain = 816.043
Synthesis Optimization Complete : Time (s): cpu = 00:06:28 ; elapsed = 00:06:40 . Memory (MB): peak = 1324.129 ; gain = 1117.535
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2545 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 339 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 271 instances
  FDE => FDRE: 22 instances
  FDR => FDRE: 32 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1319 Infos, 433 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:31 ; elapsed = 00:06:41 . Memory (MB): peak = 1324.129 ; gain = 1016.344
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1324.129 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Oct 26 18:20:54 2018...
