<html><style> .textDiv { width: 900px; border: 25px solid #58D3F7; padding: 25px; margin: 25px; font-family: 'Arial', Times, serif; font-size: 16px; text-align: justify;} .title { margin: 50px 50px 50px 25px; font-family: 'Arial', Times, serif; font-size: 40px; font-weight: bold; color:  #58D3F7; text-align: left;} </style><head></head><body><div class='title'>Intel</div><div class='textDiv'><span style='background-color: #A9E2F3'>Intel </span>partners with eASIC to create programmable Xeon CPUs <span style='background-color: #A9E2F3'>Intel </span>Corporation NASDAQINTC Seeking Alpha To screen ETFs by asset class performance yield and more check out the ETF Hub ETF Hub May ET About <span style='background-color: #A9E2F3'>Intel </span>Corporation INTC By Eric Jhonsa SA News Editor <span style='background-color: #A9E2F3'>Intel </span>NASDAQ INTC is partnering with programmable ASIC maker eASIC EASI recently filed for an IPO to create custom Xeon CPU products that per the companies can deliver up to x the performance acceleration of a solution using an FPGA for programmability Webcloud service providers major buyers of custom Xeon parts are targeted as are security and big dataanalytics workloads eASIC whose customers include Seagate Ericsson and Huawei argues ASICs designed by its clients deliver the programmability development cost and deployment time advantages of FPGAs to a large extent at least while maintaining the size unit cost performance and power draw advantages of standard ASICs and performance and power advantages are respectively claimed over comparable FPGAs The alliance could act as a hedge against reported acquisition target Altera NASDAQ ALTR whom <span style='background-color: #A9E2F3'>Intel </span>has partnered with to create solutions that put a Xeon CPU and Altera FPGA in the same package Webcloud providers looking to use FPGAs to accelerate algorithm processing are among the intended clients For those interested eASIC filed its latest IPO prospectus last week The company had revenue of M YY and a net loss of M As of March eASIC had enabled over custom IC designs and shipped over M chips Interesting news I suspect <span style='background-color: #A9E2F3'>Intel </span>still wants Altera They could have bought EASI but instead let it go to IPO I see this as a shot across Alteras bow Wouldnt surprise me if <span style='background-color: #A9E2F3'>Intel </span>plays hardball on price with Altera after being rejected now that ALTRs big shareholders want to sell In any case it appears that <span style='background-color: #A9E2F3'>Intel </span>sees opportunity in FPGAsASICs My sense is that <span style='background-color: #A9E2F3'>Intel </span>wants FPGAs AND custom chips Each fills a different need Each has a big market going forward in Data Centers Maybe <span style='background-color: #A9E2F3'>Intel </span>and eASIC could not agree on a price Maybe eASIC wanted or needed to go to IPO to see what the market would bring Maybe the investors in eASIC required the company to go to IPO to get a market value Maybe <span style='background-color: #A9E2F3'>Intel </span>will buy eASIC through the IPO ETF Performance View ETF performance across key asset classes and investing themes </div></body></html>