
Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Equate elements:  no current cell.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Equate elements:  no current cell.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_64Z3AY in circuit inverter_tb (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_LGS3BL in circuit inverter_tb (0)(1 instance)

Removing zero-valued device vsrc from cell inverter_tb (1) makes a better match
Making another compare attempt.

Subcircuit summary:
Circuit 1: inverter_tb                     |Circuit 2: inverter_tb                     
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8 (1)                |sky130_fd_pr__pfet_01v8 (1)                
(no matching element)                      |vsrc (1)                                   
Number of devices: 2 **Mismatch**          |Number of devices: 3 **Mismatch**          
Number of nets: 4 **Mismatch**             |Number of nets: 3 **Mismatch**             
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: inverter_tb                     |Circuit 2: inverter_tb                     

---------------------------------------------------------------------------------------
Net: IN                                    |Net: in                                    
  sky130_fd_pr__nfet_01v8/2 = 1            |  sky130_fd_pr__nfet_01v8/2 = 1            
  sky130_fd_pr__pfet_01v8/2 = 1            |  sky130_fd_pr__pfet_01v8/2 = 1            
                                           |  sky130_fd_pr__nfet_01v8/4 = 1            
                                           |  sky130_fd_pr__nfet_01v8/(1|3) = 1        
                                           |  vsrc/neg = 1                             
                                           |                                           
Net: VGND                                  |Net: (no pins)                             
  sky130_fd_pr__nfet_01v8/(1|3) = 1        |  sky130_fd_pr__pfet_01v8/(1|3) = 1        
  sky130_fd_pr__nfet_01v8/4 = 1            |  sky130_fd_pr__pfet_01v8/4 = 1            
                                           |  vsrc/pos = 1                             
                                           |                                           
Net: VDD                                   |(no matching net)                          
  sky130_fd_pr__pfet_01v8/(1|3) = 1        |                                           
  sky130_fd_pr__pfet_01v8/4 = 1            |                                           
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: inverter_tb                     |Circuit 2: inverter_tb                     

---------------------------------------------------------------------------------------
(no matching instance)                     |Instance: °€q—-V                           
                                           |  pos = 3                                  
                                           |  neg = 5                                  
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.

Subcircuit pins:
Circuit 1: inverter_tb                     |Circuit 2: inverter_tb                     
-------------------------------------------|-------------------------------------------
VGND                                       |(no pin, node is in)                       
IN                                         |(no pins) **Mismatch**                     
Cell pin lists are equivalent.
Device classes inverter_tb and inverter_tb are equivalent.

Final result: Netlists do not match.
Port matching may fail to disambiguate symmetries.
