-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V_ap_vld : IN STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (159 downto 0);
    y_0_V : OUT STD_LOGIC_VECTOR (9 downto 0);
    y_0_V_ap_vld : OUT STD_LOGIC;
    y_1_V : OUT STD_LOGIC_VECTOR (9 downto 0);
    y_1_V_ap_vld : OUT STD_LOGIC;
    y_2_V : OUT STD_LOGIC_VECTOR (9 downto 0);
    y_2_V_ap_vld : OUT STD_LOGIC;
    y_3_V : OUT STD_LOGIC_VECTOR (9 downto 0);
    y_3_V_ap_vld : OUT STD_LOGIC;
    y_4_V : OUT STD_LOGIC_VECTOR (9 downto 0);
    y_4_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.359500,HLS_SYN_LAT=12,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=58,HLS_SYN_FF=7897,HLS_SYN_LUT=30202,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv160_lc_1 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_8C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001100";
    constant ap_const_lv32_95 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010101";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_96 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010110";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv14_B : STD_LOGIC_VECTOR (13 downto 0) := "00000000001011";
    constant ap_const_lv10_3F9 : STD_LOGIC_VECTOR (9 downto 0) := "1111111001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv14_60 : STD_LOGIC_VECTOR (13 downto 0) := "00000001100000";
    constant ap_const_lv14_C0 : STD_LOGIC_VECTOR (13 downto 0) := "00000011000000";
    constant ap_const_lv10_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv12_B : STD_LOGIC_VECTOR (11 downto 0) := "000000001011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_33 : STD_LOGIC_VECTOR (10 downto 0) := "00000110011";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_6 : STD_LOGIC_VECTOR (6 downto 0) := "0000110";
    constant ap_const_lv7_7 : STD_LOGIC_VECTOR (6 downto 0) := "0000111";
    constant ap_const_lv11_6C0 : STD_LOGIC_VECTOR (10 downto 0) := "11011000000";
    constant ap_const_lv18_1A00 : STD_LOGIC_VECTOR (17 downto 0) := "000001101000000000";
    constant ap_const_lv38_3F00000000 : STD_LOGIC_VECTOR (37 downto 0) := "11111100000000000000000000000000000000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv34_3F2000000 : STD_LOGIC_VECTOR (33 downto 0) := "1111110010000000000000000000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv42_3F000000000 : STD_LOGIC_VECTOR (41 downto 0) := "111111000000000000000000000000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv14_4E : STD_LOGIC_VECTOR (13 downto 0) := "00000001001110";
    constant ap_const_lv14_3FF5 : STD_LOGIC_VECTOR (13 downto 0) := "11111111110101";
    constant ap_const_lv14_25 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100101";
    constant ap_const_lv14_D0 : STD_LOGIC_VECTOR (13 downto 0) := "00000011010000";
    constant ap_const_lv16_25 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100101";
    constant ap_const_lv16_460 : STD_LOGIC_VECTOR (15 downto 0) := "0000010001100000";
    constant ap_const_lv14_2D : STD_LOGIC_VECTOR (13 downto 0) := "00000000101101";
    constant ap_const_lv14_20 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal x_V_ap_vld_in_sig : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_V_preg : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal x_V_in_sig : STD_LOGIC_VECTOR (159 downto 0);
    signal x_V_ap_vld_preg : STD_LOGIC := '0';
    signal x_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_Val2_9_fu_296_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_9_reg_1261 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_9_reg_1261_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_3_fu_310_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_3_reg_1271 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_3_reg_1271_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_2_reg_1277 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_2_reg_1277_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_2_reg_1277_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_2_reg_1277_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_2_reg_1277_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_2_reg_1277_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_2_reg_1277_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_2_reg_1277_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_4_reg_1286 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_4_reg_1286_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_20_fu_352_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_20_reg_1305 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_20_reg_1305_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln708_8_reg_1315 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1162_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln1192_2_reg_1320 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_38_fu_445_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_38_reg_1335 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_38_reg_1335_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_38_reg_1335_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_38_reg_1335_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_38_reg_1335_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_38_reg_1335_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_38_reg_1335_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_38_reg_1335_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_5_reg_1340 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1179_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_16_reg_1345 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_9_reg_1350 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln708_s_reg_1355 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_24_fu_539_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_24_reg_1360 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_24_reg_1360_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_24_reg_1360_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_24_reg_1360_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_24_reg_1360_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_24_reg_1360_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_24_reg_1360_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_24_reg_1360_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_4_reg_1385 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln708_6_reg_1390 : STD_LOGIC_VECTOR (9 downto 0);
    signal outcos_V_9_reg_1395 : STD_LOGIC_VECTOR (5 downto 0);
    signal outcos_V_2_reg_1400 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_4_fu_655_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_4_reg_1405 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1214_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_7_reg_1410 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_36_fu_710_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_36_reg_1415 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_37_fu_724_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_37_reg_1420 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_fu_752_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_reg_1426 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_19_fu_762_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ret_V_19_reg_1432 : STD_LOGIC_VECTOR (6 downto 0);
    signal outsin_V_9_reg_1437 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1192_fu_799_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1192_reg_1442 : STD_LOGIC_VECTOR (10 downto 0);
    signal outsin_V_1_reg_1447 : STD_LOGIC_VECTOR (5 downto 0);
    signal outsin_V_2_reg_1452 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_11_fu_1222_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_11_reg_1457 : STD_LOGIC_VECTOR (27 downto 0);
    signal outsin_V_5_reg_1462 : STD_LOGIC_VECTOR (5 downto 0);
    signal outsin_V_6_reg_1467 : STD_LOGIC_VECTOR (5 downto 0);
    signal outsin_V_6_reg_1467_pp0_iter10_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal outcos_V_4_reg_1472 : STD_LOGIC_VECTOR (5 downto 0);
    signal outcos_V_4_reg_1472_pp0_iter10_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal outcos_V_4_reg_1472_pp0_iter11_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_15_fu_1228_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_15_reg_1477 : STD_LOGIC_VECTOR (29 downto 0);
    signal outcos_V_5_reg_1482 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_23_fu_1234_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_23_reg_1487 : STD_LOGIC_VECTOR (25 downto 0);
    signal outcos_V_7_reg_1492 : STD_LOGIC_VECTOR (5 downto 0);
    signal outcos_V_8_reg_1497 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln708_1_reg_1502 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln708_1_reg_1502_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_12_fu_1249_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_12_reg_1507 : STD_LOGIC_VECTOR (33 downto 0);
    signal outsin_V_12_reg_1512 : STD_LOGIC_VECTOR (5 downto 0);
    signal outsin_V_12_reg_1512_pp0_iter11_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln1192_5_fu_1023_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal mul_ln1192_5_reg_1517 : STD_LOGIC_VECTOR (41 downto 0);
    signal r_V_19_fu_1037_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_19_reg_1522 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_26_fu_1255_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal r_V_26_reg_1527 : STD_LOGIC_VECTOR (37 downto 0);
    signal r_V_30_fu_1062_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_30_reg_1532 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1192_2_fu_1071_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln1192_2_reg_1537 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln1192_6_fu_1079_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal mul_ln1192_6_reg_1542 : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln708_10_reg_1547 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_generic_sincos_10_6_s_fu_211_in_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_generic_sincos_10_6_s_fu_211_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_211_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_211_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call62 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call62 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call62 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call62 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call62 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call62 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call62 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call62 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call62 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call62 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call62 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call62 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call62 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp21 : BOOLEAN;
    signal grp_generic_sincos_10_6_s_fu_216_in_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_generic_sincos_10_6_s_fu_216_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_216_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_216_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call68 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call68 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call68 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call68 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call68 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call68 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call68 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call68 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call68 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call68 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call68 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call68 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call68 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp23 : BOOLEAN;
    signal grp_generic_sincos_10_6_s_fu_221_in_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_generic_sincos_10_6_s_fu_221_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_221_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_221_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call74 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call74 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call74 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call74 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call74 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call74 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call74 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call74 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call74 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call74 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call74 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call74 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call74 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp38 : BOOLEAN;
    signal grp_generic_sincos_10_6_s_fu_226_in_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_generic_sincos_10_6_s_fu_226_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_226_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_226_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call85 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call85 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call85 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call85 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call85 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call85 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call85 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call85 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call85 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call85 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call85 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call85 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call85 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp45 : BOOLEAN;
    signal grp_generic_sincos_10_6_s_fu_231_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_231_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_231_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call90 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call90 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call90 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call90 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call90 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call90 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call90 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call90 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call90 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call90 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call90 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call90 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call90 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp46 : BOOLEAN;
    signal grp_generic_sincos_10_6_s_fu_236_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_236_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_236_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call185 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call185 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call185 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call185 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call185 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call185 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call185 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call185 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call185 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call185 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call185 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call185 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call185 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp55 : BOOLEAN;
    signal grp_generic_sincos_10_6_s_fu_241_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_241_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_241_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call22 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call22 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call22 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call22 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call22 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call22 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call22 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call22 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call22 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call22 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call22 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call22 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call22 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp71 : BOOLEAN;
    signal grp_generic_sincos_10_6_s_fu_246_in_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_generic_sincos_10_6_s_fu_246_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_246_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_246_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call29 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call29 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call29 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call29 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call29 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call29 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call29 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call29 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call29 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call29 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call29 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call29 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call29 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp73 : BOOLEAN;
    signal grp_generic_sincos_10_6_s_fu_251_in_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_generic_sincos_10_6_s_fu_251_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_251_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_251_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call40 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call40 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call40 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call40 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call40 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call40 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call40 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call40 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call40 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call40 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call40 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call40 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call40 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp76 : BOOLEAN;
    signal grp_generic_sincos_10_6_s_fu_256_in_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_generic_sincos_10_6_s_fu_256_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_256_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_256_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call51 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call51 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call51 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call51 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call51 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call51 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call51 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call51 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call51 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call51 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call51 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call51 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call51 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp79 : BOOLEAN;
    signal grp_generic_sincos_10_6_s_fu_261_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_261_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_261_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call100 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call100 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call100 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call100 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call100 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call100 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call100 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call100 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call100 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call100 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call100 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call100 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call100 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp85 : BOOLEAN;
    signal grp_generic_sincos_10_6_s_fu_266_in_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_generic_sincos_10_6_s_fu_266_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_266_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_266_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call106 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call106 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call106 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call106 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call106 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call106 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call106 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call106 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call106 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call106 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call106 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call106 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call106 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp87 : BOOLEAN;
    signal grp_generic_sincos_10_6_s_fu_271_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_271_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_271_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call154 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call154 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call154 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call154 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call154 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call154 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call154 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call154 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call154 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call154 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call154 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call154 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call154 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp98 : BOOLEAN;
    signal grp_generic_sincos_10_6_s_fu_276_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_276_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_276_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call195 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call195 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call195 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call195 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call195 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call195 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call195 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call195 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call195 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call195 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call195 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call195 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call195 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp106 : BOOLEAN;
    signal grp_generic_sincos_10_6_s_fu_281_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_281_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_281_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call209 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call209 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call209 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call209 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call209 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call209 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call209 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call209 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call209 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call209 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call209 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call209 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call209 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp107 : BOOLEAN;
    signal grp_generic_sincos_10_6_s_fu_286_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_286_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_286_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call126 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call126 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call126 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call126 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call126 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call126 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call126 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call126 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call126 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call126 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call126 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call126 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call126 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp119 : BOOLEAN;
    signal grp_generic_sincos_10_6_s_fu_291_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_291_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generic_sincos_10_6_s_fu_291_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call168 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call168 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call168 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call168 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call168 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call168 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call168 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call168 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call168 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call168 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call168 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call168 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call168 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp121 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_1153_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1192_1_fu_388_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_fu_400_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln1118_1_fu_411_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_fu_407_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_1_fu_418_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_35_fu_422_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln1118_fu_439_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1170_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1187_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1192_fu_382_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln1118_6_fu_478_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_11_fu_485_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_8_fu_451_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_41_fu_489_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_40_fu_472_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln1192_18_fu_495_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_39_fu_501_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_31_fu_517_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_32_fu_524_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln703_1_fu_531_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_2_fu_535_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_27_fu_550_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of ret_V_27_fu_550_p2 : signal is "no";
    signal sub_ln703_fu_566_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal lhs_V_2_fu_583_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal rhs_V_2_fu_586_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_31_fu_589_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_V_3_fu_595_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_11_fu_599_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1196_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1205_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_34_fu_658_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln703_6_fu_664_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_29_fu_667_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_fu_673_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal rhs_V_1_fu_690_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_7_fu_706_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_9_fu_720_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_37_fu_724_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_9_fu_720_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_37_fu_724_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln703_13_fu_734_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ret_V_13_fu_738_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1118_fu_752_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1118_fu_752_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln703_15_fu_758_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln703_15_fu_758_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln703_4_fu_776_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_25_fu_780_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln703_5_fu_789_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_26_fu_793_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_V_1_fu_813_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln728_2_fu_820_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_8_fu_824_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_5_fu_855_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_6_fu_862_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln1118_4_fu_848_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_39_fu_866_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_5_fu_872_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln703_14_fu_879_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_33_fu_883_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1192_10_fu_889_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_20_fu_909_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln1116_6_fu_906_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_20_fu_909_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_22_fu_918_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_21_fu_915_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_22_fu_918_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_20_fu_909_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_22_fu_918_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_fu_946_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1240_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_33_fu_963_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_fu_960_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_33_fu_963_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_33_fu_963_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal rhs_V_fu_969_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln700_3_fu_957_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_fu_977_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_28_fu_981_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_17_fu_1013_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_16_fu_1010_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_17_fu_1013_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_17_fu_1013_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1192_5_fu_1023_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1192_5_fu_1023_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_19_fu_1037_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_18_fu_1033_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_19_fu_1037_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_25_fu_1046_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_24_fu_1043_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_25_fu_1046_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_25_fu_1046_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_30_fu_1062_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_29_fu_1059_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_30_fu_1062_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln1192_2_fu_1071_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln1192_6_fu_1079_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1192_8_fu_1087_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1192_8_fu_1087_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal ret_V_40_fu_1092_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal mul_ln1192_3_fu_1111_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln1192_3_fu_1111_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_30_fu_1116_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_36_fu_1137_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal grp_fu_1153_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1153_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1162_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1162_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1162_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1170_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1170_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1170_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1179_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1179_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1187_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1187_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1187_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1196_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_4_fu_605_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1196_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1196_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1205_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to11 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component generic_sincos_10_6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        in_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component myproject_mac_muladd_8ns_10s_14ns_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component myproject_mac_muladd_5s_10s_14ns_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component myproject_mac_muladd_7ns_10s_9ns_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component myproject_mac_muladd_7ns_10s_12ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mac_muladd_7ns_10s_7ns_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component myproject_mac_mulsub_12s_12s_14ns_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component myproject_mac_muladd_10s_16s_18ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_mul_sub_6s_11s_10s_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mul_mul_12s_16s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component myproject_mul_mul_12s_18s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component myproject_mul_mul_12s_14s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mac_muladd_6s_11s_16s_17_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component myproject_mul_mul_6s_28s_34_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        dout : OUT STD_LOGIC_VECTOR (33 downto 0) );
    end component;


    component myproject_mul_mul_12s_26s_38_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (25 downto 0);
        dout : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;



begin
    grp_generic_sincos_10_6_s_fu_211 : component generic_sincos_10_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_10_6_s_fu_211_in_V,
        ap_return_0 => grp_generic_sincos_10_6_s_fu_211_ap_return_0,
        ap_return_1 => grp_generic_sincos_10_6_s_fu_211_ap_return_1,
        ap_ce => grp_generic_sincos_10_6_s_fu_211_ap_ce);

    grp_generic_sincos_10_6_s_fu_216 : component generic_sincos_10_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_10_6_s_fu_216_in_V,
        ap_return_0 => grp_generic_sincos_10_6_s_fu_216_ap_return_0,
        ap_return_1 => grp_generic_sincos_10_6_s_fu_216_ap_return_1,
        ap_ce => grp_generic_sincos_10_6_s_fu_216_ap_ce);

    grp_generic_sincos_10_6_s_fu_221 : component generic_sincos_10_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_10_6_s_fu_221_in_V,
        ap_return_0 => grp_generic_sincos_10_6_s_fu_221_ap_return_0,
        ap_return_1 => grp_generic_sincos_10_6_s_fu_221_ap_return_1,
        ap_ce => grp_generic_sincos_10_6_s_fu_221_ap_ce);

    grp_generic_sincos_10_6_s_fu_226 : component generic_sincos_10_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_10_6_s_fu_226_in_V,
        ap_return_0 => grp_generic_sincos_10_6_s_fu_226_ap_return_0,
        ap_return_1 => grp_generic_sincos_10_6_s_fu_226_ap_return_1,
        ap_ce => grp_generic_sincos_10_6_s_fu_226_ap_ce);

    grp_generic_sincos_10_6_s_fu_231 : component generic_sincos_10_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => p_Val2_20_reg_1305,
        ap_return_0 => grp_generic_sincos_10_6_s_fu_231_ap_return_0,
        ap_return_1 => grp_generic_sincos_10_6_s_fu_231_ap_return_1,
        ap_ce => grp_generic_sincos_10_6_s_fu_231_ap_ce);

    grp_generic_sincos_10_6_s_fu_236 : component generic_sincos_10_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_8_reg_1315,
        ap_return_0 => grp_generic_sincos_10_6_s_fu_236_ap_return_0,
        ap_return_1 => grp_generic_sincos_10_6_s_fu_236_ap_return_1,
        ap_ce => grp_generic_sincos_10_6_s_fu_236_ap_ce);

    grp_generic_sincos_10_6_s_fu_241 : component generic_sincos_10_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => p_Val2_4_reg_1286_pp0_iter1_reg,
        ap_return_0 => grp_generic_sincos_10_6_s_fu_241_ap_return_0,
        ap_return_1 => grp_generic_sincos_10_6_s_fu_241_ap_return_1,
        ap_ce => grp_generic_sincos_10_6_s_fu_241_ap_ce);

    grp_generic_sincos_10_6_s_fu_246 : component generic_sincos_10_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_10_6_s_fu_246_in_V,
        ap_return_0 => grp_generic_sincos_10_6_s_fu_246_ap_return_0,
        ap_return_1 => grp_generic_sincos_10_6_s_fu_246_ap_return_1,
        ap_ce => grp_generic_sincos_10_6_s_fu_246_ap_ce);

    grp_generic_sincos_10_6_s_fu_251 : component generic_sincos_10_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_10_6_s_fu_251_in_V,
        ap_return_0 => grp_generic_sincos_10_6_s_fu_251_ap_return_0,
        ap_return_1 => grp_generic_sincos_10_6_s_fu_251_ap_return_1,
        ap_ce => grp_generic_sincos_10_6_s_fu_251_ap_ce);

    grp_generic_sincos_10_6_s_fu_256 : component generic_sincos_10_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_10_6_s_fu_256_in_V,
        ap_return_0 => grp_generic_sincos_10_6_s_fu_256_ap_return_0,
        ap_return_1 => grp_generic_sincos_10_6_s_fu_256_ap_return_1,
        ap_ce => grp_generic_sincos_10_6_s_fu_256_ap_ce);

    grp_generic_sincos_10_6_s_fu_261 : component generic_sincos_10_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => p_Val2_9_reg_1261_pp0_iter1_reg,
        ap_return_0 => grp_generic_sincos_10_6_s_fu_261_ap_return_0,
        ap_return_1 => grp_generic_sincos_10_6_s_fu_261_ap_return_1,
        ap_ce => grp_generic_sincos_10_6_s_fu_261_ap_ce);

    grp_generic_sincos_10_6_s_fu_266 : component generic_sincos_10_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_10_6_s_fu_266_in_V,
        ap_return_0 => grp_generic_sincos_10_6_s_fu_266_ap_return_0,
        ap_return_1 => grp_generic_sincos_10_6_s_fu_266_ap_return_1,
        ap_ce => grp_generic_sincos_10_6_s_fu_266_ap_ce);

    grp_generic_sincos_10_6_s_fu_271 : component generic_sincos_10_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_5_reg_1340,
        ap_return_0 => grp_generic_sincos_10_6_s_fu_271_ap_return_0,
        ap_return_1 => grp_generic_sincos_10_6_s_fu_271_ap_return_1,
        ap_ce => grp_generic_sincos_10_6_s_fu_271_ap_ce);

    grp_generic_sincos_10_6_s_fu_276 : component generic_sincos_10_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_9_reg_1350,
        ap_return_0 => grp_generic_sincos_10_6_s_fu_276_ap_return_0,
        ap_return_1 => grp_generic_sincos_10_6_s_fu_276_ap_return_1,
        ap_ce => grp_generic_sincos_10_6_s_fu_276_ap_ce);

    grp_generic_sincos_10_6_s_fu_281 : component generic_sincos_10_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_s_reg_1355,
        ap_return_0 => grp_generic_sincos_10_6_s_fu_281_ap_return_0,
        ap_return_1 => grp_generic_sincos_10_6_s_fu_281_ap_return_1,
        ap_ce => grp_generic_sincos_10_6_s_fu_281_ap_ce);

    grp_generic_sincos_10_6_s_fu_286 : component generic_sincos_10_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_4_reg_1385,
        ap_return_0 => grp_generic_sincos_10_6_s_fu_286_ap_return_0,
        ap_return_1 => grp_generic_sincos_10_6_s_fu_286_ap_return_1,
        ap_ce => grp_generic_sincos_10_6_s_fu_286_ap_ce);

    grp_generic_sincos_10_6_s_fu_291 : component generic_sincos_10_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_6_reg_1390,
        ap_return_0 => grp_generic_sincos_10_6_s_fu_291_ap_return_0,
        ap_return_1 => grp_generic_sincos_10_6_s_fu_291_ap_return_1,
        ap_ce => grp_generic_sincos_10_6_s_fu_291_ap_ce);

    myproject_mac_muladd_8ns_10s_14ns_14_1_1_U7 : component myproject_mac_muladd_8ns_10s_14ns_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_1153_p0,
        din1 => p_Val2_9_fu_296_p4,
        din2 => grp_fu_1153_p2,
        dout => grp_fu_1153_p3);

    myproject_mac_muladd_5s_10s_14ns_14_1_1_U8 : component myproject_mac_muladd_5s_10s_14ns_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 10,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_1162_p0,
        din1 => grp_fu_1162_p1,
        din2 => grp_fu_1162_p2,
        dout => grp_fu_1162_p3);

    myproject_mac_muladd_7ns_10s_9ns_14_1_1_U9 : component myproject_mac_muladd_7ns_10s_9ns_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 10,
        din2_WIDTH => 9,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_1170_p0,
        din1 => grp_fu_1170_p1,
        din2 => grp_fu_1170_p2,
        dout => grp_fu_1170_p3);

    myproject_mac_muladd_7ns_10s_12ns_16_1_1_U10 : component myproject_mac_muladd_7ns_10s_12ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 10,
        din2_WIDTH => 12,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_1179_p0,
        din1 => p_Val2_9_reg_1261,
        din2 => grp_fu_1179_p2,
        dout => grp_fu_1179_p3);

    myproject_mac_muladd_7ns_10s_7ns_14_1_1_U11 : component myproject_mac_muladd_7ns_10s_7ns_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 10,
        din2_WIDTH => 7,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_1187_p0,
        din1 => grp_fu_1187_p1,
        din2 => grp_fu_1187_p2,
        dout => grp_fu_1187_p3);

    myproject_mac_mulsub_12s_12s_14ns_14_1_1_U12 : component myproject_mac_mulsub_12s_12s_14ns_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_1196_p0,
        din1 => grp_fu_1196_p1,
        din2 => grp_fu_1196_p2,
        dout => grp_fu_1196_p3);

    myproject_mac_muladd_10s_16s_18ns_18_1_1_U13 : component myproject_mac_muladd_10s_16s_18ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 16,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => p_Val2_9_reg_1261_pp0_iter1_reg,
        din1 => ret_V_16_reg_1345,
        din2 => grp_fu_1205_p2,
        dout => grp_fu_1205_p3);

    myproject_mac_mul_sub_6s_11s_10s_16_1_1_U14 : component myproject_mac_mul_sub_6s_11s_10s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 11,
        din2_WIDTH => 10,
        dout_WIDTH => 16)
    port map (
        din0 => outcos_V_2_reg_1400,
        din1 => ret_V_fu_673_p2,
        din2 => rhs_V_1_fu_690_p3,
        dout => grp_fu_1214_p3);

    myproject_mul_mul_12s_16s_28_1_1_U15 : component myproject_mul_mul_12s_16s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 16,
        dout_WIDTH => 28)
    port map (
        din0 => ret_V_8_fu_824_p2,
        din1 => ret_V_7_reg_1410,
        dout => r_V_11_fu_1222_p2);

    myproject_mul_mul_12s_18s_30_1_1_U16 : component myproject_mul_mul_12s_18s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 18,
        dout_WIDTH => 30)
    port map (
        din0 => r_V_37_reg_1420,
        din1 => add_ln1192_10_fu_889_p2,
        dout => r_V_15_fu_1228_p2);

    myproject_mul_mul_12s_14s_26_1_1_U17 : component myproject_mul_mul_12s_14s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 14,
        dout_WIDTH => 26)
    port map (
        din0 => r_V_22_fu_918_p2,
        din1 => r_V_20_fu_909_p2,
        dout => r_V_23_fu_1234_p2);

    myproject_mac_muladd_6s_11s_16s_17_1_1_U18 : component myproject_mac_muladd_6s_11s_16s_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 11,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => outsin_V_1_reg_1447,
        din1 => add_ln1192_reg_1442,
        din2 => lhs_V_fu_946_p3,
        dout => grp_fu_1240_p3);

    myproject_mul_mul_6s_28s_34_1_1_U19 : component myproject_mul_mul_6s_28s_34_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 28,
        dout_WIDTH => 34)
    port map (
        din0 => outsin_V_5_reg_1462,
        din1 => r_V_11_reg_1457,
        dout => r_V_12_fu_1249_p2);

    myproject_mul_mul_12s_26s_38_1_1_U20 : component myproject_mul_mul_12s_26s_38_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 26,
        dout_WIDTH => 38)
    port map (
        din0 => r_V_25_fu_1046_p2,
        din1 => r_V_23_reg_1487,
        dout => r_V_26_fu_1255_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    x_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    x_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_ap_vld_preg <= x_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_preg <= ap_const_lv160_lc_1;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_preg <= x_V;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln1192_2_reg_1320 <= grp_fu_1162_p3;
                ret_V_16_reg_1345 <= grp_fu_1179_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln1192_reg_1442 <= add_ln1192_fu_799_p2;
                mul_ln1118_reg_1426 <= mul_ln1118_fu_752_p2;
                mul_ln1192_2_reg_1537 <= mul_ln1192_2_fu_1071_p2;
                mul_ln1192_5_reg_1517 <= mul_ln1192_5_fu_1023_p2;
                mul_ln1192_6_reg_1542 <= mul_ln1192_6_fu_1079_p2;
                outcos_V_2_reg_1400 <= grp_generic_sincos_10_6_s_fu_216_ap_return_1;
                outcos_V_4_reg_1472 <= grp_generic_sincos_10_6_s_fu_241_ap_return_1;
                outcos_V_4_reg_1472_pp0_iter10_reg <= outcos_V_4_reg_1472;
                outcos_V_4_reg_1472_pp0_iter11_reg <= outcos_V_4_reg_1472_pp0_iter10_reg;
                outcos_V_5_reg_1482 <= grp_generic_sincos_10_6_s_fu_271_ap_return_1;
                outcos_V_7_reg_1492 <= grp_generic_sincos_10_6_s_fu_276_ap_return_1;
                outcos_V_8_reg_1497 <= grp_generic_sincos_10_6_s_fu_281_ap_return_1;
                outcos_V_9_reg_1395 <= grp_generic_sincos_10_6_s_fu_211_ap_return_1;
                outsin_V_12_reg_1512 <= grp_generic_sincos_10_6_s_fu_286_ap_return_0;
                outsin_V_12_reg_1512_pp0_iter11_reg <= outsin_V_12_reg_1512;
                outsin_V_1_reg_1447 <= grp_generic_sincos_10_6_s_fu_251_ap_return_0;
                outsin_V_2_reg_1452 <= grp_generic_sincos_10_6_s_fu_256_ap_return_0;
                outsin_V_5_reg_1462 <= grp_generic_sincos_10_6_s_fu_261_ap_return_0;
                outsin_V_6_reg_1467 <= grp_generic_sincos_10_6_s_fu_266_ap_return_0;
                outsin_V_6_reg_1467_pp0_iter10_reg <= outsin_V_6_reg_1467;
                outsin_V_9_reg_1437 <= grp_generic_sincos_10_6_s_fu_236_ap_return_0;
                p_Val2_2_reg_1277_pp0_iter2_reg <= p_Val2_2_reg_1277_pp0_iter1_reg;
                p_Val2_2_reg_1277_pp0_iter3_reg <= p_Val2_2_reg_1277_pp0_iter2_reg;
                p_Val2_2_reg_1277_pp0_iter4_reg <= p_Val2_2_reg_1277_pp0_iter3_reg;
                p_Val2_2_reg_1277_pp0_iter5_reg <= p_Val2_2_reg_1277_pp0_iter4_reg;
                p_Val2_2_reg_1277_pp0_iter6_reg <= p_Val2_2_reg_1277_pp0_iter5_reg;
                p_Val2_2_reg_1277_pp0_iter7_reg <= p_Val2_2_reg_1277_pp0_iter6_reg;
                r_V_11_reg_1457 <= r_V_11_fu_1222_p2;
                r_V_12_reg_1507 <= r_V_12_fu_1249_p2;
                r_V_15_reg_1477 <= r_V_15_fu_1228_p2;
                r_V_19_reg_1522 <= r_V_19_fu_1037_p2;
                r_V_23_reg_1487 <= r_V_23_fu_1234_p2;
                r_V_26_reg_1527 <= r_V_26_fu_1255_p2;
                r_V_30_reg_1532 <= r_V_30_fu_1062_p2;
                r_V_36_reg_1415 <= r_V_36_fu_710_p2;
                r_V_37_reg_1420 <= r_V_37_fu_724_p2;
                    r_V_38_reg_1335_pp0_iter2_reg(13 downto 1) <= r_V_38_reg_1335(13 downto 1);
                    r_V_38_reg_1335_pp0_iter3_reg(13 downto 1) <= r_V_38_reg_1335_pp0_iter2_reg(13 downto 1);
                    r_V_38_reg_1335_pp0_iter4_reg(13 downto 1) <= r_V_38_reg_1335_pp0_iter3_reg(13 downto 1);
                    r_V_38_reg_1335_pp0_iter5_reg(13 downto 1) <= r_V_38_reg_1335_pp0_iter4_reg(13 downto 1);
                    r_V_38_reg_1335_pp0_iter6_reg(13 downto 1) <= r_V_38_reg_1335_pp0_iter5_reg(13 downto 1);
                    r_V_38_reg_1335_pp0_iter7_reg(13 downto 1) <= r_V_38_reg_1335_pp0_iter6_reg(13 downto 1);
                    r_V_38_reg_1335_pp0_iter8_reg(13 downto 1) <= r_V_38_reg_1335_pp0_iter7_reg(13 downto 1);
                r_V_4_reg_1405 <= r_V_4_fu_655_p1;
                ret_V_19_reg_1432 <= ret_V_19_fu_762_p2;
                    ret_V_24_reg_1360(11 downto 1) <= ret_V_24_fu_539_p2(11 downto 1);
                    ret_V_24_reg_1360_pp0_iter3_reg(11 downto 1) <= ret_V_24_reg_1360(11 downto 1);
                    ret_V_24_reg_1360_pp0_iter4_reg(11 downto 1) <= ret_V_24_reg_1360_pp0_iter3_reg(11 downto 1);
                    ret_V_24_reg_1360_pp0_iter5_reg(11 downto 1) <= ret_V_24_reg_1360_pp0_iter4_reg(11 downto 1);
                    ret_V_24_reg_1360_pp0_iter6_reg(11 downto 1) <= ret_V_24_reg_1360_pp0_iter5_reg(11 downto 1);
                    ret_V_24_reg_1360_pp0_iter7_reg(11 downto 1) <= ret_V_24_reg_1360_pp0_iter6_reg(11 downto 1);
                    ret_V_24_reg_1360_pp0_iter8_reg(11 downto 1) <= ret_V_24_reg_1360_pp0_iter7_reg(11 downto 1);
                    ret_V_24_reg_1360_pp0_iter9_reg(11 downto 1) <= ret_V_24_reg_1360_pp0_iter8_reg(11 downto 1);
                trunc_ln708_10_reg_1547 <= ret_V_40_fu_1092_p2(37 downto 28);
                trunc_ln708_1_reg_1502 <= ret_V_28_fu_981_p2(17 downto 8);
                trunc_ln708_1_reg_1502_pp0_iter11_reg <= trunc_ln708_1_reg_1502;
                trunc_ln708_4_reg_1385 <= grp_fu_1196_p3(13 downto 4);
                trunc_ln708_6_reg_1390 <= grp_fu_1205_p3(17 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_Val2_20_reg_1305 <= x_V_in_sig(39 downto 30);
                p_Val2_20_reg_1305_pp0_iter1_reg <= p_Val2_20_reg_1305;
                p_Val2_2_reg_1277 <= x_V_in_sig(159 downto 150);
                p_Val2_2_reg_1277_pp0_iter1_reg <= p_Val2_2_reg_1277;
                p_Val2_3_reg_1271 <= x_V_in_sig(49 downto 40);
                p_Val2_3_reg_1271_pp0_iter1_reg <= p_Val2_3_reg_1271;
                p_Val2_4_reg_1286 <= x_V_in_sig(29 downto 20);
                p_Val2_4_reg_1286_pp0_iter1_reg <= p_Val2_4_reg_1286;
                p_Val2_9_reg_1261 <= x_V_in_sig(149 downto 140);
                p_Val2_9_reg_1261_pp0_iter1_reg <= p_Val2_9_reg_1261;
                    r_V_38_reg_1335(13 downto 1) <= r_V_38_fu_445_p2(13 downto 1);
                trunc_ln708_5_reg_1340 <= grp_fu_1170_p3(13 downto 4);
                trunc_ln708_8_reg_1315 <= grp_fu_1153_p3(13 downto 4);
                trunc_ln708_9_reg_1350 <= grp_fu_1187_p3(13 downto 4);
                trunc_ln708_s_reg_1355 <= ret_V_39_fu_501_p2(13 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                ret_V_7_reg_1410 <= grp_fu_1214_p3;
            end if;
        end if;
    end process;
    r_V_38_reg_1335(0) <= '0';
    r_V_38_reg_1335_pp0_iter2_reg(0) <= '0';
    r_V_38_reg_1335_pp0_iter3_reg(0) <= '0';
    r_V_38_reg_1335_pp0_iter4_reg(0) <= '0';
    r_V_38_reg_1335_pp0_iter5_reg(0) <= '0';
    r_V_38_reg_1335_pp0_iter6_reg(0) <= '0';
    r_V_38_reg_1335_pp0_iter7_reg(0) <= '0';
    r_V_38_reg_1335_pp0_iter8_reg(0) <= '0';
    ret_V_24_reg_1360(0) <= '0';
    ret_V_24_reg_1360_pp0_iter3_reg(0) <= '0';
    ret_V_24_reg_1360_pp0_iter4_reg(0) <= '0';
    ret_V_24_reg_1360_pp0_iter5_reg(0) <= '0';
    ret_V_24_reg_1360_pp0_iter6_reg(0) <= '0';
    ret_V_24_reg_1360_pp0_iter7_reg(0) <= '0';
    ret_V_24_reg_1360_pp0_iter8_reg(0) <= '0';
    ret_V_24_reg_1360_pp0_iter9_reg(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1192_10_fu_889_p2 <= std_logic_vector(unsigned(ap_const_lv18_1A00) + unsigned(ret_V_33_fu_883_p2));
    add_ln1192_18_fu_495_p2 <= std_logic_vector(unsigned(r_V_41_fu_489_p2) + unsigned(r_V_40_fu_472_p2));
    add_ln1192_fu_799_p2 <= std_logic_vector(signed(ap_const_lv11_6C0) + signed(ret_V_26_fu_793_p2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp106_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp106 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp107_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp107 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp119_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp119 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp121_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp121 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp21_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp21 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp23_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp23 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp38_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp38 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp45_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp45 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp46_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp46 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp55_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp55 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp71_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp71 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp73_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp73 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp76_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp76 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp79_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp79 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp85_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp85 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp87_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp87 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp98_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp98 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call154 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call168 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call154 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call168 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call154 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call168 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call154 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call168 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call100_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call100 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call106_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call106 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call126_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call126 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call154_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call154 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call168_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call168 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call185_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call185 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call195_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call195 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call209_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call209 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call22_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call22 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call29_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call29 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call40_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call40 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call51_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call51 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call62_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call62 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call68_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call68 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call74_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call74 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call85_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call85 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call90_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call90 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call154 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call168 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call154 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call168 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call154 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call168 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call154 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call168 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call154 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call168 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call154 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call168 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call154 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call168 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call126 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call154 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call168 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to11_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to11 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to11)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to11 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1153_p0 <= ap_const_lv14_4E(8 - 1 downto 0);
    grp_fu_1153_p2 <= (p_Val2_20_fu_352_p4 & ap_const_lv4_0);
    grp_fu_1162_p0 <= ap_const_lv14_3FF5(5 - 1 downto 0);
    grp_fu_1162_p1 <= sext_ln1192_fu_382_p1(10 - 1 downto 0);
    grp_fu_1162_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv14_B) * signed(mul_ln1192_1_fu_388_p1))), 14));
    grp_fu_1170_p0 <= ap_const_lv14_25(7 - 1 downto 0);
    grp_fu_1170_p1 <= sext_ln1118_8_fu_451_p1(10 - 1 downto 0);
    grp_fu_1170_p2 <= ap_const_lv14_D0(9 - 1 downto 0);
    grp_fu_1179_p0 <= ap_const_lv16_25(7 - 1 downto 0);
    grp_fu_1179_p2 <= ap_const_lv16_460(12 - 1 downto 0);
    grp_fu_1187_p0 <= ap_const_lv14_2D(7 - 1 downto 0);
    grp_fu_1187_p1 <= sext_ln1118_8_fu_451_p1(10 - 1 downto 0);
    grp_fu_1187_p2 <= ap_const_lv14_20(7 - 1 downto 0);
    grp_fu_1196_p0 <= sext_ln1118_4_fu_605_p1(12 - 1 downto 0);
    grp_fu_1196_p1 <= sext_ln1118_4_fu_605_p1(12 - 1 downto 0);
    grp_fu_1196_p2 <= (p_Val2_4_reg_1286_pp0_iter1_reg & ap_const_lv4_0);
    grp_fu_1205_p2 <= (p_Val2_20_reg_1305_pp0_iter1_reg & ap_const_lv8_0);

    grp_generic_sincos_10_6_s_fu_211_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp21)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp21) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_10_6_s_fu_211_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_10_6_s_fu_211_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_10_6_s_fu_211_in_V <= x_V_in_sig(10 - 1 downto 0);

    grp_generic_sincos_10_6_s_fu_216_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp23)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp23) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_10_6_s_fu_216_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_10_6_s_fu_216_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_10_6_s_fu_216_in_V <= std_logic_vector(signed(p_Val2_9_fu_296_p4) - signed(p_Val2_3_fu_310_p4));

    grp_generic_sincos_10_6_s_fu_221_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp38)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_10_6_s_fu_221_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_10_6_s_fu_221_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_10_6_s_fu_221_in_V <= std_logic_vector(signed(ap_const_lv10_3F9) + signed(p_Val2_4_reg_1286));

    grp_generic_sincos_10_6_s_fu_226_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp45)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_10_6_s_fu_226_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_10_6_s_fu_226_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_10_6_s_fu_226_in_V <= r_V_35_fu_422_p2(13 downto 4);

    grp_generic_sincos_10_6_s_fu_231_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp46)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_10_6_s_fu_231_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_10_6_s_fu_231_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_10_6_s_fu_236_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp55)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_10_6_s_fu_236_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_10_6_s_fu_236_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_10_6_s_fu_241_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp71)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp71) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_10_6_s_fu_241_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_10_6_s_fu_241_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_10_6_s_fu_246_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp73)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp73) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_10_6_s_fu_246_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_10_6_s_fu_246_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_10_6_s_fu_246_in_V <= std_logic_vector(unsigned(p_Val2_3_reg_1271_pp0_iter1_reg) + unsigned(p_Val2_2_reg_1277_pp0_iter1_reg));

    grp_generic_sincos_10_6_s_fu_251_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp76)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp76) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_10_6_s_fu_251_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_10_6_s_fu_251_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_10_6_s_fu_251_in_V <= ret_V_27_fu_550_p2(13 downto 4);

    grp_generic_sincos_10_6_s_fu_256_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp79)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp79) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_10_6_s_fu_256_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_10_6_s_fu_256_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_10_6_s_fu_256_in_V <= std_logic_vector(unsigned(ap_const_lv10_4) + unsigned(sub_ln703_fu_566_p2));

    grp_generic_sincos_10_6_s_fu_261_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp85)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp85) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_10_6_s_fu_261_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_10_6_s_fu_261_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_10_6_s_fu_266_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp87)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp87) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_10_6_s_fu_266_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_10_6_s_fu_266_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_10_6_s_fu_266_in_V <= std_logic_vector(signed(ap_const_lv10_3FF) + signed(p_Val2_20_reg_1305_pp0_iter1_reg));

    grp_generic_sincos_10_6_s_fu_271_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp98)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp98) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_10_6_s_fu_271_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_10_6_s_fu_271_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_10_6_s_fu_276_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp106)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp106) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_10_6_s_fu_276_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_10_6_s_fu_276_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_10_6_s_fu_281_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp107)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp107) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_10_6_s_fu_281_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_10_6_s_fu_281_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_10_6_s_fu_286_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp119)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp119) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_10_6_s_fu_286_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_10_6_s_fu_286_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_10_6_s_fu_291_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp121)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp121) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_10_6_s_fu_291_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_10_6_s_fu_291_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    lhs_V_1_fu_813_p3 <= (r_V_36_reg_1415 & ap_const_lv4_0);
        lhs_V_2_fu_583_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_9_reg_1261_pp0_iter1_reg),11));

        lhs_V_3_fu_595_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_31_fu_589_p2),12));

    lhs_V_5_fu_872_p3 <= (r_V_38_reg_1335_pp0_iter8_reg & ap_const_lv4_0);
    lhs_V_fu_946_p3 <= (ret_V_24_reg_1360_pp0_iter9_reg & ap_const_lv4_0);
    mul_ln1118_fu_752_p0 <= ret_V_13_fu_738_p2;
    mul_ln1118_fu_752_p1 <= ret_V_13_fu_738_p2;
    mul_ln1118_fu_752_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_fu_752_p0) * signed(mul_ln1118_fu_752_p1))), 12));
    mul_ln1192_1_fu_388_p1 <= p_Val2_4_reg_1286;
    mul_ln1192_2_fu_1071_p0 <= outsin_V_6_reg_1467_pp0_iter10_reg;
    mul_ln1192_2_fu_1071_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_2_fu_1071_p0) * signed(r_V_12_reg_1507))), 34));
    mul_ln1192_3_fu_1111_p0 <= outcos_V_4_reg_1472_pp0_iter11_reg;
    mul_ln1192_3_fu_1111_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_3_fu_1111_p0) * signed(mul_ln1192_2_reg_1537))), 34));
    mul_ln1192_5_fu_1023_p0 <= r_V_17_fu_1013_p2;
    mul_ln1192_5_fu_1023_p1 <= r_V_15_reg_1477;
    mul_ln1192_5_fu_1023_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_5_fu_1023_p0) * signed(mul_ln1192_5_fu_1023_p1))), 42));
    mul_ln1192_6_fu_1079_p0 <= r_V_19_reg_1522;
    mul_ln1192_6_fu_1079_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_6_fu_1079_p0) * signed(mul_ln1192_5_reg_1517))), 42));
    mul_ln1192_8_fu_1087_p0 <= r_V_30_reg_1532;
    mul_ln1192_8_fu_1087_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_8_fu_1087_p0) * signed(r_V_26_reg_1527))), 38));
    p_Val2_20_fu_352_p4 <= x_V_in_sig(39 downto 30);
    p_Val2_3_fu_310_p4 <= x_V_in_sig(49 downto 40);
    p_Val2_9_fu_296_p4 <= x_V_in_sig(149 downto 140);
        r_V_16_fu_1010_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_5_reg_1482),12));

    r_V_17_fu_1013_p0 <= r_V_16_fu_1010_p1(6 - 1 downto 0);
    r_V_17_fu_1013_p1 <= r_V_16_fu_1010_p1(6 - 1 downto 0);
    r_V_17_fu_1013_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_17_fu_1013_p0) * signed(r_V_17_fu_1013_p1))), 12));
        r_V_18_fu_1033_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_10_6_s_fu_291_ap_return_1),12));

    r_V_19_fu_1037_p0 <= r_V_18_fu_1033_p1(6 - 1 downto 0);
    r_V_19_fu_1037_p1 <= r_V_18_fu_1033_p1(6 - 1 downto 0);
    r_V_19_fu_1037_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_19_fu_1037_p0) * signed(r_V_19_fu_1037_p1))), 12));
    r_V_20_fu_909_p0 <= sext_ln1116_6_fu_906_p1(7 - 1 downto 0);
    r_V_20_fu_909_p1 <= sext_ln1116_6_fu_906_p1(7 - 1 downto 0);
    r_V_20_fu_909_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_20_fu_909_p0) * signed(r_V_20_fu_909_p1))), 14));
        r_V_21_fu_915_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_9_reg_1437),12));

    r_V_22_fu_918_p0 <= r_V_21_fu_915_p1(6 - 1 downto 0);
    r_V_22_fu_918_p1 <= r_V_21_fu_915_p1(6 - 1 downto 0);
    r_V_22_fu_918_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_22_fu_918_p0) * signed(r_V_22_fu_918_p1))), 12));
        r_V_24_fu_1043_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_7_reg_1492),12));

    r_V_25_fu_1046_p0 <= r_V_24_fu_1043_p1(6 - 1 downto 0);
    r_V_25_fu_1046_p1 <= r_V_24_fu_1043_p1(6 - 1 downto 0);
    r_V_25_fu_1046_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_25_fu_1046_p0) * signed(r_V_25_fu_1046_p1))), 12));
        r_V_29_fu_1059_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_8_reg_1497),12));

    r_V_30_fu_1062_p0 <= r_V_29_fu_1059_p1(6 - 1 downto 0);
    r_V_30_fu_1062_p1 <= r_V_29_fu_1059_p1(6 - 1 downto 0);
    r_V_30_fu_1062_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_30_fu_1062_p0) * signed(r_V_30_fu_1062_p1))), 12));
    r_V_31_fu_517_p3 <= (p_Val2_9_reg_1261_pp0_iter1_reg & ap_const_lv1_0);
    r_V_32_fu_524_p3 <= (p_Val2_3_reg_1271_pp0_iter1_reg & ap_const_lv1_0);
    r_V_33_fu_963_p0 <= r_V_fu_960_p1(6 - 1 downto 0);
    r_V_33_fu_963_p1 <= r_V_fu_960_p1(6 - 1 downto 0);
    r_V_33_fu_963_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_33_fu_963_p0) * signed(r_V_33_fu_963_p1))), 12));
    r_V_34_fu_658_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(r_V_4_fu_655_p1));
    r_V_35_fu_422_p2 <= std_logic_vector(signed(sext_ln1118_fu_407_p1) - signed(sext_ln1118_1_fu_418_p1));
    r_V_36_fu_710_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(r_V_7_fu_706_p1));
    r_V_37_fu_724_p0 <= r_V_9_fu_720_p1(6 - 1 downto 0);
    r_V_37_fu_724_p1 <= r_V_9_fu_720_p1(6 - 1 downto 0);
    r_V_37_fu_724_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_37_fu_724_p0) * signed(r_V_37_fu_724_p1))), 12));
    r_V_38_fu_445_p2 <= std_logic_vector(unsigned(sub_ln1118_fu_439_p2) - unsigned(sext_ln1118_1_fu_418_p1));
    r_V_39_fu_866_p2 <= std_logic_vector(signed(sext_ln1118_6_fu_862_p1) + signed(shl_ln1118_4_fu_848_p3));
    r_V_40_fu_472_p2 <= std_logic_vector(signed(sext_ln1118_fu_407_p1) - signed(sext_ln1192_fu_382_p1));
    r_V_41_fu_489_p2 <= std_logic_vector(signed(sext_ln1118_11_fu_485_p1) - signed(sext_ln1118_8_fu_451_p1));
        r_V_4_fu_655_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_2_reg_1277_pp0_iter7_reg),11));

        r_V_7_fu_706_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_10_6_s_fu_226_ap_return_0),7));

    r_V_9_fu_720_p0 <= grp_generic_sincos_10_6_s_fu_231_ap_return_1;
        r_V_9_fu_720_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_9_fu_720_p0),12));

        r_V_fu_960_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_2_reg_1452),12));

    ret_V_11_fu_599_p2 <= std_logic_vector(unsigned(ap_const_lv12_B) + unsigned(lhs_V_3_fu_595_p1));
    ret_V_13_fu_738_p2 <= std_logic_vector(unsigned(ap_const_lv7_6) + unsigned(sext_ln703_13_fu_734_p1));
    ret_V_19_fu_762_p2 <= std_logic_vector(unsigned(ap_const_lv7_7) + unsigned(sext_ln703_15_fu_758_p1));
    ret_V_24_fu_539_p2 <= std_logic_vector(signed(sext_ln703_1_fu_531_p1) - signed(sext_ln703_2_fu_535_p1));
    ret_V_25_fu_780_p2 <= std_logic_vector(signed(sext_ln703_4_fu_776_p1) + signed(r_V_4_reg_1405));
    ret_V_26_fu_793_p2 <= std_logic_vector(unsigned(ret_V_25_fu_780_p2) - unsigned(sext_ln703_5_fu_789_p1));
    ret_V_27_fu_550_p2 <= std_logic_vector(unsigned(ap_const_lv14_C0) + unsigned(add_ln1192_2_reg_1320));
    ret_V_28_fu_981_p2 <= std_logic_vector(signed(sext_ln700_3_fu_957_p1) + signed(sext_ln728_fu_977_p1));
    ret_V_29_fu_667_p2 <= std_logic_vector(unsigned(r_V_34_fu_658_p2) - unsigned(sext_ln703_6_fu_664_p1));
    ret_V_30_fu_1116_p2 <= std_logic_vector(signed(ap_const_lv34_3F2000000) + signed(mul_ln1192_3_fu_1111_p2));
    ret_V_31_fu_589_p2 <= std_logic_vector(signed(lhs_V_2_fu_583_p1) - signed(rhs_V_2_fu_586_p1));
    ret_V_33_fu_883_p2 <= std_logic_vector(unsigned(lhs_V_5_fu_872_p3) - unsigned(sext_ln703_14_fu_879_p1));
    ret_V_36_fu_1137_p2 <= std_logic_vector(signed(ap_const_lv42_3F000000000) + signed(mul_ln1192_6_reg_1542));
    ret_V_39_fu_501_p2 <= std_logic_vector(unsigned(ap_const_lv14_60) + unsigned(add_ln1192_18_fu_495_p2));
    ret_V_40_fu_1092_p2 <= std_logic_vector(signed(ap_const_lv38_3F00000000) + signed(mul_ln1192_8_fu_1087_p2));
    ret_V_8_fu_824_p2 <= std_logic_vector(signed(r_V_37_reg_1420) + signed(sext_ln728_2_fu_820_p1));
    ret_V_fu_673_p2 <= std_logic_vector(unsigned(ap_const_lv11_33) + unsigned(ret_V_29_fu_667_p2));
    rhs_V_1_fu_690_p3 <= (grp_generic_sincos_10_6_s_fu_221_ap_return_0 & ap_const_lv4_0);
        rhs_V_2_fu_586_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_20_reg_1305_pp0_iter1_reg),11));

    rhs_V_fu_969_p3 <= (r_V_33_fu_963_p2 & ap_const_lv4_0);
        sext_ln1116_6_fu_906_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_19_reg_1432),14));

        sext_ln1118_11_fu_485_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_6_fu_478_p3),14));

        sext_ln1118_1_fu_418_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_1_fu_411_p3),14));

        sext_ln1118_4_fu_605_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_11_fu_599_p2),14));

        sext_ln1118_6_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_5_fu_855_p3),15));

        sext_ln1118_8_fu_451_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_20_reg_1305),14));

        sext_ln1118_fu_407_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_400_p3),14));

        sext_ln1192_fu_382_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_2_reg_1277),14));

        sext_ln700_3_fu_957_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1240_p3),18));

        sext_ln703_13_fu_734_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_10_6_s_fu_231_ap_return_0),7));

        sext_ln703_14_fu_879_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_39_fu_866_p2),18));

    sext_ln703_15_fu_758_p0 <= grp_generic_sincos_10_6_s_fu_231_ap_return_1;
        sext_ln703_15_fu_758_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_15_fu_758_p0),7));

        sext_ln703_1_fu_531_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_31_fu_517_p3),12));

        sext_ln703_2_fu_535_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_32_fu_524_p3),12));

        sext_ln703_4_fu_776_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_10_6_s_fu_241_ap_return_0),11));

        sext_ln703_5_fu_789_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_10_6_s_fu_246_ap_return_1),11));

        sext_ln703_6_fu_664_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_9_reg_1395),11));

        sext_ln728_2_fu_820_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_1_fu_813_p3),12));

        sext_ln728_fu_977_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_fu_969_p3),18));

    shl_ln1118_1_fu_411_p3 <= (p_Val2_2_reg_1277 & ap_const_lv1_0);
    shl_ln1118_4_fu_848_p3 <= (mul_ln1118_reg_1426 & ap_const_lv3_0);
    shl_ln1118_5_fu_855_p3 <= (mul_ln1118_reg_1426 & ap_const_lv1_0);
    shl_ln1118_6_fu_478_p3 <= (p_Val2_20_reg_1305 & ap_const_lv3_0);
    shl_ln_fu_400_p3 <= (p_Val2_2_reg_1277 & ap_const_lv3_0);
    sub_ln1118_fu_439_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(sext_ln1118_fu_407_p1));
    sub_ln703_fu_566_p2 <= std_logic_vector(unsigned(p_Val2_9_reg_1261_pp0_iter1_reg) - unsigned(p_Val2_4_reg_1286_pp0_iter1_reg));

    x_V_ap_vld_in_sig_assign_proc : process(x_V_ap_vld, x_V_ap_vld_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_ap_vld_in_sig <= x_V_ap_vld;
        else 
            x_V_ap_vld_in_sig <= x_V_ap_vld_preg;
        end if; 
    end process;


    x_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, x_V_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            x_V_blk_n <= x_V_ap_vld;
        else 
            x_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x_V_in_sig_assign_proc : process(x_V_ap_vld, x_V, x_V_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_in_sig <= x_V;
        else 
            x_V_in_sig <= x_V_preg;
        end if; 
    end process;

    y_0_V <= trunc_ln708_1_reg_1502_pp0_iter11_reg;

    y_0_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            y_0_V_ap_vld <= ap_const_logic_1;
        else 
            y_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_1_V <= ret_V_30_fu_1116_p2(33 downto 24);

    y_1_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            y_1_V_ap_vld <= ap_const_logic_1;
        else 
            y_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        y_2_V <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_12_reg_1512_pp0_iter11_reg),10));


    y_2_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            y_2_V_ap_vld <= ap_const_logic_1;
        else 
            y_2_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_3_V <= ret_V_36_fu_1137_p2(41 downto 32);

    y_3_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            y_3_V_ap_vld <= ap_const_logic_1;
        else 
            y_3_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_4_V <= trunc_ln708_10_reg_1547;

    y_4_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            y_4_V_ap_vld <= ap_const_logic_1;
        else 
            y_4_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
