

================================================================
== Vitis HLS Report for 'rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y'
================================================================
* Date:           Fri Nov 18 11:16:55 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        yuv_filter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    416|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     82|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     358|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     358|    616|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+---+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-------------------+---------+----+---+----+-----+
    |mul_8ns_8s_16_1_1_U1  |mul_8ns_8s_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8s_16_1_1_U2  |mul_8ns_8s_16_1_1  |        0|   0|  0|  41|    0|
    +----------------------+-------------------+---------+----+---+----+-----+
    |Total                 |                   |        0|   0|  0|  82|    0|
    +----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_5ns_9ns_13_4_1_U3   |mac_muladd_8ns_5ns_9ns_13_4_1   |  i0 + i1 * i2|
    |mac_muladd_8ns_7ns_16ns_16_4_1_U5  |mac_muladd_8ns_7ns_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_7s_16s_16_4_1_U4    |mac_muladd_8ns_7s_16s_16_4_1    |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln52_fu_225_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln57_1_fu_312_p2     |         +|   0|  0|  22|          22|          22|
    |add_ln57_fu_303_p2       |         +|   0|  0|  22|          22|          22|
    |add_ln60_1_fu_468_p2     |         +|   0|  0|  16|          16|          16|
    |add_ln60_2_fu_477_p2     |         +|   0|  0|  16|          16|          16|
    |add_ln60_3_fu_342_p2     |         +|   0|  0|  14|           9|           8|
    |add_ln60_fu_462_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln61_1_fu_493_p2     |         +|   0|  0|  16|          16|           8|
    |add_ln61_2_fu_498_p2     |         +|   0|  0|  16|          16|          16|
    |add_ln62_1_fu_423_p2     |         +|   0|  0|  14|          14|           8|
    |add_ln62_2_fu_516_p2     |         +|   0|  0|  23|          16|          16|
    |out_channels_ch1_d0      |         +|   0|  0|  15|           8|           5|
    |x_5_fu_266_p2            |         +|   0|  0|  23|          16|           1|
    |y_fu_247_p2              |         +|   0|  0|  23|          16|           1|
    |sub_ln61_fu_384_p2       |         -|   0|  0|  23|          16|          16|
    |sub_ln62_1_fu_417_p2     |         -|   0|  0|  14|          14|          14|
    |sub_ln62_fu_396_p2       |         -|   0|  0|  14|           1|          13|
    |icmp_ln52_fu_220_p2      |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln55_fu_234_p2      |      icmp|   0|  0|  13|          16|          16|
    |select_ln37_1_fu_272_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln37_fu_239_p3    |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |out_channels_ch2_d0      |       xor|   0|  0|   9|           8|           9|
    |out_channels_ch3_d0      |       xor|   0|  0|   9|           8|           9|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 416|         333|         284|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten_fu_108    |   9|          2|   32|         64|
    |x_fu_104                 |   9|          2|   16|         32|
    |y_02_fu_100              |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   67|        134|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |B_reg_655                         |   8|   0|    8|          0|
    |B_reg_655_pp0_iter5_reg           |   8|   0|    8|          0|
    |G_reg_673                         |   8|   0|    8|          0|
    |G_reg_673_pp0_iter6_reg           |   8|   0|    8|          0|
    |R_reg_649                         |   8|   0|    8|          0|
    |add_ln57_1_reg_621                |  22|   0|   22|          0|
    |add_ln62_1_reg_700                |  13|   0|   14|          1|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |icmp_ln55_reg_611                 |   1|   0|    1|          0|
    |indvar_flatten_fu_108             |  32|   0|   32|          0|
    |select_ln37_reg_616               |  16|   0|   16|          0|
    |sub_ln61_reg_690                  |  12|   0|   16|          4|
    |trunc_ln5_reg_710                 |   8|   0|    8|          0|
    |trunc_ln6_reg_715                 |   8|   0|    8|          0|
    |trunc_ln_reg_705                  |   8|   0|    8|          0|
    |x_fu_104                          |  16|   0|   16|          0|
    |y_02_fu_100                       |  16|   0|   16|          0|
    |zext_ln57_1_reg_626               |  22|   0|   64|         42|
    |R_reg_649                         |  64|  32|    8|          0|
    |zext_ln57_1_reg_626               |  64|  32|   64|         42|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 358|  64|  349|         89|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|bound                      |   in|   32|     ap_none|                                             bound|        scalar|
|p_read1                    |   in|   16|     ap_none|                                           p_read1|        scalar|
|in_channels_ch1_address0   |  out|   22|   ap_memory|                                   in_channels_ch1|         array|
|in_channels_ch1_ce0        |  out|    1|   ap_memory|                                   in_channels_ch1|         array|
|in_channels_ch1_q0         |   in|    8|   ap_memory|                                   in_channels_ch1|         array|
|in_channels_ch2_address0   |  out|   22|   ap_memory|                                   in_channels_ch2|         array|
|in_channels_ch2_ce0        |  out|    1|   ap_memory|                                   in_channels_ch2|         array|
|in_channels_ch2_q0         |   in|    8|   ap_memory|                                   in_channels_ch2|         array|
|in_channels_ch3_address0   |  out|   22|   ap_memory|                                   in_channels_ch3|         array|
|in_channels_ch3_ce0        |  out|    1|   ap_memory|                                   in_channels_ch3|         array|
|in_channels_ch3_q0         |   in|    8|   ap_memory|                                   in_channels_ch3|         array|
|out_channels_ch1_address0  |  out|   22|   ap_memory|                                  out_channels_ch1|         array|
|out_channels_ch1_ce0       |  out|    1|   ap_memory|                                  out_channels_ch1|         array|
|out_channels_ch1_we0       |  out|    1|   ap_memory|                                  out_channels_ch1|         array|
|out_channels_ch1_d0        |  out|    8|   ap_memory|                                  out_channels_ch1|         array|
|out_channels_ch2_address0  |  out|   22|   ap_memory|                                  out_channels_ch2|         array|
|out_channels_ch2_ce0       |  out|    1|   ap_memory|                                  out_channels_ch2|         array|
|out_channels_ch2_we0       |  out|    1|   ap_memory|                                  out_channels_ch2|         array|
|out_channels_ch2_d0        |  out|    8|   ap_memory|                                  out_channels_ch2|         array|
|out_channels_ch3_address0  |  out|   22|   ap_memory|                                  out_channels_ch3|         array|
|out_channels_ch3_ce0       |  out|    1|   ap_memory|                                  out_channels_ch3|         array|
|out_channels_ch3_we0       |  out|    1|   ap_memory|                                  out_channels_ch3|         array|
|out_channels_ch3_d0        |  out|    8|   ap_memory|                                  out_channels_ch3|         array|
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%y_02 = alloca i32 1"   --->   Operation 11 'alloca' 'y_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 12 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 17 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound"   --->   Operation 18 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %x"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %y_02"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.89>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:52]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.47ns)   --->   "%icmp_ln52 = icmp_eq  i32 %indvar_flatten_load, i32 %bound_read" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:52]   --->   Operation 25 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%add_ln52 = add i32 %indvar_flatten_load, i32 1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:52]   --->   Operation 26 'add' 'add_ln52' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc83.loopexit, void %for.end85.loopexit.exitStub" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:52]   --->   Operation 27 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%y_02_load = load i16 %y_02" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:55]   --->   Operation 28 'load' 'y_02_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.42ns)   --->   "%icmp_ln55 = icmp_eq  i16 %y_02_load, i16 %p_read" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:55]   --->   Operation 29 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln52)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.80ns)   --->   "%select_ln37 = select i1 %icmp_ln55, i16 0, i16 %y_02_load" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:37]   --->   Operation 30 'select' 'select_ln37' <Predicate = (!icmp_ln52)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.07ns)   --->   "%y = add i16 %select_ln37, i16 1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:55]   --->   Operation 31 'add' 'y' <Predicate = (!icmp_ln52)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln55 = store i32 %add_ln52, i32 %indvar_flatten" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:55]   --->   Operation 32 'store' 'store_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln55 = store i16 %y, i16 %y_02" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:55]   --->   Operation 33 'store' 'store_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.96>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%x_load = load i16 %x" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:52]   --->   Operation 34 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.07ns)   --->   "%x_5 = add i16 %x_load, i16 1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:52]   --->   Operation 35 'add' 'x_5' <Predicate = (icmp_ln55)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.80ns)   --->   "%select_ln37_1 = select i1 %icmp_ln55, i16 %x_5, i16 %x_load" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:37]   --->   Operation 36 'select' 'select_ln37_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i16 %select_ln37_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 37 'trunc' 'trunc_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln57_1 = trunc i16 %select_ln37_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 38 'trunc' 'trunc_ln57_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %trunc_ln57_1, i10 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 39 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln57, i8 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 40 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57 = add i22 %tmp, i22 %tmp_3" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 41 'add' 'add_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i16 %select_ln37" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 42 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln57_1 = add i22 %add_ln57, i22 %zext_ln57" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 43 'add' 'add_ln57_1' <Predicate = true> <Delay = 4.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln55 = store i16 %select_ln37_1, i16 %x" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:55]   --->   Operation 44 'store' 'store_ln55' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i22 %add_ln57_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 45 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr i8 %in_channels_ch1, i64 0, i64 %zext_ln57_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 46 'getelementptr' 'in_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr i8 %in_channels_ch3, i64 0, i64 %zext_ln57_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:59]   --->   Operation 47 'getelementptr' 'in_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (3.25ns)   --->   "%R = load i22 %in_channels_ch1_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 48 'load' 'R' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 49 [2/2] (3.25ns)   --->   "%B = load i22 %in_channels_ch3_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:59]   --->   Operation 49 'load' 'B' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 5 <SV = 4> <Delay = 4.30>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr i8 %in_channels_ch2, i64 0, i64 %zext_ln57_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:58]   --->   Operation 50 'getelementptr' 'in_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/2] (3.25ns)   --->   "%R = load i22 %in_channels_ch1_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 51 'load' 'R' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 52 [2/2] (3.25ns)   --->   "%G = load i22 %in_channels_ch2_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:58]   --->   Operation 52 'load' 'G' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 53 [1/2] (3.25ns)   --->   "%B = load i22 %in_channels_ch3_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:59]   --->   Operation 53 'load' 'B' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i8 %R" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 54 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i8 %B" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 55 'zext' 'zext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_4)   --->   "%mul_ln60 = mul i13 %zext_ln60_6, i13 25" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 56 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 57 [3/3] (1.05ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61 = mul i15 %zext_ln60, i15 32730" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 57 'mul' 'mul_ln61' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 58 [3/3] (1.05ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62 = mul i15 %zext_ln60, i15 122" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 58 'mul' 'mul_ln62' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 59 [1/2] (3.25ns)   --->   "%G = load i22 %in_channels_ch2_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:58]   --->   Operation 59 'load' 'G' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 60 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_4)   --->   "%mul_ln60 = mul i13 %zext_ln60_6, i13 25" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 60 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 61 [2/3] (1.05ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61 = mul i15 %zext_ln60, i15 32730" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 61 'mul' 'mul_ln61' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 62 [2/3] (1.05ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62 = mul i15 %zext_ln60, i15 122" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 62 'mul' 'mul_ln62' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.27>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i8 %G" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 63 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i8 %G" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 64 'zext' 'zext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_4)   --->   "%mul_ln60 = mul i13 %zext_ln60_6, i13 25" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 65 'mul' 'mul_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 66 [1/1] (1.82ns)   --->   "%add_ln60_3 = add i9 %zext_ln60_4, i9 128" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 66 'add' 'add_ln60_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i9 %add_ln60_3" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 67 'zext' 'zext_ln60_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_4 = add i13 %zext_ln60_7, i13 %mul_ln60" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 68 'add' 'add_ln60_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 69 [1/3] (0.00ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61 = mul i15 %zext_ln60, i15 32730" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 69 'mul' 'mul_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into DSP with root node add_ln61)   --->   "%sext_ln61 = sext i15 %mul_ln61" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 70 'sext' 'sext_ln61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (4.17ns)   --->   "%mul_ln61_1 = mul i16 %zext_ln60_3, i16 65462" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 71 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %B, i7 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 72 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i15 %shl_ln1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 73 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln61_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %B, i4 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 74 'bitconcatenate' 'shl_ln61_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i12 %shl_ln61_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 75 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i12 %shl_ln61_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 76 'zext' 'zext_ln61_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (1.94ns)   --->   "%sub_ln61 = sub i16 %zext_ln61, i16 %zext_ln61_2" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 77 'sub' 'sub_ln61' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61 = add i16 %sext_ln61, i16 %mul_ln61_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 78 'add' 'add_ln61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 79 [1/3] (0.00ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62 = mul i15 %zext_ln60, i15 122" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 79 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into DSP with root node add_ln62)   --->   "%zext_ln62 = zext i15 %mul_ln62" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 80 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (4.17ns)   --->   "%mul_ln62_1 = mul i16 %zext_ln60_3, i16 65442" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 81 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.54ns)   --->   "%sub_ln62 = sub i13 0, i13 %zext_ln61_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 82 'sub' 'sub_ln62' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i13 %sub_ln62" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 83 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %B, i1 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 84 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i9 %shl_ln2" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 85 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln62_1 = sub i14 %sext_ln62, i14 %zext_ln62_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 86 'sub' 'sub_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 87 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln62 = add i16 %zext_ln62, i16 %mul_ln62_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 87 'add' 'add_ln62' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 88 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln62_1 = add i14 %sub_ln62_1, i14 128" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 88 'add' 'add_ln62_1' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %R, i6 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 89 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i14 %shl_ln" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 90 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln60_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %R, i1 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 91 'bitconcatenate' 'shl_ln60_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i9 %shl_ln60_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 92 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln60_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %G, i7 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 93 'bitconcatenate' 'shl_ln60_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i15 %shl_ln60_2" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 94 'zext' 'zext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (1.94ns)   --->   "%add_ln60 = add i16 %zext_ln60_2, i16 %zext_ln60_5" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 95 'add' 'add_ln60' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %zext_ln60_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 96 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 97 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_4 = add i13 %zext_ln60_7, i13 %mul_ln60" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 97 'add' 'add_ln60_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln60_8 = zext i13 %add_ln60_4" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 98 'zext' 'zext_ln60_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln60_2 = add i16 %zext_ln60_8, i16 %add_ln60_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 99 'add' 'add_ln60_2' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln60_2, i32 8, i32 15" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 100 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61 = add i16 %sext_ln61, i16 %mul_ln61_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 101 'add' 'add_ln61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_1 = add i16 %sub_ln61, i16 128" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 102 'add' 'add_ln61_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 103 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln61_2 = add i16 %add_ln61_1, i16 %add_ln61" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 103 'add' 'add_ln61_2' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln61_2, i32 8, i32 15" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 104 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln62 = add i16 %zext_ln62, i16 %mul_ln62_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 105 'add' 'add_ln62' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i14 %add_ln62_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 106 'sext' 'sext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (2.07ns)   --->   "%add_ln62_2 = add i16 %sext_ln62_1, i16 %add_ln62" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 107 'add' 'add_ln62_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln62_2, i32 8, i32 15" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 108 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 122 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.16>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_str"   --->   Operation 109 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:37]   --->   Operation 111 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%out_channels_ch1_addr = getelementptr i8 %out_channels_ch1, i64 0, i64 %zext_ln57_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:63]   --->   Operation 112 'getelementptr' 'out_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%out_channels_ch2_addr = getelementptr i8 %out_channels_ch2, i64 0, i64 %zext_ln57_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:64]   --->   Operation 113 'getelementptr' 'out_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%out_channels_ch3_addr = getelementptr i8 %out_channels_ch3, i64 0, i64 %zext_ln57_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:65]   --->   Operation 114 'getelementptr' 'out_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (1.91ns)   --->   "%Y = add i8 %trunc_ln, i8 16" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 115 'add' 'Y' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.99ns)   --->   "%U = xor i8 %trunc_ln5, i8 128" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 116 'xor' 'U' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.99ns)   --->   "%V = xor i8 %trunc_ln6, i8 128" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 117 'xor' 'V' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln63 = store i8 %Y, i22 %out_channels_ch1_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:63]   --->   Operation 118 'store' 'store_ln63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 119 [1/1] (3.25ns)   --->   "%store_ln64 = store i8 %U, i22 %out_channels_ch2_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:64]   --->   Operation 119 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %V, i22 %out_channels_ch3_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:65]   --->   Operation 120 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:55]   --->   Operation 121 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_02                  (alloca        ) [ 0110000000]
x                     (alloca        ) [ 0111000000]
indvar_flatten        (alloca        ) [ 0110000000]
specinterface_ln0     (specinterface ) [ 0000000000]
specinterface_ln0     (specinterface ) [ 0000000000]
specinterface_ln0     (specinterface ) [ 0000000000]
p_read                (read          ) [ 0110000000]
bound_read            (read          ) [ 0110000000]
store_ln0             (store         ) [ 0000000000]
store_ln0             (store         ) [ 0000000000]
store_ln0             (store         ) [ 0000000000]
br_ln0                (br            ) [ 0000000000]
indvar_flatten_load   (load          ) [ 0000000000]
specpipeline_ln0      (specpipeline  ) [ 0000000000]
icmp_ln52             (icmp          ) [ 0111111110]
add_ln52              (add           ) [ 0000000000]
br_ln52               (br            ) [ 0000000000]
y_02_load             (load          ) [ 0000000000]
icmp_ln55             (icmp          ) [ 0101000000]
select_ln37           (select        ) [ 0101000000]
y                     (add           ) [ 0000000000]
store_ln55            (store         ) [ 0000000000]
store_ln55            (store         ) [ 0000000000]
x_load                (load          ) [ 0000000000]
x_5                   (add           ) [ 0000000000]
select_ln37_1         (select        ) [ 0000000000]
trunc_ln57            (trunc         ) [ 0000000000]
trunc_ln57_1          (trunc         ) [ 0000000000]
tmp                   (bitconcatenate) [ 0000000000]
tmp_3                 (bitconcatenate) [ 0000000000]
add_ln57              (add           ) [ 0000000000]
zext_ln57             (zext          ) [ 0000000000]
add_ln57_1            (add           ) [ 0100100000]
store_ln55            (store         ) [ 0000000000]
zext_ln57_1           (zext          ) [ 0100011111]
in_channels_ch1_addr  (getelementptr ) [ 0100010000]
in_channels_ch3_addr  (getelementptr ) [ 0100010000]
in_channels_ch2_addr  (getelementptr ) [ 0100001000]
R                     (load          ) [ 0100001110]
B                     (load          ) [ 0100001100]
zext_ln60             (zext          ) [ 0100001100]
zext_ln60_6           (zext          ) [ 0100001100]
G                     (load          ) [ 0100000110]
zext_ln60_3           (zext          ) [ 0000000000]
zext_ln60_4           (zext          ) [ 0000000000]
mul_ln60              (mul           ) [ 0100000010]
add_ln60_3            (add           ) [ 0000000000]
zext_ln60_7           (zext          ) [ 0100000010]
mul_ln61              (mul           ) [ 0000000000]
sext_ln61             (sext          ) [ 0100000010]
mul_ln61_1            (mul           ) [ 0100000010]
shl_ln1               (bitconcatenate) [ 0000000000]
zext_ln61             (zext          ) [ 0000000000]
shl_ln61_1            (bitconcatenate) [ 0000000000]
zext_ln61_1           (zext          ) [ 0000000000]
zext_ln61_2           (zext          ) [ 0000000000]
sub_ln61              (sub           ) [ 0100000010]
mul_ln62              (mul           ) [ 0000000000]
zext_ln62             (zext          ) [ 0100000010]
mul_ln62_1            (mul           ) [ 0100000010]
sub_ln62              (sub           ) [ 0000000000]
sext_ln62             (sext          ) [ 0000000000]
shl_ln2               (bitconcatenate) [ 0000000000]
zext_ln62_1           (zext          ) [ 0000000000]
sub_ln62_1            (sub           ) [ 0000000000]
add_ln62_1            (add           ) [ 0100000010]
shl_ln                (bitconcatenate) [ 0000000000]
zext_ln60_1           (zext          ) [ 0000000000]
shl_ln60_1            (bitconcatenate) [ 0000000000]
zext_ln60_2           (zext          ) [ 0000000000]
shl_ln60_2            (bitconcatenate) [ 0000000000]
zext_ln60_5           (zext          ) [ 0000000000]
add_ln60              (add           ) [ 0000000000]
add_ln60_1            (add           ) [ 0000000000]
add_ln60_4            (add           ) [ 0000000000]
zext_ln60_8           (zext          ) [ 0000000000]
add_ln60_2            (add           ) [ 0000000000]
trunc_ln              (partselect    ) [ 0100000001]
add_ln61              (add           ) [ 0000000000]
add_ln61_1            (add           ) [ 0000000000]
add_ln61_2            (add           ) [ 0000000000]
trunc_ln5             (partselect    ) [ 0100000001]
add_ln62              (add           ) [ 0000000000]
sext_ln62_1           (sext          ) [ 0000000000]
add_ln62_2            (add           ) [ 0000000000]
trunc_ln6             (partselect    ) [ 0100000001]
specloopname_ln0      (specloopname  ) [ 0000000000]
specpipeline_ln0      (specpipeline  ) [ 0000000000]
specloopname_ln37     (specloopname  ) [ 0000000000]
out_channels_ch1_addr (getelementptr ) [ 0000000000]
out_channels_ch2_addr (getelementptr ) [ 0000000000]
out_channels_ch3_addr (getelementptr ) [ 0000000000]
Y                     (add           ) [ 0000000000]
U                     (xor           ) [ 0000000000]
V                     (xor           ) [ 0000000000]
store_ln63            (store         ) [ 0000000000]
store_ln64            (store         ) [ 0000000000]
store_ln65            (store         ) [ 0000000000]
br_ln55               (br            ) [ 0000000000]
ret_ln0               (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="y_02_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_02/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="x_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="bound_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="in_channels_ch1_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="22" slack="0"/>
<pin id="128" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch1_addr/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="in_channels_ch3_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="22" slack="0"/>
<pin id="135" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch3_addr/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="22" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="22" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="in_channels_ch2_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="22" slack="1"/>
<pin id="154" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch2_addr/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="22" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="out_channels_ch1_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="22" slack="5"/>
<pin id="167" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch1_addr/9 "/>
</bind>
</comp>

<comp id="170" class="1004" name="out_channels_ch2_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="22" slack="5"/>
<pin id="174" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch2_addr/9 "/>
</bind>
</comp>

<comp id="177" class="1004" name="out_channels_ch3_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="22" slack="5"/>
<pin id="181" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch3_addr/9 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln63_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="22" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/9 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln64_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="22" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/9 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln65_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="22" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/9 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln0_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="indvar_flatten_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln52_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln52_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="y_02_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="1"/>
<pin id="233" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_02_load/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln55_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="1"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="select_ln37_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="16" slack="0"/>
<pin id="242" dir="0" index="2" bw="16" slack="0"/>
<pin id="243" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="y_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln55_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="1"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln55_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="1"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="x_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="2"/>
<pin id="265" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="x_5_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_5/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="select_ln37_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="0" index="2" bw="16" slack="0"/>
<pin id="276" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_1/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="trunc_ln57_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln57_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57_1/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="22" slack="0"/>
<pin id="289" dir="0" index="1" bw="12" slack="0"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_3_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="22" slack="0"/>
<pin id="297" dir="0" index="1" bw="14" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln57_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="22" slack="0"/>
<pin id="305" dir="0" index="1" bw="22" slack="0"/>
<pin id="306" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln57_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="1"/>
<pin id="311" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln57_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="22" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln55_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="2"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln57_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="22" slack="1"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln60_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln60_6_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_6/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln60_3_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_3/7 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln60_4_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="1"/>
<pin id="341" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_4/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln60_3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="9" slack="0"/>
<pin id="345" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_3/7 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln60_7_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_7/7 "/>
</bind>
</comp>

<comp id="352" class="1004" name="mul_ln61_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="0"/>
<pin id="355" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61_1/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="shl_ln1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="15" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="2"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln61_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="15" slack="0"/>
<pin id="367" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="shl_ln61_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="12" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="2"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln61_1/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln61_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="0"/>
<pin id="378" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/7 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln61_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="12" slack="0"/>
<pin id="382" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_2/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sub_ln61_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="15" slack="0"/>
<pin id="386" dir="0" index="1" bw="12" slack="0"/>
<pin id="387" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61/7 "/>
</bind>
</comp>

<comp id="390" class="1004" name="mul_ln62_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62_1/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sub_ln62_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="12" slack="0"/>
<pin id="399" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln62/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sext_ln62_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="13" slack="0"/>
<pin id="404" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/7 "/>
</bind>
</comp>

<comp id="406" class="1004" name="shl_ln2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="2"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln62_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="0"/>
<pin id="415" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sub_ln62_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="13" slack="0"/>
<pin id="419" dir="0" index="1" bw="9" slack="0"/>
<pin id="420" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln62_1/7 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln62_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="14" slack="0"/>
<pin id="425" dir="0" index="1" bw="9" slack="0"/>
<pin id="426" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="shl_ln_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="14" slack="0"/>
<pin id="431" dir="0" index="1" bw="8" slack="3"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln60_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="14" slack="0"/>
<pin id="438" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="shl_ln60_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="9" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="3"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln60_1/8 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln60_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="9" slack="0"/>
<pin id="449" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/8 "/>
</bind>
</comp>

<comp id="451" class="1004" name="shl_ln60_2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="15" slack="0"/>
<pin id="453" dir="0" index="1" bw="8" slack="2"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln60_2/8 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln60_5_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="15" slack="0"/>
<pin id="460" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_5/8 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln60_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="9" slack="0"/>
<pin id="464" dir="0" index="1" bw="15" slack="0"/>
<pin id="465" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln60_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="16" slack="0"/>
<pin id="470" dir="0" index="1" bw="14" slack="0"/>
<pin id="471" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/8 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln60_8_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="13" slack="0"/>
<pin id="476" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_8/8 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln60_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="13" slack="0"/>
<pin id="479" dir="0" index="1" bw="16" slack="0"/>
<pin id="480" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_2/8 "/>
</bind>
</comp>

<comp id="483" class="1004" name="trunc_ln_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="16" slack="0"/>
<pin id="486" dir="0" index="2" bw="5" slack="0"/>
<pin id="487" dir="0" index="3" bw="5" slack="0"/>
<pin id="488" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln61_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="1"/>
<pin id="495" dir="0" index="1" bw="9" slack="0"/>
<pin id="496" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_1/8 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln61_2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="0"/>
<pin id="500" dir="0" index="1" bw="16" slack="0"/>
<pin id="501" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_2/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="trunc_ln5_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="0"/>
<pin id="505" dir="0" index="1" bw="16" slack="0"/>
<pin id="506" dir="0" index="2" bw="5" slack="0"/>
<pin id="507" dir="0" index="3" bw="5" slack="0"/>
<pin id="508" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sext_ln62_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="14" slack="1"/>
<pin id="515" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_1/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln62_2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="14" slack="0"/>
<pin id="518" dir="0" index="1" bw="16" slack="0"/>
<pin id="519" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_2/8 "/>
</bind>
</comp>

<comp id="521" class="1004" name="trunc_ln6_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="0" index="1" bw="16" slack="0"/>
<pin id="524" dir="0" index="2" bw="5" slack="0"/>
<pin id="525" dir="0" index="3" bw="5" slack="0"/>
<pin id="526" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="Y_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="1"/>
<pin id="533" dir="0" index="1" bw="6" slack="0"/>
<pin id="534" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Y/9 "/>
</bind>
</comp>

<comp id="537" class="1004" name="U_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="1"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="U/9 "/>
</bind>
</comp>

<comp id="543" class="1004" name="V_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="1"/>
<pin id="545" dir="0" index="1" bw="8" slack="0"/>
<pin id="546" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="V/9 "/>
</bind>
</comp>

<comp id="549" class="1007" name="grp_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="0" index="1" bw="5" slack="0"/>
<pin id="552" dir="0" index="2" bw="9" slack="0"/>
<pin id="553" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60/5 add_ln60_4/7 "/>
</bind>
</comp>

<comp id="558" class="1007" name="grp_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="7" slack="0"/>
<pin id="561" dir="0" index="2" bw="16" slack="0"/>
<pin id="562" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61/5 sext_ln61/7 add_ln61/7 "/>
</bind>
</comp>

<comp id="567" class="1007" name="grp_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="0" index="1" bw="7" slack="0"/>
<pin id="570" dir="0" index="2" bw="16" slack="0"/>
<pin id="571" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln62/5 zext_ln62/7 add_ln62/7 "/>
</bind>
</comp>

<comp id="576" class="1005" name="y_02_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="0"/>
<pin id="578" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y_02 "/>
</bind>
</comp>

<comp id="583" class="1005" name="x_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="0"/>
<pin id="585" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="590" class="1005" name="indvar_flatten_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="597" class="1005" name="p_read_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="1"/>
<pin id="599" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="602" class="1005" name="bound_read_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="607" class="1005" name="icmp_ln52_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="6"/>
<pin id="609" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="611" class="1005" name="icmp_ln55_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="616" class="1005" name="select_ln37_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="1"/>
<pin id="618" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln37 "/>
</bind>
</comp>

<comp id="621" class="1005" name="add_ln57_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="22" slack="1"/>
<pin id="623" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln57_1 "/>
</bind>
</comp>

<comp id="626" class="1005" name="zext_ln57_1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="1"/>
<pin id="628" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln57_1 "/>
</bind>
</comp>

<comp id="634" class="1005" name="in_channels_ch1_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="22" slack="1"/>
<pin id="636" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_addr "/>
</bind>
</comp>

<comp id="639" class="1005" name="in_channels_ch3_addr_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="22" slack="1"/>
<pin id="641" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_addr "/>
</bind>
</comp>

<comp id="644" class="1005" name="in_channels_ch2_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="22" slack="1"/>
<pin id="646" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="R_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="3"/>
<pin id="651" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="655" class="1005" name="B_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="2"/>
<pin id="657" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="662" class="1005" name="zext_ln60_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="15" slack="1"/>
<pin id="664" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60 "/>
</bind>
</comp>

<comp id="668" class="1005" name="zext_ln60_6_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="13" slack="1"/>
<pin id="670" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60_6 "/>
</bind>
</comp>

<comp id="673" class="1005" name="G_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="1"/>
<pin id="675" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="680" class="1005" name="zext_ln60_7_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="13" slack="1"/>
<pin id="682" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60_7 "/>
</bind>
</comp>

<comp id="685" class="1005" name="mul_ln61_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="16" slack="1"/>
<pin id="687" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln61_1 "/>
</bind>
</comp>

<comp id="690" class="1005" name="sub_ln61_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="16" slack="1"/>
<pin id="692" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln61 "/>
</bind>
</comp>

<comp id="695" class="1005" name="mul_ln62_1_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="16" slack="1"/>
<pin id="697" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln62_1 "/>
</bind>
</comp>

<comp id="700" class="1005" name="add_ln62_1_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="14" slack="1"/>
<pin id="702" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62_1 "/>
</bind>
</comp>

<comp id="705" class="1005" name="trunc_ln_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="1"/>
<pin id="707" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="710" class="1005" name="trunc_ln5_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="1"/>
<pin id="712" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="715" class="1005" name="trunc_ln6_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="1"/>
<pin id="717" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="48" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="124" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="131" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="163" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="170" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="177" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="217" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="238"><net_src comp="231" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="231" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="225" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="247" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="270"><net_src comp="263" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="266" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="278"><net_src comp="263" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="282"><net_src comp="272" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="272" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="40" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="42" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="44" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="279" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="46" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="287" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="295" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="316"><net_src comp="303" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="272" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="323" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="331"><net_src comp="138" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="144" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="346"><net_src comp="339" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="56" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="336" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="58" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="60" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="62" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="368"><net_src comp="358" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="64" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="66" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="379"><net_src comp="369" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="369" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="365" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="380" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="336" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="68" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="70" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="376" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="72" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="74" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="416"><net_src comp="406" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="402" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="413" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="76" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="78" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="80" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="439"><net_src comp="429" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="72" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="74" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="450"><net_src comp="440" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="60" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="62" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="461"><net_src comp="451" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="447" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="458" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="436" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="481"><net_src comp="474" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="468" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="489"><net_src comp="82" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="477" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="84" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="492"><net_src comp="86" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="497"><net_src comp="88" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="493" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="509"><net_src comp="82" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="498" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="84" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="512"><net_src comp="86" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="520"><net_src comp="513" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="527"><net_src comp="82" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="516" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="84" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="530"><net_src comp="86" pin="0"/><net_sink comp="521" pin=3"/></net>

<net id="535"><net_src comp="96" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="536"><net_src comp="531" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="541"><net_src comp="98" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="542"><net_src comp="537" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="547"><net_src comp="98" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="548"><net_src comp="543" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="554"><net_src comp="332" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="50" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="348" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="557"><net_src comp="549" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="563"><net_src comp="328" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="52" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="352" pin="2"/><net_sink comp="558" pin=2"/></net>

<net id="566"><net_src comp="558" pin="3"/><net_sink comp="498" pin=1"/></net>

<net id="572"><net_src comp="328" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="54" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="390" pin="2"/><net_sink comp="567" pin=2"/></net>

<net id="575"><net_src comp="567" pin="3"/><net_sink comp="516" pin=1"/></net>

<net id="579"><net_src comp="100" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="582"><net_src comp="576" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="586"><net_src comp="104" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="593"><net_src comp="108" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="596"><net_src comp="590" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="600"><net_src comp="112" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="605"><net_src comp="118" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="610"><net_src comp="220" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="234" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="619"><net_src comp="239" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="624"><net_src comp="312" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="629"><net_src comp="323" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="632"><net_src comp="626" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="633"><net_src comp="626" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="637"><net_src comp="124" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="642"><net_src comp="131" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="647"><net_src comp="150" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="652"><net_src comp="138" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="658"><net_src comp="144" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="665"><net_src comp="328" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="671"><net_src comp="332" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="676"><net_src comp="157" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="679"><net_src comp="673" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="683"><net_src comp="348" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="688"><net_src comp="352" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="693"><net_src comp="384" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="698"><net_src comp="390" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="703"><net_src comp="423" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="708"><net_src comp="483" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="713"><net_src comp="503" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="718"><net_src comp="521" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="543" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_channels_ch1 | {}
	Port: in_channels_ch2 | {}
	Port: in_channels_ch3 | {}
	Port: out_channels_ch1 | {9 }
	Port: out_channels_ch2 | {9 }
	Port: out_channels_ch3 | {9 }
 - Input state : 
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : bound | {1 }
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : p_read1 | {1 }
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : in_channels_ch1 | {4 5 }
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : in_channels_ch2 | {5 6 }
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : in_channels_ch3 | {4 5 }
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : out_channels_ch1 | {}
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : out_channels_ch2 | {}
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : out_channels_ch3 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln52 : 1
		add_ln52 : 1
		br_ln52 : 2
		icmp_ln55 : 1
		select_ln37 : 2
		y : 3
		store_ln55 : 2
		store_ln55 : 4
	State 3
		x_5 : 1
		select_ln37_1 : 2
		trunc_ln57 : 3
		trunc_ln57_1 : 3
		tmp : 4
		tmp_3 : 4
		add_ln57 : 5
		add_ln57_1 : 6
		store_ln55 : 3
	State 4
		in_channels_ch1_addr : 1
		in_channels_ch3_addr : 1
		R : 2
		B : 2
	State 5
		G : 1
		zext_ln60 : 1
		zext_ln60_6 : 1
		mul_ln60 : 2
		mul_ln61 : 2
		mul_ln62 : 2
	State 6
	State 7
		add_ln60_3 : 1
		zext_ln60_7 : 2
		add_ln60_4 : 3
		sext_ln61 : 1
		mul_ln61_1 : 1
		zext_ln61 : 1
		zext_ln61_1 : 1
		zext_ln61_2 : 1
		sub_ln61 : 2
		add_ln61 : 2
		zext_ln62 : 1
		mul_ln62_1 : 1
		sub_ln62 : 2
		sext_ln62 : 3
		zext_ln62_1 : 1
		sub_ln62_1 : 4
		add_ln62 : 2
		add_ln62_1 : 5
	State 8
		zext_ln60_1 : 1
		zext_ln60_2 : 1
		zext_ln60_5 : 1
		add_ln60 : 2
		add_ln60_1 : 3
		zext_ln60_8 : 1
		add_ln60_2 : 4
		trunc_ln : 5
		add_ln61_2 : 1
		trunc_ln5 : 2
		add_ln62_2 : 1
		trunc_ln6 : 2
	State 9
		store_ln63 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln52_fu_225    |    0    |    0    |    39   |
|          |        y_fu_247        |    0    |    0    |    23   |
|          |       x_5_fu_266       |    0    |    0    |    23   |
|          |     add_ln57_fu_303    |    0    |    0    |    22   |
|          |    add_ln57_1_fu_312   |    0    |    0    |    22   |
|          |    add_ln60_3_fu_342   |    0    |    0    |    14   |
|    add   |    add_ln62_1_fu_423   |    0    |    0    |    14   |
|          |     add_ln60_fu_462    |    0    |    0    |    20   |
|          |    add_ln60_1_fu_468   |    0    |    0    |    16   |
|          |    add_ln60_2_fu_477   |    0    |    0    |    16   |
|          |    add_ln61_1_fu_493   |    0    |    0    |    16   |
|          |    add_ln61_2_fu_498   |    0    |    0    |    16   |
|          |    add_ln62_2_fu_516   |    0    |    0    |    23   |
|          |        Y_fu_531        |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|    mul   |    mul_ln61_1_fu_352   |    0    |    0    |    41   |
|          |    mul_ln62_1_fu_390   |    0    |    0    |    41   |
|----------|------------------------|---------|---------|---------|
|          |     sub_ln61_fu_384    |    0    |    0    |    20   |
|    sub   |     sub_ln62_fu_396    |    0    |    0    |    12   |
|          |    sub_ln62_1_fu_417   |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|  select  |   select_ln37_fu_239   |    0    |    0    |    16   |
|          |  select_ln37_1_fu_272  |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln52_fu_220    |    0    |    0    |    18   |
|          |    icmp_ln55_fu_234    |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|    xor   |        U_fu_537        |    0    |    0    |    8    |
|          |        V_fu_543        |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_549       |    1    |    0    |    0    |
|  muladd  |       grp_fu_558       |    1    |    0    |    0    |
|          |       grp_fu_567       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |   p_read_read_fu_112   |    0    |    0    |    0    |
|          | bound_read_read_fu_118 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln57_fu_279   |    0    |    0    |    0    |
|          |   trunc_ln57_1_fu_283  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       tmp_fu_287       |    0    |    0    |    0    |
|          |      tmp_3_fu_295      |    0    |    0    |    0    |
|          |     shl_ln1_fu_358     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln61_1_fu_369   |    0    |    0    |    0    |
|          |     shl_ln2_fu_406     |    0    |    0    |    0    |
|          |      shl_ln_fu_429     |    0    |    0    |    0    |
|          |    shl_ln60_1_fu_440   |    0    |    0    |    0    |
|          |    shl_ln60_2_fu_451   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln57_fu_309    |    0    |    0    |    0    |
|          |   zext_ln57_1_fu_323   |    0    |    0    |    0    |
|          |    zext_ln60_fu_328    |    0    |    0    |    0    |
|          |   zext_ln60_6_fu_332   |    0    |    0    |    0    |
|          |   zext_ln60_3_fu_336   |    0    |    0    |    0    |
|          |   zext_ln60_4_fu_339   |    0    |    0    |    0    |
|          |   zext_ln60_7_fu_348   |    0    |    0    |    0    |
|   zext   |    zext_ln61_fu_365    |    0    |    0    |    0    |
|          |   zext_ln61_1_fu_376   |    0    |    0    |    0    |
|          |   zext_ln61_2_fu_380   |    0    |    0    |    0    |
|          |   zext_ln62_1_fu_413   |    0    |    0    |    0    |
|          |   zext_ln60_1_fu_436   |    0    |    0    |    0    |
|          |   zext_ln60_2_fu_447   |    0    |    0    |    0    |
|          |   zext_ln60_5_fu_458   |    0    |    0    |    0    |
|          |   zext_ln60_8_fu_474   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln62_fu_402    |    0    |    0    |    0    |
|          |   sext_ln62_1_fu_513   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     trunc_ln_fu_483    |    0    |    0    |    0    |
|partselect|    trunc_ln5_fu_503    |    0    |    0    |    0    |
|          |    trunc_ln6_fu_521    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |    0    |   485   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          B_reg_655         |    8   |
|          G_reg_673         |    8   |
|          R_reg_649         |    8   |
|     add_ln57_1_reg_621     |   22   |
|     add_ln62_1_reg_700     |   14   |
|     bound_read_reg_602     |   32   |
|      icmp_ln52_reg_607     |    1   |
|      icmp_ln55_reg_611     |    1   |
|in_channels_ch1_addr_reg_634|   22   |
|in_channels_ch2_addr_reg_644|   22   |
|in_channels_ch3_addr_reg_639|   22   |
|   indvar_flatten_reg_590   |   32   |
|     mul_ln61_1_reg_685     |   16   |
|     mul_ln62_1_reg_695     |   16   |
|       p_read_reg_597       |   16   |
|     select_ln37_reg_616    |   16   |
|      sub_ln61_reg_690      |   16   |
|      trunc_ln5_reg_710     |    8   |
|      trunc_ln6_reg_715     |    8   |
|      trunc_ln_reg_705      |    8   |
|          x_reg_583         |   16   |
|        y_02_reg_576        |   16   |
|     zext_ln57_1_reg_626    |   64   |
|     zext_ln60_6_reg_668    |   13   |
|     zext_ln60_7_reg_680    |   13   |
|      zext_ln60_reg_662     |   15   |
+----------------------------+--------+
|            Total           |   433  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_138 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_144 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_157 |  p0  |   2  |  22  |   44   ||    9    |
|     grp_fu_549    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_558    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_558    |  p1  |   2  |   7  |   14   ||    9    |
|     grp_fu_567    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_567    |  p1  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   216  || 12.8233 ||    77   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   485  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   77   |
|  Register |    -   |    -   |   433  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   12   |   433  |   562  |
+-----------+--------+--------+--------+--------+
