EESchema Schematic File Version 2
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:eSim_Analog
LIBS:eSim_Devices
LIBS:eSim_Digital
LIBS:eSim_Hybrid
LIBS:eSim_Miscellaneous
LIBS:eSim_Power
LIBS:eSim_Sources
LIBS:eSim_Subckt
LIBS:eSim_User
LIBS:eSim_Plot
LIBS:eSim_PSpice
LIBS:LPC1768FBD100_551
LIBS:Cendit11713-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 3 9
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Wire Bus Line
	2000 2400 6750 2400
Text Label 2300 2400 0    60   ~ 0
MainBus
Text HLabel 1200 1000 0    60   BiDi ~ 0
MAIN_BUS
Text HLabel 1200 700  0    60   Input ~ 0
+3.3_VDC
Text HLabel 1200 850  0    60   Input ~ 0
+5.0_VDC
Text HLabel 1200 1150 0    60   BiDi ~ 0
I2C_BUS
Text HLabel 1150 1300 0    60   Input ~ 0
SPI_BUS
Text HLabel 1000 1550 0    60   BiDi ~ 0
USB
$EndSCHEMATC
