 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 20:09:16 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: in_a[17] (input port clocked by clk)
  Endpoint: mac_out[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_unit           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  in_a[17] (in)                           0.000      0.000 f
  U577/ZN (OR2_X1)                        0.058      0.058 f
  U536/ZN (AOI21_X1)                      0.061      0.119 r
  U869/ZN (OAI211_X1)                     0.051      0.170 f
  U653/Z (BUF_X1)                         0.051      0.221 f
  U446/ZN (OR3_X2)                        0.086      0.307 f
  U880/ZN (OAI211_X1)                     0.053      0.360 r
  U671/ZN (OR2_X1)                        0.053      0.413 r
  U697/ZN (NAND3_X1)                      0.042      0.455 f
  U933/ZN (OAI21_X1)                      0.038      0.493 r
  U934/ZN (OR3_X1)                        0.042      0.534 r
  U590/ZN (AOI211_X1)                     0.034      0.569 f
  U595/ZN (OR4_X1)                        0.131      0.700 f
  U944/ZN (INV_X1)                        0.035      0.734 r
  U591/ZN (AND2_X2)                       0.079      0.813 r
  U1095/Z (MUX2_X1)                       0.097      0.910 f
  U1123/S (FA_X1)                         0.159      1.069 r
  U1124/ZN (INV_X1)                       0.036      1.104 f
  U523/ZN (NAND3_X1)                      0.043      1.147 r
  U553/Z (BUF_X1)                         0.051      1.198 r
  U1435/ZN (OR2_X1)                       0.044      1.242 r
  U1436/ZN (OAI21_X1)                     0.041      1.283 f
  U735/ZN (NOR2_X1)                       0.059      1.342 r
  U1456/ZN (OAI21_X1)                     0.041      1.383 f
  U596/ZN (AOI21_X2)                      0.076      1.459 r
  U1464/ZN (OAI21_X1)                     0.038      1.497 f
  U1465/ZN (AOI21_X1)                     0.066      1.564 r
  U1649/Z (BUF_X1)                        0.086      1.650 r
  U1664/ZN (OAI21_X1)                     0.050      1.700 f
  U1667/ZN (XNOR2_X1)                     0.065      1.765 f
  U1668/ZN (NAND2_X1)                     0.036      1.801 r
  U1670/ZN (NAND2_X1)                     0.025      1.826 f
  mac_out[17] (out)                       0.002      1.828 f
  data arrival time                                  1.828

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  -----------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -1.828
  -----------------------------------------------------------
  slack (VIOLATED)                                  -1.828


1
