########################
# run yosys config
########################

# setup the circuits
circuits_dir=regression_test/benchmark/_VERILOG/keywords/

# circuits' name
circuit_list_add=posedge/*.v
