Loading plugins phase: Elapsed time ==> 0s.258ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Chong Yen Juin\Desktop\Monash\ECE4191\09 - Implementation\ECE4191-G15\ECE4191\ColorBowlRobot_G15.cydsn\ColorBowlRobot_G15.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Chong Yen Juin\Desktop\Monash\ECE4191\09 - Implementation\ECE4191-G15\ECE4191\ColorBowlRobot_G15.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.906ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.077ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ColorBowlRobot_G15.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Chong Yen Juin\Desktop\Monash\ECE4191\09 - Implementation\ECE4191-G15\ECE4191\ColorBowlRobot_G15.cydsn\ColorBowlRobot_G15.cyprj -dcpsoc3 ColorBowlRobot_G15.v -verilog
======================================================================

======================================================================
Compiling:  ColorBowlRobot_G15.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Chong Yen Juin\Desktop\Monash\ECE4191\09 - Implementation\ECE4191-G15\ECE4191\ColorBowlRobot_G15.cydsn\ColorBowlRobot_G15.cyprj -dcpsoc3 ColorBowlRobot_G15.v -verilog
======================================================================

======================================================================
Compiling:  ColorBowlRobot_G15.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Chong Yen Juin\Desktop\Monash\ECE4191\09 - Implementation\ECE4191-G15\ECE4191\ColorBowlRobot_G15.cydsn\ColorBowlRobot_G15.cyprj -dcpsoc3 -verilog ColorBowlRobot_G15.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Aug 28 19:14:16 2023


======================================================================
Compiling:  ColorBowlRobot_G15.v
Program  :   vpp
Options  :    -yv2 -q10 ColorBowlRobot_G15.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Aug 28 19:14:16 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ColorBowlRobot_G15.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ColorBowlRobot_G15.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Chong Yen Juin\Desktop\Monash\ECE4191\09 - Implementation\ECE4191-G15\ECE4191\ColorBowlRobot_G15.cydsn\ColorBowlRobot_G15.cyprj -dcpsoc3 -verilog ColorBowlRobot_G15.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Aug 28 19:14:16 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Chong Yen Juin\Desktop\Monash\ECE4191\09 - Implementation\ECE4191-G15\ECE4191\ColorBowlRobot_G15.cydsn\codegentemp\ColorBowlRobot_G15.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Chong Yen Juin\Desktop\Monash\ECE4191\09 - Implementation\ECE4191-G15\ECE4191\ColorBowlRobot_G15.cydsn\codegentemp\ColorBowlRobot_G15.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  ColorBowlRobot_G15.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Chong Yen Juin\Desktop\Monash\ECE4191\09 - Implementation\ECE4191-G15\ECE4191\ColorBowlRobot_G15.cydsn\ColorBowlRobot_G15.cyprj -dcpsoc3 -verilog ColorBowlRobot_G15.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Aug 28 19:14:18 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Chong Yen Juin\Desktop\Monash\ECE4191\09 - Implementation\ECE4191-G15\ECE4191\ColorBowlRobot_G15.cydsn\codegentemp\ColorBowlRobot_G15.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Chong Yen Juin\Desktop\Monash\ECE4191\09 - Implementation\ECE4191-G15\ECE4191\ColorBowlRobot_G15.cydsn\codegentemp\ColorBowlRobot_G15.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_941
	Net_946
	\PWM_RIGHT:Net_114\
	\QuadDec_RIGHT:Net_1129\
	\QuadDec_RIGHT:Cnt16:Net_82\
	\QuadDec_RIGHT:Cnt16:Net_95\
	\QuadDec_RIGHT:Cnt16:Net_91\
	\QuadDec_RIGHT:Cnt16:Net_102\
	\QuadDec_RIGHT:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_RIGHT:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_RIGHT:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_LEFT:Net_1129\
	\QuadDec_LEFT:Cnt16:Net_82\
	\QuadDec_LEFT:Cnt16:Net_95\
	\QuadDec_LEFT:Cnt16:Net_91\
	\QuadDec_LEFT:Cnt16:Net_102\
	\QuadDec_LEFT:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_LEFT:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_LEFT:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_951
	Net_956
	\PWM_LEFT:Net_114\
	Net_631
	Net_632
	\Counter_Color_Sensor:Net_49\
	\Counter_Color_Sensor:Net_82\
	\Counter_Color_Sensor:Net_95\
	\Counter_Color_Sensor:Net_91\
	\Counter_Color_Sensor:Net_102\
	\Counter_Color_Sensor:CounterUDB:ctrl_cmod_2\
	\Counter_Color_Sensor:CounterUDB:ctrl_cmod_1\
	\Counter_Color_Sensor:CounterUDB:ctrl_cmod_0\
	Net_627
	\PWM_Color_Sensor:PWMUDB:km_run\
	\PWM_Color_Sensor:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Color_Sensor:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Color_Sensor:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Color_Sensor:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Color_Sensor:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Color_Sensor:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Color_Sensor:PWMUDB:capt_rising\
	\PWM_Color_Sensor:PWMUDB:capt_falling\
	\PWM_Color_Sensor:PWMUDB:trig_rise\
	\PWM_Color_Sensor:PWMUDB:trig_fall\
	\PWM_Color_Sensor:PWMUDB:sc_kill\
	\PWM_Color_Sensor:PWMUDB:min_kill\
	\PWM_Color_Sensor:PWMUDB:km_tc\
	\PWM_Color_Sensor:PWMUDB:db_tc\
	\PWM_Color_Sensor:PWMUDB:dith_sel\
	\PWM_Color_Sensor:PWMUDB:compare2\
	\PWM_Color_Sensor:Net_101\
	Net_964
	Net_965
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_31\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_30\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_29\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_28\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_27\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_26\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_25\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_24\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_23\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_22\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_21\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_20\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_19\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_18\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_17\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_16\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_15\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_14\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_13\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_12\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_11\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_10\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_9\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_8\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_7\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_6\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_5\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_4\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_3\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_2\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_1\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:b_0\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_966
	\PWM_Color_Sensor:Net_113\
	\PWM_Color_Sensor:Net_107\
	\PWM_Color_Sensor:Net_114\
	Net_211
	Net_212
	\UART_1:BUART:reset_sr\
	Net_980
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_971
	\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_6:lt\
	\UART_1:BUART:sRX:MODULE_6:eq\
	\UART_1:BUART:sRX:MODULE_6:gt\
	\UART_1:BUART:sRX:MODULE_6:gte\
	\UART_1:BUART:sRX:MODULE_6:lte\
	Net_637
	Net_638
	Net_639
	Net_640
	Net_641
	Net_642
	Net_643
	\Control_Reg_Ultrasonic:control_bus_7\
	\Control_Reg_Ultrasonic:control_bus_6\
	\Control_Reg_Ultrasonic:control_bus_5\
	\Control_Reg_Ultrasonic:control_bus_4\
	\Control_Reg_Ultrasonic:control_bus_3\
	\Control_Reg_Ultrasonic:control_bus_2\
	\Timer_Ultrasonic:Net_260\
	Net_1048
	\Timer_Ultrasonic:Net_53\
	\Timer_Ultrasonic:TimerUDB:ctrl_ten\
	\Timer_Ultrasonic:TimerUDB:ctrl_tmode_1\
	\Timer_Ultrasonic:TimerUDB:ctrl_tmode_0\
	Net_1043
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_1\
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_1\
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_0\
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_0\
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_1\
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_1\
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lti_0\
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gti_0\
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_0\
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_0\
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xneq\
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlt\
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlte\
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgt\
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgte\
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:lt\
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:gt\
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:gte\
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:lte\
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:neq\
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_1\
	\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_0\
	\Timer_Ultrasonic:TimerUDB:zeros_3\
	\Timer_Ultrasonic:TimerUDB:zeros_2\
	\Timer_Ultrasonic:Net_102\
	\Timer_Ultrasonic:Net_266\
	Net_1101
	Net_1109

    Synthesized names
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 242 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \PWM_RIGHT:Net_113\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing Net_65 to zero
Aliasing tmpOE__MOTOR_RIGHT_PHASE_B_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing tmpOE__MOTOR_RIGHT_PHASE_A_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \QuadDec_RIGHT:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_RIGHT:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_RIGHT:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_RIGHT:Cnt16:CounterUDB:underflow\ to \QuadDec_RIGHT:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_RIGHT:Cnt16:CounterUDB:tc_i\ to \QuadDec_RIGHT:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_RIGHT:bQuadDec:status_4\ to zero
Aliasing \QuadDec_RIGHT:bQuadDec:status_5\ to zero
Aliasing \QuadDec_RIGHT:bQuadDec:status_6\ to zero
Aliasing \QuadDec_RIGHT:Net_1229\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing tmpOE__MOTOR_LEFT_PHASE_B_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing tmpOE__MOTOR_LEFT_PHASE_A_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \QuadDec_LEFT:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_LEFT:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_LEFT:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_LEFT:Cnt16:CounterUDB:underflow\ to \QuadDec_LEFT:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_LEFT:Cnt16:CounterUDB:tc_i\ to \QuadDec_LEFT:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_LEFT:bQuadDec:status_4\ to zero
Aliasing \QuadDec_LEFT:bQuadDec:status_5\ to zero
Aliasing \QuadDec_LEFT:bQuadDec:status_6\ to zero
Aliasing \QuadDec_LEFT:Net_1229\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing tmpOE__MOTOR_RIGHT_IN_4_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing tmpOE__MOTOR_RIGHT_IN_3_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing tmpOE__MOTOR_EN_LEFT_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \PWM_LEFT:Net_107\ to \PWM_RIGHT:Net_107\
Aliasing \PWM_LEFT:Net_113\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \Counter_Color_Sensor:Net_89\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \Counter_Color_Sensor:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter_Color_Sensor:CounterUDB:ctrl_capmode_0\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \Counter_Color_Sensor:CounterUDB:tc_i\ to \Counter_Color_Sensor:CounterUDB:reload_tc\
Aliasing \PWM_Color_Sensor:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:trig_out\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \PWM_Color_Sensor:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:trig_disable\\R\ to \PWM_Color_Sensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_Sensor:PWMUDB:trig_disable\\S\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:ltch_kill_reg\\R\ to \PWM_Color_Sensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_Sensor:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:min_kill_reg\\R\ to \PWM_Color_Sensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_Sensor:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:final_kill\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \PWM_Color_Sensor:PWMUDB:dith_count_1\\R\ to \PWM_Color_Sensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_Sensor:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:dith_count_0\\R\ to \PWM_Color_Sensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_Sensor:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:status_6\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:status_4\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:cmp2\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:cmp1_status_reg\\R\ to \PWM_Color_Sensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_Sensor:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:cmp2_status_reg\\R\ to \PWM_Color_Sensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_Sensor:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:final_kill_reg\\R\ to \PWM_Color_Sensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_Sensor:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:cs_addr_0\ to \PWM_Color_Sensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_Sensor:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing tmpOE__MOTOR_LEFT_IN_2_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing tmpOE__MOTOR_LEFT_IN_1_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing tmpOE__IR_Sensor_LEFT_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \Wheel_Timer:Net_260\ to zero
Aliasing \Wheel_Timer:Net_102\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_1\ to \UART_1:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_0\ to \UART_1:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_2\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_1\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \Control_Reg_Color_Sensor:clk\ to zero
Aliasing \Control_Reg_Color_Sensor:rst\ to zero
Aliasing tmpOE__S0_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing tmpOE__S1_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing tmpOE__S2_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing tmpOE__S3_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing tmpOE__Count_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing tmpOE__Trigger_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing tmpOE__Echo_LEFT_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing tmpOE__Echo_RIGHT_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \Control_Reg_Ultrasonic:clk\ to zero
Aliasing \Control_Reg_Ultrasonic:rst\ to zero
Aliasing tmpOE__IR_Sensor_RIGHT_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing tmpOE__Echo_FLEFT_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing tmpOE__Echo_FRIGHT_net_0 to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \Timer_Ultrasonic:TimerUDB:ctrl_cmode_1\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \Timer_Ultrasonic:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer_Ultrasonic:TimerUDB:trigger_enable\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODIN8_1\ to \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODIN6_1\
Aliasing \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODIN8_0\ to \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODIN6_0\
Aliasing \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \Timer_Ultrasonic:TimerUDB:status_6\ to zero
Aliasing \Timer_Ultrasonic:TimerUDB:status_5\ to zero
Aliasing \Timer_Ultrasonic:TimerUDB:status_4\ to zero
Aliasing \Timer_Ultrasonic:TimerUDB:status_0\ to \Timer_Ultrasonic:TimerUDB:tc_i\
Aliasing \QuadDec_RIGHT:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_LEFT:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \Counter_Color_Sensor:CounterUDB:cmp_out_reg_i\\D\ to \Counter_Color_Sensor:CounterUDB:prevCompare\\D\
Aliasing \PWM_Color_Sensor:PWMUDB:min_kill_reg\\D\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \PWM_Color_Sensor:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:ltch_kill_reg\\D\ to tmpOE__MOTOR_EN_RIGHT_net_0
Aliasing \PWM_Color_Sensor:PWMUDB:prevCompare1\\D\ to \PWM_Color_Sensor:PWMUDB:pwm_temp\
Aliasing \PWM_Color_Sensor:PWMUDB:tc_i_reg\\D\ to \PWM_Color_Sensor:PWMUDB:status_2\
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing Net_1104D to zero
Aliasing Net_1103D to zero
Aliasing Net_1108D to zero
Aliasing Net_1106D to zero
Removing Rhs of wire Net_190[2] = \PWM_RIGHT:Net_57\[15]
Removing Lhs of wire one[7] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \PWM_RIGHT:Net_107\[11] = zero[6]
Removing Lhs of wire \PWM_RIGHT:Net_113\[12] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire Net_65[13] = zero[6]
Removing Lhs of wire tmpOE__MOTOR_RIGHT_PHASE_B_net_0[21] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire tmpOE__MOTOR_RIGHT_PHASE_A_net_0[27] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Rhs of wire \QuadDec_RIGHT:Net_1275\[36] = \QuadDec_RIGHT:Cnt16:Net_49\[37]
Removing Rhs of wire \QuadDec_RIGHT:Net_1275\[36] = \QuadDec_RIGHT:Cnt16:CounterUDB:tc_reg_i\[93]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:Net_89\[39] = \QuadDec_RIGHT:Net_1251\[40]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:ctrl_capmode_1\[49] = zero[6]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:ctrl_capmode_0\[50] = zero[6]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:ctrl_enable\[62] = \QuadDec_RIGHT:Cnt16:CounterUDB:control_7\[54]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:capt_rising\[64] = zero[6]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:capt_falling\[65] = \QuadDec_RIGHT:Cnt16:CounterUDB:prevCapture\[63]
Removing Rhs of wire \QuadDec_RIGHT:Net_1260\[69] = \QuadDec_RIGHT:bQuadDec:state_2\[205]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:final_enable\[71] = \QuadDec_RIGHT:Cnt16:CounterUDB:control_7\[54]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:counter_enable\[72] = \QuadDec_RIGHT:Cnt16:CounterUDB:control_7\[54]
Removing Rhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:status_0\[73] = \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_status\[74]
Removing Rhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:status_1\[75] = \QuadDec_RIGHT:Cnt16:CounterUDB:per_zero\[76]
Removing Rhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:status_2\[77] = \QuadDec_RIGHT:Cnt16:CounterUDB:overflow_status\[78]
Removing Rhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:status_3\[79] = \QuadDec_RIGHT:Cnt16:CounterUDB:underflow_status\[80]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:status_4\[81] = \QuadDec_RIGHT:Cnt16:CounterUDB:hwCapture\[67]
Removing Rhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:status_5\[82] = \QuadDec_RIGHT:Cnt16:CounterUDB:fifo_full\[83]
Removing Rhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:status_6\[84] = \QuadDec_RIGHT:Cnt16:CounterUDB:fifo_nempty\[85]
Removing Rhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:overflow\[87] = \QuadDec_RIGHT:Cnt16:CounterUDB:per_FF\[88]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:underflow\[89] = \QuadDec_RIGHT:Cnt16:CounterUDB:status_1\[75]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:tc_i\[92] = \QuadDec_RIGHT:Cnt16:CounterUDB:reload_tc\[70]
Removing Rhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_i\[94] = \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_equal\[95]
Removing Rhs of wire \QuadDec_RIGHT:Net_1264\[98] = \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_reg_i\[97]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:dp_dir\[102] = \QuadDec_RIGHT:Net_1251\[40]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:cs_addr_2\[103] = \QuadDec_RIGHT:Net_1251\[40]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:cs_addr_1\[104] = \QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\[101]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:cs_addr_0\[105] = \QuadDec_RIGHT:Cnt16:CounterUDB:reload\[68]
Removing Lhs of wire \QuadDec_RIGHT:Net_1290\[182] = \QuadDec_RIGHT:Net_1275\[36]
Removing Lhs of wire \QuadDec_RIGHT:bQuadDec:index_filt\[203] = \QuadDec_RIGHT:Net_1232\[204]
Removing Lhs of wire \QuadDec_RIGHT:Net_1232\[204] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Rhs of wire \QuadDec_RIGHT:bQuadDec:error\[206] = \QuadDec_RIGHT:bQuadDec:state_3\[207]
Removing Lhs of wire \QuadDec_RIGHT:bQuadDec:status_0\[210] = \QuadDec_RIGHT:Net_530\[211]
Removing Lhs of wire \QuadDec_RIGHT:bQuadDec:status_1\[212] = \QuadDec_RIGHT:Net_611\[213]
Removing Lhs of wire \QuadDec_RIGHT:bQuadDec:status_2\[214] = \QuadDec_RIGHT:Net_1260\[69]
Removing Lhs of wire \QuadDec_RIGHT:bQuadDec:status_3\[215] = \QuadDec_RIGHT:bQuadDec:error\[206]
Removing Lhs of wire \QuadDec_RIGHT:bQuadDec:status_4\[216] = zero[6]
Removing Lhs of wire \QuadDec_RIGHT:bQuadDec:status_5\[217] = zero[6]
Removing Lhs of wire \QuadDec_RIGHT:bQuadDec:status_6\[218] = zero[6]
Removing Lhs of wire \QuadDec_RIGHT:Net_1229\[222] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \QuadDec_RIGHT:Net_1272\[223] = \QuadDec_RIGHT:Net_1264\[98]
Removing Lhs of wire tmpOE__MOTOR_LEFT_PHASE_B_net_0[226] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire tmpOE__MOTOR_LEFT_PHASE_A_net_0[232] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Rhs of wire \QuadDec_LEFT:Net_1275\[241] = \QuadDec_LEFT:Cnt16:Net_49\[242]
Removing Rhs of wire \QuadDec_LEFT:Net_1275\[241] = \QuadDec_LEFT:Cnt16:CounterUDB:tc_reg_i\[298]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:Net_89\[244] = \QuadDec_LEFT:Net_1251\[245]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:ctrl_capmode_1\[254] = zero[6]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:ctrl_capmode_0\[255] = zero[6]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:ctrl_enable\[267] = \QuadDec_LEFT:Cnt16:CounterUDB:control_7\[259]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:capt_rising\[269] = zero[6]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:capt_falling\[270] = \QuadDec_LEFT:Cnt16:CounterUDB:prevCapture\[268]
Removing Rhs of wire \QuadDec_LEFT:Net_1260\[274] = \QuadDec_LEFT:bQuadDec:state_2\[410]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:final_enable\[276] = \QuadDec_LEFT:Cnt16:CounterUDB:control_7\[259]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:counter_enable\[277] = \QuadDec_LEFT:Cnt16:CounterUDB:control_7\[259]
Removing Rhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:status_0\[278] = \QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_status\[279]
Removing Rhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:status_1\[280] = \QuadDec_LEFT:Cnt16:CounterUDB:per_zero\[281]
Removing Rhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:status_2\[282] = \QuadDec_LEFT:Cnt16:CounterUDB:overflow_status\[283]
Removing Rhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:status_3\[284] = \QuadDec_LEFT:Cnt16:CounterUDB:underflow_status\[285]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:status_4\[286] = \QuadDec_LEFT:Cnt16:CounterUDB:hwCapture\[272]
Removing Rhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:status_5\[287] = \QuadDec_LEFT:Cnt16:CounterUDB:fifo_full\[288]
Removing Rhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:status_6\[289] = \QuadDec_LEFT:Cnt16:CounterUDB:fifo_nempty\[290]
Removing Rhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:overflow\[292] = \QuadDec_LEFT:Cnt16:CounterUDB:per_FF\[293]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:underflow\[294] = \QuadDec_LEFT:Cnt16:CounterUDB:status_1\[280]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:tc_i\[297] = \QuadDec_LEFT:Cnt16:CounterUDB:reload_tc\[275]
Removing Rhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_i\[299] = \QuadDec_LEFT:Cnt16:CounterUDB:cmp_equal\[300]
Removing Rhs of wire \QuadDec_LEFT:Net_1264\[303] = \QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_reg_i\[302]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:dp_dir\[307] = \QuadDec_LEFT:Net_1251\[245]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:cs_addr_2\[308] = \QuadDec_LEFT:Net_1251\[245]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:cs_addr_1\[309] = \QuadDec_LEFT:Cnt16:CounterUDB:count_enable\[306]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:cs_addr_0\[310] = \QuadDec_LEFT:Cnt16:CounterUDB:reload\[273]
Removing Lhs of wire \QuadDec_LEFT:Net_1290\[387] = \QuadDec_LEFT:Net_1275\[241]
Removing Lhs of wire \QuadDec_LEFT:bQuadDec:index_filt\[408] = \QuadDec_LEFT:Net_1232\[409]
Removing Lhs of wire \QuadDec_LEFT:Net_1232\[409] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Rhs of wire \QuadDec_LEFT:bQuadDec:error\[411] = \QuadDec_LEFT:bQuadDec:state_3\[412]
Removing Lhs of wire \QuadDec_LEFT:bQuadDec:status_0\[415] = \QuadDec_LEFT:Net_530\[416]
Removing Lhs of wire \QuadDec_LEFT:bQuadDec:status_1\[417] = \QuadDec_LEFT:Net_611\[418]
Removing Lhs of wire \QuadDec_LEFT:bQuadDec:status_2\[419] = \QuadDec_LEFT:Net_1260\[274]
Removing Lhs of wire \QuadDec_LEFT:bQuadDec:status_3\[420] = \QuadDec_LEFT:bQuadDec:error\[411]
Removing Lhs of wire \QuadDec_LEFT:bQuadDec:status_4\[421] = zero[6]
Removing Lhs of wire \QuadDec_LEFT:bQuadDec:status_5\[422] = zero[6]
Removing Lhs of wire \QuadDec_LEFT:bQuadDec:status_6\[423] = zero[6]
Removing Lhs of wire \QuadDec_LEFT:Net_1229\[427] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \QuadDec_LEFT:Net_1272\[428] = \QuadDec_LEFT:Net_1264\[303]
Removing Lhs of wire tmpOE__MOTOR_RIGHT_IN_4_net_0[431] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire tmpOE__MOTOR_RIGHT_IN_3_net_0[437] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire tmpOE__MOTOR_EN_LEFT_net_0[443] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Rhs of wire Net_74[444] = \PWM_LEFT:Net_57\[454]
Removing Lhs of wire \PWM_LEFT:Net_107\[451] = zero[6]
Removing Lhs of wire \PWM_LEFT:Net_113\[452] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Rhs of wire Net_618[460] = \PWM_Color_Sensor:Net_55\[773]
Removing Lhs of wire \Counter_Color_Sensor:Net_89\[468] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \Counter_Color_Sensor:CounterUDB:ctrl_capmode_1\[477] = zero[6]
Removing Lhs of wire \Counter_Color_Sensor:CounterUDB:ctrl_capmode_0\[478] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \Counter_Color_Sensor:CounterUDB:ctrl_enable\[490] = \Counter_Color_Sensor:CounterUDB:control_7\[482]
Removing Rhs of wire Net_622[492] = \PWM_Color_Sensor:Net_96\[882]
Removing Rhs of wire Net_622[492] = \PWM_Color_Sensor:PWMUDB:pwm_i_reg\[874]
Removing Rhs of wire Net_169[498] = \Control_Reg_Color_Sensor:control_out_0\[1417]
Removing Rhs of wire Net_169[498] = \Control_Reg_Color_Sensor:control_0\[1440]
Removing Lhs of wire \Counter_Color_Sensor:CounterUDB:final_enable\[500] = \Counter_Color_Sensor:CounterUDB:control_7\[482]
Removing Rhs of wire \Counter_Color_Sensor:CounterUDB:status_0\[505] = \Counter_Color_Sensor:CounterUDB:cmp_out_status\[506]
Removing Rhs of wire \Counter_Color_Sensor:CounterUDB:status_1\[507] = \Counter_Color_Sensor:CounterUDB:per_zero\[508]
Removing Lhs of wire \Counter_Color_Sensor:CounterUDB:status_2\[509] = \Counter_Color_Sensor:CounterUDB:overflow_status\[502]
Removing Lhs of wire \Counter_Color_Sensor:CounterUDB:status_3\[510] = \Counter_Color_Sensor:CounterUDB:underflow_status\[503]
Removing Lhs of wire \Counter_Color_Sensor:CounterUDB:status_4\[511] = \Counter_Color_Sensor:CounterUDB:hwCapture\[496]
Removing Rhs of wire \Counter_Color_Sensor:CounterUDB:status_5\[512] = \Counter_Color_Sensor:CounterUDB:fifo_full\[513]
Removing Rhs of wire \Counter_Color_Sensor:CounterUDB:status_6\[514] = \Counter_Color_Sensor:CounterUDB:fifo_nempty\[515]
Removing Lhs of wire \Counter_Color_Sensor:CounterUDB:dp_dir\[518] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \Counter_Color_Sensor:CounterUDB:tc_i\[523] = \Counter_Color_Sensor:CounterUDB:reload_tc\[499]
Removing Rhs of wire \Counter_Color_Sensor:CounterUDB:cmp_out_i\[525] = \Counter_Color_Sensor:CounterUDB:cmp_less\[526]
Removing Lhs of wire \Counter_Color_Sensor:CounterUDB:cs_addr_2\[533] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \Counter_Color_Sensor:CounterUDB:cs_addr_1\[534] = \Counter_Color_Sensor:CounterUDB:count_enable\[532]
Removing Lhs of wire \Counter_Color_Sensor:CounterUDB:cs_addr_0\[535] = \Counter_Color_Sensor:CounterUDB:reload\[497]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:ctrl_enable\[721] = \PWM_Color_Sensor:PWMUDB:control_7\[713]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:hwCapture\[731] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:hwEnable\[732] = \PWM_Color_Sensor:PWMUDB:control_7\[713]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:trig_out\[736] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:runmode_enable\\R\[740] = Net_169[498]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:runmode_enable\\S\[741] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:trig_disable\\R\[742] = Net_169[498]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:trig_disable\\S\[743] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:final_enable\[744] = \PWM_Color_Sensor:PWMUDB:runmode_enable\[737]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:ltch_kill_reg\\R\[747] = Net_169[498]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:ltch_kill_reg\\S\[748] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:min_kill_reg\\R\[749] = Net_169[498]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:min_kill_reg\\S\[750] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:final_kill\[753] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_1\[757] = \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_1\[1044]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_0\[759] = \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_0\[1045]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:dith_count_1\\R\[760] = Net_169[498]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:dith_count_1\\S\[761] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:dith_count_0\\R\[762] = Net_169[498]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:dith_count_0\\S\[763] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:status_6\[766] = zero[6]
Removing Rhs of wire \PWM_Color_Sensor:PWMUDB:status_5\[767] = \PWM_Color_Sensor:PWMUDB:final_kill_reg\[781]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:status_4\[768] = zero[6]
Removing Rhs of wire \PWM_Color_Sensor:PWMUDB:status_3\[769] = \PWM_Color_Sensor:PWMUDB:fifo_full\[788]
Removing Rhs of wire \PWM_Color_Sensor:PWMUDB:status_1\[771] = \PWM_Color_Sensor:PWMUDB:cmp2_status_reg\[780]
Removing Rhs of wire \PWM_Color_Sensor:PWMUDB:status_0\[772] = \PWM_Color_Sensor:PWMUDB:cmp1_status_reg\[779]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:cmp2_status\[777] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:cmp2\[778] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:cmp1_status_reg\\R\[782] = Net_169[498]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:cmp1_status_reg\\S\[783] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:cmp2_status_reg\\R\[784] = Net_169[498]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:cmp2_status_reg\\S\[785] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:final_kill_reg\\R\[786] = Net_169[498]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:final_kill_reg\\S\[787] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:cs_addr_2\[789] = \PWM_Color_Sensor:PWMUDB:tc_i\[738]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:cs_addr_1\[790] = \PWM_Color_Sensor:PWMUDB:runmode_enable\[737]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:cs_addr_0\[791] = Net_169[498]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:compare1\[872] = \PWM_Color_Sensor:PWMUDB:cmp1_less\[843]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:pwm1_i\[877] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:pwm2_i\[879] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:pwm_temp\[885] = \PWM_Color_Sensor:PWMUDB:cmp1\[775]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_23\[926] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_22\[927] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_21\[928] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_20\[929] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_19\[930] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_18\[931] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_17\[932] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_16\[933] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_15\[934] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_14\[935] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_13\[936] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_12\[937] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_11\[938] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_10\[939] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_9\[940] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_8\[941] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_7\[942] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_6\[943] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_5\[944] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_4\[945] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_3\[946] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_2\[947] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_1\[948] = \PWM_Color_Sensor:PWMUDB:MODIN1_1\[949]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODIN1_1\[949] = \PWM_Color_Sensor:PWMUDB:dith_count_1\[756]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_0\[950] = \PWM_Color_Sensor:PWMUDB:MODIN1_0\[951]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODIN1_0\[951] = \PWM_Color_Sensor:PWMUDB:dith_count_0\[758]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[1083] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[1084] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire tmpOE__MOTOR_LEFT_IN_2_net_0[1090] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire tmpOE__MOTOR_LEFT_IN_1_net_0[1096] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Rhs of wire Net_975[1102] = \UART_1:BUART:rx_interrupt_out\[1150]
Removing Lhs of wire tmpOE__Tx_1_net_0[1104] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire tmpOE__Rx_1_net_0[1111] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire tmpOE__IR_Sensor_LEFT_net_0[1117] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \Wheel_Timer:Net_260\[1123] = zero[6]
Removing Lhs of wire \Wheel_Timer:Net_266\[1124] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \Wheel_Timer:Net_102\[1130] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \UART_1:Net_61\[1133] = \UART_1:Net_9\[1132]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[1137] = zero[6]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[1138] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[1139] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[1140] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[1141] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[1142] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[1143] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[1144] = zero[6]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[1154] = \UART_1:BUART:tx_bitclk_dp\[1190]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[1200] = \UART_1:BUART:tx_counter_dp\[1191]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[1201] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[1202] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[1203] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[1205] = \UART_1:BUART:tx_fifo_empty\[1168]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[1207] = \UART_1:BUART:tx_fifo_notfull\[1167]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[1267] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[1274] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[1285]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[1276] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[1286]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[1277] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[1302]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[1278] = \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[1316]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[1279] = \UART_1:BUART:sRX:s23Poll:MODIN2_1\[1280]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[1280] = \UART_1:BUART:pollcount_1\[1273]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[1281] = \UART_1:BUART:sRX:s23Poll:MODIN2_0\[1282]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[1282] = \UART_1:BUART:pollcount_0\[1275]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1288] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1289] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[1290] = \UART_1:BUART:pollcount_1\[1273]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[1291] = \UART_1:BUART:pollcount_1\[1273]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[1292] = \UART_1:BUART:pollcount_0\[1275]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[1293] = \UART_1:BUART:pollcount_0\[1275]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[1294] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[1295] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[1296] = \UART_1:BUART:pollcount_1\[1273]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[1297] = \UART_1:BUART:pollcount_0\[1275]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[1298] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[1299] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[1304] = \UART_1:BUART:pollcount_1\[1273]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_1\[1305] = \UART_1:BUART:pollcount_1\[1273]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[1306] = \UART_1:BUART:pollcount_0\[1275]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_0\[1307] = \UART_1:BUART:pollcount_0\[1275]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[1308] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[1309] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[1310] = \UART_1:BUART:pollcount_1\[1273]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[1311] = \UART_1:BUART:pollcount_0\[1275]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[1312] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[1313] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[1320] = zero[6]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[1321] = \UART_1:BUART:rx_parity_error_status\[1322]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[1323] = \UART_1:BUART:rx_stop_bit_error\[1324]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[1334] = \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\[1383]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\[1338] = \UART_1:BUART:sRX:MODULE_6:g1:a0:xneq\[1405]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_6\[1339] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_5\[1340] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_4\[1341] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_3\[1342] = \UART_1:BUART:sRX:MODIN5_6\[1343]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_6\[1343] = \UART_1:BUART:rx_count_6\[1262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_2\[1344] = \UART_1:BUART:sRX:MODIN5_5\[1345]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_5\[1345] = \UART_1:BUART:rx_count_5\[1263]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_1\[1346] = \UART_1:BUART:sRX:MODIN5_4\[1347]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_4\[1347] = \UART_1:BUART:rx_count_4\[1264]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_0\[1348] = \UART_1:BUART:sRX:MODIN5_3\[1349]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_3\[1349] = \UART_1:BUART:rx_count_3\[1265]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_6\[1350] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_5\[1351] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_4\[1352] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_3\[1353] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_2\[1354] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_1\[1355] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_0\[1356] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_6\[1357] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_5\[1358] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_4\[1359] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_3\[1360] = \UART_1:BUART:rx_count_6\[1262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_2\[1361] = \UART_1:BUART:rx_count_5\[1263]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_1\[1362] = \UART_1:BUART:rx_count_4\[1264]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_0\[1363] = \UART_1:BUART:rx_count_3\[1265]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_6\[1364] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_5\[1365] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_4\[1366] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_3\[1367] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_2\[1368] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_1\[1369] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_0\[1370] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:newa_0\[1385] = \UART_1:BUART:rx_postpoll\[1221]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:newb_0\[1386] = \UART_1:BUART:rx_parity_bit\[1337]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:dataa_0\[1387] = \UART_1:BUART:rx_postpoll\[1221]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:datab_0\[1388] = \UART_1:BUART:rx_parity_bit\[1337]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[1389] = \UART_1:BUART:rx_postpoll\[1221]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[1390] = \UART_1:BUART:rx_parity_bit\[1337]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[1392] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[1393] = \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[1391]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[1394] = \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[1391]
Removing Lhs of wire \Control_Reg_Color_Sensor:clk\[1415] = zero[6]
Removing Lhs of wire \Control_Reg_Color_Sensor:rst\[1416] = zero[6]
Removing Lhs of wire tmpOE__S0_net_0[1442] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire tmpOE__S1_net_0[1448] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire tmpOE__S2_net_0[1454] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire tmpOE__S3_net_0[1460] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire tmpOE__LED_net_0[1466] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire tmpOE__Count_net_0[1472] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire tmpOE__Trigger_net_0[1479] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire tmpOE__Echo_LEFT_net_0[1485] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Rhs of wire Net_1086[1491] = \Timer_Ultrasonic:Net_55\[1546]
Removing Lhs of wire tmpOE__Echo_RIGHT_net_0[1493] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \Control_Reg_Ultrasonic:clk\[1498] = zero[6]
Removing Lhs of wire \Control_Reg_Ultrasonic:rst\[1499] = zero[6]
Removing Rhs of wire Net_1035_1[1512] = \Control_Reg_Ultrasonic:control_out_1\[1513]
Removing Rhs of wire Net_1035_1[1512] = \Control_Reg_Ultrasonic:control_1\[1523]
Removing Rhs of wire Net_1035_0[1514] = \Control_Reg_Ultrasonic:control_out_0\[1515]
Removing Rhs of wire Net_1035_0[1514] = \Control_Reg_Ultrasonic:control_0\[1524]
Removing Lhs of wire tmpOE__IR_Sensor_RIGHT_net_0[1526] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire tmpOE__Echo_FLEFT_net_0[1532] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire tmpOE__Echo_FRIGHT_net_0[1538] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Rhs of wire Net_1042[1544] = \mux_1:tmp__mux_1_reg\[1543]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:ctrl_enable\[1562] = \Timer_Ultrasonic:TimerUDB:control_7\[1554]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:ctrl_cmode_1\[1564] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:ctrl_cmode_0\[1565] = zero[6]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:ctrl_ic_1\[1568] = \Timer_Ultrasonic:TimerUDB:control_1\[1560]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:ctrl_ic_0\[1569] = \Timer_Ultrasonic:TimerUDB:control_0\[1561]
Removing Rhs of wire \Timer_Ultrasonic:TimerUDB:timer_enable\[1573] = \Timer_Ultrasonic:TimerUDB:runmode_enable\[1646]
Removing Rhs of wire \Timer_Ultrasonic:TimerUDB:run_mode\[1574] = \Timer_Ultrasonic:TimerUDB:hwEnable_reg\[1575]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:trigger_enable\[1577] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:tc_i\[1579] = \Timer_Ultrasonic:TimerUDB:status_tc\[1576]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_7\[1585] = \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\[1624]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_8_1\[1586] = \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_1\[1641]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_8_0\[1588] = \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_0\[1642]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:capt_fifo_load_int\[1590] = \Timer_Ultrasonic:TimerUDB:capt_int_temp\[1589]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_1\[1591] = \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODIN6_1\[1592]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODIN6_1\[1592] = \Timer_Ultrasonic:TimerUDB:int_capt_count_1\[1584]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_0\[1593] = \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODIN6_0\[1594]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODIN6_0\[1594] = \Timer_Ultrasonic:TimerUDB:int_capt_count_0\[1587]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_1\[1595] = \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODIN7_1\[1596]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODIN7_1\[1596] = \Timer_Ultrasonic:TimerUDB:control_1\[1560]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_0\[1597] = \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODIN7_0\[1598]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODIN7_0\[1598] = \Timer_Ultrasonic:TimerUDB:control_0\[1561]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_1\[1599] = \Timer_Ultrasonic:TimerUDB:int_capt_count_1\[1584]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_0\[1600] = \Timer_Ultrasonic:TimerUDB:int_capt_count_0\[1587]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_1\[1601] = \Timer_Ultrasonic:TimerUDB:control_1\[1560]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_0\[1602] = \Timer_Ultrasonic:TimerUDB:control_0\[1561]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_1\[1603] = \Timer_Ultrasonic:TimerUDB:int_capt_count_1\[1584]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_0\[1604] = \Timer_Ultrasonic:TimerUDB:int_capt_count_0\[1587]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_1\[1605] = \Timer_Ultrasonic:TimerUDB:control_1\[1560]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_0\[1606] = \Timer_Ultrasonic:TimerUDB:control_0\[1561]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_0\[1609] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_0\[1610] = \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1608]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eqi_0\[1612] = \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\[1611]
Removing Rhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\[1624] = \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_1\[1613]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_1\[1635] = \Timer_Ultrasonic:TimerUDB:int_capt_count_1\[1584]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODIN8_1\[1636] = \Timer_Ultrasonic:TimerUDB:int_capt_count_1\[1584]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_0\[1637] = \Timer_Ultrasonic:TimerUDB:int_capt_count_0\[1587]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODIN8_0\[1638] = \Timer_Ultrasonic:TimerUDB:int_capt_count_0\[1587]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1644] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1645] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:status_6\[1649] = zero[6]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:status_5\[1650] = zero[6]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:status_4\[1651] = zero[6]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:status_0\[1652] = \Timer_Ultrasonic:TimerUDB:status_tc\[1576]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:status_1\[1653] = \Timer_Ultrasonic:TimerUDB:capt_int_temp\[1589]
Removing Rhs of wire \Timer_Ultrasonic:TimerUDB:status_2\[1654] = \Timer_Ultrasonic:TimerUDB:fifo_full\[1655]
Removing Rhs of wire \Timer_Ultrasonic:TimerUDB:status_3\[1656] = \Timer_Ultrasonic:TimerUDB:fifo_nempty\[1657]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:cs_addr_2\[1659] = Net_1085[1480]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:cs_addr_1\[1660] = \Timer_Ultrasonic:TimerUDB:trig_reg\[1648]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:cs_addr_0\[1661] = \Timer_Ultrasonic:TimerUDB:per_zero\[1578]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:prevCapture\\D\[1765] = zero[6]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\\D\[1766] = \QuadDec_RIGHT:Cnt16:CounterUDB:overflow\[87]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\\D\[1767] = \QuadDec_RIGHT:Cnt16:CounterUDB:status_1\[75]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:tc_reg_i\\D\[1768] = \QuadDec_RIGHT:Cnt16:CounterUDB:reload_tc\[70]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\\D\[1769] = \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_i\[94]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1770] = \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_i\[94]
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\\D\[1771] = \QuadDec_RIGHT:Net_1203\[100]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:prevCapture\\D\[1780] = zero[6]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\\D\[1781] = \QuadDec_LEFT:Cnt16:CounterUDB:overflow\[292]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\\D\[1782] = \QuadDec_LEFT:Cnt16:CounterUDB:status_1\[280]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:tc_reg_i\\D\[1783] = \QuadDec_LEFT:Cnt16:CounterUDB:reload_tc\[275]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\\D\[1784] = \QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_i\[299]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1785] = \QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_i\[299]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\\D\[1786] = \QuadDec_LEFT:Net_1203\[305]
Removing Lhs of wire \Counter_Color_Sensor:CounterUDB:prevCapture\\D\[1794] = Net_622[492]
Removing Lhs of wire \Counter_Color_Sensor:CounterUDB:overflow_reg_i\\D\[1796] = \Counter_Color_Sensor:CounterUDB:overflow\[517]
Removing Lhs of wire \Counter_Color_Sensor:CounterUDB:underflow_reg_i\\D\[1797] = \Counter_Color_Sensor:CounterUDB:underflow\[520]
Removing Lhs of wire \Counter_Color_Sensor:CounterUDB:tc_reg_i\\D\[1798] = \Counter_Color_Sensor:CounterUDB:reload_tc\[499]
Removing Lhs of wire \Counter_Color_Sensor:CounterUDB:prevCompare\\D\[1799] = \Counter_Color_Sensor:CounterUDB:cmp_out_i\[525]
Removing Lhs of wire \Counter_Color_Sensor:CounterUDB:cmp_out_reg_i\\D\[1800] = \Counter_Color_Sensor:CounterUDB:cmp_out_i\[525]
Removing Lhs of wire \Counter_Color_Sensor:CounterUDB:count_stored_i\\D\[1801] = Net_628[531]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:min_kill_reg\\D\[1802] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:prevCapture\\D\[1803] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:trig_last\\D\[1804] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:ltch_kill_reg\\D\[1808] = tmpOE__MOTOR_EN_RIGHT_net_0[1]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:prevCompare1\\D\[1811] = \PWM_Color_Sensor:PWMUDB:cmp1\[775]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:cmp1_status_reg\\D\[1812] = \PWM_Color_Sensor:PWMUDB:cmp1_status\[776]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:cmp2_status_reg\\D\[1813] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:pwm_i_reg\\D\[1815] = \PWM_Color_Sensor:PWMUDB:pwm_i\[875]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:pwm1_i_reg\\D\[1816] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:pwm2_i_reg\\D\[1817] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:tc_i_reg\\D\[1818] = \PWM_Color_Sensor:PWMUDB:status_2\[770]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1819] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1834] = \UART_1:BUART:rx_bitclk_pre\[1256]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1843] = \UART_1:BUART:rx_parity_error_pre\[1332]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1844] = zero[6]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:capture_last\\D\[1848] = Net_1042[1544]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:hwEnable_reg\\D\[1849] = \Timer_Ultrasonic:TimerUDB:hwEnable\[1581]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:tc_reg_i\\D\[1850] = \Timer_Ultrasonic:TimerUDB:status_tc\[1576]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:capture_out_reg_i\\D\[1851] = \Timer_Ultrasonic:TimerUDB:capt_fifo_load\[1572]
Removing Lhs of wire \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_0\\D\[1857] = Net_1099[1118]
Removing Lhs of wire \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\\D\[1858] = \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_0\[1747]
Removing Lhs of wire Net_1104D[1859] = zero[6]
Removing Lhs of wire Net_1103D[1861] = zero[6]
Removing Lhs of wire \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_0\\D\[1862] = Net_1111[1527]
Removing Lhs of wire \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\\D\[1863] = \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_0\[1755]
Removing Lhs of wire Net_1108D[1864] = zero[6]
Removing Lhs of wire Net_1106D[1866] = zero[6]

------------------------------------------------------
Aliased 0 equations, 408 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__MOTOR_EN_RIGHT_net_0' (cost = 0):
tmpOE__MOTOR_EN_RIGHT_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec_RIGHT:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_RIGHT:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_RIGHT:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_RIGHT:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_RIGHT:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_RIGHT:Cnt16:CounterUDB:status_1\
	OR \QuadDec_RIGHT:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_RIGHT:bQuadDec:A_j\' (cost = 1):
\QuadDec_RIGHT:bQuadDec:A_j\ <= ((\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\ and \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\ and \QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_RIGHT:bQuadDec:A_k\' (cost = 3):
\QuadDec_RIGHT:bQuadDec:A_k\ <= ((not \QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\ and not \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\ and not \QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_RIGHT:bQuadDec:B_j\' (cost = 1):
\QuadDec_RIGHT:bQuadDec:B_j\ <= ((\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\ and \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\ and \QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_RIGHT:bQuadDec:B_k\' (cost = 3):
\QuadDec_RIGHT:bQuadDec:B_k\ <= ((not \QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\ and not \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\ and not \QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_RIGHT:Net_1151\' (cost = 0):
\QuadDec_RIGHT:Net_1151\ <= (not \QuadDec_RIGHT:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_RIGHT:Net_1287\' (cost = 0):
\QuadDec_RIGHT:Net_1287\ <= (not \QuadDec_RIGHT:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_LEFT:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_LEFT:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_LEFT:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_LEFT:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_LEFT:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_LEFT:Cnt16:CounterUDB:status_1\
	OR \QuadDec_LEFT:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_LEFT:bQuadDec:A_j\' (cost = 1):
\QuadDec_LEFT:bQuadDec:A_j\ <= ((\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\ and \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\ and \QuadDec_LEFT:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_LEFT:bQuadDec:A_k\' (cost = 3):
\QuadDec_LEFT:bQuadDec:A_k\ <= ((not \QuadDec_LEFT:bQuadDec:quad_A_delayed_0\ and not \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\ and not \QuadDec_LEFT:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_LEFT:bQuadDec:B_j\' (cost = 1):
\QuadDec_LEFT:bQuadDec:B_j\ <= ((\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\ and \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\ and \QuadDec_LEFT:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_LEFT:bQuadDec:B_k\' (cost = 3):
\QuadDec_LEFT:bQuadDec:B_k\ <= ((not \QuadDec_LEFT:bQuadDec:quad_B_delayed_0\ and not \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\ and not \QuadDec_LEFT:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_LEFT:Net_1151\' (cost = 0):
\QuadDec_LEFT:Net_1151\ <= (not \QuadDec_LEFT:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_LEFT:Net_1287\' (cost = 0):
\QuadDec_LEFT:Net_1287\ <= (not \QuadDec_LEFT:Net_1264\);

Note:  Expanding virtual equation for '\Counter_Color_Sensor:CounterUDB:capt_rising\' (cost = 2):
\Counter_Color_Sensor:CounterUDB:capt_rising\ <= ((not \Counter_Color_Sensor:CounterUDB:prevCapture\ and Net_622));

Note:  Expanding virtual equation for '\Counter_Color_Sensor:CounterUDB:capt_falling\' (cost = 1):
\Counter_Color_Sensor:CounterUDB:capt_falling\ <= ((not Net_622 and \Counter_Color_Sensor:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Counter_Color_Sensor:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_Color_Sensor:CounterUDB:capt_either_edge\ <= ((not Net_622 and \Counter_Color_Sensor:CounterUDB:prevCapture\)
	OR (not \Counter_Color_Sensor:CounterUDB:prevCapture\ and Net_622));

Note:  Expanding virtual equation for '\Counter_Color_Sensor:CounterUDB:hwCapture\' (cost = 1):
\Counter_Color_Sensor:CounterUDB:hwCapture\ <= ((not \Counter_Color_Sensor:CounterUDB:prevCapture\ and Net_622));

Note:  Expanding virtual equation for '\Counter_Color_Sensor:CounterUDB:overflow\' (cost = 0):
\Counter_Color_Sensor:CounterUDB:overflow\ <= (\Counter_Color_Sensor:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_Color_Sensor:CounterUDB:underflow\' (cost = 0):
\Counter_Color_Sensor:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_Color_Sensor:CounterUDB:overflow_status\' (cost = 1):
\Counter_Color_Sensor:CounterUDB:overflow_status\ <= ((not \Counter_Color_Sensor:CounterUDB:overflow_reg_i\ and \Counter_Color_Sensor:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\Counter_Color_Sensor:CounterUDB:underflow_status\' (cost = 0):
\Counter_Color_Sensor:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_Color_Sensor:CounterUDB:counter_enable\' (cost = 1):
\Counter_Color_Sensor:CounterUDB:counter_enable\ <= ((not \Counter_Color_Sensor:CounterUDB:disable_run_i\ and \Counter_Color_Sensor:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:cmp1\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:cmp1\ <= (\PWM_Color_Sensor:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Color_Sensor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_Color_Sensor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Color_Sensor:PWMUDB:dith_count_1\ and \PWM_Color_Sensor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for 'Net_1042' (cost = 8):
Net_1042 <= ((Net_1035_1 and Net_1035_0 and Net_1071)
	OR (not Net_1035_0 and Net_1035_1 and Net_1053)
	OR (not Net_1035_1 and not Net_1035_0 and Net_1051)
	OR (not Net_1035_1 and Net_1052 and Net_1035_0));

Note:  Expanding virtual equation for '\Timer_Ultrasonic:TimerUDB:fifo_load_polarized\' (cost = 4):
\Timer_Ultrasonic:TimerUDB:fifo_load_polarized\ <= ((not Net_1071 and Net_1035_1 and Net_1035_0 and \Timer_Ultrasonic:TimerUDB:capture_last\)
	OR (not Net_1035_0 and not Net_1053 and Net_1035_1 and \Timer_Ultrasonic:TimerUDB:capture_last\)
	OR (not Net_1052 and not Net_1035_1 and Net_1035_0 and \Timer_Ultrasonic:TimerUDB:capture_last\)
	OR (not Net_1051 and not Net_1035_1 and not Net_1035_0 and \Timer_Ultrasonic:TimerUDB:capture_last\));

Note:  Virtual signal \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ with ( cost: 216 or cost_inv: 12)  > 90 or with size: 4 > 102 has been made a (soft) node.
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\ <= ((not Net_1071 and Net_1035_1 and Net_1035_0 and \Timer_Ultrasonic:TimerUDB:capture_last\ and \Timer_Ultrasonic:TimerUDB:timer_enable\)
	OR (not Net_1035_0 and not Net_1053 and Net_1035_1 and \Timer_Ultrasonic:TimerUDB:capture_last\ and \Timer_Ultrasonic:TimerUDB:timer_enable\)
	OR (not Net_1052 and not Net_1035_1 and Net_1035_0 and \Timer_Ultrasonic:TimerUDB:capture_last\ and \Timer_Ultrasonic:TimerUDB:timer_enable\)
	OR (not Net_1051 and not Net_1035_1 and not Net_1035_0 and \Timer_Ultrasonic:TimerUDB:capture_last\ and \Timer_Ultrasonic:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Timer_Ultrasonic:TimerUDB:hwEnable\' (cost = 8):
\Timer_Ultrasonic:TimerUDB:hwEnable\ <= ((Net_1035_1 and Net_1035_0 and Net_1071 and \Timer_Ultrasonic:TimerUDB:control_7\)
	OR (not Net_1035_0 and Net_1035_1 and Net_1053 and \Timer_Ultrasonic:TimerUDB:control_7\)
	OR (not Net_1035_1 and not Net_1035_0 and Net_1051 and \Timer_Ultrasonic:TimerUDB:control_7\)
	OR (not Net_1035_1 and Net_1052 and Net_1035_0 and \Timer_Ultrasonic:TimerUDB:control_7\));

Note:  Expanding virtual equation for '\Timer_Ultrasonic:TimerUDB:status_tc\' (cost = 9):
\Timer_Ultrasonic:TimerUDB:status_tc\ <= ((\Timer_Ultrasonic:TimerUDB:run_mode\ and \Timer_Ultrasonic:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= ((not \Timer_Ultrasonic:TimerUDB:control_1\ and not \Timer_Ultrasonic:TimerUDB:int_capt_count_1\)
	OR (\Timer_Ultrasonic:TimerUDB:control_1\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \Timer_Ultrasonic:TimerUDB:control_0\ and not \Timer_Ultrasonic:TimerUDB:int_capt_count_0\)
	OR (\Timer_Ultrasonic:TimerUDB:control_0\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not \Timer_Ultrasonic:TimerUDB:control_1\ and not \Timer_Ultrasonic:TimerUDB:control_0\ and not \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ and not \Timer_Ultrasonic:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Ultrasonic:TimerUDB:control_1\ and not \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ and \Timer_Ultrasonic:TimerUDB:control_0\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Ultrasonic:TimerUDB:control_0\ and not \Timer_Ultrasonic:TimerUDB:int_capt_count_0\ and \Timer_Ultrasonic:TimerUDB:control_1\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_1\)
	OR (\Timer_Ultrasonic:TimerUDB:control_1\ and \Timer_Ultrasonic:TimerUDB:control_0\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\' (cost = 60):
\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\ <= ((not \Timer_Ultrasonic:TimerUDB:control_1\ and not \Timer_Ultrasonic:TimerUDB:control_0\ and not \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ and not \Timer_Ultrasonic:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Ultrasonic:TimerUDB:control_1\ and not \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ and \Timer_Ultrasonic:TimerUDB:control_0\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Ultrasonic:TimerUDB:control_0\ and not \Timer_Ultrasonic:TimerUDB:int_capt_count_0\ and \Timer_Ultrasonic:TimerUDB:control_1\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_1\)
	OR (\Timer_Ultrasonic:TimerUDB:control_1\ and \Timer_Ultrasonic:TimerUDB:control_0\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer_Ultrasonic:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_0\' (cost = 0):
\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_0\ <= (not \Timer_Ultrasonic:TimerUDB:int_capt_count_0\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDec_RIGHT:Net_1248\' (cost = 2):
\QuadDec_RIGHT:Net_1248\ <= ((not \QuadDec_RIGHT:Net_1264\ and \QuadDec_RIGHT:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_LEFT:Net_1248\' (cost = 2):
\QuadDec_LEFT:Net_1248\ <= ((not \QuadDec_LEFT:Net_1264\ and \QuadDec_LEFT:Net_1275\));

Note:  Expanding virtual equation for '\Counter_Color_Sensor:CounterUDB:reload_tc\' (cost = 0):
\Counter_Color_Sensor:CounterUDB:reload_tc\ <= (\Counter_Color_Sensor:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_Color_Sensor:PWMUDB:dith_count_0\ and \PWM_Color_Sensor:PWMUDB:dith_count_1\)
	OR (not \PWM_Color_Sensor:PWMUDB:dith_count_1\ and \PWM_Color_Sensor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_1\' (cost = 8):
\Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_1\ <= ((not \Timer_Ultrasonic:TimerUDB:int_capt_count_0\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_1\)
	OR (not \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_972 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_972 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_972 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not Net_972 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_972 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 96 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec_RIGHT:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec_LEFT:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \Counter_Color_Sensor:CounterUDB:underflow_status\ to zero
Aliasing \Counter_Color_Sensor:CounterUDB:underflow\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:final_capture\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \PWM_Color_Sensor:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \QuadDec_RIGHT:Cnt16:CounterUDB:hwCapture\[67] = zero[6]
Removing Lhs of wire \QuadDec_LEFT:Cnt16:CounterUDB:hwCapture\[272] = zero[6]
Removing Lhs of wire \Counter_Color_Sensor:CounterUDB:underflow_status\[503] = zero[6]
Removing Lhs of wire \Counter_Color_Sensor:CounterUDB:underflow\[520] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:final_capture\[793] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[1054] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[1064] = zero[6]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[1074] = zero[6]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[1220] = \UART_1:BUART:rx_bitclk\[1268]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[1318] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[1327] = zero[6]
Removing Lhs of wire \Timer_Ultrasonic:TimerUDB:trig_reg\[1648] = \Timer_Ultrasonic:TimerUDB:timer_enable\[1573]
Removing Lhs of wire \PWM_Color_Sensor:PWMUDB:final_kill_reg\\D\[1814] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1826] = \UART_1:BUART:tx_ctrl_mark_last\[1211]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1838] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1839] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1841] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1842] = \UART_1:BUART:rx_markspace_pre\[1331]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1847] = \UART_1:BUART:rx_parity_bit\[1337]

------------------------------------------------------
Aliased 0 equations, 19 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_972 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not Net_972 and not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Chong Yen Juin\Desktop\Monash\ECE4191\09 - Implementation\ECE4191-G15\ECE4191\ColorBowlRobot_G15.cydsn\ColorBowlRobot_G15.cyprj" -dcpsoc3 ColorBowlRobot_G15.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.924ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Monday, 28 August 2023 19:14:18
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Chong Yen Juin\Desktop\Monash\ECE4191\09 - Implementation\ECE4191-G15\ECE4191\ColorBowlRobot_G15.cydsn\ColorBowlRobot_G15.cyprj -d CY8C5888LTI-LP097 ColorBowlRobot_G15.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \QuadDec_RIGHT:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_LEFT:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Counter_Color_Sensor:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Color_Sensor:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Color_Sensor:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Color_Sensor:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Color_Sensor:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Color_Sensor:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Color_Sensor:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: Net_1104 from registered to combinatorial
    Converted constant MacroCell: Net_1103 from registered to combinatorial
    Converted constant MacroCell: Net_1108 from registered to combinatorial
    Converted constant MacroCell: Net_1106 from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=9, Signal=Net_33
    Digital Clock 1: Automatic-assigning  clock 'Clock_3'. Fanout=2, Signal=Net_1044
    Digital Clock 2: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'Clock_2'. Fanout=3, Signal=Net_70
    Digital Clock 4: Automatic-assigning  clock 'Clock_4'. Fanout=2, Signal=Net_1100
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QuadDec_RIGHT:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_RIGHT:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_RIGHT:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_LEFT:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_LEFT:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_LEFT:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Counter_Color_Sensor:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Counter_Color_Sensor:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Color_Sensor:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Ultrasonic:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_IR_LEFT:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_IR_RIGHT:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 13 pin(s) will be assigned a location by the fitter: Count(0), Echo_FLEFT(0), Echo_FRIGHT(0), Echo_LEFT(0), Echo_RIGHT(0), IR_Sensor_LEFT(0), IR_Sensor_RIGHT(0), LED(0), S0(0), S1(0), S2(0), S3(0), Trigger(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_LEFT:Net_1264\, Duplicate of \QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_LEFT:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_LEFT:Net_1264\ (fanout=2)

    Removing \QuadDec_RIGHT:Net_1264\, Duplicate of \QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_RIGHT:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_RIGHT:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = MOTOR_EN_RIGHT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_EN_RIGHT(0)__PA ,
            pin_input => Net_190 ,
            pad => MOTOR_EN_RIGHT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_RIGHT_PHASE_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_RIGHT_PHASE_B(0)__PA ,
            fb => Net_183 ,
            pad => MOTOR_RIGHT_PHASE_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_RIGHT_PHASE_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_RIGHT_PHASE_A(0)__PA ,
            fb => Net_182 ,
            pad => MOTOR_RIGHT_PHASE_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_LEFT_PHASE_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_LEFT_PHASE_B(0)__PA ,
            fb => Net_179 ,
            pad => MOTOR_LEFT_PHASE_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_LEFT_PHASE_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_LEFT_PHASE_A(0)__PA ,
            fb => Net_178 ,
            pad => MOTOR_LEFT_PHASE_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_RIGHT_IN_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_RIGHT_IN_4(0)__PA ,
            pad => MOTOR_RIGHT_IN_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_RIGHT_IN_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_RIGHT_IN_3(0)__PA ,
            pad => MOTOR_RIGHT_IN_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_EN_LEFT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_EN_LEFT(0)__PA ,
            pin_input => Net_74 ,
            pad => MOTOR_EN_LEFT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_LEFT_IN_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_LEFT_IN_2(0)__PA ,
            pad => MOTOR_LEFT_IN_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_LEFT_IN_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_LEFT_IN_1(0)__PA ,
            pad => MOTOR_LEFT_IN_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_976 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_972 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IR_Sensor_LEFT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IR_Sensor_LEFT(0)__PA ,
            fb => Net_1099 ,
            pad => IR_Sensor_LEFT(0)_PAD );

    Pin : Name = S0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S0(0)__PA ,
            pad => S0(0)_PAD );

    Pin : Name = S1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S1(0)__PA ,
            pad => S1(0)_PAD );

    Pin : Name = S2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S2(0)__PA ,
            pad => S2(0)_PAD );

    Pin : Name = S3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S3(0)__PA ,
            pad => S3(0)_PAD );

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );

    Pin : Name = Count(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Count(0)__PA ,
            fb => Net_628 ,
            pad => Count(0)_PAD );

    Pin : Name = Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger(0)__PA ,
            fb => Net_1085 ,
            pad => Trigger(0)_PAD );

    Pin : Name = Echo_LEFT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_LEFT(0)__PA ,
            fb => Net_1051 ,
            pad => Echo_LEFT(0)_PAD );

    Pin : Name = Echo_RIGHT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_RIGHT(0)__PA ,
            fb => Net_1052 ,
            pad => Echo_RIGHT(0)_PAD );

    Pin : Name = IR_Sensor_RIGHT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IR_Sensor_RIGHT(0)__PA ,
            fb => Net_1111 ,
            pad => IR_Sensor_RIGHT(0)_PAD );

    Pin : Name = Echo_FLEFT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_FLEFT(0)__PA ,
            fb => Net_1053 ,
            pad => Echo_FLEFT(0)_PAD );

    Pin : Name = Echo_FRIGHT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_FRIGHT(0)__PA ,
            fb => Net_1071 ,
            pad => Echo_FRIGHT(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_LEFT:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_LEFT:Net_1251\ * !\QuadDec_LEFT:Net_1260\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\
            + \QuadDec_LEFT:Net_1251\ * !\QuadDec_LEFT:Net_1260\ * 
              \QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + \QuadDec_LEFT:Net_1251\ * !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + \QuadDec_LEFT:Net_1251\ * \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
        );
        Output = \QuadDec_LEFT:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_RIGHT:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_RIGHT:Net_1260\ * 
              !\QuadDec_RIGHT:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RIGHT:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RIGHT:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_RIGHT:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RIGHT:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_RIGHT:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_RIGHT:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_RIGHT:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_RIGHT:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_RIGHT:Net_1203\
        );
        Output = \QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_RIGHT:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:Net_1275\ * \QuadDec_RIGHT:Net_1251\ * 
              !\QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RIGHT:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_RIGHT:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:Net_1275\ * !\QuadDec_RIGHT:Net_1251\ * 
              !\QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RIGHT:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_LEFT:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_LEFT:Net_1260\ * 
              !\QuadDec_LEFT:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_LEFT:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_LEFT:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_LEFT:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_LEFT:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_LEFT:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_LEFT:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_LEFT:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_LEFT:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_LEFT:Net_1203\
        );
        Output = \QuadDec_LEFT:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_LEFT:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:Net_1275\ * \QuadDec_LEFT:Net_1251\ * 
              !\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_LEFT:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_LEFT:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:Net_1275\ * !\QuadDec_LEFT:Net_1251\ * 
              !\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_LEFT:Net_611\ (fanout=1)

    MacroCell: Name=\Counter_Color_Sensor:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Counter_Color_Sensor:CounterUDB:prevCapture\ * Net_622
        );
        Output = \Counter_Color_Sensor:CounterUDB:hwCapture\ (fanout=5)

    MacroCell: Name=\Counter_Color_Sensor:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \Counter_Color_Sensor:CounterUDB:prevCapture\ * !Net_169 * 
              !\Counter_Color_Sensor:CounterUDB:per_equal\
            + !Net_622 * !Net_169 * 
              !\Counter_Color_Sensor:CounterUDB:per_equal\
        );
        Output = \Counter_Color_Sensor:CounterUDB:reload\ (fanout=4)

    MacroCell: Name=\Counter_Color_Sensor:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Color_Sensor:CounterUDB:cmp_out_i\ * 
              !\Counter_Color_Sensor:CounterUDB:prevCompare\
        );
        Output = \Counter_Color_Sensor:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_Color_Sensor:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Color_Sensor:CounterUDB:per_equal\ * 
              !\Counter_Color_Sensor:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_Color_Sensor:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\Counter_Color_Sensor:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Color_Sensor:CounterUDB:control_7\ * 
              !\Counter_Color_Sensor:CounterUDB:disable_run_i\ * 
              !\Counter_Color_Sensor:CounterUDB:count_stored_i\ * Net_628
        );
        Output = \Counter_Color_Sensor:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=\PWM_Color_Sensor:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_Sensor:PWMUDB:runmode_enable\ * 
              \PWM_Color_Sensor:PWMUDB:tc_i\
        );
        Output = \PWM_Color_Sensor:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_976, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_976 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_972 * \UART_1:BUART:pollcount_0\
            + \UART_1:BUART:pollcount_1\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Timer_Ultrasonic:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1051 * !Net_1035_1 * !Net_1035_0 * 
              \Timer_Ultrasonic:TimerUDB:capture_last\ * 
              \Timer_Ultrasonic:TimerUDB:timer_enable\
            + !Net_1052 * !Net_1035_1 * Net_1035_0 * 
              \Timer_Ultrasonic:TimerUDB:capture_last\ * 
              \Timer_Ultrasonic:TimerUDB:timer_enable\
            + Net_1035_1 * !Net_1035_0 * !Net_1053 * 
              \Timer_Ultrasonic:TimerUDB:capture_last\ * 
              \Timer_Ultrasonic:TimerUDB:timer_enable\
            + Net_1035_1 * Net_1035_0 * !Net_1071 * 
              \Timer_Ultrasonic:TimerUDB:capture_last\ * 
              \Timer_Ultrasonic:TimerUDB:timer_enable\
        );
        Output = \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer_Ultrasonic:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Ultrasonic:TimerUDB:run_mode\ * 
              \Timer_Ultrasonic:TimerUDB:per_zero\
        );
        Output = \Timer_Ultrasonic:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=7)

    MacroCell: Name=\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_182
        );
        Output = \QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_183
        );
        Output = \QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_178
        );
        Output = \QuadDec_LEFT:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_LEFT:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_179
        );
        Output = \QuadDec_LEFT:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_LEFT:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_RIGHT:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_RIGHT:Net_1251\ * !\QuadDec_RIGHT:Net_1260\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + \QuadDec_RIGHT:Net_1251\ * !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + \QuadDec_RIGHT:Net_1251\ * !\QuadDec_RIGHT:Net_1260\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\
            + \QuadDec_RIGHT:Net_1251_split\
        );
        Output = \QuadDec_RIGHT:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_RIGHT:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_RIGHT:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RIGHT:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RIGHT:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_RIGHT:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_RIGHT:Net_1251\ * !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\
            + \QuadDec_RIGHT:Net_1251\ * !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + \QuadDec_RIGHT:Net_1251\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + \QuadDec_RIGHT:Net_1251\ * \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
        );
        Output = \QuadDec_RIGHT:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:Net_1203\
        );
        Output = \QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_RIGHT:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + \QuadDec_RIGHT:Net_1203_split\
        );
        Output = \QuadDec_RIGHT:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_RIGHT:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\
            + \QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_RIGHT:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_RIGHT:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\
            + \QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_RIGHT:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_RIGHT:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_RIGHT:Net_1260\ * !\QuadDec_RIGHT:bQuadDec:error\
            + !\QuadDec_RIGHT:Net_1260\ * !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
        );
        Output = \QuadDec_RIGHT:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_RIGHT:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RIGHT:Net_1260\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
        );
        Output = \QuadDec_RIGHT:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_RIGHT:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\
            + !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
        );
        Output = \QuadDec_RIGHT:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_RIGHT:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\
            + !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              \QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
        );
        Output = \QuadDec_RIGHT:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\QuadDec_LEFT:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_LEFT:Net_1251\ * !\QuadDec_LEFT:Net_1260\ * 
              !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + \QuadDec_LEFT:Net_1251\ * !\QuadDec_LEFT:Net_1260\ * 
              \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + \QuadDec_LEFT:Net_1251\ * !\QuadDec_LEFT:Net_1260\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\
            + \QuadDec_LEFT:Net_1251_split\
        );
        Output = \QuadDec_LEFT:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_LEFT:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_LEFT:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_LEFT:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_LEFT:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_RIGHT:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_RIGHT:Net_1260\ * \QuadDec_RIGHT:Net_1203\ * 
              \QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
        );
        Output = \QuadDec_RIGHT:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:Net_1203\
        );
        Output = \QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_LEFT:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + \QuadDec_LEFT:Net_1203_split\
        );
        Output = \QuadDec_LEFT:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_LEFT:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_LEFT:bQuadDec:quad_A_filt\
            + \QuadDec_LEFT:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_LEFT:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_LEFT:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_LEFT:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_LEFT:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\
            + \QuadDec_LEFT:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_LEFT:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_LEFT:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_LEFT:Net_1260\ * !\QuadDec_LEFT:bQuadDec:error\
            + !\QuadDec_LEFT:Net_1260\ * !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
        );
        Output = \QuadDec_LEFT:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_LEFT:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_LEFT:Net_1260\ * !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
        );
        Output = \QuadDec_LEFT:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_LEFT:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\
            + !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
        );
        Output = \QuadDec_LEFT:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_LEFT:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\
            + !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              \QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
        );
        Output = \QuadDec_LEFT:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\Counter_Color_Sensor:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_622
        );
        Output = \Counter_Color_Sensor:CounterUDB:prevCapture\ (fanout=2)

    MacroCell: Name=\Counter_Color_Sensor:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_169 * \Counter_Color_Sensor:CounterUDB:disable_run_i\
            + !Net_169 * \Counter_Color_Sensor:CounterUDB:per_equal\ * 
              !\Counter_Color_Sensor:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_Color_Sensor:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\Counter_Color_Sensor:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Color_Sensor:CounterUDB:per_equal\
        );
        Output = \Counter_Color_Sensor:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\Counter_Color_Sensor:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Color_Sensor:CounterUDB:cmp_out_i\
        );
        Output = \Counter_Color_Sensor:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_Color_Sensor:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_628
        );
        Output = \Counter_Color_Sensor:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\PWM_Color_Sensor:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_70) => Global
            Reset  = (Net_169)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_Color_Sensor:PWMUDB:control_7\ * 
              !\PWM_Color_Sensor:PWMUDB:runmode_enable\ * 
              !\PWM_Color_Sensor:PWMUDB:trig_disable\
            + \PWM_Color_Sensor:PWMUDB:control_7\ * 
              \PWM_Color_Sensor:PWMUDB:runmode_enable\ * 
              !\PWM_Color_Sensor:PWMUDB:tc_i\
        );
        Output = \PWM_Color_Sensor:PWMUDB:runmode_enable\ (fanout=6)

    MacroCell: Name=\PWM_Color_Sensor:PWMUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Reset  = (Net_169)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_Sensor:PWMUDB:control_7\ * 
              \PWM_Color_Sensor:PWMUDB:runmode_enable\ * 
              \PWM_Color_Sensor:PWMUDB:tc_i\ * 
              !\PWM_Color_Sensor:PWMUDB:trig_disable\
        );
        Output = \PWM_Color_Sensor:PWMUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\PWM_Color_Sensor:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_Sensor:PWMUDB:cmp1_less\
        );
        Output = \PWM_Color_Sensor:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Color_Sensor:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Reset  = (Net_169)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Color_Sensor:PWMUDB:prevCompare1\ * 
              \PWM_Color_Sensor:PWMUDB:cmp1_less\
        );
        Output = \PWM_Color_Sensor:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_622, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_Sensor:PWMUDB:runmode_enable\ * 
              \PWM_Color_Sensor:PWMUDB:cmp1_less\
        );
        Output = Net_622 (fanout=3)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_972 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_972 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_972 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_1\
            + Net_972 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_1\ * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_972 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_0\
            + Net_972 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\QuadDec_LEFT:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:Net_1203\ * 
              \QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
        );
        Output = \QuadDec_LEFT:Net_1203_split\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_972 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_972
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Timer_Ultrasonic:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1044) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1051 * !Net_1035_1 * !Net_1035_0
            + Net_1052 * !Net_1035_1 * Net_1035_0
            + Net_1035_1 * !Net_1035_0 * Net_1053
            + Net_1035_1 * Net_1035_0 * Net_1071
        );
        Output = \Timer_Ultrasonic:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Timer_Ultrasonic:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1044) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1051 * !Net_1035_1 * !Net_1035_0 * 
              \Timer_Ultrasonic:TimerUDB:control_7\
            + Net_1052 * !Net_1035_1 * Net_1035_0 * 
              \Timer_Ultrasonic:TimerUDB:control_7\
            + Net_1035_1 * !Net_1035_0 * Net_1053 * 
              \Timer_Ultrasonic:TimerUDB:control_7\
            + Net_1035_1 * Net_1035_0 * Net_1071 * 
              \Timer_Ultrasonic:TimerUDB:control_7\
        );
        Output = \Timer_Ultrasonic:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\Timer_Ultrasonic:TimerUDB:int_capt_count_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1044) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1085 * !\Timer_Ultrasonic:TimerUDB:control_1\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_0\
            + !Net_1085 * \Timer_Ultrasonic:TimerUDB:control_1\ * 
              \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_1\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_0\
            + !Net_1085 * !\Timer_Ultrasonic:TimerUDB:control_0\ * 
              \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_1\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_0\
            + !Net_1085 * \Timer_Ultrasonic:TimerUDB:control_0\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_0\
            + !Net_1085 * !\Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_1\
        );
        Output = \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Timer_Ultrasonic:TimerUDB:int_capt_count_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1044) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1085 * !\Timer_Ultrasonic:TimerUDB:control_1\ * 
              \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_0\
            + !Net_1085 * \Timer_Ultrasonic:TimerUDB:control_1\ * 
              \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_1\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_0\
            + !Net_1085 * \Timer_Ultrasonic:TimerUDB:control_0\ * 
              \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_0\
            + !Net_1085 * !\Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Ultrasonic:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Timer_Ultrasonic:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1044) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1085 * !\Timer_Ultrasonic:TimerUDB:control_1\ * 
              !\Timer_Ultrasonic:TimerUDB:control_0\ * 
              \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_1\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_0\
            + !Net_1085 * !\Timer_Ultrasonic:TimerUDB:control_1\ * 
              \Timer_Ultrasonic:TimerUDB:control_0\ * 
              \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_1\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_0\
            + !Net_1085 * \Timer_Ultrasonic:TimerUDB:control_1\ * 
              !\Timer_Ultrasonic:TimerUDB:control_0\ * 
              \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_0\
            + !Net_1085 * \Timer_Ultrasonic:TimerUDB:control_1\ * 
              \Timer_Ultrasonic:TimerUDB:control_0\ * 
              \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Ultrasonic:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_Ultrasonic:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_1044) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              Net_1085
            + !Net_1051 * !Net_1035_1 * !Net_1035_0
            + !Net_1052 * !Net_1035_1 * Net_1035_0
            + Net_1035_1 * !Net_1035_0 * !Net_1053
            + Net_1035_1 * Net_1035_0 * !Net_1071
            + !\Timer_Ultrasonic:TimerUDB:control_7\
            + \Timer_Ultrasonic:TimerUDB:timer_enable\ * 
              \Timer_Ultrasonic:TimerUDB:run_mode\ * 
              \Timer_Ultrasonic:TimerUDB:per_zero\
            + \Timer_Ultrasonic:TimerUDB:trig_disable\
        );
        Output = \Timer_Ultrasonic:TimerUDB:timer_enable\ (fanout=5)

    MacroCell: Name=\Timer_Ultrasonic:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1044) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * \Timer_Ultrasonic:TimerUDB:timer_enable\ * 
              \Timer_Ultrasonic:TimerUDB:run_mode\ * 
              \Timer_Ultrasonic:TimerUDB:per_zero\
            + !Net_1085 * \Timer_Ultrasonic:TimerUDB:trig_disable\
        );
        Output = \Timer_Ultrasonic:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1100) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1099
        );
        Output = \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1100) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_1102, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1100) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1102 (fanout=1)

    MacroCell: Name=\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1100) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1111
        );
        Output = \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1100) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_1107, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1100) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1107 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_33 ,
            cs_addr_2 => \QuadDec_RIGHT:Net_1251\ ,
            cs_addr_1 => \QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_RIGHT:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_33 ,
            cs_addr_2 => \QuadDec_RIGHT:Net_1251\ ,
            cs_addr_1 => \QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_RIGHT:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_RIGHT:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_RIGHT:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_RIGHT:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_RIGHT:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_33 ,
            cs_addr_2 => \QuadDec_LEFT:Net_1251\ ,
            cs_addr_1 => \QuadDec_LEFT:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_LEFT:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_33 ,
            cs_addr_2 => \QuadDec_LEFT:Net_1251\ ,
            cs_addr_1 => \QuadDec_LEFT:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_LEFT:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_LEFT:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_LEFT:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_LEFT:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_LEFT:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_70 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_Color_Sensor:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_Color_Sensor:CounterUDB:reload\ ,
            f0_load => \Counter_Color_Sensor:CounterUDB:hwCapture\ ,
            chain_out => \Counter_Color_Sensor:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_70 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_Color_Sensor:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_Color_Sensor:CounterUDB:reload\ ,
            f0_load => \Counter_Color_Sensor:CounterUDB:hwCapture\ ,
            chain_in => \Counter_Color_Sensor:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Counter_Color_Sensor:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_70 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_Color_Sensor:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_Color_Sensor:CounterUDB:reload\ ,
            f0_load => \Counter_Color_Sensor:CounterUDB:hwCapture\ ,
            chain_in => \Counter_Color_Sensor:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Counter_Color_Sensor:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_70 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_Color_Sensor:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_Color_Sensor:CounterUDB:reload\ ,
            f0_load => \Counter_Color_Sensor:CounterUDB:hwCapture\ ,
            ce0_comb => \Counter_Color_Sensor:CounterUDB:per_equal\ ,
            z0_comb => \Counter_Color_Sensor:CounterUDB:status_1\ ,
            cl1_comb => \Counter_Color_Sensor:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_Color_Sensor:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_Color_Sensor:CounterUDB:status_5\ ,
            chain_in => \Counter_Color_Sensor:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_70 ,
            cs_addr_2 => \PWM_Color_Sensor:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Color_Sensor:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_169 ,
            chain_out => \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_70 ,
            cs_addr_2 => \PWM_Color_Sensor:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Color_Sensor:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_169 ,
            cl0_comb => \PWM_Color_Sensor:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Color_Sensor:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Color_Sensor:PWMUDB:status_3\ ,
            chain_in => \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_1044 ,
            cs_addr_2 => Net_1085 ,
            cs_addr_1 => \Timer_Ultrasonic:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_Ultrasonic:TimerUDB:per_zero\ ,
            f0_load => \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_Ultrasonic:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_1044 ,
            cs_addr_2 => Net_1085 ,
            cs_addr_1 => \Timer_Ultrasonic:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_Ultrasonic:TimerUDB:per_zero\ ,
            f0_load => \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_Ultrasonic:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Ultrasonic:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Ultrasonic:TimerUDB:status_2\ ,
            chain_in => \Timer_Ultrasonic:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_RIGHT:Net_1260\ ,
            clock => Net_33 ,
            status_6 => \QuadDec_RIGHT:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_RIGHT:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_RIGHT:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_RIGHT:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_RIGHT:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_RIGHT:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_RIGHT:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_33 ,
            status_3 => \QuadDec_RIGHT:bQuadDec:error\ ,
            status_2 => \QuadDec_RIGHT:Net_1260\ ,
            status_1 => \QuadDec_RIGHT:Net_611\ ,
            status_0 => \QuadDec_RIGHT:Net_530\ ,
            interrupt => Net_181 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_LEFT:Net_1260\ ,
            clock => Net_33 ,
            status_6 => \QuadDec_LEFT:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_LEFT:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_LEFT:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_LEFT:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_LEFT:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_LEFT:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_LEFT:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_33 ,
            status_3 => \QuadDec_LEFT:bQuadDec:error\ ,
            status_2 => \QuadDec_LEFT:Net_1260\ ,
            status_1 => \QuadDec_LEFT:Net_611\ ,
            status_0 => \QuadDec_LEFT:Net_530\ ,
            interrupt => Net_177 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_169 ,
            clock => Net_70 ,
            status_6 => \Counter_Color_Sensor:CounterUDB:status_6\ ,
            status_5 => \Counter_Color_Sensor:CounterUDB:status_5\ ,
            status_4 => \Counter_Color_Sensor:CounterUDB:hwCapture\ ,
            status_2 => \Counter_Color_Sensor:CounterUDB:overflow_status\ ,
            status_1 => \Counter_Color_Sensor:CounterUDB:status_1\ ,
            status_0 => \Counter_Color_Sensor:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\
        PORT MAP (
            reset => Net_169 ,
            clock => Net_70 ,
            status_3 => \PWM_Color_Sensor:PWMUDB:status_3\ ,
            status_2 => \PWM_Color_Sensor:PWMUDB:status_2\ ,
            status_0 => \PWM_Color_Sensor:PWMUDB:status_0\ ,
            interrupt => Net_618 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_975 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_1085 ,
            clock => Net_1044 ,
            status_3 => \Timer_Ultrasonic:TimerUDB:status_3\ ,
            status_2 => \Timer_Ultrasonic:TimerUDB:status_2\ ,
            status_1 => \Timer_Ultrasonic:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_Ultrasonic:TimerUDB:status_tc\ ,
            interrupt => Net_1086 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QuadDec_RIGHT:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_33 ,
            control_7 => \QuadDec_RIGHT:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_RIGHT:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_RIGHT:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_RIGHT:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_RIGHT:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_RIGHT:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_RIGHT:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_RIGHT:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_LEFT:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_33 ,
            control_7 => \QuadDec_LEFT:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_LEFT:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_LEFT:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_LEFT:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_LEFT:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_LEFT:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_LEFT:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_LEFT:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_70 ,
            control_7 => \Counter_Color_Sensor:CounterUDB:control_7\ ,
            control_6 => \Counter_Color_Sensor:CounterUDB:control_6\ ,
            control_5 => \Counter_Color_Sensor:CounterUDB:control_5\ ,
            control_4 => \Counter_Color_Sensor:CounterUDB:control_4\ ,
            control_3 => \Counter_Color_Sensor:CounterUDB:control_3\ ,
            control_2 => \Counter_Color_Sensor:CounterUDB:control_2\ ,
            control_1 => \Counter_Color_Sensor:CounterUDB:control_1\ ,
            control_0 => \Counter_Color_Sensor:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_70 ,
            control_7 => \PWM_Color_Sensor:PWMUDB:control_7\ ,
            control_6 => \PWM_Color_Sensor:PWMUDB:control_6\ ,
            control_5 => \PWM_Color_Sensor:PWMUDB:control_5\ ,
            control_4 => \PWM_Color_Sensor:PWMUDB:control_4\ ,
            control_3 => \PWM_Color_Sensor:PWMUDB:control_3\ ,
            control_2 => \PWM_Color_Sensor:PWMUDB:control_2\ ,
            control_1 => \PWM_Color_Sensor:PWMUDB:control_1\ ,
            control_0 => \PWM_Color_Sensor:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_Color_Sensor:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_Color_Sensor:control_7\ ,
            control_6 => \Control_Reg_Color_Sensor:control_6\ ,
            control_5 => \Control_Reg_Color_Sensor:control_5\ ,
            control_4 => \Control_Reg_Color_Sensor:control_4\ ,
            control_3 => \Control_Reg_Color_Sensor:control_3\ ,
            control_2 => \Control_Reg_Color_Sensor:control_2\ ,
            control_1 => \Control_Reg_Color_Sensor:control_1\ ,
            control_0 => Net_169 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_Ultrasonic:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_Ultrasonic:control_7\ ,
            control_6 => \Control_Reg_Ultrasonic:control_6\ ,
            control_5 => \Control_Reg_Ultrasonic:control_5\ ,
            control_4 => \Control_Reg_Ultrasonic:control_4\ ,
            control_3 => \Control_Reg_Ultrasonic:control_3\ ,
            control_2 => \Control_Reg_Ultrasonic:control_2\ ,
            control_1 => Net_1035_1 ,
            control_0 => Net_1035_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1044 ,
            control_7 => \Timer_Ultrasonic:TimerUDB:control_7\ ,
            control_6 => \Timer_Ultrasonic:TimerUDB:control_6\ ,
            control_5 => \Timer_Ultrasonic:TimerUDB:control_5\ ,
            control_4 => \Timer_Ultrasonic:TimerUDB:control_4\ ,
            control_3 => \Timer_Ultrasonic:TimerUDB:control_3\ ,
            control_2 => \Timer_Ultrasonic:TimerUDB:control_2\ ,
            control_1 => \Timer_Ultrasonic:TimerUDB:control_1\ ,
            control_0 => \Timer_Ultrasonic:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\QuadDec_RIGHT:isr\
        PORT MAP (
            interrupt => Net_181 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_LEFT:isr\
        PORT MAP (
            interrupt => Net_177 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_color_sensor
        PORT MAP (
            interrupt => Net_618 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_input
        PORT MAP (
            interrupt => Net_975 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_ultrasonic
        PORT MAP (
            interrupt => Net_1086 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_ir_left
        PORT MAP (
            interrupt => Net_1102 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_ir_right
        PORT MAP (
            interrupt => Net_1107 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    7 :   25 :   32 : 21.88 %
IO                            :   28 :   20 :   48 : 58.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :  112 :   80 :  192 : 58.33 %
  Unique P-terms              :  211 :  173 :  384 : 54.95 %
  Total P-terms               :  232 :      :      :        
  Datapath Cells              :   15 :    9 :   24 : 62.50 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    StatusI Registers         :    9 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    7 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.392ms
Tech Mapping phase: Elapsed time ==> 0s.447ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : MOTOR_EN_LEFT(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : MOTOR_EN_RIGHT(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : MOTOR_LEFT_IN_1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : MOTOR_LEFT_IN_2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MOTOR_LEFT_PHASE_A(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : MOTOR_LEFT_PHASE_B(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : MOTOR_RIGHT_IN_3(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : MOTOR_RIGHT_IN_4(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : MOTOR_RIGHT_PHASE_A(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : MOTOR_RIGHT_PHASE_B(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.133ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.478ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.94
                   Pterms :            4.73
               Macrocells :            2.33
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.174ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      10.29 :       4.67
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_972 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_1\
            + Net_972 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_1\ * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_1102, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1100) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1102 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1107, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1100) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1107 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1100) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1100) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1099
        );
        Output = \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1100) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_LEFT:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_LEFT:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1100) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1111
        );
        Output = \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:Net_1203\
        );
        Output = \QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_LEFT:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_LEFT:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_LEFT:Net_1203\
        );
        Output = \QuadDec_LEFT:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_LEFT:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_LEFT:Net_1260\ * 
              !\QuadDec_LEFT:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_LEFT:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_LEFT:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_33 ,
        cs_addr_2 => \QuadDec_LEFT:Net_1251\ ,
        cs_addr_1 => \QuadDec_LEFT:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_LEFT:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_LEFT:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_LEFT:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_LEFT:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_LEFT:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_LEFT:Net_1260\ ,
        clock => Net_33 ,
        status_6 => \QuadDec_LEFT:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_LEFT:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_LEFT:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_LEFT:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_LEFT:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_LEFT:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_LEFT:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_33 ,
        control_7 => \QuadDec_LEFT:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_LEFT:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_LEFT:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_LEFT:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_LEFT:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_LEFT:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_LEFT:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_LEFT:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_LEFT:bQuadDec:error\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_LEFT:Net_1260\ * !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
        );
        Output = \QuadDec_LEFT:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_LEFT:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_LEFT:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RIGHT:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\
            + \QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_RIGHT:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_LEFT:Net_1251\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_LEFT:Net_1251\ * !\QuadDec_LEFT:Net_1260\ * 
              !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + \QuadDec_LEFT:Net_1251\ * !\QuadDec_LEFT:Net_1260\ * 
              \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + \QuadDec_LEFT:Net_1251\ * !\QuadDec_LEFT:Net_1260\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\
            + \QuadDec_LEFT:Net_1251_split\
        );
        Output = \QuadDec_LEFT:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_LEFT:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_33 ,
        status_3 => \QuadDec_LEFT:bQuadDec:error\ ,
        status_2 => \QuadDec_LEFT:Net_1260\ ,
        status_1 => \QuadDec_LEFT:Net_611\ ,
        status_0 => \QuadDec_LEFT:Net_530\ ,
        interrupt => Net_177 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_LEFT:Net_611\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:Net_1275\ * !\QuadDec_LEFT:Net_1251\ * 
              !\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_LEFT:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_RIGHT:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\
            + \QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_RIGHT:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_183
        );
        Output = \QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_LEFT:Net_530\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:Net_1275\ * \QuadDec_LEFT:Net_1251\ * 
              !\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_LEFT:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_182
        );
        Output = \QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_RIGHT:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_RIGHT:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_LEFT:Net_1275\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_LEFT:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_LEFT:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_LEFT:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_33 ,
        cs_addr_2 => \QuadDec_RIGHT:Net_1251\ ,
        cs_addr_1 => \QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_RIGHT:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_972
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_976, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_976 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_972 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_972 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_972 * \UART_1:BUART:pollcount_0\
            + \UART_1:BUART:pollcount_1\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_972 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_972 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_0\
            + Net_972 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_975 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_LEFT:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_LEFT:Net_1251\ * !\QuadDec_LEFT:Net_1260\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\
            + \QuadDec_LEFT:Net_1251\ * !\QuadDec_LEFT:Net_1260\ * 
              \QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + \QuadDec_LEFT:Net_1251\ * !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + \QuadDec_LEFT:Net_1251\ * \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
        );
        Output = \QuadDec_LEFT:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_LEFT:Net_1260\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_LEFT:Net_1260\ * !\QuadDec_LEFT:bQuadDec:error\
            + !\QuadDec_LEFT:Net_1260\ * !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
        );
        Output = \QuadDec_LEFT:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_33 ,
        cs_addr_2 => \QuadDec_LEFT:Net_1251\ ,
        cs_addr_1 => \QuadDec_LEFT:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_LEFT:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RIGHT:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_RIGHT:Net_1251\ * !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\
            + \QuadDec_RIGHT:Net_1251\ * !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + \QuadDec_RIGHT:Net_1251\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + \QuadDec_RIGHT:Net_1251\ * \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
        );
        Output = \QuadDec_RIGHT:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_RIGHT:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\
            + !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
        );
        Output = \QuadDec_RIGHT:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_RIGHT:Net_611\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:Net_1275\ * !\QuadDec_RIGHT:Net_1251\ * 
              !\QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RIGHT:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_RIGHT:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RIGHT:Net_1260\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
        );
        Output = \QuadDec_RIGHT:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:Net_1203\
        );
        Output = \QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RIGHT:Net_1251\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_RIGHT:Net_1251\ * !\QuadDec_RIGHT:Net_1260\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + \QuadDec_RIGHT:Net_1251\ * !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + \QuadDec_RIGHT:Net_1251\ * !\QuadDec_RIGHT:Net_1260\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\
            + \QuadDec_RIGHT:Net_1251_split\
        );
        Output = \QuadDec_RIGHT:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_RIGHT:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_33 ,
        status_3 => \QuadDec_RIGHT:bQuadDec:error\ ,
        status_2 => \QuadDec_RIGHT:Net_1260\ ,
        status_1 => \QuadDec_RIGHT:Net_611\ ,
        status_0 => \QuadDec_RIGHT:Net_530\ ,
        interrupt => Net_181 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RIGHT:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_RIGHT:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RIGHT:Net_1275\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_RIGHT:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RIGHT:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RIGHT:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RIGHT:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RIGHT:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_RIGHT:Net_1203\
        );
        Output = \QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RIGHT:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_RIGHT:Net_1260\ * 
              !\QuadDec_RIGHT:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RIGHT:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RIGHT:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_RIGHT:Net_530\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RIGHT:Net_1275\ * \QuadDec_RIGHT:Net_1251\ * 
              !\QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RIGHT:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_33 ,
        cs_addr_2 => \QuadDec_RIGHT:Net_1251\ ,
        cs_addr_1 => \QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_RIGHT:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_RIGHT:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_RIGHT:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_RIGHT:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_RIGHT:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_RIGHT:Net_1260\ ,
        clock => Net_33 ,
        status_6 => \QuadDec_RIGHT:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_RIGHT:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_RIGHT:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_RIGHT:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_RIGHT:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_RIGHT:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_RIGHT:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_33 ,
        control_7 => \QuadDec_RIGHT:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_RIGHT:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_RIGHT:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_RIGHT:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_RIGHT:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_RIGHT:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_RIGHT:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_RIGHT:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_Ultrasonic:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Ultrasonic:TimerUDB:run_mode\ * 
              \Timer_Ultrasonic:TimerUDB:per_zero\
        );
        Output = \Timer_Ultrasonic:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_1085 ,
        clock => Net_1044 ,
        status_3 => \Timer_Ultrasonic:TimerUDB:status_3\ ,
        status_2 => \Timer_Ultrasonic:TimerUDB:status_2\ ,
        status_1 => \Timer_Ultrasonic:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_Ultrasonic:TimerUDB:status_tc\ ,
        interrupt => Net_1086 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_LEFT:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\
            + \QuadDec_LEFT:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_LEFT:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_179
        );
        Output = \QuadDec_LEFT:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_LEFT:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_LEFT:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\
            + !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
        );
        Output = \QuadDec_LEFT:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_LEFT:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\
            + !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              \QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
        );
        Output = \QuadDec_LEFT:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_LEFT:Net_1203\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + \QuadDec_LEFT:Net_1203_split\
        );
        Output = \QuadDec_LEFT:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_LEFT:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:Net_1203\ * 
              \QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * !\QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              \QuadDec_LEFT:bQuadDec:state_0\
            + !\QuadDec_LEFT:Net_1260\ * \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              \QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              \QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
            + \QuadDec_LEFT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_LEFT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_LEFT:bQuadDec:error\ * 
              !\QuadDec_LEFT:bQuadDec:state_1\ * 
              !\QuadDec_LEFT:bQuadDec:state_0\
        );
        Output = \QuadDec_LEFT:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_1044 ,
        cs_addr_2 => Net_1085 ,
        cs_addr_1 => \Timer_Ultrasonic:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_Ultrasonic:TimerUDB:per_zero\ ,
        f0_load => \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_Ultrasonic:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Ultrasonic:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Ultrasonic:TimerUDB:status_2\ ,
        chain_in => \Timer_Ultrasonic:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RIGHT:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_RIGHT:Net_1260\ * \QuadDec_RIGHT:Net_1203\ * 
              \QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
        );
        Output = \QuadDec_RIGHT:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_LEFT:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_LEFT:bQuadDec:quad_A_filt\
            + \QuadDec_LEFT:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_LEFT:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_LEFT:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_LEFT:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_RIGHT:Net_1260\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_RIGHT:Net_1260\ * !\QuadDec_RIGHT:bQuadDec:error\
            + !\QuadDec_RIGHT:Net_1260\ * !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
        );
        Output = \QuadDec_RIGHT:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_RIGHT:Net_1203\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + \QuadDec_RIGHT:Net_1203_split\
        );
        Output = \QuadDec_RIGHT:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_70 ,
        cs_addr_2 => \PWM_Color_Sensor:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Color_Sensor:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_169 ,
        chain_out => \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Counter_Color_Sensor:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Color_Sensor:CounterUDB:cmp_out_i\
        );
        Output = \Counter_Color_Sensor:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Counter_Color_Sensor:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Color_Sensor:CounterUDB:per_equal\ * 
              !\Counter_Color_Sensor:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_Color_Sensor:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Counter_Color_Sensor:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Color_Sensor:CounterUDB:cmp_out_i\ * 
              !\Counter_Color_Sensor:CounterUDB:prevCompare\
        );
        Output = \Counter_Color_Sensor:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_LEFT:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RIGHT:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_1\
            + !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              \QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:Net_1260\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              \QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
            + !\QuadDec_RIGHT:bQuadDec:quad_A_filt\ * 
              \QuadDec_RIGHT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RIGHT:bQuadDec:error\ * 
              !\QuadDec_RIGHT:bQuadDec:state_1\ * 
              !\QuadDec_RIGHT:bQuadDec:state_0\
        );
        Output = \QuadDec_RIGHT:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_LEFT:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_70 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_Color_Sensor:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_Color_Sensor:CounterUDB:reload\ ,
        f0_load => \Counter_Color_Sensor:CounterUDB:hwCapture\ ,
        ce0_comb => \Counter_Color_Sensor:CounterUDB:per_equal\ ,
        z0_comb => \Counter_Color_Sensor:CounterUDB:status_1\ ,
        cl1_comb => \Counter_Color_Sensor:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_Color_Sensor:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_Color_Sensor:CounterUDB:status_5\ ,
        chain_in => \Counter_Color_Sensor:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_169 ,
        clock => Net_70 ,
        status_6 => \Counter_Color_Sensor:CounterUDB:status_6\ ,
        status_5 => \Counter_Color_Sensor:CounterUDB:status_5\ ,
        status_4 => \Counter_Color_Sensor:CounterUDB:hwCapture\ ,
        status_2 => \Counter_Color_Sensor:CounterUDB:overflow_status\ ,
        status_1 => \Counter_Color_Sensor:CounterUDB:status_1\ ,
        status_0 => \Counter_Color_Sensor:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Counter_Color_Sensor:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_622
        );
        Output = \Counter_Color_Sensor:CounterUDB:prevCapture\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_622, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_Sensor:PWMUDB:runmode_enable\ * 
              \PWM_Color_Sensor:PWMUDB:cmp1_less\
        );
        Output = Net_622 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_Color_Sensor:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Color_Sensor:CounterUDB:per_equal\
        );
        Output = \Counter_Color_Sensor:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Color_Sensor:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_Sensor:PWMUDB:runmode_enable\ * 
              \PWM_Color_Sensor:PWMUDB:tc_i\
        );
        Output = \PWM_Color_Sensor:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_Color_Sensor:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Counter_Color_Sensor:CounterUDB:prevCapture\ * Net_622
        );
        Output = \Counter_Color_Sensor:CounterUDB:hwCapture\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_70 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_Color_Sensor:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_Color_Sensor:CounterUDB:reload\ ,
        f0_load => \Counter_Color_Sensor:CounterUDB:hwCapture\ ,
        chain_out => \Counter_Color_Sensor:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\

controlcell: Name =\Control_Reg_Color_Sensor:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_Color_Sensor:control_7\ ,
        control_6 => \Control_Reg_Color_Sensor:control_6\ ,
        control_5 => \Control_Reg_Color_Sensor:control_5\ ,
        control_4 => \Control_Reg_Color_Sensor:control_4\ ,
        control_3 => \Control_Reg_Color_Sensor:control_3\ ,
        control_2 => \Control_Reg_Color_Sensor:control_2\ ,
        control_1 => \Control_Reg_Color_Sensor:control_1\ ,
        control_0 => Net_169 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_Ultrasonic:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1044) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * \Timer_Ultrasonic:TimerUDB:timer_enable\ * 
              \Timer_Ultrasonic:TimerUDB:run_mode\ * 
              \Timer_Ultrasonic:TimerUDB:per_zero\
            + !Net_1085 * \Timer_Ultrasonic:TimerUDB:trig_disable\
        );
        Output = \Timer_Ultrasonic:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_Ultrasonic:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1044) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1051 * !Net_1035_1 * !Net_1035_0 * 
              \Timer_Ultrasonic:TimerUDB:control_7\
            + Net_1052 * !Net_1035_1 * Net_1035_0 * 
              \Timer_Ultrasonic:TimerUDB:control_7\
            + Net_1035_1 * !Net_1035_0 * Net_1053 * 
              \Timer_Ultrasonic:TimerUDB:control_7\
            + Net_1035_1 * Net_1035_0 * Net_1071 * 
              \Timer_Ultrasonic:TimerUDB:control_7\
        );
        Output = \Timer_Ultrasonic:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Ultrasonic:TimerUDB:int_capt_count_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1044) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1085 * !\Timer_Ultrasonic:TimerUDB:control_1\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_0\
            + !Net_1085 * \Timer_Ultrasonic:TimerUDB:control_1\ * 
              \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_1\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_0\
            + !Net_1085 * !\Timer_Ultrasonic:TimerUDB:control_0\ * 
              \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_1\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_0\
            + !Net_1085 * \Timer_Ultrasonic:TimerUDB:control_0\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_0\
            + !Net_1085 * !\Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_1\
        );
        Output = \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Ultrasonic:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_1044) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              Net_1085
            + !Net_1051 * !Net_1035_1 * !Net_1035_0
            + !Net_1052 * !Net_1035_1 * Net_1035_0
            + Net_1035_1 * !Net_1035_0 * !Net_1053
            + Net_1035_1 * Net_1035_0 * !Net_1071
            + !\Timer_Ultrasonic:TimerUDB:control_7\
            + \Timer_Ultrasonic:TimerUDB:timer_enable\ * 
              \Timer_Ultrasonic:TimerUDB:run_mode\ * 
              \Timer_Ultrasonic:TimerUDB:per_zero\
            + \Timer_Ultrasonic:TimerUDB:trig_disable\
        );
        Output = \Timer_Ultrasonic:TimerUDB:timer_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Ultrasonic:TimerUDB:int_capt_count_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1044) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1085 * !\Timer_Ultrasonic:TimerUDB:control_1\ * 
              \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_0\
            + !Net_1085 * \Timer_Ultrasonic:TimerUDB:control_1\ * 
              \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_1\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_0\
            + !Net_1085 * \Timer_Ultrasonic:TimerUDB:control_0\ * 
              \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_0\
            + !Net_1085 * !\Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Ultrasonic:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_Ultrasonic:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1044) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1085 * !\Timer_Ultrasonic:TimerUDB:control_1\ * 
              !\Timer_Ultrasonic:TimerUDB:control_0\ * 
              \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_1\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_0\
            + !Net_1085 * !\Timer_Ultrasonic:TimerUDB:control_1\ * 
              \Timer_Ultrasonic:TimerUDB:control_0\ * 
              \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_1\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_0\
            + !Net_1085 * \Timer_Ultrasonic:TimerUDB:control_1\ * 
              !\Timer_Ultrasonic:TimerUDB:control_0\ * 
              \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ * 
              !\Timer_Ultrasonic:TimerUDB:int_capt_count_0\
            + !Net_1085 * \Timer_Ultrasonic:TimerUDB:control_1\ * 
              \Timer_Ultrasonic:TimerUDB:control_0\ * 
              \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ * 
              \Timer_Ultrasonic:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Ultrasonic:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1044 ,
        control_7 => \Timer_Ultrasonic:TimerUDB:control_7\ ,
        control_6 => \Timer_Ultrasonic:TimerUDB:control_6\ ,
        control_5 => \Timer_Ultrasonic:TimerUDB:control_5\ ,
        control_4 => \Timer_Ultrasonic:TimerUDB:control_4\ ,
        control_3 => \Timer_Ultrasonic:TimerUDB:control_3\ ,
        control_2 => \Timer_Ultrasonic:TimerUDB:control_2\ ,
        control_1 => \Timer_Ultrasonic:TimerUDB:control_1\ ,
        control_0 => \Timer_Ultrasonic:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_1044 ,
        cs_addr_2 => Net_1085 ,
        cs_addr_1 => \Timer_Ultrasonic:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_Ultrasonic:TimerUDB:per_zero\ ,
        f0_load => \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_Ultrasonic:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Control_Reg_Ultrasonic:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_Ultrasonic:control_7\ ,
        control_6 => \Control_Reg_Ultrasonic:control_6\ ,
        control_5 => \Control_Reg_Ultrasonic:control_5\ ,
        control_4 => \Control_Reg_Ultrasonic:control_4\ ,
        control_3 => \Control_Reg_Ultrasonic:control_3\ ,
        control_2 => \Control_Reg_Ultrasonic:control_2\ ,
        control_1 => Net_1035_1 ,
        control_0 => Net_1035_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Ultrasonic:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1051 * !Net_1035_1 * !Net_1035_0 * 
              \Timer_Ultrasonic:TimerUDB:capture_last\ * 
              \Timer_Ultrasonic:TimerUDB:timer_enable\
            + !Net_1052 * !Net_1035_1 * Net_1035_0 * 
              \Timer_Ultrasonic:TimerUDB:capture_last\ * 
              \Timer_Ultrasonic:TimerUDB:timer_enable\
            + Net_1035_1 * !Net_1035_0 * !Net_1053 * 
              \Timer_Ultrasonic:TimerUDB:capture_last\ * 
              \Timer_Ultrasonic:TimerUDB:timer_enable\
            + Net_1035_1 * Net_1035_0 * !Net_1071 * 
              \Timer_Ultrasonic:TimerUDB:capture_last\ * 
              \Timer_Ultrasonic:TimerUDB:timer_enable\
        );
        Output = \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_Ultrasonic:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1044) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1051 * !Net_1035_1 * !Net_1035_0
            + Net_1052 * !Net_1035_1 * Net_1035_0
            + Net_1035_1 * !Net_1035_0 * Net_1053
            + Net_1035_1 * Net_1035_0 * Net_1071
        );
        Output = \Timer_Ultrasonic:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_70 ,
        cs_addr_2 => \PWM_Color_Sensor:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Color_Sensor:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_169 ,
        cl0_comb => \PWM_Color_Sensor:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Color_Sensor:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Color_Sensor:PWMUDB:status_3\ ,
        chain_in => \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_33) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_178
        );
        Output = \QuadDec_LEFT:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_Color_Sensor:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Color_Sensor:CounterUDB:control_7\ * 
              !\Counter_Color_Sensor:CounterUDB:disable_run_i\ * 
              !\Counter_Color_Sensor:CounterUDB:count_stored_i\ * Net_628
        );
        Output = \Counter_Color_Sensor:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Counter_Color_Sensor:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_628
        );
        Output = \Counter_Color_Sensor:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Color_Sensor:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_Sensor:PWMUDB:cmp1_less\
        );
        Output = \PWM_Color_Sensor:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_70 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_Color_Sensor:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_Color_Sensor:CounterUDB:reload\ ,
        f0_load => \Counter_Color_Sensor:CounterUDB:hwCapture\ ,
        chain_in => \Counter_Color_Sensor:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Counter_Color_Sensor:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\

controlcell: Name =\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_70 ,
        control_7 => \Counter_Color_Sensor:CounterUDB:control_7\ ,
        control_6 => \Counter_Color_Sensor:CounterUDB:control_6\ ,
        control_5 => \Counter_Color_Sensor:CounterUDB:control_5\ ,
        control_4 => \Counter_Color_Sensor:CounterUDB:control_4\ ,
        control_3 => \Counter_Color_Sensor:CounterUDB:control_3\ ,
        control_2 => \Counter_Color_Sensor:CounterUDB:control_2\ ,
        control_1 => \Counter_Color_Sensor:CounterUDB:control_1\ ,
        control_0 => \Counter_Color_Sensor:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Counter_Color_Sensor:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \Counter_Color_Sensor:CounterUDB:prevCapture\ * !Net_169 * 
              !\Counter_Color_Sensor:CounterUDB:per_equal\
            + !Net_622 * !Net_169 * 
              !\Counter_Color_Sensor:CounterUDB:per_equal\
        );
        Output = \Counter_Color_Sensor:CounterUDB:reload\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Color_Sensor:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_70) => Global
            Reset  = (Net_169)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_Color_Sensor:PWMUDB:control_7\ * 
              !\PWM_Color_Sensor:PWMUDB:runmode_enable\ * 
              !\PWM_Color_Sensor:PWMUDB:trig_disable\
            + \PWM_Color_Sensor:PWMUDB:control_7\ * 
              \PWM_Color_Sensor:PWMUDB:runmode_enable\ * 
              !\PWM_Color_Sensor:PWMUDB:tc_i\
        );
        Output = \PWM_Color_Sensor:PWMUDB:runmode_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Color_Sensor:PWMUDB:trig_disable\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Reset  = (Net_169)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_Sensor:PWMUDB:control_7\ * 
              \PWM_Color_Sensor:PWMUDB:runmode_enable\ * 
              \PWM_Color_Sensor:PWMUDB:tc_i\ * 
              !\PWM_Color_Sensor:PWMUDB:trig_disable\
        );
        Output = \PWM_Color_Sensor:PWMUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Color_Sensor:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Reset  = (Net_169)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Color_Sensor:PWMUDB:prevCompare1\ * 
              \PWM_Color_Sensor:PWMUDB:cmp1_less\
        );
        Output = \PWM_Color_Sensor:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_Color_Sensor:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_169 * \Counter_Color_Sensor:CounterUDB:disable_run_i\
            + !Net_169 * \Counter_Color_Sensor:CounterUDB:per_equal\ * 
              !\Counter_Color_Sensor:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_Color_Sensor:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_70 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_Color_Sensor:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_Color_Sensor:CounterUDB:reload\ ,
        f0_load => \Counter_Color_Sensor:CounterUDB:hwCapture\ ,
        chain_in => \Counter_Color_Sensor:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Counter_Color_Sensor:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\
    PORT MAP (
        reset => Net_169 ,
        clock => Net_70 ,
        status_3 => \PWM_Color_Sensor:PWMUDB:status_3\ ,
        status_2 => \PWM_Color_Sensor:PWMUDB:status_2\ ,
        status_0 => \PWM_Color_Sensor:PWMUDB:status_0\ ,
        interrupt => Net_618 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_70 ,
        control_7 => \PWM_Color_Sensor:PWMUDB:control_7\ ,
        control_6 => \PWM_Color_Sensor:PWMUDB:control_6\ ,
        control_5 => \PWM_Color_Sensor:PWMUDB:control_5\ ,
        control_4 => \PWM_Color_Sensor:PWMUDB:control_4\ ,
        control_3 => \PWM_Color_Sensor:PWMUDB:control_3\ ,
        control_2 => \PWM_Color_Sensor:PWMUDB:control_2\ ,
        control_1 => \PWM_Color_Sensor:PWMUDB:control_1\ ,
        control_0 => \PWM_Color_Sensor:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\QuadDec_LEFT:isr\
        PORT MAP (
            interrupt => Net_177 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\QuadDec_RIGHT:isr\
        PORT MAP (
            interrupt => Net_181 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_color_sensor
        PORT MAP (
            interrupt => Net_618 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_input
        PORT MAP (
            interrupt => Net_975 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_ir_left
        PORT MAP (
            interrupt => Net_1102 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_ir_right
        PORT MAP (
            interrupt => Net_1107 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_ultrasonic
        PORT MAP (
            interrupt => Net_1086 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=6]: 
Pin : Name = Count(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Count(0)__PA ,
        fb => Net_628 ,
        pad => Count(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = S0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S0(0)__PA ,
        pad => S0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MOTOR_LEFT_IN_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_LEFT_IN_2(0)__PA ,
        pad => MOTOR_LEFT_IN_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MOTOR_LEFT_IN_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_LEFT_IN_1(0)__PA ,
        pad => MOTOR_LEFT_IN_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MOTOR_LEFT_PHASE_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_LEFT_PHASE_A(0)__PA ,
        fb => Net_178 ,
        pad => MOTOR_LEFT_PHASE_A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MOTOR_LEFT_PHASE_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_LEFT_PHASE_B(0)__PA ,
        fb => Net_179 ,
        pad => MOTOR_LEFT_PHASE_B(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = S1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S1(0)__PA ,
        pad => S1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = S2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S2(0)__PA ,
        pad => S2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = S3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S3(0)__PA ,
        pad => S3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MOTOR_RIGHT_PHASE_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_RIGHT_PHASE_B(0)__PA ,
        fb => Net_183 ,
        pad => MOTOR_RIGHT_PHASE_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MOTOR_RIGHT_PHASE_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_RIGHT_PHASE_A(0)__PA ,
        fb => Net_182 ,
        pad => MOTOR_RIGHT_PHASE_A(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = MOTOR_EN_LEFT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_EN_LEFT(0)__PA ,
        pin_input => Net_74 ,
        pad => MOTOR_EN_LEFT(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MOTOR_EN_RIGHT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_EN_RIGHT(0)__PA ,
        pin_input => Net_190 ,
        pad => MOTOR_EN_RIGHT(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Echo_FLEFT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_FLEFT(0)__PA ,
        fb => Net_1053 ,
        pad => Echo_FLEFT(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Echo_LEFT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_LEFT(0)__PA ,
        fb => Net_1051 ,
        pad => Echo_LEFT(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MOTOR_RIGHT_IN_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_RIGHT_IN_3(0)__PA ,
        pad => MOTOR_RIGHT_IN_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MOTOR_RIGHT_IN_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_RIGHT_IN_4(0)__PA ,
        pad => MOTOR_RIGHT_IN_4(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Echo_FRIGHT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_FRIGHT(0)__PA ,
        fb => Net_1071 ,
        pad => Echo_FRIGHT(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger(0)__PA ,
        fb => Net_1085 ,
        pad => Trigger(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_972 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_976 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = IR_Sensor_RIGHT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IR_Sensor_RIGHT(0)__PA ,
        fb => Net_1111 ,
        pad => IR_Sensor_RIGHT(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = IR_Sensor_LEFT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IR_Sensor_LEFT(0)__PA ,
        fb => Net_1099 ,
        pad => IR_Sensor_LEFT(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Echo_RIGHT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_RIGHT(0)__PA ,
        fb => Net_1052 ,
        pad => Echo_RIGHT(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_33 ,
            dclk_0 => Net_33_local ,
            dclk_glb_1 => Net_1044 ,
            dclk_1 => Net_1044_local ,
            dclk_glb_2 => \UART_1:Net_9\ ,
            dclk_2 => \UART_1:Net_9_local\ ,
            dclk_glb_3 => Net_70 ,
            dclk_3 => Net_70_local ,
            dclk_glb_4 => Net_1100 ,
            dclk_4 => Net_1100_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_LEFT:PWMHW\
        PORT MAP (
            clock => Net_33 ,
            enable => __ONE__ ,
            tc => \PWM_LEFT:Net_63\ ,
            cmp => Net_74 ,
            irq => \PWM_LEFT:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\PWM_RIGHT:PWMHW\
        PORT MAP (
            clock => Net_33 ,
            enable => __ONE__ ,
            tc => \PWM_RIGHT:Net_63\ ,
            cmp => Net_190 ,
            irq => \PWM_RIGHT:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\Wheel_Timer:TimerHW\
        PORT MAP (
            clock => Net_33 ,
            enable => __ONE__ ,
            tc => \Wheel_Timer:Net_51\ ,
            cmp => \Wheel_Timer:Net_261\ ,
            irq => \Wheel_Timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+-------------
   0 |   6 |       |      NONE |     HI_Z_DIGITAL |               Count(0) | FB(Net_628)
-----+-----+-------+-----------+------------------+------------------------+-------------
   1 |   2 |       |      NONE |         CMOS_OUT |                  S0(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |     MOTOR_LEFT_IN_2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |     MOTOR_LEFT_IN_1(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |  MOTOR_LEFT_PHASE_A(0) | FB(Net_178)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |  MOTOR_LEFT_PHASE_B(0) | FB(Net_179)
-----+-----+-------+-----------+------------------+------------------------+-------------
   2 |   0 |       |      NONE |         CMOS_OUT |                  S1(0) | 
     |   1 |       |      NONE |         CMOS_OUT |                  S2(0) | 
     |   2 |       |      NONE |         CMOS_OUT |                  S3(0) | 
     |   3 |       |      NONE |         CMOS_OUT |                 LED(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL | MOTOR_RIGHT_PHASE_B(0) | FB(Net_183)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | MOTOR_RIGHT_PHASE_A(0) | FB(Net_182)
-----+-----+-------+-----------+------------------+------------------------+-------------
   3 |   0 |     * |      NONE |         CMOS_OUT |       MOTOR_EN_LEFT(0) | In(Net_74)
     |   1 |     * |      NONE |         CMOS_OUT |      MOTOR_EN_RIGHT(0) | In(Net_190)
     |   2 |       |      NONE |     HI_Z_DIGITAL |          Echo_FLEFT(0) | FB(Net_1053)
     |   3 |       |      NONE |     HI_Z_DIGITAL |           Echo_LEFT(0) | FB(Net_1051)
     |   4 |     * |      NONE |         CMOS_OUT |    MOTOR_RIGHT_IN_3(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |    MOTOR_RIGHT_IN_4(0) | 
-----+-----+-------+-----------+------------------+------------------------+-------------
  12 |   0 |       |      NONE |     HI_Z_DIGITAL |         Echo_FRIGHT(0) | FB(Net_1071)
     |   3 |       |      NONE |         CMOS_OUT |             Trigger(0) | FB(Net_1085)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |                Rx_1(0) | FB(Net_972)
     |   7 |     * |      NONE |         CMOS_OUT |                Tx_1(0) | In(Net_976)
-----+-----+-------+-----------+------------------+------------------------+-------------
  15 |   0 |       |      NONE |     HI_Z_DIGITAL |     IR_Sensor_RIGHT(0) | FB(Net_1111)
     |   2 |       |      NONE |     HI_Z_DIGITAL |      IR_Sensor_LEFT(0) | FB(Net_1099)
     |   3 |       |      NONE |     HI_Z_DIGITAL |          Echo_RIGHT(0) | FB(Net_1052)
-----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.182ms
Digital Placement phase: Elapsed time ==> 4s.335ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "ColorBowlRobot_G15_r.vh2" --pcf-path "ColorBowlRobot_G15.pco" --des-name "ColorBowlRobot_G15" --dsf-path "ColorBowlRobot_G15.dsf" --sdc-path "ColorBowlRobot_G15.sdc" --lib-path "ColorBowlRobot_G15_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.085ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.180ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ColorBowlRobot_G15_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.282ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.166ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.167ms
API generation phase: Elapsed time ==> 1s.912ms
Dependency generation phase: Elapsed time ==> 0s.013ms
Cleanup phase: Elapsed time ==> 0s.001ms
