synthesis:  version Radiant Software (64-bit) 2022.1.0.52.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.
Mon Jan  2 20:24:02 2023


Command Line:  C:\lscc\radiant\2022.1\ispfpga\bin\nt64\synthesis.exe -f tron_impl_1_lattice.synproj -gui -msgset C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/promote.xml 

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = top_vga.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = tron_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is tron_impl_1_cpe.ldc.
-vh2008

-path C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final) (searchpath added)
-path C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/impl_1 (searchpath added)
-path C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/vga_pll (searchpath added)
-path C:/lscc/radiant/2022.1/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2022.1/ip/pmi/pmi_iCE40UP.v
Verilog design file = C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/vga_pll/rtl/vga_pll.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2022.1/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/source/impl_1/VGA_top.vhd
VHDL library = work
VHDL design file = C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/source/impl_1/pattern_gen.vhd
VHDL library = work
VHDL design file = C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/source/impl_1/vga.vhd
VHDL library = work
VHDL design file = C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/source/impl_1/animate.vhd
VHDL library = work
VHDL design file = C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/source/impl_1/bike_velocity.vhd
VHDL library = work
VHDL design file = C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/source/impl_1/trail_memory.vhd
VHDL library = work
VHDL design file = C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/source/impl_1/velocity_decoder.vhd
VHDL library = work
VHDL design file = C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/source/impl_1/NES.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v. VERI-1482
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_addsub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_add.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_counter.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_fifo.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_mac.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_rom.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/vga_pll/rtl/vga_pll.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.vhd

INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga_top.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga_top.vhd

INFO - synthesis: c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga_top.vhd(5): analyzing entity top_vga. VHDL-1012
INFO - synthesis: c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga_top.vhd(22): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/pattern_gen.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/pattern_gen.vhd

INFO - synthesis: c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/pattern_gen.vhd(5): analyzing entity pattern_gen. VHDL-1012
INFO - synthesis: c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/pattern_gen.vhd(39): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga.vhd

INFO - synthesis: c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga.vhd(5): analyzing entity vga. VHDL-1012
INFO - synthesis: c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga.vhd(18): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/animate.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/animate.vhd

INFO - synthesis: c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/animate.vhd(5): analyzing entity animate. VHDL-1012
INFO - synthesis: c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/animate.vhd(26): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/bike_velocity.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/bike_velocity.vhd

INFO - synthesis: c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/bike_velocity.vhd(5): analyzing entity bike_velocity. VHDL-1012
INFO - synthesis: c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/bike_velocity.vhd(18): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/trail_memory.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/trail_memory.vhd

INFO - synthesis: c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/trail_memory.vhd(5): analyzing entity trail_memory. VHDL-1012
INFO - synthesis: c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/trail_memory.vhd(18): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/velocity_decoder.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/velocity_decoder.vhd

INFO - synthesis: c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/velocity_decoder.vhd(5): analyzing entity velocity_decoder. VHDL-1012
INFO - synthesis: c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/velocity_decoder.vhd(23): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/nes.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/nes.vhd

INFO - synthesis: c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/nes.vhd(6): analyzing entity nes. VHDL-1012
INFO - synthesis: c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/nes.vhd(17): analyzing architecture synth. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/impl_1". VHDL-1504
Top module language type = VHDL.
Top module name (VHDL, mixed language): top_vga
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING - synthesis: Initial value found on net rgb_out[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rgb_out[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rgb_out[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rgb_out[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rgb_out[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rgb_out[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net encoded_velocity_sig1[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net encoded_velocity_sig1[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net encoded_velocity_sig2[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net encoded_velocity_sig2[0] will be ignored due to unrecognized driver type
WARNING - synthesis: c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/vga_pll/rtl/vga_pll.v(139): net \pll/lscc_pll_inst/sclk_i does not have a driver. VDB-1002
WARNING - synthesis: c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/vga_pll/rtl/vga_pll.v(140): net \pll/lscc_pll_inst/sdi_i does not have a driver. VDB-1002
######## Missing driver on net \pll/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \pll/lscc_pll_inst/sdi_i. Patching with GND.



WARNING - synthesis: Bit 1 of Register \color/data_to_mem is stuck at One
######## Found 1 RTL RAMs in the design.
######## Mapping RTL RAM \RAM/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Combinational loop found : 1

	Net controller_sig_one[5] 

	Instance \NES_inst/digital_one_7__I_0_i6 

Combinational loop found : 2

	Net controller_sig_one[3] 

	Instance \NES_inst/digital_one_7__I_0_i4 

Combinational loop found : 3

	Net controller_sig_one[0] 

	Instance \NES_inst/digital_one_7__I_0_i1 

Combinational loop found : 4

	Net controller_sig_one[2] 

	Instance \NES_inst/digital_one_7__I_0_i3 

Combinational loop found : 5

	Net controller_sig_one[1] 

	Instance \NES_inst/digital_one_7__I_0_i2 

Combinational loop found : 6

	Net controller_sig_two[3] 

	Instance \NES_inst/digital_two_7__I_0_i4 

Combinational loop found : 7

	Net controller_sig_two[0] 

	Instance \NES_inst/digital_two_7__I_0_i1 

Combinational loop found : 8

	Net controller_sig_two[2] 

	Instance \NES_inst/digital_two_7__I_0_i3 

Combinational loop found : 9

	Net controller_sig_two[1] 

	Instance \NES_inst/digital_two_7__I_0_i2 

WARNING - synthesis: c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/pattern_gen.vhd(243): Register \color/read_b is stuck at One. VDB-5014
Duplicate register/latch removal. \color/rgb__i1 is a one-to-one match with \color/rgb__i2.
WARNING - synthesis: Initial value found on instance \direction_P1/flag will be ignored.
WARNING - synthesis: Initial value found on instance \direction_P1/next_velocity_i0 will be ignored.
WARNING - synthesis: Initial value found on instance \velocity_P1/flag will be ignored.
WARNING - synthesis: Initial value found on instance \direction_P2/flag will be ignored.
WARNING - synthesis: Initial value found on instance \velocity_P2/flag will be ignored.
INFO - synthesis: Special Primitives IFD1P3AZ and OFD1P3AZ for ThunderPlus are synthesized using IOL_B.

################### Begin Area Report (top_vga)######################
Number of register bits => 158 of 5280 (2 % )
EBR_B => 1
CCU2 => 58
FD1P3XZ => 158
HSOSC_CORE => 1
IB => 3
IOL_B => 2
LUT4 => 380
OB => 11
PLL_B => 1
################### End Area Report ##################
Number of odd-length carry chains : 1
Number of even-length carry chains : 10

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : pll/lscc_pll_inst/clk_sig, loads : 0
  Net : vga_comms/game_clk_sig, loads : 1
  Net : ref_clk_in_c, loads : 1
  Net : pll/lscc_pll_inst/pll_out_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : vga_comms/col_sig[4], loads : 22
  Net : vga_comms/n2869, loads : 21
  Net : vga_comms/row_sig[3], loads : 20
  Net : vga_comms/col_sig[3], loads : 20
  Net : NES_inst/CLK, loads : 20
  Net : vga_comms/row_sig[9], loads : 19
  Net : vga_comms/col_sig[5], loads : 19
  Net : vga_comms/row_sig[5], loads : 18
  Net : vga_comms/row_sig[4], loads : 17
  Net : vga_comms/col_sig[6], loads : 17
################### End Clock Report ##################

Peak Memory Usage: 294 MB

--------------------------------------------------------------
Total CPU Time: 5 secs 
Total REAL Time: 6 secs 
--------------------------------------------------------------
