
---------- Begin Simulation Statistics ----------
final_tick                               2173629032000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59927                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702520                       # Number of bytes of host memory used
host_op_rate                                    60120                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39300.80                       # Real time elapsed on the host
host_tick_rate                               55307501                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2355168159                       # Number of instructions simulated
sim_ops                                    2362777078                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.173629                       # Number of seconds simulated
sim_ticks                                2173629032000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.677748                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              303087691                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           349671858                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         24918140                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        477843348                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38878385                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39664814                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          786429                       # Number of indirect misses.
system.cpu0.branchPred.lookups              604861046                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3962722                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801869                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16430083                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555093030                       # Number of branches committed
system.cpu0.commit.bw_lim_events             62289378                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419526                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      183207705                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2225074720                       # Number of instructions committed
system.cpu0.commit.committedOps            2228881883                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4016158358                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.554979                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.310078                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2913282858     72.54%     72.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    680119996     16.93%     89.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    145654446      3.63%     93.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    146423180      3.65%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40926531      1.02%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15665815      0.39%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4739846      0.12%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7056308      0.18%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     62289378      1.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4016158358                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44168815                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151170830                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691595300                       # Number of loads committed
system.cpu0.commit.membars                    7608903                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608909      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238957709     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695397161     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264799822     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228881883                       # Class of committed instruction
system.cpu0.commit.refs                     960197007                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2225074720                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228881883                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.951915                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.951915                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            633408021                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8507500                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           299688008                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2460473294                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1693342052                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1697246787                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16453155                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13217852                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9987087                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  604861046                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                435920857                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2344217485                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9897267                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          190                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2515105564                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          280                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               49882508                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139268                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1681277823                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         341966076                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.579096                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4050437102                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.624037                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.907948                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2271931220     56.09%     56.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1302941280     32.17%     88.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               289042491      7.14%     95.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               145808876      3.60%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                17533001      0.43%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                11469378      0.28%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 4093451      0.10%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809522      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807883      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4050437102                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      292720089                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16630905                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               573641312                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.536012                       # Inst execution rate
system.cpu0.iew.exec_refs                  1009489614                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 274675383                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              525440130                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            757198869                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           8665818                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5361333                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           288706706                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2412034241                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            734814231                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         13143852                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2327985151                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               4403916                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11844213                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16453155                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             20135740                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       234960                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34165389                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        74637                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        25659                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8709964                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     65603569                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     20104999                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         25659                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2451198                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14179707                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                951241133                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2307891051                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.892928                       # average fanout of values written-back
system.cpu0.iew.wb_producers                849389600                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.531386                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2308056276                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2845111257                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1476296707                       # number of integer regfile writes
system.cpu0.ipc                              0.512317                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.512317                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611888      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1294495818     55.29%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18329294      0.78%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802449      0.16%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           742784690     31.73%     88.29% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          274104817     11.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2341129004                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     50                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 98                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           47                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               698                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4777998                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002041                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 853653     17.87%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3455884     72.33%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               468459      9.80%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2338295064                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8737753390                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2307891004                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2595210137                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2386122754                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2341129004                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           25911487                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      183152354                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           280381                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved      14491961                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    106604195                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4050437102                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.577994                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797834                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2341276195     57.80%     57.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1194426347     29.49%     87.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          427653734     10.56%     97.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           67939504      1.68%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11574802      0.29%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5166636      0.13%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1644848      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             465087      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             289949      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4050437102                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.539039                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         59486997                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         9522721                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           757198869                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          288706706                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2903                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4343157191                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4102091                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              564597631                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421504955                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              16235527                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1714075384                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              27257757                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                70409                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2975358553                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2435477028                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1566429839                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1682938169                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              26419067                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16453155                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             72143234                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               144924876                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2975358513                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        229529                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8870                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 38617999                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8862                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6365921336                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4858504305                       # The number of ROB writes
system.cpu0.timesIdled                       54013848                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2870                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.661384                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17972535                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19188842                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1778796                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32581707                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            916794                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         926179                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9385                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35750271                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46734                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801576                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1373615                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29522295                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3253989                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405412                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15001088                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130093439                       # Number of instructions committed
system.cpu1.commit.committedOps             133895195                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    681302402                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.196528                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.875926                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    626354775     91.93%     91.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27148104      3.98%     95.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8575547      1.26%     97.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8946122      1.31%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2500317      0.37%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       693339      0.10%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3553707      0.52%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       276502      0.04%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3253989      0.48%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    681302402                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457809                       # Number of function calls committed.
system.cpu1.commit.int_insts                125298998                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36894102                       # Number of loads committed
system.cpu1.commit.membars                    7603270                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603270      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77469655     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40695678     30.39%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8126448      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133895195                       # Class of committed instruction
system.cpu1.commit.refs                      48822138                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130093439                       # Number of Instructions Simulated
system.cpu1.committedOps                    133895195                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.267047                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.267047                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            605796031                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               423366                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17291232                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154765235                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17915800                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50285040                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1374834                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1131123                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8731186                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35750271                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19737808                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    661338760                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               149838                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     156004669                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3560030                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052174                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20984115                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18889329                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.227675                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         684102891                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.233601                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.674011                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               588366913     86.01%     86.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54380452      7.95%     93.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25205535      3.68%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10314302      1.51%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5173156      0.76%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  596673      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   64919      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     177      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     764      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           684102891                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1105385                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1500312                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31514509                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.210622                       # Inst execution rate
system.cpu1.iew.exec_refs                    52126020                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12356961                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              518838821                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40223491                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802300                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1182132                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12692801                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148883588                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39769059                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1522074                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144320147                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2322822                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4212492                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1374834                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11240676                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        69904                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1065401                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32879                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1433                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4497                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3329389                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       764765                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1433                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       510923                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        989389                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 82986091                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143134748                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.854115                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70879681                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.208892                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143174551                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179447308                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96272074                       # number of integer regfile writes
system.cpu1.ipc                              0.189860                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.189860                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603383      5.21%      5.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85679232     58.75%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43951146     30.14%     94.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8608315      5.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145842221                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4279355                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029342                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 779644     18.22%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3090374     72.22%     90.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               409335      9.57%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142518179                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         980369052                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143134736                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        163873179                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137477775                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145842221                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405813                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14988392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           302390                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           401                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6325655                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    684102891                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.213188                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.685396                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          596530107     87.20%     87.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55154624      8.06%     95.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18630491      2.72%     97.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6056686      0.89%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5401645      0.79%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             948144      0.14%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             926404      0.14%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             287487      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             167303      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      684102891                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.212844                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23613582                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2195294                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40223491                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12692801                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    113                       # number of misc regfile reads
system.cpu1.numCycles                       685208276                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3662043032                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              557951446                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89342866                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25891404                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                21200824                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4045606                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                78373                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            190590161                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152696818                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102592494                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53136669                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              18743407                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1374834                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             50411623                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13249628                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       190590149                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27495                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               672                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52217777                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           670                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   826944384                       # The number of ROB reads
system.cpu1.rob.rob_writes                  300601285                       # The number of ROB writes
system.cpu1.timesIdled                          16214                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8584382                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1710717                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11942421                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              12313                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2833357                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12532806                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24932808                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4167510                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       127663                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    123864002                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7779544                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    247735195                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7907207                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7663018                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5606510                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6793372                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              346                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4868596                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4868589                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7663018                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           697                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     37464407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               37464407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1160839488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1160839488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              545                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12532918                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12532918    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12532918                       # Request fanout histogram
system.membus.respLayer1.occupancy        65915091816                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         50400294835                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2173629032000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2173629032000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       293007000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   580900526.788150                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        67500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1542231000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2171577983000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2051049000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    369594731                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       369594731                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    369594731                       # number of overall hits
system.cpu0.icache.overall_hits::total      369594731                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66326125                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66326125                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66326125                       # number of overall misses
system.cpu0.icache.overall_misses::total     66326125                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 868992215996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 868992215996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 868992215996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 868992215996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    435920856                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    435920856                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    435920856                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    435920856                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.152152                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.152152                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.152152                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.152152                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13101.808918                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13101.808918                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13101.808918                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13101.808918                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3784                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          585                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               73                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.835616                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   146.250000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62552292                       # number of writebacks
system.cpu0.icache.writebacks::total         62552292                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3773800                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3773800                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3773800                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3773800                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62552325                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62552325                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62552325                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62552325                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 770597366499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 770597366499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 770597366499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 770597366499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.143495                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.143495                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.143495                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.143495                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12319.244193                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12319.244193                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12319.244193                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12319.244193                       # average overall mshr miss latency
system.cpu0.icache.replacements              62552292                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    369594731                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      369594731                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66326125                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66326125                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 868992215996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 868992215996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    435920856                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    435920856                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.152152                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.152152                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13101.808918                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13101.808918                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3773800                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3773800                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62552325                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62552325                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 770597366499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 770597366499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.143495                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.143495                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12319.244193                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12319.244193                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          432146848                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62552292                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.908569                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        934394036                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       934394036                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    861140557                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       861140557                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    861140557                       # number of overall hits
system.cpu0.dcache.overall_hits::total      861140557                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     94608866                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      94608866                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     94608866                       # number of overall misses
system.cpu0.dcache.overall_misses::total     94608866                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2316381029891                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2316381029891                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2316381029891                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2316381029891                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    955749423                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    955749423                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    955749423                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    955749423                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.098989                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.098989                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.098989                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.098989                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24483.762757                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24483.762757                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24483.762757                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24483.762757                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     13810347                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1544908                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           254215                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          16639                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.325461                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    92.848609                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     57617362                       # number of writebacks
system.cpu0.dcache.writebacks::total         57617362                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     38451120                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     38451120                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     38451120                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     38451120                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     56157746                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     56157746                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     56157746                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     56157746                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 985342133440                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 985342133440                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 985342133440                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 985342133440                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058758                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058758                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058758                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058758                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17545.970122                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17545.970122                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17545.970122                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17545.970122                       # average overall mshr miss latency
system.cpu0.dcache.replacements              57617362                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    620985294                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      620985294                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     69970169                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     69970169                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1510125898500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1510125898500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    690955463                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    690955463                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.101266                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.101266                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21582.424626                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21582.424626                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     24221161                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     24221161                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     45749008                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     45749008                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 713649979500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 713649979500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066211                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066211                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15599.244895                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15599.244895                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    240155263                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     240155263                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     24638697                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     24638697                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 806255131391                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 806255131391                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264793960                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264793960                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.093049                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.093049                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32723.123767                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32723.123767                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     14229959                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     14229959                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10408738                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10408738                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 271692153940                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 271692153940                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039309                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039309                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26102.314607                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26102.314607                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3214                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3214                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2729                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2729                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     14794000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14794000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.459196                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.459196                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5421.033346                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5421.033346                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2718                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2718                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       739000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       739000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001851                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001851                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 67181.818182                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67181.818182                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5732                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5732                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       701000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       701000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024838                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024838                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4801.369863                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4801.369863                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       555000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       555000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024838                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024838                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3801.369863                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3801.369863                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2335022                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2335022                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1466847                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1466847                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 133338814500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 133338814500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801869                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801869                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385823                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385823                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90901.651297                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90901.651297                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1466847                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1466847                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 131871967500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 131871967500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385823                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385823                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89901.651297                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89901.651297                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995476                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          921108674                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         57624354                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.984711                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995476                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999859                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999859                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1976750612                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1976750612                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62387732                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            53271041                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8421                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              734519                       # number of demand (read+write) hits
system.l2.demand_hits::total                116401713                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62387732                       # number of overall hits
system.l2.overall_hits::.cpu0.data           53271041                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8421                       # number of overall hits
system.l2.overall_hits::.cpu1.data             734519                       # number of overall hits
system.l2.overall_hits::total               116401713                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            164590                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4345114                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7454                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2938487                       # number of demand (read+write) misses
system.l2.demand_misses::total                7455645                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           164590                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4345114                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7454                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2938487                       # number of overall misses
system.l2.overall_misses::total               7455645                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  14458818495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 441898587859                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    714595497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 307849130308                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     764921132159                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  14458818495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 441898587859                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    714595497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 307849130308                       # number of overall miss cycles
system.l2.overall_miss_latency::total    764921132159                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62552322                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        57616155                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15875                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3673006                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            123857358                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62552322                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       57616155                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15875                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3673006                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           123857358                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002631                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.075415                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.469543                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.800022                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060195                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002631                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.075415                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.469543                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.800022                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060195                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87847.490704                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101700.113704                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95867.386236                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104764.503062                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102596.238442                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87847.490704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101700.113704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95867.386236                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104764.503062                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102596.238442                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             349695                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7292                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      47.955979                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4097569                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5606510                       # number of writebacks
system.l2.writebacks::total                   5606510                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          89586                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          20614                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              110251                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         89586                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         20614                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             110251                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       164558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4255528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2917873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7345394                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       164558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4255528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2917873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5310734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12656128                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  12811584495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 392696436452                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    638894498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 276953621863                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 683100537308                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  12811584495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 392696436452                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    638894498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 276953621863                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 492169940798                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1175270478106                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.073860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.468346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.794410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059305                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.073860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.468346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.794410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.102183                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77854.522387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92279.133506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85930.665501                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94916.270127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92997.126813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77854.522387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92279.133506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85930.665501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94916.270127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92674.560767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92861.772424                       # average overall mshr miss latency
system.l2.replacements                       20125410                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15156810                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15156810                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15156810                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15156810                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108345572                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108345572                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108345572                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108345572                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5310734                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5310734                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 492169940798                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 492169940798                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92674.560767                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92674.560767                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   23                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 44                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       300000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       328500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.810811                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.466667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.656716                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        10000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2035.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7465.909091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       597000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       273000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       870000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.810811                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.466667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.656716                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        19900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19772.727273                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.947368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.740741                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       359500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       398500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.947368                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.740741                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19972.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19925                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          9076079                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           375259                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9451338                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2817034                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2109862                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4926896                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 281457278222                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 217728072289                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  499185350511                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11893113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2485121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14378234                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.236863                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.848998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.342664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99912.630881                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103195.409126                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101318.426553                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        46178                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        12944                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            59122                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2770856                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2096918                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4867774                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 249973380776                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 195591792320                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 445565173096                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.232980                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.843789                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.338552                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90215.218971                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93275.842126                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91533.660580                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62387732                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8421                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62396153                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       164590                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7454                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           172044                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  14458818495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    714595497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15173413992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62552322                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62568197                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.469543                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87847.490704                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95867.386236                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88194.961707                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       164558                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7435                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       171993                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  12811584495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    638894498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13450478993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.468346                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002749                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77854.522387                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85930.665501                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78203.641968                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     44194962                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       359260                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          44554222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1528080                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       828625                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2356705                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 160441309637                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  90121058019                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 250562367656                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     45723042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1187885                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      46910927                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033420                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.697563                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.050238                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104995.359953                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108759.762280                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106318.935826                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        43408                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         7670                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        51078                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1484672                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       820955                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2305627                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 142723055676                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  81361829543                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 224084885219                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.032471                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.691106                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049149                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96131.034785                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99106.320740                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97190.432459                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          467                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           31                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               498                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          742                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           65                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             807                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7667498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       990992                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8658490                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1209                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           96                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1305                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.613730                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.677083                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.618391                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 10333.555256                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 15246.030769                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 10729.231722                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           98                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          111                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          644                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           52                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          696                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     12855479                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1068491                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     13923970                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.532672                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.541667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.533333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19961.923913                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20547.903846                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20005.704023                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999952                       # Cycle average of tags in use
system.l2.tags.total_refs                   252436041                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  20126018                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.542771                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.016971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.929041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.041072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.525779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.480471                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.453390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.061391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.156892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.039465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.288757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1999015218                       # Number of tag accesses
system.l2.tags.data_accesses               1999015218                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      10531648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     272407168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        475840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     186757376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    331850816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          802022848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     10531648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       475840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11007488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    358816640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       358816640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         164557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4256362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2918084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5185169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12531607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5606510                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5606510                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4845191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        125323670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           218915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85919618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    152671321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             368978715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4845191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       218915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5064106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      165077221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            165077221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      165077221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4845191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       125323670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          218915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85919618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    152671321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            534055936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5510420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    164555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4103378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2857935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5177724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015590682750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       335836                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       335836                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            24768628                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5188829                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12531607                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5606510                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12531607                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5606510                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 220580                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 96090                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            606036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            602644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            741231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2108948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            754142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            790519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            710922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            713923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            803697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            669017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           662289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           619939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           700337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           612930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           588178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           626275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            289708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            290508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            354204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            342418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            403951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            412615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            390917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            401685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            409208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            367772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           340629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           306851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           315567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           306863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           283708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293793                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 475605654647                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                61555135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            706437410897                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38632.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57382.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7663557                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2928791                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12531607                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5606510                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4383294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2521552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  927319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  696837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  601767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  518222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  445488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  390951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  337978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  290852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 276706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 349797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 183764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 127254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  98873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  76096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  53110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  26817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  38872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  47698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 139558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 261063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 322878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 337501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 340373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 341827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 350919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 353699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 356647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 363586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 353812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 349809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 346868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 340765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 339260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 344039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     28                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7229065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    157.775535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.179943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.351327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4807389     66.50%     66.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1380636     19.10%     85.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       295821      4.09%     89.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       159441      2.21%     91.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       120280      1.66%     93.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        97936      1.35%     94.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        74644      1.03%     95.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        52200      0.72%     96.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       240718      3.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7229065                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       335836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.657717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.882365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    445.076995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       335831    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-253951            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        335836                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       335836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.408000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.379129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           279107     83.11%     83.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7925      2.36%     85.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            30104      8.96%     94.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            12018      3.58%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3806      1.13%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1447      0.43%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              651      0.19%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              352      0.10%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              192      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               94      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               54      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               35      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               22      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        335836                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              787905728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14117120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               352665408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               802022848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            358816640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       362.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       162.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    368.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    165.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2173628928000                       # Total gap between requests
system.mem_ctrls.avgGap                     119837.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     10531520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    262616192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       475840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    182907840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    331374336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    352665408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4845132.193652076647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 120819232.782496258616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 218915.000211498816                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 84148600.017410889268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 152452111.708820790052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 162247284.521915614605                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       164557                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4256362                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2918084                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5185169                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5606510                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5989581068                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 216990758555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    324899000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 155994200822                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 327137971452                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 52151083328974                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36398.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50980.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43698.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53457.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63091.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9301880.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24624460560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13088192205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         37718206680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13699321020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     171584131680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     464671351290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     443371357920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1168757021355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.698478                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1146952298739                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72582120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 954094613261                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26991142080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14346109470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         50182526100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        15064951320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     171584131680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     638156137470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     297278906400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1213603904520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.330739                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 764960614881                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72582120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1336086297119                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20569435432.584270                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   99843932887.411163                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     94.38%     94.38% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.12%     95.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 786441945500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   342949278500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1830679753500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19720419                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19720419                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19720419                       # number of overall hits
system.cpu1.icache.overall_hits::total       19720419                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17389                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17389                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17389                       # number of overall misses
system.cpu1.icache.overall_misses::total        17389                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    898599500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    898599500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    898599500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    898599500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19737808                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19737808                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19737808                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19737808                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000881                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000881                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000881                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000881                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 51676.318362                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51676.318362                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 51676.318362                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51676.318362                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15843                       # number of writebacks
system.cpu1.icache.writebacks::total            15843                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1514                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1514                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1514                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1514                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15875                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15875                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15875                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15875                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    831963500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    831963500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    831963500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    831963500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000804                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000804                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000804                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000804                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 52407.149606                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52407.149606                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 52407.149606                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52407.149606                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15843                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19720419                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19720419                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17389                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17389                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    898599500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    898599500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19737808                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19737808                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000881                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000881                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 51676.318362                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51676.318362                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1514                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1514                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15875                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15875                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    831963500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    831963500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000804                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000804                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 52407.149606                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52407.149606                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994901                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19599889                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15843                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1237.132424                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        345200000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994901                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999841                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999841                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         39491491                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        39491491                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37057506                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37057506                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37057506                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37057506                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9505450                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9505450                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9505450                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9505450                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 832284875318                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 832284875318                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 832284875318                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 832284875318                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46562956                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46562956                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46562956                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46562956                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.204142                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.204142                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.204142                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.204142                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87558.703198                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87558.703198                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87558.703198                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87558.703198                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5284502                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1088399                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            66020                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          13605                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    80.043956                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.999926                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3673094                       # number of writebacks
system.cpu1.dcache.writebacks::total          3673094                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7171805                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7171805                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7171805                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7171805                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2333645                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2333645                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2333645                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2333645                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 205287615714                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 205287615714                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 205287615714                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 205287615714                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050118                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050118                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050118                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050118                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87968.656635                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87968.656635                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87968.656635                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87968.656635                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3673094                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32815310                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32815310                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5621639                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5621639                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 463684480000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 463684480000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38436949                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38436949                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.146256                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.146256                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82482.080404                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82482.080404                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4433512                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4433512                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1188127                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1188127                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  96730857000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  96730857000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030911                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030911                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 81414.576893                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81414.576893                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4242196                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4242196                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3883811                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3883811                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 368600395318                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 368600395318                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8126007                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8126007                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.477948                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.477948                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 94906.882780                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94906.882780                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2738293                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2738293                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1145518                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1145518                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 108556758714                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 108556758714                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140969                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140969                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94766.523716                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94766.523716                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7486000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7486000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.316770                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.316770                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 48928.104575                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48928.104575                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3916000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3916000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099379                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099379                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 81583.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 81583.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1011500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1011500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.274945                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.274945                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8157.258065                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8157.258065                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          123                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          123                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       889500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       889500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.272727                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.272727                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7231.707317                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7231.707317                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455006                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455006                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346570                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346570                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119551922500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119551922500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354214                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354214                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88782.553079                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88782.553079                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346570                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346570                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118205352500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118205352500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354214                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354214                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87782.553079                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87782.553079                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.836027                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43191118                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3680095                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.736414                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        345211500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.836027                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.932376                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.932376                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104411054                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104411054                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2173629032000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         109479874                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20763320                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    108701773                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14518900                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9574310                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             364                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           268                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            632                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14391527                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14391527                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62568200                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     46911675                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1305                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1305                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187656938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    172859521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11026628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             371590680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   8006695232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7374944896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2029952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    470150144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15853820224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        29714304                       # Total snoops (count)
system.tol2bus.snoopTraffic                 359715584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        153574714                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.079572                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.274114                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              141496288     92.14%     92.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11940514      7.78%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 133984      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3928      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          153574714                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       247727780790                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       86441202181                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93905464235                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5522344748                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          23837949                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1506                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3254518104000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 149375                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704240                       # Number of bytes of host memory used
host_op_rate                                   149742                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20759.40                       # Real time elapsed on the host
host_tick_rate                               52067452                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3100944044                       # Number of instructions simulated
sim_ops                                    3108554354                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.080889                       # Number of seconds simulated
sim_ticks                                1080889072000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.696485                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              166730083                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           170661291                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6901355                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        184860797                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7745                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12217                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            4472                       # Number of indirect misses.
system.cpu0.branchPred.lookups              188451748                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1546                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           765                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6899501                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 122500157                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28759142                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2782                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      161791047                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           541561726                       # Number of instructions committed
system.cpu0.commit.committedOps             541562334                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2127050561                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.254607                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.227779                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1997994658     93.93%     93.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     25266275      1.19%     95.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41584691      1.96%     97.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5117205      0.24%     97.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1893111      0.09%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2179480      0.10%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       559911      0.03%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     23696088      1.11%     98.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28759142      1.35%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2127050561                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10363                       # Number of function calls committed.
system.cpu0.commit.int_insts                538413529                       # Number of committed integer instructions.
system.cpu0.commit.loads                    166674291                       # Number of loads committed
system.cpu0.commit.membars                        962                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1013      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       371844755     68.66%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             238      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      166675000     30.78%     99.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3040210      0.56%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        541562334                       # Class of committed instruction
system.cpu0.commit.refs                     169715304                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  541561726                       # Number of Instructions Simulated
system.cpu0.committedOps                    541562334                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.977218                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.977218                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1771347465                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1928                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           146194158                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             747118647                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                88257252                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                248137476                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6899991                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3604                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             37768828                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  188451748                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                169711277                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1972744762                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2042997                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     841871421                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               13803690                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.087493                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         172764324                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         166737828                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.390857                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2152411012                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.391130                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.712896                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1533728023     71.26%     71.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               430708512     20.01%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               171608998      7.97%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6453362      0.30%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5432422      0.25%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   24805      0.00%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 4453148      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     480      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1262      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2152411012                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     214                       # number of floating regfile writes
system.cpu0.idleCycles                        1497922                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7188912                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               140074966                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.433340                       # Inst execution rate
system.cpu0.iew.exec_refs                   498598962                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3077658                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              171583106                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            216357888                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1994                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5172152                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3846555                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          698813611                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            495521304                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6199181                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            933375345                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1573293                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1117315657                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6899991                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1119529763                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     31185634                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1654                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          435                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           47                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     49683597                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       805542                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           435                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1498561                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5690351                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                535349501                       # num instructions consuming a value
system.cpu0.iew.wb_count                    623335607                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.735887                       # average fanout of values written-back
system.cpu0.iew.wb_producers                393956902                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.289397                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     624808522                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1142870514                       # number of integer regfile reads
system.cpu0.int_regfile_writes              481662385                       # number of integer regfile writes
system.cpu0.ipc                              0.251432                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.251432                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1277      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            436893206     46.50%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1018      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  248      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           499501912     53.16%     99.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3176543      0.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             58      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             939574525                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    321                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                642                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          320                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               327                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   63352726                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.067427                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4225685      6.67%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      6.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              59125899     93.33%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1142      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1002925653                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4101212205                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    623335287                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        856064805                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 698810574                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                939574525                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3037                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      157251280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6300058                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           255                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    100807767                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2152411012                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.436522                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.158828                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1759927168     81.77%     81.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          174413110      8.10%     89.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           75351926      3.50%     93.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           34226604      1.59%     94.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           58125944      2.70%     97.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           32969950      1.53%     99.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           10142682      0.47%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4460891      0.21%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2792737      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2152411012                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.436218                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4102853                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1279217                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           216357888                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3846555                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    588                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      2153908934                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7869210                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1307364569                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            416027106                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              42457554                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               108700717                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             447481437                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               498376                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            967087518                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             721489938                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          556579990                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                259767513                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4404054                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6899991                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            469591360                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               140552892                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       967087206                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         86862                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1163                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                224796977                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1150                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2801641641                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1432085155                       # The number of ROB writes
system.cpu0.timesIdled                          16571                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  264                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.195077                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               69193881                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            73458065                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9042241                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        105239767                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              6745                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          40369                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           33624                       # Number of indirect misses.
system.cpu1.branchPred.lookups              109412104                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          352                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           463                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9041620                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  46581050                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11650142                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2595                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      179016353                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           204214159                       # Number of instructions committed
system.cpu1.commit.committedOps             204214942                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    680822291                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.299953                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.240093                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    615318286     90.38%     90.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27054173      3.97%     94.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14941384      2.19%     96.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4453586      0.65%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2192859      0.32%     97.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2132144      0.31%     97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       274068      0.04%     97.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2805649      0.41%     98.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11650142      1.71%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    680822291                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4160                       # Number of function calls committed.
system.cpu1.commit.int_insts                201067581                       # Number of committed integer instructions.
system.cpu1.commit.loads                     53887207                       # Number of loads committed
system.cpu1.commit.membars                       1149                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1149      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       146634855     71.80%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       53887670     26.39%     98.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3691028      1.81%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        204214942                       # Class of committed instruction
system.cpu1.commit.refs                      57578698                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  204214159                       # Number of Instructions Simulated
system.cpu1.committedOps                    204214942                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.484305                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.484305                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            417900823                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  643                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            59010458                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             431746978                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                65092356                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                210029142                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9054125                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2133                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9221532                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  109412104                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 76486012                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    623209521                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2908679                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     502152950                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               18109492                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.153767                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          79033711                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          69200626                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.705723                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         711297978                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.705971                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.032133                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               390621837     54.92%     54.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               203242439     28.57%     83.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                88885296     12.50%     95.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9096000      1.28%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11386460      1.60%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   87871      0.01%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 7977544      1.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     101      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     430      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           711297978                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         246432                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9556114                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                65682654                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.450642                       # Inst execution rate
system.cpu1.iew.exec_refs                   101713586                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4149255                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              166792454                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            100823355                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1647                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12349082                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7154914                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          381419051                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             97564331                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          7662535                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            320651864                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1095134                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            154595137                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9054125                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            156250327                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3023700                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          570844                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         2880                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12356                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     46936148                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3463423                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12356                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4012213                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5543901                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                241354523                       # num instructions consuming a value
system.cpu1.iew.wb_count                    292780901                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.731778                       # average fanout of values written-back
system.cpu1.iew.wb_producers                176617929                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.411472                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     293960012                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               414592024                       # number of integer regfile reads
system.cpu1.int_regfile_writes              224131716                       # number of integer regfile writes
system.cpu1.ipc                              0.287001                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.287001                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1332      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            223000633     67.92%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3961      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           100797238     30.70%     98.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4511075      1.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             328314399                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4883149                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.014873                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1018418     20.86%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3864259     79.13%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  472      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             333196216                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1374383381                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    292780901                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        558635504                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 381416065                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                328314399                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2986                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      177204109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1573456                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           391                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    120402716                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    711297978                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.461571                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.012403                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          530298516     74.55%     74.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          103953268     14.61%     89.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           41226197      5.80%     94.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           15695434      2.21%     97.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           12277500      1.73%     98.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3900399      0.55%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2190988      0.31%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             980896      0.14%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             774780      0.11%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      711297978                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.461411                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14210104                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2292928                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           100823355                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7154914                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    183                       # number of misc regfile reads
system.cpu1.numCycles                       711544410                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1450119567                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              338438910                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            153944675                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               8555938                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                75435191                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              70757956                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               451779                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            554830966                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             412490566                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          315398127                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                205653314                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4276851                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9054125                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             82679724                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               161453452                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       554830966                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         36714                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1280                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 38023739                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1274                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1052403145                       # The number of ROB reads
system.cpu1.rob.rob_writes                  796974726                       # The number of ROB writes
system.cpu1.timesIdled                           2657                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         39779648                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              7137351                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            54073792                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               2667                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              15713585                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     67938637                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     135176042                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       978891                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       537286                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     48001134                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     31434016                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     95992904                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       31971302                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           67777082                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1146149                       # Transaction distribution
system.membus.trans_dist::CleanEvict         66091818                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1223                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            424                       # Transaction distribution
system.membus.trans_dist::ReadExReq            159345                       # Transaction distribution
system.membus.trans_dist::ReadExResp           159337                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      67777083                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    203112461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              203112461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4421284352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4421284352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1312                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          67938075                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                67938075    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            67938075                       # Request fanout histogram
system.membus.respLayer1.occupancy       355065765209                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             32.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        156457405803                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1080889072000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1080889072000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 40                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           20                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       196730750                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   100412554.954875                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       101500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    255199500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             20                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1076954457000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3934615000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    169694445                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       169694445                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    169694445                       # number of overall hits
system.cpu0.icache.overall_hits::total      169694445                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16831                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16831                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16831                       # number of overall misses
system.cpu0.icache.overall_misses::total        16831                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1205853000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1205853000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1205853000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1205853000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    169711276                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    169711276                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    169711276                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    169711276                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000099                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000099                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000099                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000099                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71644.762640                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71644.762640                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71644.762640                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71644.762640                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1220                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.800000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15190                       # number of writebacks
system.cpu0.icache.writebacks::total            15190                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1640                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1640                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1640                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1640                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15191                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15191                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15191                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15191                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1090567000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1090567000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1090567000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1090567000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000090                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000090                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000090                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000090                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71790.336383                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71790.336383                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71790.336383                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71790.336383                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15190                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    169694445                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      169694445                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16831                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16831                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1205853000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1205853000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    169711276                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    169711276                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000099                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000099                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71644.762640                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71644.762640                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1640                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1640                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15191                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15191                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1090567000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1090567000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71790.336383                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71790.336383                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          169709842                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15222                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         11148.984496                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        339437742                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       339437742                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    129963586                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       129963586                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    129963586                       # number of overall hits
system.cpu0.dcache.overall_hits::total      129963586                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     67487313                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      67487313                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     67487313                       # number of overall misses
system.cpu0.dcache.overall_misses::total     67487313                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 5438975651471                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 5438975651471                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 5438975651471                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 5438975651471                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    197450899                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    197450899                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    197450899                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    197450899                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.341793                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.341793                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.341793                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.341793                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80592.564879                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80592.564879                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80592.564879                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80592.564879                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1465028554                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       241037                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         31672862                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3779                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.255010                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.783276                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     39780446                       # number of writebacks
system.cpu0.dcache.writebacks::total         39780446                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     27703788                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     27703788                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     27703788                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     27703788                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39783525                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39783525                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39783525                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39783525                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3595338233251                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3595338233251                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3595338233251                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3595338233251                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.201486                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.201486                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.201486                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.201486                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90372.540725                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90372.540725                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90372.540725                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90372.540725                       # average overall mshr miss latency
system.cpu0.dcache.replacements              39780446                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    128271810                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      128271810                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     66139581                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     66139581                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5327550809500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5327550809500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    194411391                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    194411391                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.340204                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.340204                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 80550.114303                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80550.114303                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     26462923                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     26462923                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     39676658                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     39676658                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3585302190500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3585302190500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.204086                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.204086                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90363.008661                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90363.008661                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1691776                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1691776                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1347732                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1347732                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 111424841971                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 111424841971                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3039508                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3039508                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.443405                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.443405                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 82675.815348                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82675.815348                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1240865                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1240865                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       106867                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       106867                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  10036042751                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  10036042751                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035159                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035159                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 93911.523211                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 93911.523211                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          707                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          707                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          152                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          152                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      5785500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5785500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.176950                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.176950                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 38062.500000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38062.500000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          144                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       192000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       192000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009313                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009313                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          508                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          508                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          228                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          228                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       991500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       991500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          736                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          736                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.309783                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.309783                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4348.684211                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4348.684211                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          228                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          228                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       763500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       763500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.309783                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.309783                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3348.684211                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3348.684211                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          107                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          107                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       442500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       442500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          765                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          765                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.139869                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.139869                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4135.514019                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4135.514019                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          107                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          107                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       335500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       335500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.139869                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.139869                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3135.514019                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3135.514019                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999592                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          169755637                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         39781172                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.267236                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999592                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        434687658                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       434687658                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2320                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5588088                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 703                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1330270                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6921381                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2320                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5588088                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                703                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1330270                       # number of overall hits
system.l2.overall_hits::total                 6921381                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             12871                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          34191971                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2062                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6825879                       # number of demand (read+write) misses
system.l2.demand_misses::total               41032783                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            12871                       # number of overall misses
system.l2.overall_misses::.cpu0.data         34191971                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2062                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6825879                       # number of overall misses
system.l2.overall_misses::total              41032783                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1040942000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3452328272997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    183925499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 740732971618                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4194286112114                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1040942000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3452328272997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    183925499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 740732971618                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4194286112114                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15191                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        39780059                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2765                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         8156149                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             47954164                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15191                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       39780059                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2765                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        8156149                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            47954164                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.847278                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.859525                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.745750                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.836900                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.855667                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.847278                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.859525                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.745750                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.836900                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.855667                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80874.990288                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100968.975231                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89197.623181                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108518.327327                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102217.929311                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80874.990288                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100968.975231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89197.623181                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108518.327327                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102217.929311                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            5532617                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    189221                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.238916                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  25279929                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1146149                       # number of writebacks
system.l2.writebacks::total                   1146149                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         474555                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9591                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              484207                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        474555                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9591                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             484207                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        12839                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     33717416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6816288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          40548576                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        12839                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     33717416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6816288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     27486060                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         68034636                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    910839500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 3089489736307                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    161988499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 671973549667                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3762536113973                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    910839500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 3089489736307                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    161988499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 671973549667                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2614032946297                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 6376569060270                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.845171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.847596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.735262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.835724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.845569                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.845171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.847596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.735262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.835724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.418743                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70943.180933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91628.899922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79679.537137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98583.503172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92790.832259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70943.180933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91628.899922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79679.537137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98583.503172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95103.952560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93725.335141                       # average overall mshr miss latency
system.l2.replacements                       99101492                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1311325                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1311325                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1311325                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1311325                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     45671544                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         45671544                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     45671544                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     45671544                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     27486060                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       27486060                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2614032946297                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2614032946297                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95103.952560                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95103.952560                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1642                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1682                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           315                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                322                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      8135000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8194000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1957                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2004                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.160961                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.148936                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.160679                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 25825.396825                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8428.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 25447.204969                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          315                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           322                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      6298000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       137500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      6435500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.160961                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.148936                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.160679                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19993.650794                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19642.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19986.024845                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.950000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        42000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       379500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       421500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.950000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        21000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19973.684211                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            21264                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            24895                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 46159                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          83190                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          81299                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              164489                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   9596515500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   9271669499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18868184999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       104454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       106194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.796427                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.765571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.780871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115356.599351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114044.078021                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114707.883196                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         2489                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2663                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             5152                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        80701                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        78636                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         159337                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   8588014500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   8291234499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16879248999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.772598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.740494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.756414                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106417.696187                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105438.151724                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105934.271381                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2320                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           703                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3023                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        12871                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2062                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            14933                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1040942000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    183925499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1224867499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15191                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2765                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17956                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.847278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.745750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.831644                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80874.990288                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89197.623181                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82024.208063                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            61                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        12839                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2033                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        14872                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    910839500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    161988499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1072827999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.845171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.735262                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.828247                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70943.180933                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79679.537137                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72137.439416                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5566824                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1305375                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6872199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     34108781                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6744580                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        40853361                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3442731757497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 731461302119                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4174193059616                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     39675605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      8049955                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      47725560                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.859692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.837841                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.856006                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100933.884371                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108451.720065                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102175.022016                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       472066                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         6928                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       478994                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     33636715                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6737652                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     40374367                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 3080901721807                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 663682315168                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3744584036975                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.847793                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.836980                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.845969                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91593.418733                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98503.501690                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92746.569549                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   121842833                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  99101556                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.229474                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.286501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.021569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       23.960735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.736899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.991443                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.301352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.374386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.058389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.265491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 858615044                       # Number of tag accesses
system.l2.tags.data_accesses                858615044                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        821696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    2158207104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        130112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     436247040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1752524864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4347930816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       821696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       130112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        951808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     73353536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        73353536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          12839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       33721986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6816360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     27383201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            67936419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1146149                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1146149                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           760204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1996696201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           120375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        403600195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1621373469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4022550444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       760204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       120375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           880579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       67864074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67864074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       67864074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          760204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1996696201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          120375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       403600195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1621373469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4090414518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1090764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     12840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  33658113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6748229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  27368652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.063682200250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        66693                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        66693                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           104168892                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1028782                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    67936420                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1146149                       # Number of write requests accepted
system.mem_ctrls.readBursts                  67936420                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1146149                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 146553                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 55385                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3162607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3156443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2817243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2725571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6457911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7770774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5999636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5372870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4841944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4570026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4297307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3016236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4109085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3599420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2884950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3007844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             68774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             78653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             68976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             77395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             72044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             60195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             64727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            65068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            79212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            72656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            66433                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2549323501185                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               338949335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            3820383507435                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37606.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56356.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 46520329                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  786341                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              67936420                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1146149                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8395673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                10971761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                10069530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 7514615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 4940962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3987953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3277366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2791175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2449267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2200953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2089825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3064781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1789147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1299420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1080481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 867124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 619439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 325125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  46232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   9038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  51540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  58906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  68837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  72480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  71831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  71307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  72471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  72727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  69946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  69329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  68808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  68398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  68094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  68108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     21573963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    204.336972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.226483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.300819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     12042546     55.82%     55.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4910219     22.76%     78.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1267314      5.87%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       660022      3.06%     87.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       472541      2.19%     89.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       385586      1.79%     91.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       330440      1.53%     93.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       305422      1.42%     94.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1199873      5.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     21573963                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        66693                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1016.446824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     97.983025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  36947.680745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071        66661     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.04858e+06-1.17965e+06           16      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.09715e+06-2.22822e+06           16      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         66693                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        66693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.355060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.316254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.286473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            58628     87.91%     87.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1220      1.83%     89.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3548      5.32%     95.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1626      2.44%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              726      1.09%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              325      0.49%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              198      0.30%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               80      0.12%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               60      0.09%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               56      0.08%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               37      0.06%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               25      0.04%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               29      0.04%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               27      0.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               21      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               21      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               15      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                9      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               11      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                9      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         66693                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4338551488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9379392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                69809152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4347930880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             73353536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4013.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        64.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4022.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     67.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    31.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1080889152500                       # Total gap between requests
system.mem_ctrls.avgGap                      15646.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       821760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   2154119232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       130112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    431886656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1751593728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     69809152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 760263.029100177693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1992914247.910908699036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 120374.979607528134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 399566123.099817991257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1620512014.946155548096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 64584936.427222944796                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        12840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     33721986                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6816360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     27383201                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1146149                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    379720512                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1687436785667                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     77453029                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 389371382648                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1743118165579                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25292243757063                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29573.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50039.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38097.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57123.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63656.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22067151.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          73638989760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          39140047485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        216533437680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2830023000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     85324324800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     484106169330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7393050720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       908966042775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        840.942948                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14448382543                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  36093200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1030347489457                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          80399120340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          42733142100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        267486212700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2863785960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     85324324800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     486678013320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5227287360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       970711886580                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        898.068000                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9063831742                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  36093200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1035732040258                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                320                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4503831968.944099                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9073023574.041603                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          161    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  23877842500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   355772125000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 725116947000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     76483059                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        76483059                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     76483059                       # number of overall hits
system.cpu1.icache.overall_hits::total       76483059                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2953                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2953                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2953                       # number of overall misses
system.cpu1.icache.overall_misses::total         2953                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    211972500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    211972500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    211972500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    211972500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     76486012                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     76486012                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     76486012                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     76486012                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71782.086014                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71782.086014                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71782.086014                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71782.086014                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2765                       # number of writebacks
system.cpu1.icache.writebacks::total             2765                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          188                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          188                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          188                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          188                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2765                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2765                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2765                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2765                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    196664500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    196664500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    196664500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    196664500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71126.401447                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71126.401447                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71126.401447                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71126.401447                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2765                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     76483059                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       76483059                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2953                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2953                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    211972500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    211972500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     76486012                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     76486012                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71782.086014                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71782.086014                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          188                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          188                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2765                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2765                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    196664500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    196664500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71126.401447                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71126.401447                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           76622229                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2797                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         27394.432964                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        152974789                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       152974789                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     60953126                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        60953126                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     60953126                       # number of overall hits
system.cpu1.dcache.overall_hits::total       60953126                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     18848347                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      18848347                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     18848347                       # number of overall misses
system.cpu1.dcache.overall_misses::total     18848347                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1483761158691                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1483761158691                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1483761158691                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1483761158691                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     79801473                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     79801473                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     79801473                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     79801473                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.236190                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.236190                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.236190                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.236190                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78721.023053                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78721.023053                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78721.023053                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78721.023053                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    189461446                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        27178                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3178852                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            430                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.600587                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.204651                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8156354                       # number of writebacks
system.cpu1.dcache.writebacks::total          8156354                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10688918                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10688918                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10688918                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10688918                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8159429                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8159429                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8159429                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8159429                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 773284652791                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 773284652791                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 773284652791                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 773284652791                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.102247                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.102247                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102247                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102247                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94771.907788                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94771.907788                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94771.907788                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94771.907788                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8156354                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     58615275                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       58615275                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17495970                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17495970                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1374159377000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1374159377000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     76111245                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     76111245                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.229874                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.229874                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78541.479952                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78541.479952                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      9442697                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      9442697                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      8053273                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8053273                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 763530181500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 763530181500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.105809                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.105809                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94809.921569                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94809.921569                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2337851                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2337851                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1352377                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1352377                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 109601781691                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 109601781691                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3690228                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3690228                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.366475                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.366475                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 81043.807822                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81043.807822                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1246221                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1246221                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       106156                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       106156                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   9754471291                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   9754471291                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028767                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028767                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91888.082548                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91888.082548                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          735                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          735                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     14210500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     14210500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.167610                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.167610                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 96016.891892                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 96016.891892                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           66                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           66                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      7538000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7538000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.092865                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.092865                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 91926.829268                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 91926.829268                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          601                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          601                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          199                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          199                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1350000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1350000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.248750                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.248750                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6783.919598                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6783.919598                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          199                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          199                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1151000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1151000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.248750                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.248750                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5783.919598                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5783.919598                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          304                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            304                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          159                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          159                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       722500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       722500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          463                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          463                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.343413                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.343413                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4544.025157                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4544.025157                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          159                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          159                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       563500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       563500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.343413                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.343413                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3544.025157                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3544.025157                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.994913                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           69117178                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8159299                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.470970                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.994913                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999841                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999841                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        167766510                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       167766510                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1080889072000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47747515                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2457474                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46643430                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        97955343                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         49381076                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2905                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           427                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3332                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           210852                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          210852                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17956                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     47729560                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    119346337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24472443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             143872646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1944320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5091872320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       353920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1044000192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6138170752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       148488076                       # Total snoops (count)
system.tol2bus.snoopTraffic                  73622592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        196477737                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.170448                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.383229                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              163525750     83.23%     83.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1               32414701     16.50%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 537286      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          196477737                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        95988809145                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       59684148814                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22808952                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12246227934                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4166462                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
