<html><body><samp><pre>
<!@TC:1547223267>
#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: PHYSLTPSC3208E

# Fri Jan 11 11:14:27 2019

#Implementation: synthesis

<a name=compilerReport4></a>Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1547223267> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport5></a>Synopsys VHDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1547223267> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1547223267> | Setting time resolution to ps
@N: : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LV_REGUL_Cntl.vhd:47:7:47:24:@N::@XP_MSG">TOP_LV_REGUL_Cntl.vhd(47)</a><!@TM:1547223267> | Top entity is set to TOP_LV_REGUL_CNTL.
Options changed - recompiling
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1547223267> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LV_REGUL_Cntl.vhd:47:7:47:24:@N:CD630:@XP_MSG">TOP_LV_REGUL_Cntl.vhd(47)</a><!@TM:1547223267> | Synthesizing work.top_lv_regul_cntl.rtl.
<font color=#A52A2A>@W:<a href="@W:CD285:@XP_HELP">CD285</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LV_REGUL_Cntl.vhd:487:20:487:28:@W:CD285:@XP_MSG">TOP_LV_REGUL_Cntl.vhd(487)</a><!@TM:1547223267> | Port map width mismatch (4 => 5) on port MODULE_ADDR of component SERIAL_RX </font>
<font color=#A52A2A>@W:<a href="@W:CD285:@XP_HELP">CD285</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LV_REGUL_Cntl.vhd:502:17:502:30:@W:CD285:@XP_MSG">TOP_LV_REGUL_Cntl.vhd(502)</a><!@TM:1547223267> | Port map width mismatch (15 => 16) on port TX_WORD of component SERIAL_TX </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LV_REGUL_Cntl.vhd:231:7:231:23:@W:CD638:@XP_MSG">TOP_LV_REGUL_Cntl.vhd(231)</a><!@TM:1547223267> | Signal man_gpio_enables is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\Slow_PulseEn_Gen.vhd:35:7:35:24:@N:CD630:@XP_MSG">Slow_PulseEn_Gen.vhd(35)</a><!@TM:1547223267> | Synthesizing work.slow_pulse_en_gen.rtl.
Post processing for work.slow_pulse_en_gen.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\MAIN_SEQUENCER.vhd:43:7:43:21:@N:CD630:@XP_MSG">MAIN_SEQUENCER.vhd(43)</a><!@TM:1547223267> | Synthesizing work.main_sequencer.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\MAIN_SEQUENCER.vhd:72:19:72:21:@N:CD231:@XP_MSG">MAIN_SEQUENCER.vhd(72)</a><!@TM:1547223267> | Using onehot encoding for type seq_sm_states. For example, enumeration init is mapped to "100000000000000".
Post processing for work.main_sequencer.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\SERIAL_TX.vhd:43:7:43:16:@N:CD630:@XP_MSG">SERIAL_TX.vhd(43)</a><!@TM:1547223267> | Synthesizing work.serial_tx.rtl.
<a name=error6></a><font color=red>@E:<a href="@E:CD145:@XP_HELP">CD145</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\SERIAL_TX.vhd:47:2:47:9:@E:CD145:@XP_MSG">SERIAL_TX.vhd(47)</a><!@TM:1547223267> | Formal, "tx_word", and actual agree on type but not on size</font>
<a name=error7></a><font color=red>@E:<a href="@E:CD145:@XP_HELP">CD145</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LV_REGUL_Cntl.vhd:498:0:498:12:@E:CD145:@XP_MSG">TOP_LV_REGUL_Cntl.vhd(498)</a><!@TM:1547223267> | Formal, "tx_word", and actual agree on type but not on size</font>
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\SERIAL_TX.vhd:61:21:61:23:@N:CD231:@XP_MSG">SERIAL_TX.vhd(61)</a><!@TM:1547223267> | Using onehot encoding for type transmit_states. For example, enumeration init is mapped to "100000000000000000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\SERIAL_RX.vhd:44:7:44:16:@N:CD630:@XP_MSG">SERIAL_RX.vhd(44)</a><!@TM:1547223267> | Synthesizing work.serial_rx.rtl.
<a name=error8></a><font color=red>@E:<a href="@E:CD145:@XP_HELP">CD145</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\SERIAL_RX.vhd:49:2:49:13:@E:CD145:@XP_MSG">SERIAL_RX.vhd(49)</a><!@TM:1547223267> | Formal, "module_addr", and actual agree on type but not on size</font>
<a name=error9></a><font color=red>@E:<a href="@E:CD145:@XP_HELP">CD145</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LV_REGUL_Cntl.vhd:482:0:482:10:@E:CD145:@XP_MSG">TOP_LV_REGUL_Cntl.vhd(482)</a><!@TM:1547223267> | Formal, "module_addr", and actual agree on type but not on size</font>
@N:<a href="@N:CD232:@XP_HELP">CD232</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\SERIAL_RX.vhd:64:20:64:22:@N:CD232:@XP_MSG">SERIAL_RX.vhd(64)</a><!@TM:1547223267> | Using gray code encoding for type receive_states.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\IIR_FILT.vhd:32:7:32:15:@N:CD630:@XP_MSG">IIR_FILT.vhd(32)</a><!@TM:1547223267> | Synthesizing work.iir_filt.rtl.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\IIR_FILT.vhd:58:21:58:23:@N:CD233:@XP_MSG">IIR_FILT.vhd(58)</a><!@TM:1547223267> | Using sequential encoding for type threshold_state.
4 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 11 11:14:27 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 11 11:14:27 2019

###########################################################]

</pre></samp></body></html>
