# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench_router210/pynq_router_bench_router210.srcs/sources_1/bd/router210_bd/ip/router210_bd_axi_ic_imp_auto_pc_0/router210_bd_axi_ic_imp_auto_pc_0.xci
# IP: The module: 'router210_bd_axi_ic_imp_auto_pc_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench_router210/pynq_router_bench_router210.gen/sources_1/bd/router210_bd/ip/router210_bd_axi_ic_imp_auto_pc_0/router210_bd_axi_ic_imp_auto_pc_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'router210_bd_axi_ic_imp_auto_pc_0'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench_router210/pynq_router_bench_router210.srcs/sources_1/bd/router210_bd/ip/router210_bd_axi_ic_imp_auto_pc_0/router210_bd_axi_ic_imp_auto_pc_0.xci
# IP: The module: 'router210_bd_axi_ic_imp_auto_pc_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench_router210/pynq_router_bench_router210.gen/sources_1/bd/router210_bd/ip/router210_bd_axi_ic_imp_auto_pc_0/router210_bd_axi_ic_imp_auto_pc_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'router210_bd_axi_ic_imp_auto_pc_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
