Design Entry;HDL Check||(null)||Checking HDL syntax of 'Command_Decoder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'Command_Decoder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.||Top.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/74||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/76||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/78||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/80||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/82||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd'.||Top.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/84||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/86||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/88||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.||Top.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/90||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/92||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/94||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/96||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/98||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/100||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/102||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/104||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/106||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/108||null;null
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/144||polarfire_syn_comps.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/20
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/146||polarfire_syn_comps.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/60
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/148||polarfire_syn_comps.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/87
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/150||polarfire_syn_comps.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/117
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/152||polarfire_syn_comps.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/167
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/154||polarfire_syn_comps.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/212
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/156||polarfire_syn_comps.v(231);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/231
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/158||polarfire_syn_comps.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/160||polarfire_syn_comps.v(334);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/334
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/162||polarfire_syn_comps.v(656);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/656
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/164||polarfire_syn_comps.v(760);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/760
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/166||polarfire_syn_comps.v(794);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/794
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/168||polarfire_syn_comps.v(1058);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1058
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/170||polarfire_syn_comps.v(1368);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1368
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/172||polarfire_syn_comps.v(1395);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1395
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/174||polarfire_syn_comps.v(1440);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1440
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/176||polarfire_syn_comps.v(1473);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1473
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/178||polarfire_syn_comps.v(1491);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1491
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/180||polarfire_syn_comps.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1517
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/182||polarfire_syn_comps.v(1558);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1558
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/184||polarfire_syn_comps.v(1580);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1580
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/186||polarfire_syn_comps.v(1598);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1598
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/188||polarfire_syn_comps.v(1615);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1615
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/190||polarfire_syn_comps.v(1634);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1634
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/192||polarfire_syn_comps.v(1651);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1651
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/194||polarfire_syn_comps.v(1680);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1680
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/196||polarfire_syn_comps.v(1711);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1711
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/198||polarfire_syn_comps.v(1801);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1801
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/200||polarfire_syn_comps.v(2025);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2025
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/202||polarfire_syn_comps.v(2186);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2186
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/204||polarfire_syn_comps.v(2202);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2202
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/206||polarfire_syn_comps.v(2218);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2218
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/208||polarfire_syn_comps.v(2234);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2234
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/210||polarfire_syn_comps.v(2266);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2266
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/212||polarfire_syn_comps.v(2647);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2647
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/214||polarfire_syn_comps.v(3660);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3660
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/216||polarfire_syn_comps.v(3731);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3731
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/218||polarfire_syn_comps.v(3860);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3860
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/220||polarfire_syn_comps.v(3878);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3878
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/222||polarfire_syn_comps.v(3895);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3895
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/224||polarfire_syn_comps.v(3910);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3910
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/226||polarfire_syn_comps.v(3925);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3925
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/228||polarfire_syn_comps.v(3952);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3952
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/230||polarfire_syn_comps.v(4064);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4064
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/232||polarfire_syn_comps.v(4095);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4095
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/234||polarfire_syn_comps.v(4141);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4141
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/236||polarfire_syn_comps.v(4251);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4251
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/238||polarfire_syn_comps.v(4435);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4435
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/240||polarfire_syn_comps.v(4476);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4476
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/242||polarfire_syn_comps.v(4502);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4502
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/244||polarfire_syn_comps.v(4519);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4519
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/246||polarfire_syn_comps.v(4596);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4596
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/248||polarfire_syn_comps.v(5360);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5360
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/250||polarfire_syn_comps.v(6170);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6170
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/252||polarfire_syn_comps.v(6279);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6279
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/254||polarfire_syn_comps.v(6317);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6317
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/256||polarfire_syn_comps.v(6390);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6390
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/258||polarfire_syn_comps.v(7279);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7279
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/260||polarfire_syn_comps.v(8336);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8336
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/262||polarfire_syn_comps.v(9295);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9295
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/264||polarfire_syn_comps.v(10031);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10031
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/266||polarfire_syn_comps.v(10746);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10746
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/268||polarfire_syn_comps.v(10780);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10780
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/270||polarfire_syn_comps.v(10816);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10816
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/272||polarfire_syn_comps.v(10863);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10863
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/274||polarfire_syn_comps.v(10897);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10897
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/276||polarfire_syn_comps.v(11763);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11763
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/278||polarfire_syn_comps.v(12806);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12806
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/280||polarfire_syn_comps.v(12818);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12818
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/282||polarfire_syn_comps.v(12829);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12829
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/284||polarfire_syn_comps.v(12842);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12842
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive history. Verify the correct directive name.||Top.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/287||polarfire_syn_comps.v(12848);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12848
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive name. Verify the correct directive name.||Top.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/397||fifo_256x8_54sxa.v(51);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v'/linenumber/51
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/457||polarfire_syn_comps.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/20
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/459||polarfire_syn_comps.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/60
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/461||polarfire_syn_comps.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/87
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/463||polarfire_syn_comps.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/117
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/465||polarfire_syn_comps.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/167
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/467||polarfire_syn_comps.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/212
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/469||polarfire_syn_comps.v(231);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/231
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/471||polarfire_syn_comps.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/473||polarfire_syn_comps.v(334);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/334
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/475||polarfire_syn_comps.v(656);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/656
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/477||polarfire_syn_comps.v(760);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/760
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/479||polarfire_syn_comps.v(794);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/794
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/481||polarfire_syn_comps.v(1058);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1058
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/483||polarfire_syn_comps.v(1368);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1368
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/485||polarfire_syn_comps.v(1395);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1395
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/487||polarfire_syn_comps.v(1440);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1440
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/489||polarfire_syn_comps.v(1473);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1473
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/491||polarfire_syn_comps.v(1491);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1491
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/493||polarfire_syn_comps.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1517
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/495||polarfire_syn_comps.v(1558);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1558
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/497||polarfire_syn_comps.v(1580);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1580
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/499||polarfire_syn_comps.v(1598);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1598
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/501||polarfire_syn_comps.v(1615);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1615
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/503||polarfire_syn_comps.v(1634);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1634
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/505||polarfire_syn_comps.v(1651);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1651
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/507||polarfire_syn_comps.v(1680);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1680
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/509||polarfire_syn_comps.v(1711);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1711
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/511||polarfire_syn_comps.v(1801);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1801
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/513||polarfire_syn_comps.v(2025);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2025
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/515||polarfire_syn_comps.v(2186);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2186
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/517||polarfire_syn_comps.v(2202);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2202
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/519||polarfire_syn_comps.v(2218);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2218
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/521||polarfire_syn_comps.v(2234);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2234
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/523||polarfire_syn_comps.v(2266);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2266
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/525||polarfire_syn_comps.v(2647);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2647
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/527||polarfire_syn_comps.v(3660);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3660
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/529||polarfire_syn_comps.v(3731);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3731
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/531||polarfire_syn_comps.v(3860);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3860
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/533||polarfire_syn_comps.v(3878);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3878
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/535||polarfire_syn_comps.v(3895);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3895
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/537||polarfire_syn_comps.v(3910);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3910
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/539||polarfire_syn_comps.v(3925);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3925
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/541||polarfire_syn_comps.v(3952);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3952
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/543||polarfire_syn_comps.v(4064);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4064
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/545||polarfire_syn_comps.v(4095);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4095
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/547||polarfire_syn_comps.v(4141);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4141
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/549||polarfire_syn_comps.v(4251);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4251
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/551||polarfire_syn_comps.v(4435);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4435
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/553||polarfire_syn_comps.v(4476);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4476
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/555||polarfire_syn_comps.v(4502);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4502
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/557||polarfire_syn_comps.v(4519);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4519
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/559||polarfire_syn_comps.v(4596);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4596
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/561||polarfire_syn_comps.v(5360);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5360
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/563||polarfire_syn_comps.v(6170);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6170
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/565||polarfire_syn_comps.v(6279);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6279
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/567||polarfire_syn_comps.v(6317);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6317
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/569||polarfire_syn_comps.v(6390);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6390
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/571||polarfire_syn_comps.v(7279);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7279
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/573||polarfire_syn_comps.v(8336);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8336
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/575||polarfire_syn_comps.v(9295);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9295
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/577||polarfire_syn_comps.v(10031);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10031
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/579||polarfire_syn_comps.v(10746);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10746
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/581||polarfire_syn_comps.v(10780);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10780
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/583||polarfire_syn_comps.v(10816);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10816
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/585||polarfire_syn_comps.v(10863);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10863
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/587||polarfire_syn_comps.v(10897);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10897
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/589||polarfire_syn_comps.v(11763);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11763
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/591||polarfire_syn_comps.v(12806);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12806
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/593||polarfire_syn_comps.v(12818);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12818
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/595||polarfire_syn_comps.v(12829);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12829
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/597||polarfire_syn_comps.v(12842);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12842
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive history. Verify the correct directive name.||Top.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/600||polarfire_syn_comps.v(12848);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12848
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive name. Verify the correct directive name.||Top.srr(710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/710||fifo_256x8_54sxa.v(51);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v'/linenumber/51
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/756||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG168||@W:Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/762||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG168||@W:Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/763||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG168||@W:Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/764||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG168||@W:Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/765||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG168||@W:Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/766||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG794||@N: Using module Synchronizer from library work||Top.srr(774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/774||Clock_Reset.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\Clock_Reset\Clock_Reset.v'/linenumber/124
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/814||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_assert, as there is no assignment to it.||Top.srr(849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/849||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||Top.srr(850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/850||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire fulli_assert, as there is no assignment to it.||Top.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/851||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire fulli_deassert, as there is no assignment to it.||Top.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/852||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/853||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/854||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire EMPTY2, as it has the load but no drivers.||Top.srr(869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/869||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/870||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/871||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/872||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/873||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/874||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/875||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/876||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/877||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/878||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/879||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/880||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/881||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/882||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/883||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/884||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/885||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/886||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/927||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_assert, as there is no assignment to it.||Top.srr(962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/962||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||Top.srr(963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/963||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire fulli_assert, as there is no assignment to it.||Top.srr(964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/964||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire fulli_deassert, as there is no assignment to it.||Top.srr(965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/965||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/966||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/967||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire EMPTY2, as it has the load but no drivers.||Top.srr(981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/981||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/982||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/983||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/984||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/985||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/986||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/987||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/988||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/989||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/990||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/991||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/992||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/993||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/994||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/995||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/996||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/997||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/998||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG794||@N: Using module SPI_interface from library work||Top.srr(1001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1001||SPI_LMX.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\SPI_LMX\SPI_LMX.v'/linenumber/96
Implementation;Synthesis||CG794||@N: Using module spi_master from library work||Top.srr(1002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1002||SPI_LMX.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\SPI_LMX\SPI_LMX.v'/linenumber/117
Implementation;Synthesis||CG794||@N: Using module ADI_SPI from library work||Top.srr(1004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1004||Controler.v(492);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/492
Implementation;Synthesis||CG794||@N: Using module Answer_Encoder from library work||Top.srr(1005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1005||Controler.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/528
Implementation;Synthesis||CG794||@N: Using module Command_Decoder from library work||Top.srr(1006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1006||Controler.v(553);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/553
Implementation;Synthesis||CG794||@N: Using module Communication_ANW_MUX from library work||Top.srr(1007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1007||Controler.v(614);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/614
Implementation;Synthesis||CG794||@N: Using module Communication_CMD_MUX from library work||Top.srr(1008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1008||Controler.v(635);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/635
Implementation;Synthesis||CG794||@N: Using module gpio_controler from library work||Top.srr(1009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1009||Controler.v(684);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/684
Implementation;Synthesis||CG794||@N: Using module REGISTERS from library work||Top.srr(1010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1010||Controler.v(701);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/701
Implementation;Synthesis||CG794||@N: Using module Reset_Controler from library work||Top.srr(1011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1011||Controler.v(716);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/716
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1099||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire almostemptyi_fwft, as it has the load but no drivers.||Top.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1100||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1101||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1102||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1103||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1104||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire EMPTY2, as there is no assignment to it.||Top.srr(1118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1118||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1119||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(1120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1120||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1121||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(1122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1122||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1123||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(1124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1124||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1125||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1126||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(1127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1127||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1128||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(1129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1129||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(1130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1130||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1131||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1132||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1133||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1134||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1135||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1136||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1137||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1183||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1218||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1236||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1237||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1238||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1239||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1240||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1254||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1255||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1256||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1257||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1258||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1259||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1260||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1261||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1262||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1263||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1264||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG794||@N: Using module Trigger_Unit from library work||Top.srr(1267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1267||Input_Data_Part.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\work\Input_Data_Part\Input_Data_Part.v'/linenumber/180
Implementation;Synthesis||CG794||@N: Using module Sample_RAM_Block_Decoder from library work||Top.srr(1273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1273||Sample_RAM_Block.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v'/linenumber/207
Implementation;Synthesis||CG794||@N: Using module Sample_RAM_Block_MUX from library work||Top.srr(1274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1274||Sample_RAM_Block.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v'/linenumber/215
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1314||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1349||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1367||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1368||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1369||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1370||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1371||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1385||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1386||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1387||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1388||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1389||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1390||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1391||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1392||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1393||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1394||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1395||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG794||@N: Using module Trigger_Control from library work||Top.srr(1398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1398||Trigger_Top_Part.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/137
Implementation;Synthesis||CG794||@N: Using module Trigger_Main from library work||Top.srr(1399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1399||Trigger_Top_Part.v(158);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/158
Implementation;Synthesis||CG794||@N: Using module Communication_Builder from library work||Top.srr(1401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1401||Data_Block.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/185
Implementation;Synthesis||CG794||@N: Using module FIFOs_Reader from library work||Top.srr(1402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1402||Data_Block.v(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/253
Implementation;Synthesis||CG794||@N: Using module Test_Generator from library work||Top.srr(1403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1403||Data_Block.v(361);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/361
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1493||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1494||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1495||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1496||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1514||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1515||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1516||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1517||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1518||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1532||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1533||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1534||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1535||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(1536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1536||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1537||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1538||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1539||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1540||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1541||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1542||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1543||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1544||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1585||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1620||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1638||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1639||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1640||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1641||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1642||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1656||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1657||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1658||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1659||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1662||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1663||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||Top.srr(1682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1682||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||Top.srr(1683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1683||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1706||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG794||@N: Using module Communication_TX_Arbiter2 from library work||Top.srr(1710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1710||UART_Protocol.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/133
Implementation;Synthesis||CG794||@N: Using module mko from library work||Top.srr(1711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1711||UART_Protocol.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/234
Implementation;Synthesis||CG794||@N: Using module UART_RX_Protocol from library work||Top.srr(1712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1712||UART_Protocol.v(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/253
Implementation;Synthesis||CG794||@N: Using module UART_TX_Protocol from library work||Top.srr(1713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1713||UART_Protocol.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/269
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1801||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1802||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1820||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(1834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1834||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1835||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1836||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1837||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1926||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire almostemptyi_fwft, as it has the load but no drivers.||Top.srr(1927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1927||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(1928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1928||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1929||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(1943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1943||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1944||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1945||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1946||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/1987||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2040||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(2052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2052||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2053||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2054||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2055||Top.v(757);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/757
Implementation;Synthesis||CG794||@N: Using module ft601_fifo_interface from library work||Top.srr(2056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2056||USB_3_Protocol.v(243);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/243
Implementation;Synthesis||CG794||@N: Using module ftdi_to_fifo_interface from library work||Top.srr(2057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2057||USB_3_Protocol.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/265
Implementation;Synthesis||CG794||@N: Using module Communication_Switch from library work||Top.srr(2058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2058||Top.v(494);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/494
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(2070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2070||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.||Top.srr(2072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2072||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(2074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2074||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(2076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2076||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(2078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2078||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(2080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2080||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(2082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2082||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(2084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2084||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(2086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2086||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(2088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2088||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(2090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2090||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(2092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2092||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(2094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2094||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(2096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2096||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(2098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2098||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd'.||Top.srr(2100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2100||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(2102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2102||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(2104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2104||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.||Top.srr(2106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2106||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(2108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2108||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(2110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2110||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(2112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2112||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(2114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2114||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(2116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2116||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(2118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2118||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(2120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2120||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(2122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2122||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(2124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2124||null;null
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_switch.rtl.||Top.srr(2126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2126||Communication_Switch.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2127||Communication_Switch.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/174
Implementation;Synthesis||CD638||@W:Signal data_valid is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(2128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2128||Communication_Switch.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/59
Implementation;Synthesis||CD630||@N: Synthesizing work.ftdi_to_fifo_interface.rtl.||Top.srr(2132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2132||ftdi_to_fifo_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ftdi_to_fifo_interface.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.ft601_fifo_interface.rtl_ft601_fifo_interface.||Top.srr(2136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2136||ft601_fifo_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2137||ft601_fifo_interface.vhd(483);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/483
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_tx_protocol.rtl.||Top.srr(2141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2141||UART_TX_Protocol.vhd(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/7
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2142||UART_TX_Protocol.vhd(269);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/269
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_rx_protocol.rtl.||Top.srr(2146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2146||UART_RX_Protocol.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2147||UART_RX_Protocol.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/323
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2148||UART_RX_Protocol.vhd(481);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/481
Implementation;Synthesis||CD630||@N: Synthesizing work.mko.rtl.||Top.srr(2153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2153||mko.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_tx_arbiter2.rtl.||Top.srr(2157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2157||Communication_TX_Arbiter2.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2158||Communication_TX_Arbiter2.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/151
Implementation;Synthesis||CD630||@N: Synthesizing work.test_generator.rtl.||Top.srr(2162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2162||Test_Generator.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.fifos_reader.rtl.||Top.srr(2166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2166||FIFOs_Reader.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2167||FIFOs_Reader.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/372
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2168||FIFOs_Reader.vhd(464);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/464
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(2171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2171||FIFOs_Reader.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/48
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_builder.rtl.||Top.srr(2173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2173||Communication_Builder.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/8
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(2174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2174||Communication_Builder.vhd(793);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/793
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(2175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2175||Communication_Builder.vhd(794);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/794
Implementation;Synthesis||CL240||@W:Signal Diag_3 is floating; a simulation mismatch is possible.||Top.srr(2178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2178||Communication_Builder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/36
Implementation;Synthesis||CL240||@W:Signal Diag_2 is floating; a simulation mismatch is possible.||Top.srr(2179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2179||Communication_Builder.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/35
Implementation;Synthesis||CL240||@W:Signal Diag_1 is floating; a simulation mismatch is possible.||Top.srr(2180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2180||Communication_Builder.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/34
Implementation;Synthesis||CL240||@W:Signal Diag_0 is floating; a simulation mismatch is possible.||Top.srr(2181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2181||Communication_Builder.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/33
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_main.rtl.||Top.srr(2183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2183||Trigger_Main.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_control.rtl.||Top.srr(2187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2187||Trigger_Control.vhd(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/9
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2188||Trigger_Control.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/195
Implementation;Synthesis||CD630||@N: Synthesizing work.sample_ram_block_mux.rtl.||Top.srr(2192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2192||Sample_RAM_Block_MUX.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_MUX.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2193||Sample_RAM_Block_MUX.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_MUX.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing work.sample_ram_block_decoder.rtl.||Top.srr(2197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2197||Sample_RAM_Block_Decoder.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2198||Sample_RAM_Block_Decoder.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/74
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_unit.rtl.||Top.srr(2205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2205||Trigger_Unit.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/6
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(2206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2206||Trigger_Unit.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/128
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(2207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2207||Trigger_Unit.vhd(131);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/131
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(2208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2208||Trigger_Unit.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/134
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(2209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2209||Trigger_Unit.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/144
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(2210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2210||Trigger_Unit.vhd(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/147
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(2211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2211||Trigger_Unit.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/150
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(2212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2212||Trigger_Unit.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/160
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(2213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2213||Trigger_Unit.vhd(163);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/163
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(2214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2214||Trigger_Unit.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing work.reset_controler.rtl.||Top.srr(2218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2218||Reset_Controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2219||Reset_Controler.vhd(206);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/206
Implementation;Synthesis||CD638||@W:Signal internal_write_signal is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(2220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2220||Reset_Controler.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/75
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(2223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2223||Reset_Controler.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.registers.rtl.||Top.srr(2225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2225||REGISTERS.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2226||REGISTERS.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/133
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(2229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2229||REGISTERS.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/19
Implementation;Synthesis||CD630||@N: Synthesizing work.gpio_controler.rtl.||Top.srr(2231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2231||gpio_controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2232||gpio_controler.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/183
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(2235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2235||gpio_controler.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/22
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_cmd_mux.rtl.||Top.srr(2237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2237||Communication_CMD_MUX.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/5
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_anw_mux.rtl.||Top.srr(2241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2241||Communication_ANW_MUX.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/5
Implementation;Synthesis||CD630||@N: Synthesizing work.command_decoder.rtl.||Top.srr(2245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2245||Command_Decoder.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/8
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2246||Command_Decoder.vhd(380);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/380
Implementation;Synthesis||CD630||@N: Synthesizing work.answer_encoder.rtl.||Top.srr(2250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2250||Answer_Encoder.vhd(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/9
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2251||Answer_Encoder.vhd(189);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/189
Implementation;Synthesis||CD434||@W:Signal cd_cmd_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(2252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2252||Answer_Encoder.vhd(263);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/263
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(2253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2253||Answer_Encoder.vhd(263);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/263
Implementation;Synthesis||CG290||@W:Referenced variable comsw_rx_data is not in sensitivity list.||Top.srr(2254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2254||Answer_Encoder.vhd(335);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/335
Implementation;Synthesis||CG290||@W:Referenced variable gpio_rx_data is not in sensitivity list.||Top.srr(2255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2255||Answer_Encoder.vhd(328);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/328
Implementation;Synthesis||CG290||@W:Referenced variable lmx2spi_rx_data is not in sensitivity list.||Top.srr(2256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2256||Answer_Encoder.vhd(314);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/314
Implementation;Synthesis||CG290||@W:Referenced variable lmx1spi_rx_data is not in sensitivity list.||Top.srr(2257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2257||Answer_Encoder.vhd(307);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/307
Implementation;Synthesis||CG290||@W:Referenced variable hmcspi_rx_data is not in sensitivity list.||Top.srr(2258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2258||Answer_Encoder.vhd(300);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/300
Implementation;Synthesis||CD630||@N: Synthesizing work.adi_spi.rtl.||Top.srr(2262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2262||ADI_SPI.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_master.behavioural.||Top.srr(2268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2268||spi_master.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_interface.rtl.||Top.srr(2274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2274||SPI_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_interface.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.synchronizer.arch.||Top.srr(2278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2278||Synchronizer.vhd(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/4
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(2386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2386||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.||Top.srr(2387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2387||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(2388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2388||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(2389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2389||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(2390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2390||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(2391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2391||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(2392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2392||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(2393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2393||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(2394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2394||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(2395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2395||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(2396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2396||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(2397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2397||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(2398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2398||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(2399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2399||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(2400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2400||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd'.||Top.srr(2401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2401||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(2402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2402||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(2403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2403||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.||Top.srr(2404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2404||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(2405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2405||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(2406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2406||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(2407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2407||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(2408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2408||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(2409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2409||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(2410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2410||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(2411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2411||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(2412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2412||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(2413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2413||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(2415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2415||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2452||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2454||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2456||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2458||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2460||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2462||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2464||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2466||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2468||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2470||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2472||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2474||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2476||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2478||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2480||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2482||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2484||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2486||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2488||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2490||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2492||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2494||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2496||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2498||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2500||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2502||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2504||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2506||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2508||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2510||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2512||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2514||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2516||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2518||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2520||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2522||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2524||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2526||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2528||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2530||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2532||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2534||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2536||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2538||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2540||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2542||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2544||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2546||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2548||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2550||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2552||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2554||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2556||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2558||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2560||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2562||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2564||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2566||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2568||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2570||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2572||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2574||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2576||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2578||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2580||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2582||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2584||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2586||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2588||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2590||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2592||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2764||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2766||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2768||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2770||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2772||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2774||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2776||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2778||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2780||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2782||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2784||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2786||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2788||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2790||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2792||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2794||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2796||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2798||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2800||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2802||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2804||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2806||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2808||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2810||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2812||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2814||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2816||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2818||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2820||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2822||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2824||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2826||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2828||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2830||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2832||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2834||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2836||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2838||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2840||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2842||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2844||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2846||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2848||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2850||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2852||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2854||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2856||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2858||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2860||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2862||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2864||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2866||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2868||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2870||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2872||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2874||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2876||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2878||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2880||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2882||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2884||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2886||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2888||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2890||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2892||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2894||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2896||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2898||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2900||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2902||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(2904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/2904||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(3072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3072||PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v'/linenumber/41
Implementation;Synthesis||CG168||@W:Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(3088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3088||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(3089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3089||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(3090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3090||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(3091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3091||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(3092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3092||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG794||@N: Using module Synchronizer from library work||Top.srr(3112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3112||Clock_Reset.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\Clock_Reset\Clock_Reset.v'/linenumber/124
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(3154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3154||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_assert, as there is no assignment to it.||Top.srr(3189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3189||corefifo_sync_scntr.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/170
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||Top.srr(3190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3190||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis||CG360||@W:Removing wire fulli_assert, as there is no assignment to it.||Top.srr(3191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3191||corefifo_sync_scntr.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/172
Implementation;Synthesis||CG360||@W:Removing wire fulli_deassert, as there is no assignment to it.||Top.srr(3192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3192||corefifo_sync_scntr.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/173
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(3193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3193||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(3194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3194||corefifo_sync_scntr.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/182
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(3196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3196||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(3197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3197||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(3198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3198||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(3199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3199||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(3200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3200||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||Top.srr(3201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3201||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(3202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3202||corefifo_sync_scntr.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/392
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(3203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3203||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(3204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3204||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||Top.srr(3205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3205||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||Top.srr(3206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3206||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(3207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3207||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||Top.srr(3208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3208||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(3209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3209||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(3210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3210||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3231||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3232||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3233||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3234||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire EMPTY2, as it has the load but no drivers.||Top.srr(3236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3236||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(3237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3237||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(3238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3238||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(3239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3239||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(3240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3240||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(3241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3241||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(3242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3242||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(3243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3243||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(3244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3244||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(3245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3245||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(3246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3246||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(3247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3247||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(3248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3248||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(3249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3249||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(3250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3250||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(3251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3251||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(3252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3252||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(3253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3253||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(3255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3255||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(3256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3256||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(3257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3257||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(3258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3258||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(3259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3259||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(3260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3260||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(3261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3261||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(3262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3262||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(3263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3263||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(3264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3264||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(3265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3265||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(3266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3266||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(3267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3267||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(3268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3268||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(3269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3269||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(3270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3270||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(3271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3271||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(3315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3315||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_assert, as there is no assignment to it.||Top.srr(3350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3350||corefifo_sync_scntr.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/170
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||Top.srr(3351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3351||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis||CG360||@W:Removing wire fulli_assert, as there is no assignment to it.||Top.srr(3352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3352||corefifo_sync_scntr.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/172
Implementation;Synthesis||CG360||@W:Removing wire fulli_deassert, as there is no assignment to it.||Top.srr(3353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3353||corefifo_sync_scntr.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/173
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(3354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3354||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(3355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3355||corefifo_sync_scntr.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/182
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(3357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3357||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(3358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3358||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(3359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3359||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(3360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3360||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(3361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3361||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||Top.srr(3362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3362||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(3363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3363||corefifo_sync_scntr.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/392
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(3364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3364||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(3365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3365||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||Top.srr(3366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3366||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||Top.srr(3367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3367||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(3368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3368||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||Top.srr(3369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3369||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(3370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3370||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(3371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3371||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3389||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3390||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3391||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3392||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire EMPTY2, as it has the load but no drivers.||Top.srr(3394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3394||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(3395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3395||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(3396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3396||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(3397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3397||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(3398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3398||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(3399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3399||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(3400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3400||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(3401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3401||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(3402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3402||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(3403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3403||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(3404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3404||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(3405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3405||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(3406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3406||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(3407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3407||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(3408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3408||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(3409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3409||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(3410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3410||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(3411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3411||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(3413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3413||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(3414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3414||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(3415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3415||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(3416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3416||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(3417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3417||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(3418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3418||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(3419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3419||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(3420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3420||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(3421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3421||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(3422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3422||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(3423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3423||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(3424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3424||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(3425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3425||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(3426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3426||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(3427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3427||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(3428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3428||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(3429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3429||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG794||@N: Using module SPI_interface from library work||Top.srr(3435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3435||SPI_LMX.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\SPI_LMX\SPI_LMX.v'/linenumber/96
Implementation;Synthesis||CG794||@N: Using module spi_master from library work||Top.srr(3436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3436||SPI_LMX.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\SPI_LMX\SPI_LMX.v'/linenumber/117
Implementation;Synthesis||CG794||@N: Using module ADI_SPI from library work||Top.srr(3440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3440||Controler.v(492);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/492
Implementation;Synthesis||CG794||@N: Using module Answer_Encoder from library work||Top.srr(3441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3441||Controler.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/528
Implementation;Synthesis||CG794||@N: Using module Command_Decoder from library work||Top.srr(3442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3442||Controler.v(553);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/553
Implementation;Synthesis||CG794||@N: Using module Communication_ANW_MUX from library work||Top.srr(3443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3443||Controler.v(614);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/614
Implementation;Synthesis||CG794||@N: Using module Communication_CMD_MUX from library work||Top.srr(3444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3444||Controler.v(635);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/635
Implementation;Synthesis||CG794||@N: Using module gpio_controler from library work||Top.srr(3445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3445||Controler.v(684);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/684
Implementation;Synthesis||CG794||@N: Using module REGISTERS from library work||Top.srr(3446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3446||Controler.v(701);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/701
Implementation;Synthesis||CG794||@N: Using module Reset_Controler from library work||Top.srr(3447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3447||Controler.v(716);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/716
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(3541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3541||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG184||@W:Removing wire almostemptyi_fwft, as it has the load but no drivers.||Top.srr(3542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3542||corefifo_async.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/208
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(3543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3543||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(3544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3544||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(3545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3545||corefifo_async.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/217
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(3546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3546||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(3548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3548||corefifo_async.v(562);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/562
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(3549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3549||corefifo_async.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/547
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.empty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(3550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3550||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(3551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3551||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(3552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3552||corefifo_async.v(701);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/701
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_gray_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(3553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3553||corefifo_async.v(701);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/701
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(3554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3554||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(3555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3555||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(3556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3556||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.||Top.srr(3557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3557||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(3558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3558||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.||Top.srr(3559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3559||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(3560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3560||corefifo_async.v(572);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/572
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(3561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3561||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(3562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3562||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(3563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3563||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.||Top.srr(3564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3564||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3565||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3566||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3567||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3568||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3569||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3570||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3571||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3572||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3573||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3574||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3575||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3576||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3577||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3578||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3579||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3580||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3581||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3582||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3583||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3584||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3585||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3586||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rdcnt_r[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(3587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3587||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.wrcnt_r[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(3588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3588||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3606||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3607||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3608||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3609||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire EMPTY2, as there is no assignment to it.||Top.srr(3611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3611||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(3612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3612||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(3613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3613||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(3614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3614||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(3615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3615||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(3616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3616||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(3617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3617||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(3618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3618||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(3619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3619||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(3620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3620||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(3621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3621||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(3622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3622||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(3623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3623||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(3624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3624||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(3625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3625||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(3626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3626||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(3627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3627||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(3628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3628||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(3629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3629||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(3630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3630||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[31:0]. Make sure that there are no unused intermediate registers.||Top.srr(3632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3632||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[31:0]. Make sure that there are no unused intermediate registers.||Top.srr(3633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3633||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(3634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3634||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(3635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3635||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(3636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3636||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(3637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3637||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(3638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3638||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(3639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3639||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[31:0]. Make sure that there are no unused intermediate registers.||Top.srr(3640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3640||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[31:0]. Make sure that there are no unused intermediate registers.||Top.srr(3641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3641||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[31:0]. Make sure that there are no unused intermediate registers.||Top.srr(3642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3642||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[31:0]. Make sure that there are no unused intermediate registers.||Top.srr(3643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3643||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(3644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3644||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(3645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3645||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(3646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3646||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(3647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3647||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(3648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3648||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(3707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3707||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(3742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3742||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(3744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3744||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(3745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3745||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(3746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3746||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(3747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3747||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(3748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3748||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[14:0]. Make sure that there are no unused intermediate registers.||Top.srr(3749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3749||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(3750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3750||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(3751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3751||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(3752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3752||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(3753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3753||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.||Top.srr(3754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3754||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[14:0] assign 0, register removed by optimization.||Top.srr(3755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3755||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(3774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3774||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(3775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3775||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(3776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3776||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(3777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3777||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(3778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3778||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(3780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3780||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(3781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3781||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(3782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3782||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(3783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3783||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(3784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3784||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3802||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3803||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3804||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3805||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(3807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3807||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(3808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3808||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(3809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3809||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(3810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3810||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(3811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3811||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(3812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3812||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(3813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3813||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(3814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3814||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(3815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3815||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(3816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3816||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(3817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3817||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[15:0]. Make sure that there are no unused intermediate registers.||Top.srr(3819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3819||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[15:0]. Make sure that there are no unused intermediate registers.||Top.srr(3820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3820||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(3821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3821||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(3822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3822||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(3823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3823||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(3824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3824||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CG794||@N: Using module Trigger_Unit from library work||Top.srr(3832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3832||Input_Data_Part.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\work\Input_Data_Part\Input_Data_Part.v'/linenumber/180
Implementation;Synthesis||CG794||@N: Using module Sample_RAM_Block_Decoder from library work||Top.srr(3848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3848||Sample_RAM_Block.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v'/linenumber/207
Implementation;Synthesis||CG794||@N: Using module Sample_RAM_Block_MUX from library work||Top.srr(3849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3849||Sample_RAM_Block.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v'/linenumber/215
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(3891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3891||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(3926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3926||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(3928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3928||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(3929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3929||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(3930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3930||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.||Top.srr(3931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3931||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[14:0] assign 0, register removed by optimization.||Top.srr(3932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3932||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(3951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3951||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(3952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3952||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(3953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3953||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(3954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3954||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(3955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3955||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3974||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3975||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3976||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3977||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(3979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3979||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(3980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3980||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(3981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3981||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(3982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3982||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(3983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3983||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(3984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3984||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(3985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3985||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(3986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3986||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(3987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3987||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(3988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3988||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(3989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3989||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CG794||@N: Using module Trigger_Control from library work||Top.srr(3996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3996||Trigger_Top_Part.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/137
Implementation;Synthesis||CG794||@N: Using module Trigger_Main from library work||Top.srr(3997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/3997||Trigger_Top_Part.v(158);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/158
Implementation;Synthesis||CG794||@N: Using module Communication_Builder from library work||Top.srr(4001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4001||Data_Block.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/185
Implementation;Synthesis||CG794||@N: Using module FIFOs_Reader from library work||Top.srr(4002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4002||Data_Block.v(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/253
Implementation;Synthesis||CG794||@N: Using module Test_Generator from library work||Top.srr(4003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4003||Data_Block.v(361);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/361
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4103||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4104||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(4105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4105||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4106||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4108||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4109||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(4110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4110||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(4111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4111||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4112||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4113||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4114||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4115||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4116||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4117||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4118||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4119||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4120||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4121||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4122||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4123||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4124||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4125||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4126||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4127||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4128||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4129||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4130||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4131||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4132||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4133||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4152||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4153||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(4154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4154||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4155||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4156||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4175||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4176||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4177||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4178||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(4180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4180||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(4181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4181||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4182||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(4183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4183||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(4184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4184||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(4185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4185||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(4186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4186||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4187||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4188||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4189||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4190||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(4191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4191||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(4192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4192||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(4237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4237||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(4272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4272||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(4274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4274||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(4275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4275||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(4276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4276||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[8:0] assign 0, register removed by optimization.||Top.srr(4277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4277||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[8:0] assign 0, register removed by optimization.||Top.srr(4278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4278||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4297||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4298||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(4299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4299||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4300||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4301||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4320||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4321||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4322||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4323||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(4325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4325||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(4326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4326||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(4327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4327||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(4328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4328||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4331||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4332||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||Top.srr(4357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4357||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||Top.srr(4358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4358||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4361||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(4375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4375||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4387||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis||CG794||@N: Using module Communication_TX_Arbiter2 from library work||Top.srr(4397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4397||UART_Protocol.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/133
Implementation;Synthesis||CG794||@N: Using module mko from library work||Top.srr(4398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4398||UART_Protocol.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/234
Implementation;Synthesis||CG794||@N: Using module UART_RX_Protocol from library work||Top.srr(4399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4399||UART_Protocol.v(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/253
Implementation;Synthesis||CG794||@N: Using module UART_TX_Protocol from library work||Top.srr(4400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4400||UART_Protocol.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/269
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4494||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4495||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4497||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4498||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(4499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4499||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(4500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4500||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(4501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4501||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4502||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4503||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4504||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4505||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4506||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4507||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4508||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4509||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4510||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4511||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4512||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4513||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4514||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4515||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4516||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4517||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4518||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4519||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4520||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4521||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4522||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4523||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4542||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4561||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4562||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4563||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4564||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(4566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4566||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(4567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4567||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4568||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4569||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4666||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG184||@W:Removing wire almostemptyi_fwft, as it has the load but no drivers.||Top.srr(4667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4667||corefifo_async.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/208
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(4668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4668||corefifo_async.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/217
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4669||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4671||corefifo_async.v(562);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/562
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4672||corefifo_async.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/547
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(4673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4673||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(4674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4674||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(4675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4675||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.||Top.srr(4676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4676||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4677||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4678||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4679||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4680||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4681||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4682||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4683||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4684||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4685||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4686||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4687||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4688||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4689||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4690||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4691||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4692||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4693||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4694||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4695||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4696||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4697||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4698||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4699||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4700||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4701||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4702||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4703||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4704||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4722||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4723||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4724||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4725||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(4727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4727||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(4728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4728||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4729||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4730||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(4775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4775||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(4811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4811||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(4812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4812||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(4813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4813||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(4814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4814||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(4815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4815||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4835||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4852||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4853||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4854||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4855||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(4857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4857||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(4858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4858||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4859||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4860||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG794||@N: Using module ft601_fifo_interface from library work||Top.srr(4865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4865||USB_3_Protocol.v(243);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/243
Implementation;Synthesis||CG794||@N: Using module ftdi_to_fifo_interface from library work||Top.srr(4866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4866||USB_3_Protocol.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/265
Implementation;Synthesis||CG794||@N: Using module Communication_Switch from library work||Top.srr(4869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4869||Top.v(494);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/494
Implementation;Synthesis||CL159||@N: Input BTN_2 is unused.||Top.srr(4873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4873||Top.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input BTN_3 is unused.||Top.srr(4874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4874||Top.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input BTN_4 is unused.||Top.srr(4875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4875||Top.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(4882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4882||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(4883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4883||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(4884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4884||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(4889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4889||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(4890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4890||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(4891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4891||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(4892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4892||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(4893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4893||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(4894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4894||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(4899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4899||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(4900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4900||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(4901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4901||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(4906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4906||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(4907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4907||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(4912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4912||corefifo_async.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(4919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4919||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(4920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4920||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(4925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4925||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(4926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4926||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(4931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4931||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(4932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4932||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(4933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4933||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(4934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4934||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(4935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4935||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(4936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4936||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(4945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4945||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(4946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4946||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||Top.srr(4957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4957||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||Top.srr(4966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4966||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input tx_dout_reg is unused.||Top.srr(4975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4975||Tx_async.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input fifo_empty is unused.||Top.srr(4976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4976||Tx_async.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input fifo_full is unused.||Top.srr(4977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4977||Tx_async.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/46
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||Top.srr(4980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4980||Clock_gen.v(51);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v'/linenumber/51
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(4985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4985||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(4986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4986||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(4987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4987||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(4992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4992||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(4993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4993||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(4994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4994||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(4995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4995||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(4996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4996||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(4997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/4997||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(5002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5002||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(5003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5003||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(5004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5004||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5009||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(5010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5010||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(5015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5015||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(5016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5016||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(5017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5017||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(5018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5018||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(5019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5019||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(5020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5020||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5029||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(5030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5030||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5043||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(5044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5044||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(5045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5045||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(5050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5050||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(5051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5051||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(5052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5052||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(5053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5053||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(5054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5054||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(5055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5055||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(5060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5060||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(5061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5061||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(5062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5062||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5079||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(5080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5080||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(5081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5081||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(5086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5086||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(5087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5087||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(5088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5088||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(5089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5089||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(5090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5090||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(5091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5091||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(5096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5096||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(5097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5097||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(5098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5098||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5113||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(5114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5114||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(5119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5119||corefifo_async.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5126||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(5127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5127||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5136||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(5137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5137||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(5138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5138||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(5143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5143||corefifo_sync_scntr.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input empty_top_fwft is unused.||Top.srr(5144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5144||corefifo_sync_scntr.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/103
Implementation;Synthesis||CL156||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||Top.srr(5147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5147||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(5148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5148||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(5149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5149||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(5150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5150||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5155||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(5156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5156||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(5157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5157||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(5164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5164||corefifo_sync_scntr.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input empty_top_fwft is unused.||Top.srr(5165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5165||corefifo_sync_scntr.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/103
Implementation;Synthesis||CL156||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||Top.srr(5168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5168||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(5169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5169||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(5170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5170||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||Top.srr(5203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5203||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(5249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5249||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.||Top.srr(5250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5250||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(5251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5251||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(5252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5252||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(5253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5253||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(5254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5254||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(5255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5255||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(5256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5256||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(5257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5257||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(5258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5258||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(5259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5259||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(5260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5260||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(5261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5261||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(5262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5262||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(5263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5263||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd'.||Top.srr(5264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5264||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(5265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5265||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(5266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5266||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.||Top.srr(5267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5267||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(5268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5268||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(5269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5269||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(5270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5270||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(5271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5271||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(5272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5272||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(5273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5273||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(5274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5274||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(5275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5275||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(5276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5276||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(5278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5278||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_switch.rtl.||Top.srr(5279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5279||Communication_Switch.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(5280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5280||Communication_Switch.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/51
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(5281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5281||Communication_Switch.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/174
Implementation;Synthesis||CD638||@W:Signal data_valid is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(5282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5282||Communication_Switch.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/59
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5285||Communication_Switch.vhd(194);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/194
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5286||Communication_Switch.vhd(194);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/194
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5287||Communication_Switch.vhd(194);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/194
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5288||Communication_Switch.vhd(194);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/194
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5289||Communication_Switch.vhd(194);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/194
Implementation;Synthesis||CL260||@W:Pruning register bit 14 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5290||Communication_Switch.vhd(194);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/194
Implementation;Synthesis||CL260||@W:Pruning register bit 12 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5291||Communication_Switch.vhd(194);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/194
Implementation;Synthesis||CL260||@W:Pruning register bit 10 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5292||Communication_Switch.vhd(194);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/194
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 4 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(5293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5293||Communication_Switch.vhd(194);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/194
Implementation;Synthesis||CD630||@N: Synthesizing work.ftdi_to_fifo_interface.rtl.||Top.srr(5295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5295||ftdi_to_fifo_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ftdi_to_fifo_interface.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.ft601_fifo_interface.rtl_ft601_fifo_interface.||Top.srr(5299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5299||ft601_fifo_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type states. For example, enumeration wait_0 is mapped to "100000000000".||Top.srr(5300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5300||ft601_fifo_interface.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/35
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(5301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5301||ft601_fifo_interface.vhd(483);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/483
Implementation;Synthesis||CD231||@N: Using onehot encoding for type states. For example, enumeration wait_0 is mapped to "100000000000".||Top.srr(5332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5332||ft601_fifo_interface.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/35
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_BE_cl_9(3). Make sure that there are no unused intermediate registers.||Top.srr(5341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5341||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_BE_cl_9(2). Make sure that there are no unused intermediate registers.||Top.srr(5342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5342||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_BE_cl_9(1). Make sure that there are no unused intermediate registers.||Top.srr(5343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5343||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_BE_cl_9(0). Make sure that there are no unused intermediate registers.||Top.srr(5344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5344||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(31). Make sure that there are no unused intermediate registers.||Top.srr(5345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5345||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(30). Make sure that there are no unused intermediate registers.||Top.srr(5346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5346||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(29). Make sure that there are no unused intermediate registers.||Top.srr(5347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5347||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(28). Make sure that there are no unused intermediate registers.||Top.srr(5348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5348||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(27). Make sure that there are no unused intermediate registers.||Top.srr(5349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5349||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(26). Make sure that there are no unused intermediate registers.||Top.srr(5350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5350||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(25). Make sure that there are no unused intermediate registers.||Top.srr(5351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5351||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(24). Make sure that there are no unused intermediate registers.||Top.srr(5352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5352||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(23). Make sure that there are no unused intermediate registers.||Top.srr(5353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5353||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(22). Make sure that there are no unused intermediate registers.||Top.srr(5354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5354||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(21). Make sure that there are no unused intermediate registers.||Top.srr(5355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5355||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(20). Make sure that there are no unused intermediate registers.||Top.srr(5356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5356||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(19). Make sure that there are no unused intermediate registers.||Top.srr(5357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5357||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(18). Make sure that there are no unused intermediate registers.||Top.srr(5358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5358||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(17). Make sure that there are no unused intermediate registers.||Top.srr(5359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5359||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(16). Make sure that there are no unused intermediate registers.||Top.srr(5360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5360||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(15). Make sure that there are no unused intermediate registers.||Top.srr(5361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5361||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(14). Make sure that there are no unused intermediate registers.||Top.srr(5362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5362||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(13). Make sure that there are no unused intermediate registers.||Top.srr(5363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5363||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(12). Make sure that there are no unused intermediate registers.||Top.srr(5364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5364||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(11). Make sure that there are no unused intermediate registers.||Top.srr(5365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5365||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(10). Make sure that there are no unused intermediate registers.||Top.srr(5366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5366||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(9). Make sure that there are no unused intermediate registers.||Top.srr(5367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5367||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(8). Make sure that there are no unused intermediate registers.||Top.srr(5368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5368||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(7). Make sure that there are no unused intermediate registers.||Top.srr(5369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5369||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(6). Make sure that there are no unused intermediate registers.||Top.srr(5370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5370||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(5). Make sure that there are no unused intermediate registers.||Top.srr(5371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5371||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(4). Make sure that there are no unused intermediate registers.||Top.srr(5372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5372||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(3). Make sure that there are no unused intermediate registers.||Top.srr(5373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5373||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(2). Make sure that there are no unused intermediate registers.||Top.srr(5374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5374||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(1). Make sure that there are no unused intermediate registers.||Top.srr(5375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5375||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(0). Make sure that there are no unused intermediate registers.||Top.srr(5376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5376||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_tx_protocol.rtl.||Top.srr(5378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5378||UART_TX_Protocol.vhd(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/7
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(5379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5379||UART_TX_Protocol.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/29
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(5380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5380||UART_TX_Protocol.vhd(269);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/269
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_rx_protocol.rtl.||Top.srr(5384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5384||UART_RX_Protocol.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(5385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5385||UART_RX_Protocol.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/36
Implementation;Synthesis||CD233||@N: Using sequential encoding for type detect_fsm_state.||Top.srr(5386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5386||UART_RX_Protocol.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/41
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(5387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5387||UART_RX_Protocol.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/323
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(5388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5388||UART_RX_Protocol.vhd(481);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/481
Implementation;Synthesis||CD630||@N: Synthesizing work.mko.rtl.||Top.srr(5393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5393||mko.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_tx_arbiter2.rtl.||Top.srr(5397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5397||Communication_TX_Arbiter2.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(5398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5398||Communication_TX_Arbiter2.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/34
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(5399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5399||Communication_TX_Arbiter2.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/151
Implementation;Synthesis||CD630||@N: Synthesizing work.test_generator.rtl.||Top.srr(5403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5403||Test_Generator.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.fifos_reader.rtl.||Top.srr(5407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5407||FIFOs_Reader.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000".||Top.srr(5408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5408||FIFOs_Reader.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/67
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(5409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5409||FIFOs_Reader.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/372
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(5410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5410||FIFOs_Reader.vhd(464);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/464
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(5413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5413||FIFOs_Reader.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/48
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_builder.rtl.||Top.srr(5415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5415||Communication_Builder.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(5416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5416||Communication_Builder.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/57
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(5417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5417||Communication_Builder.vhd(793);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/793
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(5418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5418||Communication_Builder.vhd(794);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/794
Implementation;Synthesis||CL240||@W:Signal Diag_3 is floating; a simulation mismatch is possible.||Top.srr(5421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5421||Communication_Builder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/36
Implementation;Synthesis||CL240||@W:Signal Diag_2 is floating; a simulation mismatch is possible.||Top.srr(5422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5422||Communication_Builder.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/35
Implementation;Synthesis||CL240||@W:Signal Diag_1 is floating; a simulation mismatch is possible.||Top.srr(5423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5423||Communication_Builder.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/34
Implementation;Synthesis||CL240||@W:Signal Diag_0 is floating; a simulation mismatch is possible.||Top.srr(5424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5424||Communication_Builder.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/33
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_3_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5425||Communication_Builder.vhd(694);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/694
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_2_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5426||Communication_Builder.vhd(694);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/694
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_1_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5427||Communication_Builder.vhd(694);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/694
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_0_4(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5428||Communication_Builder.vhd(694);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/694
Implementation;Synthesis||CL271||@W:Pruning unused bits 19 to 18 of Event_Start_ADDR_Buffer_4(19 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(5429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5429||Communication_Builder.vhd(669);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/669
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_main.rtl.||Top.srr(5431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5431||Trigger_Main.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/6
Implementation;Synthesis||CL111||@W:All reachable assignments to Event_Reserved_Bit are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5435||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit FIFO_Event_Data(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5436||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_End_Location(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5437||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_End_Location(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5438||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_End_Location(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5439||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_End_Location(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5440||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_Start_Location(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5441||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_Start_Location(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5442||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_Start_Location(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5443||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_Start_Location(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5444||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 3 of Event_Start_Location(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(5445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5445||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 3 of Event_End_Location(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(5446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5446||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of FIFO_Event_Data(17 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5447||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 0 of Last_TRG_Detect_Vector(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(5448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5448||Trigger_Main.vhd(102);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/102
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_control.rtl.||Top.srr(5450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5450||Trigger_Control.vhd(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/9
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(5451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5451||Trigger_Control.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/47
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(5452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5452||Trigger_Control.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/195
Implementation;Synthesis||CL111||@W:All reachable assignments to Control_Abort are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5457||Trigger_Control.vhd(391);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/391
Implementation;Synthesis||CD630||@N: Synthesizing work.sample_ram_block_mux.rtl.||Top.srr(5459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5459||Sample_RAM_Block_MUX.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_MUX.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(5460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5460||Sample_RAM_Block_MUX.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_MUX.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing work.sample_ram_block_decoder.rtl.||Top.srr(5464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5464||Sample_RAM_Block_Decoder.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(5465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5465||Sample_RAM_Block_Decoder.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/74
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_unit.rtl.||Top.srr(5472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5472||Trigger_Unit.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/6
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(5473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5473||Trigger_Unit.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/128
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(5474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5474||Trigger_Unit.vhd(131);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/131
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(5475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5475||Trigger_Unit.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/134
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(5476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5476||Trigger_Unit.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/144
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(5477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5477||Trigger_Unit.vhd(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/147
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(5478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5478||Trigger_Unit.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/150
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(5479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5479||Trigger_Unit.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/160
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(5480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5480||Trigger_Unit.vhd(163);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/163
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(5481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5481||Trigger_Unit.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing work.reset_controler.rtl.||Top.srr(5485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5485||Reset_Controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(5486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5486||Reset_Controler.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/69
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(5487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5487||Reset_Controler.vhd(206);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/206
Implementation;Synthesis||CD638||@W:Signal internal_write_signal is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(5488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5488||Reset_Controler.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/75
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(5491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5491||Reset_Controler.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.registers.rtl.||Top.srr(5493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5493||REGISTERS.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(5494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5494||REGISTERS.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/30
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(5495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5495||REGISTERS.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/133
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(5498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5498||REGISTERS.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/19
Implementation;Synthesis||CL134||@N: Found RAM memory, depth=256, width=8||Top.srr(5499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5499||REGISTERS.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing work.gpio_controler.rtl.||Top.srr(5501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5501||gpio_controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(5502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5502||gpio_controler.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/52
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(5503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5503||gpio_controler.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/183
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(5506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5506||gpio_controler.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/22
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_cmd_mux.rtl.||Top.srr(5510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5510||Communication_CMD_MUX.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/5
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(5511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5511||Communication_CMD_MUX.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_anw_mux.rtl.||Top.srr(5516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5516||Communication_ANW_MUX.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/5
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(5517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5517||Communication_ANW_MUX.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.command_decoder.rtl.||Top.srr(5521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5521||Command_Decoder.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000000".||Top.srr(5522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5522||Command_Decoder.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/104
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(5523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5523||Command_Decoder.vhd(380);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/380
Implementation;Synthesis||CL169||@W:Pruning unused register cmd_status_comm_4(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5526||Command_Decoder.vhd(400);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/400
Implementation;Synthesis||CL169||@W:Pruning unused register cmd_status_dummy_4(2 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5527||Command_Decoder.vhd(400);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/400
Implementation;Synthesis||CL190||@W:Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5528||Command_Decoder.vhd(400);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/400
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5529||Command_Decoder.vhd(400);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/400
Implementation;Synthesis||CD630||@N: Synthesizing work.answer_encoder.rtl.||Top.srr(5531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5531||Answer_Encoder.vhd(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/9
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".||Top.srr(5532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5532||Answer_Encoder.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/61
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(5533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5533||Answer_Encoder.vhd(189);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/189
Implementation;Synthesis||CD434||@W:Signal cd_cmd_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(5534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5534||Answer_Encoder.vhd(263);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/263
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(5535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5535||Answer_Encoder.vhd(263);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/263
Implementation;Synthesis||CG290||@W:Referenced variable comsw_rx_data is not in sensitivity list.||Top.srr(5536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5536||Answer_Encoder.vhd(335);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/335
Implementation;Synthesis||CG290||@W:Referenced variable gpio_rx_data is not in sensitivity list.||Top.srr(5537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5537||Answer_Encoder.vhd(328);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/328
Implementation;Synthesis||CG290||@W:Referenced variable lmx2spi_rx_data is not in sensitivity list.||Top.srr(5538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5538||Answer_Encoder.vhd(314);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/314
Implementation;Synthesis||CG290||@W:Referenced variable lmx1spi_rx_data is not in sensitivity list.||Top.srr(5539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5539||Answer_Encoder.vhd(307);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/307
Implementation;Synthesis||CG290||@W:Referenced variable hmcspi_rx_data is not in sensitivity list.||Top.srr(5540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5540||Answer_Encoder.vhd(300);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/300
Implementation;Synthesis||CL169||@W:Pruning unused register cmd_all_data_4(39 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5543||Answer_Encoder.vhd(226);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/226
Implementation;Synthesis||CL190||@W:Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5544||Answer_Encoder.vhd(226);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/226
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5545||Answer_Encoder.vhd(226);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/226
Implementation;Synthesis||CD630||@N: Synthesizing work.adi_spi.rtl.||Top.srr(5547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5547||ADI_SPI.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".||Top.srr(5548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5548||ADI_SPI.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/36
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_master.behavioural.||Top.srr(5558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5558||spi_master.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm.||Top.srr(5559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5559||spi_master.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_interface.rtl.||Top.srr(5571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5571||SPI_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_interface.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.synchronizer.arch.||Top.srr(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5575||Synchronizer.vhd(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/4
Implementation;Synthesis||CL246||@W:Input port bits 23 to 16 of spi_rx(23 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(5582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5582||SPI_interface.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_interface.vhd'/linenumber/29
Implementation;Synthesis||CL189||@N: Register bit last_bit(5) is always 1.||Top.srr(5585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5585||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5586||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5587||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5588||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5589||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5590||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5591||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5592||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5593||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5594||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5595||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5596||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5597||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5598||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5599||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5600||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5601||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5602||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5603||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5604||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5605||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5606||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5607||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5608||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5609||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5610||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5611||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5612||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5613||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL279||@W:Pruning register bits 30 to 3 of fsm_timer(30 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(5614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5614||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of last_bit(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5615||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||Top.srr(5616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5616||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of last_bit(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(5622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5622||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5625||ADI_SPI.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/59
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5635||Answer_Encoder.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/104
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5645||Command_Decoder.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5660||Communication_ANW_MUX.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5669||Communication_CMD_MUX.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/61
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5677||gpio_controler.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/100
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register TMP_OR_Counter_Input.||Top.srr(5686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5686||gpio_controler.vhd(389);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/389
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5689||REGISTERS.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/50
Implementation;Synthesis||CL246||@W:Input port bits 15 to 8 of addr_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(5698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5698||REGISTERS.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/15
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5701||Reset_Controler.vhd(123);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/123
Implementation;Synthesis||CL135||@N: Found sequential shift Output_Sample_Part with address depth of 3 words and data bit width of 12.||Top.srr(5712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5712||Trigger_Unit.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/78
Implementation;Synthesis||CL190||@W:Optimizing register bit Output_sID_Part(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5713||Trigger_Unit.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/121
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of Output_sID_Part(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5714||Trigger_Unit.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/121
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5721||Trigger_Control.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/112
Implementation;Synthesis||CL279||@W:Pruning register bits 17 to 14 of FIFO_Event_Data(17 downto 4). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(5732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5732||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL279||@W:Pruning register bits 10 to 8 of FIFO_Event_Data(17 downto 4). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(5733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5733||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL189||@N: Register bit FIFO_Event_Data(7) is always 0.||Top.srr(5734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5734||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of FIFO_Event_Data(7 downto 4). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5735||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL246||@W:Input port bits 31 to 20 of control_sample_per_event(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(5736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5736||Trigger_Main.vhd(21);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/21
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of Communication_Data_Frame(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5739||Communication_Builder.vhd(896);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/896
Implementation;Synthesis||CL246||@W:Input port bits 19 to 18 of event_ram_r_data_start_addr(19 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(5740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5740||Communication_Builder.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/15
Implementation;Synthesis||CL246||@W:Input port bits 63 to 60 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(5741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5741||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 47 to 44 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(5742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5742||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 31 to 28 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(5743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5743||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 15 to 12 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(5744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5744||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5747||FIFOs_Reader.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/129
Implementation;Synthesis||CL246||@W:Input port bits 17 to 2 of event_fifo_r_data(17 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(5757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5757||FIFOs_Reader.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/13
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0_(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5760||Test_Generator.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0_(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5761||Test_Generator.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0_(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5762||Test_Generator.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator.vhd'/linenumber/66
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of Test_Data_0_(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(5763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5763||Test_Generator.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator.vhd'/linenumber/66
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5766||Communication_TX_Arbiter2.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/52
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5777||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of counter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5778||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5779||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 30 of counter(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5780||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5781||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 29 of counter(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5782||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5783||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 28 of counter(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5784||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5785||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 27 of counter(27 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5786||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5787||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 26 of counter(26 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5788||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register Detect_state_reg.||Top.srr(5791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5791||UART_RX_Protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5798||UART_RX_Protocol.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/86
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5817||UART_TX_Protocol.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/58
Implementation;Synthesis||CL246||@W:Input port bits 39 to 32 of fifo_read_data(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(5833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5833||UART_TX_Protocol.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/18
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_BE_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5872||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5873||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_BE_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5874||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_BE and merging FTDI_BE. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5875||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5876||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_BE_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5877||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_BE and merging FTDI_BE. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5878||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5879||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_BE and merging FTDI_BE. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5880||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5881||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5882||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5883||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5884||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5885||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5886||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5887||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5888||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5889||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5890||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5891||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5892||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5893||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5894||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5895||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5896||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5897||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5898||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5899||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5900||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5901||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5902||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5903||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5904||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5905||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5906||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5907||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5908||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(5909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5909||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register actual_state.||Top.srr(5910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5910||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL246||@W:Input port bits 39 to 32 of fifo_af(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(5927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5927||ftdi_to_fifo_interface.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\ftdi_to_fifo_interface.vhd'/linenumber/13
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5930||Communication_Switch.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/91
Implementation;Synthesis||CL279||@W:Pruning register bits 9 to 7 of read_data_frame(9 downto 6). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(5939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5939||Communication_Switch.vhd(194);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/194
Implementation;Synthesis||CL246||@W:Input port bits 15 to 3 of write_data_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(5940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/5940||Communication_Switch.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/16
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(6064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6064||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/10
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(6065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6065||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/11
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||Top.srr(6066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6066||null;null
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||Top.srr(6082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6082||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||Top.srr(6083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6083||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/47
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||Top.srr(6084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6084||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/48
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_OSC_C0_PF_OSC_C0_0_PF_OSC(verilog)) because it does not drive other instances.||Top.srr(6085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6085||pf_osc_c0_pf_osc_c0_0_pf_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v'/linenumber/15
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.rxBuffer[23:0] is being ignored due to limitations in architecture. ||Top.srr(6086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6086||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.txBuffer[23:0] is being ignored due to limitations in architecture. ||Top.srr(6087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6087||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.Command_Decoder_0.counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(6088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6088||command_decoder.vhd(579);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/579
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.ADI_SPI_0.counter[8:0] is being ignored due to limitations in architecture. ||Top.srr(6089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6089||adi_spi.vhd(245);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/245
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.Trigger_Top_Part_0.Trigger_Main_0.Remaining_Number_Of_Samples[19:0] is being ignored due to limitations in architecture. ||Top.srr(6090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6090||trigger_main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.Trigger_Top_Part_0.Trigger_Control_0.finite_event_counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(6091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6091||trigger_control.vhd(391);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/391
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.FIFOs_Reader_0.Event_RAM_W_Address_Integer[9:0] is being ignored due to limitations in architecture. ||Top.srr(6092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6092||fifos_reader.vhd(501);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/501
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance UART_Protocol_1.UART_RX_Protocol_0.counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(6093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6093||uart_rx_protocol.vhd(503);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/503
Implementation;Synthesis||BN132||@W:Removing sequential instance Communication_Switch_0.read_data_frame_1[15] because it is equivalent to instance Communication_Switch_0.read_data_frame_1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6094||communication_switch.vhd(194);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/194
Implementation;Synthesis||BN132||@W:Removing sequential instance Communication_Switch_0.read_data_frame_1[13] because it is equivalent to instance Communication_Switch_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6095||communication_switch.vhd(194);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/194
Implementation;Synthesis||BN132||@W:Removing sequential instance Communication_Switch_0.read_data_frame_1[6] because it is equivalent to instance Communication_Switch_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6096||communication_switch.vhd(194);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/194
Implementation;Synthesis||MF625||@N: Insert Identify debug core||Top.srr(6099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6099||null;null
Implementation;Synthesis||FX1171||@N: Found instance b3_ORb[32:1] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(6101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6101||syn_dics.v(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/64
Implementation;Synthesis||FX1171||@N: Found instance b8_FZFFLXYE[8:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(6102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6102||syn_dics.v(2546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/2546
Implementation;Synthesis||FX1171||@N: Found instance b8_jAA_KlCO with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(6103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6103||syn_dics.v(2546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/2546
Implementation;Synthesis||FX1171||@N: Found instance genblk9.b7_nYJ_BFM[192:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(6104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6104||syn_dics.v(2588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/2588
Implementation;Synthesis||FX1171||@N: Found instance genblk4.b8_2S5I_CuY with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(6105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6105||syn_dics.v(2864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/2864
Implementation;Synthesis||FX1171||@N: Found instance genblk4.b10_nYhI3_umjB with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(6106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6106||syn_dics.v(4781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/4781
Implementation;Synthesis||FX1171||@N: Found instance genblk4.b9_ibScJX_E2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(6107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6107||syn_dics.v(5240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5240
Implementation;Synthesis||FX1171||@N: Found instance genblk3.b8_vABZ3qsY with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(6108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6108||syn_dics.v(5211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5211
Implementation;Synthesis||FX1171||@N: Found instance b8_FZFFLXYE[8:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(6109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6109||syn_dics.v(2546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/2546
Implementation;Synthesis||FX1171||@N: Found instance b8_jAA_KlCO with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(6110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6110||syn_dics.v(2546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/2546
Implementation;Synthesis||FX1171||@N: Found instance genblk9.b7_nYJ_BFM[50:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(6111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6111||syn_dics.v(2588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/2588
Implementation;Synthesis||FX1171||@N: Found instance genblk4.b8_2S5I_CuY with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(6112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6112||syn_dics.v(2864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/2864
Implementation;Synthesis||FX1171||@N: Found instance genblk4.b10_nYhI3_umjB with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(6113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6113||syn_dics.v(4781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/4781
Implementation;Synthesis||FX1171||@N: Found instance genblk4.b9_ibScJX_E2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(6114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6114||syn_dics.v(5240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5240
Implementation;Synthesis||FX1171||@N: Found instance genblk3.b8_vABZ3qsY with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(6115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6115||syn_dics.v(5211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5211
Implementation;Synthesis||FX1171||@N: Found instance b4_oYh0[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(6116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6116||syn_dics.v(4517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/4517
Implementation;Synthesis||FX1171||@N: Found instance b7_OSr_J90 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(6117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6117||syn_dics.v(4500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/4500
Implementation;Synthesis||FX1171||@N: Found instance b8_uUT_CqMr[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(6118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6118||syn_dics.v(4489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/4489
Implementation;Synthesis||FX1171||@N: Found instance b4_oYh0[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(6119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6119||syn_dics.v(4517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/4517
Implementation;Synthesis||FX1171||@N: Found instance b7_OSr_J90 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(6120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6120||syn_dics.v(4500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/4500
Implementation;Synthesis||FX1171||@N: Found instance b8_uUT_CqMr[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(6121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6121||syn_dics.v(4489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/4489
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_data_buf_b_IICE_154, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_data_buf_b to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_data_buf_b||Top.srr(6125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6125||syn_dics.v(7393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7393
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_data_buf_IICE_122, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_data_buf to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_data_buf||Top.srr(6126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6126||syn_dics.v(7386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7386
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_actual_state_IICE_0, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_actual_state to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_actual_state||Top.srr(6127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6127||syn_dics.v(7379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7379
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_nreset_IICE_121, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_nreset to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_nRESET||Top.srr(6128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6128||syn_dics.v(7372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7372
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_ftdi_nwr_IICE_120, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_nwr to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_FTDI_nWR||Top.srr(6129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6129||syn_dics.v(7365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7365
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_ftdi_ntxe_IICE_119, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_ntxe to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_FTDI_nTXE||Top.srr(6130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6130||syn_dics.v(7358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7358
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_ftdi_nrxf_IICE_118, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_nrxf to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_FTDI_nRXF||Top.srr(6131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6131||syn_dics.v(7351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7351
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_ftdi_nrd_IICE_117, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_nrd to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_FTDI_nRD||Top.srr(6132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6132||syn_dics.v(7344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7344
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_ftdi_noe_IICE_116, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_noe to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_FTDI_nOE||Top.srr(6133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6133||syn_dics.v(7337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7337
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_ftdi_data_IICE_84, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_data to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_FTDI_DATA||Top.srr(6134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6134||syn_dics.v(7330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7330
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_ftdi_clk_IICE, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_clk to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_FTDI_CLK||Top.srr(6135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6135||syn_dics.v(7323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7323
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_ftdi_be_IICE_80, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_be to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_FTDI_BE||Top.srr(6136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6136||syn_dics.v(7316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7316
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_ch_fa_wren_IICE_79, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_fa_wren to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_CH_FA_WREN||Top.srr(6137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6137||syn_dics.v(7309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7309
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_ch_fa_data_IICE_47, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_fa_data to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_CH_FA_DATA||Top.srr(6138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6138||syn_dics.v(7302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7302
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_ch_fa_almost_full_IICE_46, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_fa_almost_full to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_CH_FA_ALMOST_FULL||Top.srr(6139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6139||syn_dics.v(7295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7295
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_ch_af_rden_IICE_45, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_af_rden to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_CH_AF_RDEN||Top.srr(6140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6140||syn_dics.v(7288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7288
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_ch_af_empty_IICE_44, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_af_empty to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_CH_AF_EMPTY||Top.srr(6141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6141||syn_dics.v(7281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7281
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_ch_af_data_IICE_12, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_af_data to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_CH_AF_DATA||Top.srr(6142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6142||syn_dics.v(7274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7274
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_actual_state_FTDI_32, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_actual_state to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_actual_state||Top.srr(6143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6143||syn_dics.v(7246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7246
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_ftdi_data_FTDI_0, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_data to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_FTDI_DATA||Top.srr(6144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6144||syn_dics.v(7239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7239
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_ftdi_clk_FTDI, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_clk to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_FTDI_CLK||Top.srr(6145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6145||syn_dics.v(7232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7232
Implementation;Synthesis||BN311||@W:Found keepbuf dummy[0:185] (inside module IICE_x), on net driven by tristate. Removing keepbuf to allow tristate push-through||Top.srr(6154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6154||syn_dics.v(6987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/6987
Implementation;Synthesis||BN311||@W:Found keepbuf dummy[0:43] (inside module FTDI_x), on net driven by tristate. Removing keepbuf to allow tristate push-through||Top.srr(6155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6155||syn_dics.v(5356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5356
Implementation;Synthesis||MO129||@W:Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Input_Data_1_0[0] is reduced to a combinational gate by constant propagation.||Top.srr(6160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6160||trigger_unit.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/78
Implementation;Synthesis||MO129||@W:Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Input_Data_1_0[1] is reduced to a combinational gate by constant propagation.||Top.srr(6161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6161||trigger_unit.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/78
Implementation;Synthesis||MO129||@W:Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Input_Data_1_0[2] is reduced to a combinational gate by constant propagation.||Top.srr(6162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6162||trigger_unit.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/78
Implementation;Synthesis||MO129||@W:Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Output_Sample_Part_2[0] is reduced to a combinational gate by constant propagation.||Top.srr(6163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6163||trigger_unit.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/78
Implementation;Synthesis||MO129||@W:Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Output_Sample_Part_2[1] is reduced to a combinational gate by constant propagation.||Top.srr(6164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6164||trigger_unit.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/78
Implementation;Synthesis||MO129||@W:Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Output_Sample_Part_2[2] is reduced to a combinational gate by constant propagation.||Top.srr(6165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6165||trigger_unit.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/78
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0(verilog)) has its enable tied to GND.||Top.srr(6166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6166||corefifo_c4_corefifo_c4_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0(verilog)) has its enable tied to GND.||Top.srr(6167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6167||corefifo_c4_corefifo_c4_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0(verilog)) has its enable tied to GND.||Top.srr(6168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6168||corefifo_c4_corefifo_c4_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0(verilog)) has its enable tied to GND.||Top.srr(6169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6169||corefifo_c4_corefifo_c4_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6170||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6171||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(6172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6172||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(6173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6173||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1(verilog)) has its enable tied to GND.||Top.srr(6174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6174||corefifo_c4_corefifo_c4_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1(verilog)) has its enable tied to GND.||Top.srr(6175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6175||corefifo_c4_corefifo_c4_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1(verilog)) has its enable tied to GND.||Top.srr(6176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6176||corefifo_c4_corefifo_c4_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1(verilog)) has its enable tied to GND.||Top.srr(6177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6177||corefifo_c4_corefifo_c4_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6178||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6179||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(6180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6180||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(6181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6181||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2(verilog)) has its enable tied to GND.||Top.srr(6182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6182||corefifo_c4_corefifo_c4_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2(verilog)) has its enable tied to GND.||Top.srr(6183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6183||corefifo_c4_corefifo_c4_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6184||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6185||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(6186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6186||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(6187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6187||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6188||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6189||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(6190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6190||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(6191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6191||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6192||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6193||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(6194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6194||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(6195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6195||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6196||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6197||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(6198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6198||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_3(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(6199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6199||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6200||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6201||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(6202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6202||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_4(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(6203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6203||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6204||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6205||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(6206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6206||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(6207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6207||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z12_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6208||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z12_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6209||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z11_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(6210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6210||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance Communication_Data_Req (in view: work.Communication_Builder(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6211||communication_builder.vhd(896);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/896
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(6212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6212||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C2 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6213||corefifo_c5_corefifo_c5_0_lsram_top.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/212
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C3 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6214||corefifo_c5_corefifo_c5_0_lsram_top.v(387);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/387
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C4 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6215||corefifo_c5_corefifo_c5_0_lsram_top.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/262
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C5 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6216||corefifo_c5_corefifo_c5_0_lsram_top.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/437
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C6 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6217||corefifo_c5_corefifo_c5_0_lsram_top.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/162
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C7 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6218||corefifo_c5_corefifo_c5_0_lsram_top.v(187);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/187
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C8 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6219||corefifo_c5_corefifo_c5_0_lsram_top.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/287
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C9 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6220||corefifo_c5_corefifo_c5_0_lsram_top.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/62
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C10 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6221||corefifo_c5_corefifo_c5_0_lsram_top.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/87
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C11 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6222||corefifo_c5_corefifo_c5_0_lsram_top.v(312);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/312
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C12 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6223||corefifo_c5_corefifo_c5_0_lsram_top.v(337);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/337
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C13 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6224||corefifo_c5_corefifo_c5_0_lsram_top.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/112
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C14 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6225||corefifo_c5_corefifo_c5_0_lsram_top.v(362);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/362
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C15 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6226||corefifo_c5_corefifo_c5_0_lsram_top.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/462
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C16 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6227||corefifo_c5_corefifo_c5_0_lsram_top.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/237
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C17 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6228||corefifo_c5_corefifo_c5_0_lsram_top.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/37
Implementation;Synthesis||BN362||@N: Removing sequential instance FIFO_Event_Data_1[6:4] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6229||trigger_main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance FIFO_Event_Data_1[13:11] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6230||trigger_main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance Event_End_Aborted (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6231||trigger_main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||BN362||@N: Removing sequential instance Event_Start_Location[2:0] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6232||trigger_main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||BN362||@N: Removing sequential instance Event_End_Location[2:0] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6233||trigger_main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C44 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6234||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(382);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/382
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C30 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6235||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(411);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/411
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C30 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6236||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(468);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/468
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C60 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6237||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(659);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/659
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C62 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6238||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(718);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/718
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C45 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6239||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(772);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/772
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C46 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6240||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(802);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/802
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C28 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6241||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(940);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C63 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6242||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1176);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1176
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C47 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6243||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1233);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1233
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C15 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6244||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1260);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1260
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C12 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6245||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1542);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1542
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C28 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6246||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1596);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1596
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C28 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6247||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1677);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1677
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C13 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6248||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1857);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1857
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C60 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6249||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1911);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1911
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C47 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6250||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(2247);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/2247
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C28 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6251||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(2331);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/2331
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C14 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6252||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(2478);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/2478
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C47 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6253||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(2775);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/2775
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C45 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6254||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3003);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/3003
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C46 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6255||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3033);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/3033
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C14 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6256||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3090);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/3090
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C44 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6257||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3339);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/3339
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C14 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6258||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3618);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/3618
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C31 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6259||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3801);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/3801
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C44 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6260||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3855);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/3855
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C29 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6261||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3942);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/3942
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C31 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6262||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4107);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/4107
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C15 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6263||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4233);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/4233
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C29 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6264||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4404);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/4404
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C12 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6265||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4488);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/4488
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C61 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6266||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4542);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/4542
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C47 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6267||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4596);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/4596
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C44 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6268||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4623);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/4623
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C29 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6269||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4650);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/4650
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C13 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6270||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4858);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/4858
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C62 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6271||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4939);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/4939
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C14 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6272||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4969);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/4969
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C61 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6273||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(5072);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/5072
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C15 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6274||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(5154);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/5154
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C29 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(6275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6275||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(5187);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/5187
Implementation;Synthesis||BN115||@N: Removing instance ftdi_to_fifo_interface_0 (in view: work.USB_3_Protocol(verilog)) because it does not drive other instances.||Top.srr(6278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6278||usb_3_protocol.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/265
Implementation;Synthesis||MO129||@W:Sequential instance Controler_0.SPI_LMX_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.||Top.srr(6279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6279||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||MO129||@W:Sequential instance Controler_0.SPI_LMX_0_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.||Top.srr(6280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6280||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_arst on CLKINT  I_2 ||Top.srr(6284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6284||null;null
Implementation;Synthesis||FP130||@N: Promoting Net FTDI_CLK on CLKINT  I_1 ||Top.srr(6285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6285||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Controler_0.Reset_Controler_0.INT_DataFifo_Reset_N_arst on CLKINT  I_2 ||Top.srr(6286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6286||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.Synchronizer_0.Chain_arst[1] on CLKINT  I_2 ||Top.srr(6287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6287||null;null
Implementation;Synthesis||FP130||@N: Promoting Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF on CLKINT  I_1 ||Top.srr(6288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6288||null;null
Implementation;Synthesis||FP130||@N: Promoting Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX on CLKINT  I_2 ||Top.srr(6289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6289||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=1 on compile point Controler ||Top.srr(6290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6290||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952 on top level netlist Top ||Top.srr(6291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6291||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 6847 sequential elements including Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(6349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6349||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock which controls 1112 sequential elements including Clock_Reset_0.Synchronizer_0.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(6350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6350||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||MT530||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 1900 sequential elements including ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_status.b4_oYh0[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(6351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6351||syn_dics.v(4517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/4517
Implementation;Synthesis||MT530||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 9 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(6352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6352||syn_dics.v(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/344
Implementation;Synthesis||MT530||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 276 sequential elements including ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[8:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(6353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6353||syn_dics.v(5193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5193
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Top.srr(6355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6355||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Communication_ANW_MUX(rtl)); safe FSM implementation is not required.||Top.srr(6396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6396||communication_anw_mux.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_0(verilog)); safe FSM implementation is not required.||Top.srr(6471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6471||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl)); safe FSM implementation is not required.||Top.srr(6509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6509||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_1(verilog)); safe FSM implementation is not required.||Top.srr(6532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6532||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl)); safe FSM implementation is not required.||Top.srr(6570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6570||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top_cck.rpt" .||Top.srr(6645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6645||null;null
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.Controler(verilog) ||Top.srr(6696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6696||controler.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/9
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.Data_Block(verilog) ||Top.srr(6697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6697||data_block.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/9
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.UART_Protocol_UART_Protocol_0(verilog) ||Top.srr(6698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6698||uart_protocol.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/9
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.UART_Protocol_UART_Protocol_1(verilog) ||Top.srr(6699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6699||uart_protocol.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.Controler(verilog) unnecessary ||Top.srr(6705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6705||controler.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.Data_Block(verilog) unnecessary ||Top.srr(6706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6706||data_block.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.UART_Protocol_UART_Protocol_0(verilog) unnecessary ||Top.srr(6707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6707||uart_protocol.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.UART_Protocol_UART_Protocol_1(verilog) unnecessary ||Top.srr(6708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6708||uart_protocol.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/9
Implementation;Synthesis||MF106||@N: Mapping Top level view:work.Top(verilog) because ||Top.srr(6711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6711||top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/9
Implementation;Synthesis||MO111||@N: Tristate driver b10_PbTt39_Y2x (in view: VhdlGenLib.FTDI_x(verilog)) on net b10_PbTt39_Y2x (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.||Top.srr(6717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6717||syn_dics.v(5323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5323
Implementation;Synthesis||MO111||@N: Tristate driver b12_ocsGfWYY_Lyh (in view: VhdlGenLib.FTDI_x(verilog)) on net b12_ocsGfWYY_Lyh (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.||Top.srr(6718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6718||syn_dics.v(5484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5484
Implementation;Synthesis||MO111||@N: Tristate driver dummy_t[0] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[0] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.||Top.srr(6719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6719||null;null
Implementation;Synthesis||MO111||@N: Tristate driver dummy_t[1] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[1] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.||Top.srr(6720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6720||null;null
Implementation;Synthesis||MO111||@N: Tristate driver dummy_t[2] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[2] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.||Top.srr(6721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6721||null;null
Implementation;Synthesis||MO111||@N: Tristate driver dummy_t[3] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[3] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.||Top.srr(6722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6722||null;null
Implementation;Synthesis||MO111||@N: Tristate driver dummy_t[4] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[4] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.||Top.srr(6723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6723||null;null
Implementation;Synthesis||MO111||@N: Tristate driver dummy_t[5] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[5] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.||Top.srr(6724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6724||null;null
Implementation;Synthesis||MO111||@N: Tristate driver dummy_t[6] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[6] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.||Top.srr(6725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6725||null;null
Implementation;Synthesis||MO111||@N: Tristate driver dummy_t[7] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[7] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.||Top.srr(6726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6726||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Communication_ANW_MUX_0.state_reg[0:3] (in view: work.Controler(verilog)); safe FSM implementation is not required.||Top.srr(6751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6751||communication_anw_mux.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance Communication_Switch_0.read_data_frame_1[3] because it is equivalent to instance Communication_Switch_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6784||communication_switch.vhd(194);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/194
Implementation;Synthesis||MO231||@N: Found counter in view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog) instance genblk4\.b7_nYhI39s[8:0] ||Top.srr(6801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6801||syn_dics.v(4781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/4781
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance iclksync_status.b5_uU_cL.||Top.srr(6802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6802||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance iclksync_current_state.b5_uU_cL.||Top.srr(6803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6803||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b13_nAzGfFM_sLsv3_i[0].||Top.srr(6804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6804||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[0].||Top.srr(6805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6805||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[1].||Top.srr(6806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6806||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[2].||Top.srr(6807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6807||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[3].||Top.srr(6808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6808||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[4].||Top.srr(6809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6809||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[5].||Top.srr(6810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6810||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[6].||Top.srr(6811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6811||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[7].||Top.srr(6812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6812||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk2\.b3_nUT[8].||Top.srr(6813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6813||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[0].||Top.srr(6814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6814||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[1].||Top.srr(6815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6815||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[2].||Top.srr(6816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6816||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[3].||Top.srr(6817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6817||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[4].||Top.srr(6818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6818||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[0].||Top.srr(6819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6819||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[1].||Top.srr(6820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6820||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[2].||Top.srr(6821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6821||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[3].||Top.srr(6822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6822||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[4].||Top.srr(6823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6823||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[5].||Top.srr(6824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6824||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[6].||Top.srr(6825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6825||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[7].||Top.srr(6826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6826||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[8].||Top.srr(6827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6827||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[9].||Top.srr(6828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6828||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[10].||Top.srr(6829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6829||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[11].||Top.srr(6830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6830||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[12].||Top.srr(6831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6831||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[13].||Top.srr(6832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6832||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[14].||Top.srr(6833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6833||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[15].||Top.srr(6834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6834||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[16].||Top.srr(6835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6835||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[17].||Top.srr(6836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6836||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[18].||Top.srr(6837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6837||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[19].||Top.srr(6838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6838||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[20].||Top.srr(6839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6839||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[21].||Top.srr(6840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6840||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[22].||Top.srr(6841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6841||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[23].||Top.srr(6842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6842||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[24].||Top.srr(6843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6843||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[25].||Top.srr(6844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6844||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[26].||Top.srr(6845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6845||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[27].||Top.srr(6846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6846||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[28].||Top.srr(6847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6847||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[29].||Top.srr(6848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6848||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[30].||Top.srr(6849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6849||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[31].||Top.srr(6850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6850||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[32].||Top.srr(6851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6851||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[33].||Top.srr(6852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6852||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[34].||Top.srr(6853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6853||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[35].||Top.srr(6854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6854||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[2:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top.srr(6855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6855||syn_dics.v(3049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/3049
Implementation;Synthesis||FX107||@W:RAM b3_SoW.b3_SoW[49:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top.srr(6856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6856||syn_dics.v(2744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/2744
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[5].||Top.srr(6857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6857||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7].||Top.srr(6858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6858||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[0].||Top.srr(6859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6859||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[1].||Top.srr(6860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6860||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[2].||Top.srr(6861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6861||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[3].||Top.srr(6862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6862||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[4].||Top.srr(6863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6863||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[5].||Top.srr(6864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6864||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[6].||Top.srr(6865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6865||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[7].||Top.srr(6866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6866||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[8].||Top.srr(6867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6867||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[9].||Top.srr(6868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6868||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[10].||Top.srr(6869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6869||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[11].||Top.srr(6870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6870||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[12].||Top.srr(6871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6871||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[13].||Top.srr(6872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6872||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[14].||Top.srr(6873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6873||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[15].||Top.srr(6874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6874||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[16].||Top.srr(6875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6875||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[17].||Top.srr(6876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6876||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[18].||Top.srr(6877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6877||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[19].||Top.srr(6878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6878||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[20].||Top.srr(6879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6879||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[21].||Top.srr(6880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6880||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[22].||Top.srr(6881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6881||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[23].||Top.srr(6882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6882||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[24].||Top.srr(6883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6883||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[25].||Top.srr(6884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6884||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[26].||Top.srr(6885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6885||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[27].||Top.srr(6886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6886||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[28].||Top.srr(6887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6887||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[29].||Top.srr(6888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6888||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[30].||Top.srr(6889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6889||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[31].||Top.srr(6890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6890||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[32].||Top.srr(6891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6891||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[33].||Top.srr(6892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6892||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[34].||Top.srr(6893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6893||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[35].||Top.srr(6894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6894||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[36].||Top.srr(6895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6895||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[37].||Top.srr(6896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6896||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[38].||Top.srr(6897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6897||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[39].||Top.srr(6898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6898||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[40].||Top.srr(6899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6899||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[41].||Top.srr(6900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6900||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[42].||Top.srr(6901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6901||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[43].||Top.srr(6902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6902||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:VhdlGenLib.b7_OCByLXC_Z5_x(verilog) instance genblk4\.b7_nYhI39s[8:0] ||Top.srr(6919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6919||syn_dics.v(4781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/4781
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance iclksync_status.b5_uU_cL.||Top.srr(6920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6920||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[2:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z7_x(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top.srr(6923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6923||syn_dics.v(3049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/3049
Implementation;Synthesis||FX107||@W:RAM b3_SoW.b3_SoW[191:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z7_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top.srr(6924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6924||syn_dics.v(2744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/2744
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0(verilog) instance genblk10\.wptr[13:0] ||Top.srr(6925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6925||corefifo_async.v(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/668
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0(verilog) instance genblk10\.memraddr_r[12:0] ||Top.srr(6926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6926||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0(verilog) instance genblk10\.memwaddr_r[12:0] ||Top.srr(6927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6927||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memraddr_r[9:0] ||Top.srr(6928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6928||corefifo_sync_scntr.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/644
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memwaddr_r[9:0] ||Top.srr(6929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6929||corefifo_sync_scntr.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/628
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.rptr[10:0] ||Top.srr(6952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6952||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(6953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6953||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(6954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6954||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||BN362||@N: Removing sequential instance b5_nUTGT.b13_xYTFKCkrt_FH9 (in view: VhdlGenLib.FTDI_x(verilog)) because it does not drive other instances.||Top.srr(6958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6958||syn_dics.v(4827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/4827
Implementation;Synthesis||BN362||@N: Removing sequential instance b5_nUTGT.b13_xYTFKCkrt_FH9 (in view: VhdlGenLib.IICE_x(verilog)) because it does not drive other instances.||Top.srr(6959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6959||syn_dics.v(4827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/4827
Implementation;Synthesis||BN401||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||Top.srr(6998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/6998||syn_dics.v(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/212
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b13_PSyil9s_FMZ_L (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7012||syn_dics.v(7089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7089
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.FTDI_INST.b13_PSyil9s_FMZ_L (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7013||syn_dics.v(5428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5428
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGJV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7014||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGJd.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7015||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGJn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7016||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGJm.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7017||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7018||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7019||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAe.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7020||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGA5.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7021||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAp.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7022||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAl.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7023||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7024||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAd.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7025||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7026||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAm.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7027||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7028||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7029||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUe.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7030||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGU5.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7031||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUp.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7032||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUl.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7033||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7034||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUd.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7035||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7036||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUm.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7037||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQq0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7038||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQS0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7039||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQe0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7040||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQ50.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7041||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQp0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7042||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQl0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7043||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQV0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7044||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQd0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7045||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQn0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7046||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQm0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7047||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7048||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7049||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqe.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7050||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGq5.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7051||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqp.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7052||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGql.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[39]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7053||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7054||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqd.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[41]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7055||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7056||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqm.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7057||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7058||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[45]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7059||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIe.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[46]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7060||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGI5.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[47]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7061||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIp.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[48]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7062||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIl.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[49]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7063||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[50]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7064||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGId.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[51]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7065||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[52]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7066||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIm.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[53]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7067||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[54]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7068||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[55]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7069||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSe.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[56]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7070||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGS5.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[57]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7071||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSp.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[58]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7072||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSl.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[59]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7073||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[60]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7074||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSd.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[61]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7075||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[62]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7076||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSm.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[63]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7077||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[64]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7078||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7079||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRe.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[66]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7080||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGR5.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[67]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7081||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRp.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[68]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7082||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRl.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[69]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7083||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[70]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7084||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRd.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[71]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7085||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[72]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7086||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRm.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[73]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7087||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[74]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7088||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[75]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7089||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJJ.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[76]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7090||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJA.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[77]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7091||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJU.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[78]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7092||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJQ0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[79]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7093||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[80]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7094||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJI.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[81]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7095||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[82]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7096||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJR.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[83]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7097||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[84]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7098||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[85]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7099||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbJ.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[86]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7100||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbA.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[87]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7101||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbU.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[88]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7102||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbQ0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[89]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7103||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[90]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7104||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbI.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[91]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7105||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[92]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7106||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbR.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[93]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7107||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKxV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[94]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7108||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKxn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[95]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7109||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKxJ.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[96]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7110||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKxA.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[97]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7111||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKxU.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[98]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7112||syn_dics.v(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/5575
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_status.b8_uUT_CqMr[4] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7115||syn_dics.v(4489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/4489
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b8_uUT_CqMr[4] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7116||syn_dics.v(4489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/4489
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b4_oYh0[4] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7117||syn_dics.v(4517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/4517
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_status.b4_oYh0[4] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7118||syn_dics.v(4517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/4517
Implementation;Synthesis||FX271||@N: Replicating instance ident_coreinst.IICE_INST.b20_i2WM2X_F8tsl_Ae1cdJ4 (in view: work.Top(verilog)) with 20 loads 1 time to improve timing.||Top.srr(7141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7141||syn_dics.v(7115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.v'/linenumber/7115
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[0] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7148||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[1] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7149||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[2] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7150||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[3] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7151||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[4] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7152||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[5] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7153||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[6] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7154||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[7] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7155||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[8] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7156||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[9] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7157||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[10] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7158||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[11] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7159||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[12] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7160||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[13] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7161||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[14] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7162||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[15] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7163||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[16] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7164||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[17] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7165||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[18] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7166||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[19] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7167||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[20] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7168||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[21] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7169||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[22] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7170||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[23] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7171||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[24] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7172||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[25] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7173||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[26] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7174||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[27] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7175||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[28] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7176||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[29] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7177||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[30] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7178||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[31] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7179||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[0] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7180||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[1] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7181||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[2] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7182||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[3] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7183||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[4] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7184||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[5] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7185||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[6] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7186||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[7] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7187||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[8] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7188||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[9] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7189||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[10] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7190||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[11] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7191||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[12] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7192||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[13] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7193||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[14] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7194||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[15] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7195||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[16] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7196||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[17] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7197||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[18] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7198||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[19] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7199||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[20] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7200||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[21] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7201||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[22] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7202||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[23] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7203||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[24] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7204||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[25] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7205||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[26] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7206||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[27] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7207||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[28] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7208||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[29] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7209||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[30] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7210||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[31] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7211||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[32] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7212||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[33] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7213||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[34] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7214||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[35] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7215||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[36] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7216||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[37] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7217||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[38] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7218||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[39] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7219||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[0] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7220||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[1] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7221||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[2] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7222||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[3] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7223||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[4] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7224||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[5] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7225||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[6] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7226||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[7] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7227||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[8] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7228||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[9] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7229||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[10] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7230||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[11] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7231||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[12] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7232||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[13] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7233||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[14] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7234||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[15] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7235||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[16] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7236||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[17] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(7237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7237||null;null
Implementation;Synthesis||BW278||@N: Clock ident_coreinst.comm_block_INST.dr2_tck source pin ident_coreinst.comm_block_INST.dr2_tck_keep.OUT[0]||Top.srr(7347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7347||syn_dics.fdc(2);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.fdc'/linenumber/2
Implementation;Synthesis||BW279||@N: Clock ident_coreinst.comm_block_INST.dr2_tck drive pin ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.Y||Top.srr(7348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7348||syn_dics.fdc(2);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.fdc'/linenumber/2
Implementation;Synthesis||BW280||@N: Forward annotating clock ident_coreinst.comm_block_INST.dr2_tck on drive pins would add that clock to 1653 clock pins including ident_coreinst.FTDI_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0.A_CLK||Top.srr(7349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7349||syn_dics.fdc(2);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.fdc'/linenumber/2
Implementation;Synthesis||BW295||@W:Forward annotation of clocks to input pins not allowed for this technology. Forward annotating clock ident_coreinst.comm_block_INST.dr2_tck on driving pins||Top.srr(7350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7350||syn_dics.fdc(2);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.fdc'/linenumber/2
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7351||syn_dics.fdc(3);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\instr_sources\syn_dics.fdc'/linenumber/3
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7352||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7353||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7354||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7355||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7356||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns ||Top.srr(7368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7368||null;null
Implementation;Synthesis||MT615||@N: Found clock FTDI_CLK with period 10.00ns ||Top.srr(7369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7369||null;null
Implementation;Synthesis||MT615||@N: Found clock ident_coreinst.comm_block_INST.dr2_tck with period 1000.00ns ||Top.srr(7370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7370||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_0.||Top.srr(7371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7371||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_4.||Top.srr(7372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7372||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on net ident_coreinst.comm_block_INST.jtagi.identify_clk_int.||Top.srr(7373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7373||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX.||Top.srr(7374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7374||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF.||Top.srr(7375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\identify_debug\Top.srr'/linenumber/7375||null;null
Implementation;Place and Route;RootName:Top
Implementation;Place and Route||(null)||Please refer to the log file for details about 14 Info(s)||Top_layout_log.log;liberoaction://open_report/file/Top_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:Top
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||Top_generateBitstream.log;liberoaction://open_report/file/Top_generateBitstream.log||(null);(null)
