
temperatura.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007540  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  080076e0  080076e0  000086e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a94  08007a94  000091d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007a94  08007a94  00008a94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007a9c  08007a9c  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a9c  08007a9c  00008a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007aa0  08007aa0  00008aa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007aa4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000091d4  2**0
                  CONTENTS
 10 .bss          00000210  200001d4  200001d4  000091d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003e4  200003e4  000091d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b5dc  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f1a  00000000  00000000  000147e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000888  00000000  00000000  00016700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000676  00000000  00000000  00016f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020d6e  00000000  00000000  000175fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c44b  00000000  00000000  0003836c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c22fa  00000000  00000000  000447b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00106ab1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003250  00000000  00000000  00106af4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007b  00000000  00000000  00109d44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080076c8 	.word	0x080076c8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	080076c8 	.word	0x080076c8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <delay_us_dwt_init>:
// =================================================================================
// 1. DWT Delay Functions
// =================================================================================

// Initialize the DWT for microsecond delay function
void delay_us_dwt_init(void) {
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
    // Enable DWT
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000bbc:	4b08      	ldr	r3, [pc, #32]	@ (8000be0 <delay_us_dwt_init+0x28>)
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	4a07      	ldr	r2, [pc, #28]	@ (8000be0 <delay_us_dwt_init+0x28>)
 8000bc2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000bc6:	60d3      	str	r3, [r2, #12]
    // Enable cycle counter
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000bc8:	4b06      	ldr	r3, [pc, #24]	@ (8000be4 <delay_us_dwt_init+0x2c>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	4a05      	ldr	r2, [pc, #20]	@ (8000be4 <delay_us_dwt_init+0x2c>)
 8000bce:	f043 0301 	orr.w	r3, r3, #1
 8000bd2:	6013      	str	r3, [r2, #0]
}
 8000bd4:	bf00      	nop
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	e000edf0 	.word	0xe000edf0
 8000be4:	e0001000 	.word	0xe0001000

08000be8 <delay_us_dwt>:

// Delay for the specified number of microseconds using DWT
void delay_us_dwt(uint32_t us) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
    // Calculate the number of cycles needed for the delay
    uint32_t delay_cycles = (HAL_RCC_GetHCLKFreq() / 1000000) * us;
 8000bf0:	f002 f9e8 	bl	8002fc4 <HAL_RCC_GetHCLKFreq>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	4a0c      	ldr	r2, [pc, #48]	@ (8000c28 <delay_us_dwt+0x40>)
 8000bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8000bfc:	0c9a      	lsrs	r2, r3, #18
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	fb02 f303 	mul.w	r3, r2, r3
 8000c04:	60fb      	str	r3, [r7, #12]
    uint32_t start_cycle = DWT->CYCCNT;
 8000c06:	4b09      	ldr	r3, [pc, #36]	@ (8000c2c <delay_us_dwt+0x44>)
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	60bb      	str	r3, [r7, #8]

    // Wait until the required number of cycles has elapsed
    while ((DWT->CYCCNT - start_cycle) < delay_cycles);
 8000c0c:	bf00      	nop
 8000c0e:	4b07      	ldr	r3, [pc, #28]	@ (8000c2c <delay_us_dwt+0x44>)
 8000c10:	685a      	ldr	r2, [r3, #4]
 8000c12:	68bb      	ldr	r3, [r7, #8]
 8000c14:	1ad3      	subs	r3, r2, r3
 8000c16:	68fa      	ldr	r2, [r7, #12]
 8000c18:	429a      	cmp	r2, r3
 8000c1a:	d8f8      	bhi.n	8000c0e <delay_us_dwt+0x26>
}
 8000c1c:	bf00      	nop
 8000c1e:	bf00      	nop
 8000c20:	3710      	adds	r7, #16
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	431bde83 	.word	0x431bde83
 8000c2c:	e0001000 	.word	0xe0001000

08000c30 <Onewire_Pin_Init>:

/*
 * @brief Configures the 1-Wire pin mode using HAL functions.
 * @param Mode: GPIO_MODE_OUTPUT_OD for driving the bus, GPIO_MODE_INPUT for reading.
 */
void Onewire_Pin_Init(uint32_t Mode) {
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b088      	sub	sp, #32
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c38:	f107 030c 	add.w	r3, r7, #12
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	601a      	str	r2, [r3, #0]
 8000c40:	605a      	str	r2, [r3, #4]
 8000c42:	609a      	str	r2, [r3, #8]
 8000c44:	60da      	str	r2, [r3, #12]
 8000c46:	611a      	str	r2, [r3, #16]

    // Pin parameters common to both modes
    GPIO_InitStruct.Pin = ONEWIRE_Pin;
 8000c48:	2302      	movs	r3, #2
 8000c4a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP; // Essential for 1-Wire communication
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c50:	2303      	movs	r3, #3
 8000c52:	61bb      	str	r3, [r7, #24]

    // Set the specific mode (Output Open-Drain or Input)
    GPIO_InitStruct.Mode = Mode;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	613b      	str	r3, [r7, #16]

    // Apply the configuration
    HAL_GPIO_Init(ONEWIRE_GPIO_Port, &GPIO_InitStruct);
 8000c58:	f107 030c 	add.w	r3, r7, #12
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c62:	f000 fe0f 	bl	8001884 <HAL_GPIO_Init>
}
 8000c66:	bf00      	nop
 8000c68:	3720      	adds	r7, #32
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}

08000c6e <onewire_reset>:
// =================================================================================
// 3. 1-Wire Protocol Functions
// =================================================================================

// Initialize OneWire bus and check for sensor presence
uint8_t onewire_reset(void) {
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	b082      	sub	sp, #8
 8000c72:	af00      	add	r7, sp, #0
    uint8_t sensor_present = 0;
 8000c74:	2300      	movs	r3, #0
 8000c76:	71fb      	strb	r3, [r7, #7]

    // 1. Configure as Output Open-Drain and drive low
    Onewire_Pin_Init(GPIO_MODE_OUTPUT_OD);
 8000c78:	2011      	movs	r0, #17
 8000c7a:	f7ff ffd9 	bl	8000c30 <Onewire_Pin_Init>
    HAL_GPIO_WritePin(ONEWIRE_GPIO_Port, ONEWIRE_Pin, GPIO_PIN_RESET);
 8000c7e:	2200      	movs	r2, #0
 8000c80:	2102      	movs	r1, #2
 8000c82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c86:	f000 ff9f 	bl	8001bc8 <HAL_GPIO_WritePin>
    delay_us_dwt(480);  // Pull low for 480µs (Reset Pulse)
 8000c8a:	f44f 70f0 	mov.w	r0, #480	@ 0x1e0
 8000c8e:	f7ff ffab 	bl	8000be8 <delay_us_dwt>

    // 2. Switch to Input mode (release bus)
    Onewire_Pin_Init(GPIO_MODE_INPUT);
 8000c92:	2000      	movs	r0, #0
 8000c94:	f7ff ffcc 	bl	8000c30 <Onewire_Pin_Init>
    delay_us_dwt(80);   // Wait for sensor response (Presence Pulse)
 8000c98:	2050      	movs	r0, #80	@ 0x50
 8000c9a:	f7ff ffa5 	bl	8000be8 <delay_us_dwt>

    // 3. Check for Presence Pulse (pin should be low)
    if (HAL_GPIO_ReadPin(ONEWIRE_GPIO_Port, ONEWIRE_Pin) == GPIO_PIN_RESET) {
 8000c9e:	2102      	movs	r1, #2
 8000ca0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ca4:	f000 ff78 	bl	8001b98 <HAL_GPIO_ReadPin>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d101      	bne.n	8000cb2 <onewire_reset+0x44>
        sensor_present = 1;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	71fb      	strb	r3, [r7, #7]
    }

    delay_us_dwt(480 - 80);  // Complete the reset sequence (Total time: 480µs + 80µs + 400µs)
 8000cb2:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8000cb6:	f7ff ff97 	bl	8000be8 <delay_us_dwt>

    return sensor_present;
 8000cba:	79fb      	ldrb	r3, [r7, #7]
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	3708      	adds	r7, #8
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}

08000cc4 <onewire_Write>:

// Write a byte to the OneWire bus
void onewire_Write(uint8_t data) {
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	4603      	mov	r3, r0
 8000ccc:	71fb      	strb	r3, [r7, #7]
	// Pin must be Output Open-Drain for writing
	Onewire_Pin_Init(GPIO_MODE_OUTPUT_OD);
 8000cce:	2011      	movs	r0, #17
 8000cd0:	f7ff ffae 	bl	8000c30 <Onewire_Pin_Init>
    for (int i = 0; i < 8; i++) {
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	60fb      	str	r3, [r7, #12]
 8000cd8:	e02f      	b.n	8000d3a <onewire_Write+0x76>
        uint8_t bit = (data >> i) & 0x01;
 8000cda:	79fa      	ldrb	r2, [r7, #7]
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	fa42 f303 	asr.w	r3, r2, r3
 8000ce2:	b2db      	uxtb	r3, r3
 8000ce4:	f003 0301 	and.w	r3, r3, #1
 8000ce8:	72fb      	strb	r3, [r7, #11]
        Onewire_Pin_Init(GPIO_MODE_OUTPUT_OD);
 8000cea:	2011      	movs	r0, #17
 8000cec:	f7ff ffa0 	bl	8000c30 <Onewire_Pin_Init>
        if (bit) {
 8000cf0:	7afb      	ldrb	r3, [r7, #11]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d00f      	beq.n	8000d16 <onewire_Write+0x52>
        	// Pin must be Output Open-Drain for writing
//        	Onewire_Pin_Init(GPIO_MODE_OUTPUT_OD);
            // Write '1' time slot: pull low briefly (6µs), then release/wait
            HAL_GPIO_WritePin(ONEWIRE_GPIO_Port, ONEWIRE_Pin, GPIO_PIN_RESET);
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	2102      	movs	r1, #2
 8000cfa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cfe:	f000 ff63 	bl	8001bc8 <HAL_GPIO_WritePin>
            delay_us_dwt(1); // delay 1 us
 8000d02:	2001      	movs	r0, #1
 8000d04:	f7ff ff70 	bl	8000be8 <delay_us_dwt>

            Onewire_Pin_Init(GPIO_MODE_INPUT); // Release bus
 8000d08:	2000      	movs	r0, #0
 8000d0a:	f7ff ff91 	bl	8000c30 <Onewire_Pin_Init>
            delay_us_dwt(61);                  // Complete the slot (60µs total) and 2µs to recover
 8000d0e:	203d      	movs	r0, #61	@ 0x3d
 8000d10:	f7ff ff6a 	bl	8000be8 <delay_us_dwt>
 8000d14:	e00e      	b.n	8000d34 <onewire_Write+0x70>
        } else {
            // Write '0' time slot: pull low for longer (60µs), then release/wait
            HAL_GPIO_WritePin(ONEWIRE_GPIO_Port, ONEWIRE_Pin, GPIO_PIN_RESET);
 8000d16:	2200      	movs	r2, #0
 8000d18:	2102      	movs	r1, #2
 8000d1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d1e:	f000 ff53 	bl	8001bc8 <HAL_GPIO_WritePin>
            delay_us_dwt(60);
 8000d22:	203c      	movs	r0, #60	@ 0x3c
 8000d24:	f7ff ff60 	bl	8000be8 <delay_us_dwt>

            Onewire_Pin_Init(GPIO_MODE_INPUT); // Release bus
 8000d28:	2000      	movs	r0, #0
 8000d2a:	f7ff ff81 	bl	8000c30 <Onewire_Pin_Init>
            delay_us_dwt(2);                  // Complete the slot (60µs total) and 2µs to recover
 8000d2e:	2002      	movs	r0, #2
 8000d30:	f7ff ff5a 	bl	8000be8 <delay_us_dwt>
    for (int i = 0; i < 8; i++) {
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	3301      	adds	r3, #1
 8000d38:	60fb      	str	r3, [r7, #12]
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	2b07      	cmp	r3, #7
 8000d3e:	ddcc      	ble.n	8000cda <onewire_Write+0x16>
        }
    }
}
 8000d40:	bf00      	nop
 8000d42:	bf00      	nop
 8000d44:	3710      	adds	r7, #16
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}

08000d4a <onewire_Read>:

// Read a byte from the OneWire bus
uint8_t onewire_Read(void) {
 8000d4a:	b580      	push	{r7, lr}
 8000d4c:	b082      	sub	sp, #8
 8000d4e:	af00      	add	r7, sp, #0
    uint8_t read_byte = 0;
 8000d50:	2300      	movs	r3, #0
 8000d52:	71fb      	strb	r3, [r7, #7]
    Onewire_Pin_Init(GPIO_MODE_INPUT);
 8000d54:	2000      	movs	r0, #0
 8000d56:	f7ff ff6b 	bl	8000c30 <Onewire_Pin_Init>
    for (int i = 0; i < 8; i++) {
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	603b      	str	r3, [r7, #0]
 8000d5e:	e029      	b.n	8000db4 <onewire_Read+0x6a>
        // Step 1: Start the read time slot (pull low for 6us)
        Onewire_Pin_Init(GPIO_MODE_OUTPUT_OD);
 8000d60:	2011      	movs	r0, #17
 8000d62:	f7ff ff65 	bl	8000c30 <Onewire_Pin_Init>
        HAL_GPIO_WritePin(ONEWIRE_GPIO_Port, ONEWIRE_Pin, GPIO_PIN_RESET);
 8000d66:	2200      	movs	r2, #0
 8000d68:	2102      	movs	r1, #2
 8000d6a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d6e:	f000 ff2b 	bl	8001bc8 <HAL_GPIO_WritePin>
        delay_us_dwt(2);
 8000d72:	2002      	movs	r0, #2
 8000d74:	f7ff ff38 	bl	8000be8 <delay_us_dwt>

        // Step 2: Release bus (switch to Input) and sample the line 9us later
        Onewire_Pin_Init(GPIO_MODE_INPUT);
 8000d78:	2000      	movs	r0, #0
 8000d7a:	f7ff ff59 	bl	8000c30 <Onewire_Pin_Init>
        delay_us_dwt(11);
 8000d7e:	200b      	movs	r0, #11
 8000d80:	f7ff ff32 	bl	8000be8 <delay_us_dwt>

        // Step 3: Read the bit state
        if (HAL_GPIO_ReadPin(ONEWIRE_GPIO_Port, ONEWIRE_Pin) == GPIO_PIN_SET) {
 8000d84:	2102      	movs	r1, #2
 8000d86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d8a:	f000 ff05 	bl	8001b98 <HAL_GPIO_ReadPin>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b01      	cmp	r3, #1
 8000d92:	d109      	bne.n	8000da8 <onewire_Read+0x5e>
            read_byte |= (1 << i);
 8000d94:	2201      	movs	r2, #1
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9c:	b25a      	sxtb	r2, r3
 8000d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da2:	4313      	orrs	r3, r2
 8000da4:	b25b      	sxtb	r3, r3
 8000da6:	71fb      	strb	r3, [r7, #7]
        }

        // Step 4: Wait for the rest of the time slot
        delay_us_dwt(60); // Remaining time for 70µs slot (70 - 6 - 9 = 55)
 8000da8:	203c      	movs	r0, #60	@ 0x3c
 8000daa:	f7ff ff1d 	bl	8000be8 <delay_us_dwt>
    for (int i = 0; i < 8; i++) {
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	3301      	adds	r3, #1
 8000db2:	603b      	str	r3, [r7, #0]
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	2b07      	cmp	r3, #7
 8000db8:	ddd2      	ble.n	8000d60 <onewire_Read+0x16>
    }

    return read_byte;
 8000dba:	79fb      	ldrb	r3, [r7, #7]
}
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	3708      	adds	r7, #8
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <DS18b20_temp>:
// =================================================================================
// 4. DS18B20 Application Function
// =================================================================================

// Read temperature from DS18B20 sensor
float DS18b20_temp(void) {
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
    uint8_t temp_lsb, temp_msb;
    int16_t raw_temp;

    if (onewire_reset()) {
 8000dca:	f7ff ff50 	bl	8000c6e <onewire_reset>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d00e      	beq.n	8000df2 <DS18b20_temp+0x2e>
            onewire_Write(0xCC);  // Skip ROM command
 8000dd4:	20cc      	movs	r0, #204	@ 0xcc
 8000dd6:	f7ff ff75 	bl	8000cc4 <onewire_Write>
            onewire_Write(0x4E);  // Write Scratchpad command
 8000dda:	204e      	movs	r0, #78	@ 0x4e
 8000ddc:	f7ff ff72 	bl	8000cc4 <onewire_Write>

            // Byte 2: TH (Ignorado) - Exemplo: 0x00
            onewire_Write(0x00);
 8000de0:	2000      	movs	r0, #0
 8000de2:	f7ff ff6f 	bl	8000cc4 <onewire_Write>
            // Byte 3: TL (Ignorado) - Exemplo: 0x00
            onewire_Write(0x00);
 8000de6:	2000      	movs	r0, #0
 8000de8:	f7ff ff6c 	bl	8000cc4 <onewire_Write>
            // Byte 4: Configuration Register (Resolução)
            // 0b00011111 = 0x1F (9 bits de resolução: 93.75ms)
            // 0b00111111 = 0x3F (10 bits de resolução: 187.5ms)
            // 0b01011111 = 0x5F (11 bits de resolução: 375ms)
            // 0b01111111 = 0x7F (12 bits de resolução: 750ms)
            onewire_Write(0x1F); // Define para 9 bits
 8000dec:	201f      	movs	r0, #31
 8000dee:	f7ff ff69 	bl	8000cc4 <onewire_Write>
        }

    // 1. Start Conversion
    if (!onewire_reset()) return -999.0f; // Check for presence
 8000df2:	f7ff ff3c 	bl	8000c6e <onewire_reset>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d102      	bne.n	8000e02 <DS18b20_temp+0x3e>
 8000dfc:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 8000e70 <DS18b20_temp+0xac>
 8000e00:	e031      	b.n	8000e66 <DS18b20_temp+0xa2>
    onewire_Write(0xCC);  // Skip ROM command
 8000e02:	20cc      	movs	r0, #204	@ 0xcc
 8000e04:	f7ff ff5e 	bl	8000cc4 <onewire_Write>
    onewire_Write(0x44);  // Start temperature conversion
 8000e08:	2044      	movs	r0, #68	@ 0x44
 8000e0a:	f7ff ff5b 	bl	8000cc4 <onewire_Write>
    HAL_Delay(750);       // Wait for conversion (typical 750ms for 12-bit resolution)
 8000e0e:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8000e12:	f000 fb85 	bl	8001520 <HAL_Delay>

    // 2. Read Scratchpad
    if (!onewire_reset()) return -999.0f; // Check for presence again
 8000e16:	f7ff ff2a 	bl	8000c6e <onewire_reset>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d102      	bne.n	8000e26 <DS18b20_temp+0x62>
 8000e20:	eddf 7a13 	vldr	s15, [pc, #76]	@ 8000e70 <DS18b20_temp+0xac>
 8000e24:	e01f      	b.n	8000e66 <DS18b20_temp+0xa2>
    onewire_Write(0xCC);  // Skip ROM command
 8000e26:	20cc      	movs	r0, #204	@ 0xcc
 8000e28:	f7ff ff4c 	bl	8000cc4 <onewire_Write>
    onewire_Write(0xBE);  // Read scratchpad command
 8000e2c:	20be      	movs	r0, #190	@ 0xbe
 8000e2e:	f7ff ff49 	bl	8000cc4 <onewire_Write>

    temp_lsb = onewire_Read();
 8000e32:	f7ff ff8a 	bl	8000d4a <onewire_Read>
 8000e36:	4603      	mov	r3, r0
 8000e38:	71fb      	strb	r3, [r7, #7]
    temp_msb = onewire_Read();
 8000e3a:	f7ff ff86 	bl	8000d4a <onewire_Read>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	71bb      	strb	r3, [r7, #6]

    // 3. Process data
    raw_temp = (temp_msb << 8) | temp_lsb;
 8000e42:	79bb      	ldrb	r3, [r7, #6]
 8000e44:	b21b      	sxth	r3, r3
 8000e46:	021b      	lsls	r3, r3, #8
 8000e48:	b21a      	sxth	r2, r3
 8000e4a:	79fb      	ldrb	r3, [r7, #7]
 8000e4c:	b21b      	sxth	r3, r3
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	80bb      	strh	r3, [r7, #4]
    return (float)raw_temp / 16.0;
 8000e52:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e56:	ee07 3a90 	vmov	s15, r3
 8000e5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e5e:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8000e62:	eec7 7a26 	vdiv.f32	s15, s14, s13
}
 8000e66:	eeb0 0a67 	vmov.f32	s0, s15
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	c479c000 	.word	0xc479c000

08000e74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e78:	f000 faec 	bl	8001454 <HAL_Init>

  /* USER CODE BEGIN Init */
  //removidas do code begin2
  delay_us_dwt_init();
 8000e7c:	f7ff fe9c 	bl	8000bb8 <delay_us_dwt_init>
  onewire_reset();
 8000e80:	f7ff fef5 	bl	8000c6e <onewire_reset>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e84:	f000 f810 	bl	8000ea8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e88:	f000 f89c 	bl	8000fc4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000e8c:	f000 f86a 	bl	8000f64 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, UART2_rxBuffer, 1); // Setando a interrupcao
 8000e90:	2201      	movs	r2, #1
 8000e92:	4903      	ldr	r1, [pc, #12]	@ (8000ea0 <main+0x2c>)
 8000e94:	4803      	ldr	r0, [pc, #12]	@ (8000ea4 <main+0x30>)
 8000e96:	f002 fbd8 	bl	800364a <HAL_UART_Receive_IT>
  //uartx_write_text(&huart2, "Initialization complete\r\n");
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e9a:	bf00      	nop
 8000e9c:	e7fd      	b.n	8000e9a <main+0x26>
 8000e9e:	bf00      	nop
 8000ea0:	20000204 	.word	0x20000204
 8000ea4:	20000208 	.word	0x20000208

08000ea8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b0a6      	sub	sp, #152	@ 0x98
 8000eac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eae:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000eb2:	2228      	movs	r2, #40	@ 0x28
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f004 fb37 	bl	800552a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ebc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	601a      	str	r2, [r3, #0]
 8000ec4:	605a      	str	r2, [r3, #4]
 8000ec6:	609a      	str	r2, [r3, #8]
 8000ec8:	60da      	str	r2, [r3, #12]
 8000eca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ecc:	1d3b      	adds	r3, r7, #4
 8000ece:	2258      	movs	r2, #88	@ 0x58
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f004 fb29 	bl	800552a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000edc:	2301      	movs	r3, #1
 8000ede:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ee0:	2310      	movs	r3, #16
 8000ee2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000eec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ef0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000ef4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000ef8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000efc:	2300      	movs	r3, #0
 8000efe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f02:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000f06:	4618      	mov	r0, r3
 8000f08:	f000 fe76 	bl	8001bf8 <HAL_RCC_OscConfig>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000f12:	f000 f8ef 	bl	80010f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f16:	230f      	movs	r3, #15
 8000f18:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f26:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000f2c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000f30:	2101      	movs	r1, #1
 8000f32:	4618      	mov	r0, r3
 8000f34:	f001 fe84 	bl	8002c40 <HAL_RCC_ClockConfig>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000f3e:	f000 f8d9 	bl	80010f4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000f42:	2302      	movs	r3, #2
 8000f44:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000f46:	2300      	movs	r3, #0
 8000f48:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f4a:	1d3b      	adds	r3, r7, #4
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f002 f889 	bl	8003064 <HAL_RCCEx_PeriphCLKConfig>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000f58:	f000 f8cc 	bl	80010f4 <Error_Handler>
  }
}
 8000f5c:	bf00      	nop
 8000f5e:	3798      	adds	r7, #152	@ 0x98
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f68:	4b14      	ldr	r3, [pc, #80]	@ (8000fbc <MX_USART2_UART_Init+0x58>)
 8000f6a:	4a15      	ldr	r2, [pc, #84]	@ (8000fc0 <MX_USART2_UART_Init+0x5c>)
 8000f6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000f6e:	4b13      	ldr	r3, [pc, #76]	@ (8000fbc <MX_USART2_UART_Init+0x58>)
 8000f70:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000f74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f76:	4b11      	ldr	r3, [pc, #68]	@ (8000fbc <MX_USART2_UART_Init+0x58>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000fbc <MX_USART2_UART_Init+0x58>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f82:	4b0e      	ldr	r3, [pc, #56]	@ (8000fbc <MX_USART2_UART_Init+0x58>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f88:	4b0c      	ldr	r3, [pc, #48]	@ (8000fbc <MX_USART2_UART_Init+0x58>)
 8000f8a:	220c      	movs	r2, #12
 8000f8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8000fbc <MX_USART2_UART_Init+0x58>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f94:	4b09      	ldr	r3, [pc, #36]	@ (8000fbc <MX_USART2_UART_Init+0x58>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f9a:	4b08      	ldr	r3, [pc, #32]	@ (8000fbc <MX_USART2_UART_Init+0x58>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fa0:	4b06      	ldr	r3, [pc, #24]	@ (8000fbc <MX_USART2_UART_Init+0x58>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fa6:	4805      	ldr	r0, [pc, #20]	@ (8000fbc <MX_USART2_UART_Init+0x58>)
 8000fa8:	f002 fa78 	bl	800349c <HAL_UART_Init>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000fb2:	f000 f89f 	bl	80010f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000fb6:	bf00      	nop
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	20000208 	.word	0x20000208
 8000fc0:	40004400 	.word	0x40004400

08000fc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b08a      	sub	sp, #40	@ 0x28
 8000fc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fca:	f107 0314 	add.w	r3, r7, #20
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	605a      	str	r2, [r3, #4]
 8000fd4:	609a      	str	r2, [r3, #8]
 8000fd6:	60da      	str	r2, [r3, #12]
 8000fd8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fda:	4b2b      	ldr	r3, [pc, #172]	@ (8001088 <MX_GPIO_Init+0xc4>)
 8000fdc:	695b      	ldr	r3, [r3, #20]
 8000fde:	4a2a      	ldr	r2, [pc, #168]	@ (8001088 <MX_GPIO_Init+0xc4>)
 8000fe0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000fe4:	6153      	str	r3, [r2, #20]
 8000fe6:	4b28      	ldr	r3, [pc, #160]	@ (8001088 <MX_GPIO_Init+0xc4>)
 8000fe8:	695b      	ldr	r3, [r3, #20]
 8000fea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000fee:	613b      	str	r3, [r7, #16]
 8000ff0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ff2:	4b25      	ldr	r3, [pc, #148]	@ (8001088 <MX_GPIO_Init+0xc4>)
 8000ff4:	695b      	ldr	r3, [r3, #20]
 8000ff6:	4a24      	ldr	r2, [pc, #144]	@ (8001088 <MX_GPIO_Init+0xc4>)
 8000ff8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ffc:	6153      	str	r3, [r2, #20]
 8000ffe:	4b22      	ldr	r3, [pc, #136]	@ (8001088 <MX_GPIO_Init+0xc4>)
 8001000:	695b      	ldr	r3, [r3, #20]
 8001002:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800100a:	4b1f      	ldr	r3, [pc, #124]	@ (8001088 <MX_GPIO_Init+0xc4>)
 800100c:	695b      	ldr	r3, [r3, #20]
 800100e:	4a1e      	ldr	r2, [pc, #120]	@ (8001088 <MX_GPIO_Init+0xc4>)
 8001010:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001014:	6153      	str	r3, [r2, #20]
 8001016:	4b1c      	ldr	r3, [pc, #112]	@ (8001088 <MX_GPIO_Init+0xc4>)
 8001018:	695b      	ldr	r3, [r3, #20]
 800101a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800101e:	60bb      	str	r3, [r7, #8]
 8001020:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001022:	4b19      	ldr	r3, [pc, #100]	@ (8001088 <MX_GPIO_Init+0xc4>)
 8001024:	695b      	ldr	r3, [r3, #20]
 8001026:	4a18      	ldr	r2, [pc, #96]	@ (8001088 <MX_GPIO_Init+0xc4>)
 8001028:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800102c:	6153      	str	r3, [r2, #20]
 800102e:	4b16      	ldr	r3, [pc, #88]	@ (8001088 <MX_GPIO_Init+0xc4>)
 8001030:	695b      	ldr	r3, [r3, #20]
 8001032:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800103a:	2200      	movs	r2, #0
 800103c:	2120      	movs	r1, #32
 800103e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001042:	f000 fdc1 	bl	8001bc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001046:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800104a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800104c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001050:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001052:	2302      	movs	r3, #2
 8001054:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001056:	f107 0314 	add.w	r3, r7, #20
 800105a:	4619      	mov	r1, r3
 800105c:	480b      	ldr	r0, [pc, #44]	@ (800108c <MX_GPIO_Init+0xc8>)
 800105e:	f000 fc11 	bl	8001884 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001062:	2320      	movs	r3, #32
 8001064:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001066:	2301      	movs	r3, #1
 8001068:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106e:	2300      	movs	r3, #0
 8001070:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001072:	f107 0314 	add.w	r3, r7, #20
 8001076:	4619      	mov	r1, r3
 8001078:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800107c:	f000 fc02 	bl	8001884 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001080:	bf00      	nop
 8001082:	3728      	adds	r7, #40	@ 0x28
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	40021000 	.word	0x40021000
 800108c:	48000800 	.word	0x48000800

08001090 <HAL_UART_RxCpltCallback>:
//	HAL_Delay(800);
//  }
//}

// Em HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart):
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	temperatura=DS18b20_temp();
 8001098:	f7ff fe94 	bl	8000dc4 <DS18b20_temp>
 800109c:	eef0 7a40 	vmov.f32	s15, s0
 80010a0:	4b0f      	ldr	r3, [pc, #60]	@ (80010e0 <HAL_UART_RxCpltCallback+0x50>)
 80010a2:	edc3 7a00 	vstr	s15, [r3]
	int len = sprintf(texto,"%.2f\r\n",temperatura); // Obter o tamanho real
 80010a6:	4b0e      	ldr	r3, [pc, #56]	@ (80010e0 <HAL_UART_RxCpltCallback+0x50>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4618      	mov	r0, r3
 80010ac:	f7ff fa54 	bl	8000558 <__aeabi_f2d>
 80010b0:	4602      	mov	r2, r0
 80010b2:	460b      	mov	r3, r1
 80010b4:	490b      	ldr	r1, [pc, #44]	@ (80010e4 <HAL_UART_RxCpltCallback+0x54>)
 80010b6:	480c      	ldr	r0, [pc, #48]	@ (80010e8 <HAL_UART_RxCpltCallback+0x58>)
 80010b8:	f004 f9d2 	bl	8005460 <siprintf>
 80010bc:	60f8      	str	r0, [r7, #12]
//	uartx_write_text(&huart2, texto);
	HAL_UART_Transmit(&huart2, (uint8_t*)texto, len, 1000); // Enviar o tamanho real
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	b29a      	uxth	r2, r3
 80010c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010c6:	4908      	ldr	r1, [pc, #32]	@ (80010e8 <HAL_UART_RxCpltCallback+0x58>)
 80010c8:	4808      	ldr	r0, [pc, #32]	@ (80010ec <HAL_UART_RxCpltCallback+0x5c>)
 80010ca:	f002 fa35 	bl	8003538 <HAL_UART_Transmit>
	HAL_UART_Receive_IT(&huart2, UART2_rxBuffer, 1); // Setando a interrupcao
 80010ce:	2201      	movs	r2, #1
 80010d0:	4907      	ldr	r1, [pc, #28]	@ (80010f0 <HAL_UART_RxCpltCallback+0x60>)
 80010d2:	4806      	ldr	r0, [pc, #24]	@ (80010ec <HAL_UART_RxCpltCallback+0x5c>)
 80010d4:	f002 fab9 	bl	800364a <HAL_UART_Receive_IT>
}
 80010d8:	bf00      	nop
 80010da:	3710      	adds	r7, #16
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	200001f0 	.word	0x200001f0
 80010e4:	080076e0 	.word	0x080076e0
 80010e8:	200001f4 	.word	0x200001f4
 80010ec:	20000208 	.word	0x20000208
 80010f0:	20000204 	.word	0x20000204

080010f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010f8:	b672      	cpsid	i
}
 80010fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010fc:	bf00      	nop
 80010fe:	e7fd      	b.n	80010fc <Error_Handler+0x8>

08001100 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001106:	4b0f      	ldr	r3, [pc, #60]	@ (8001144 <HAL_MspInit+0x44>)
 8001108:	699b      	ldr	r3, [r3, #24]
 800110a:	4a0e      	ldr	r2, [pc, #56]	@ (8001144 <HAL_MspInit+0x44>)
 800110c:	f043 0301 	orr.w	r3, r3, #1
 8001110:	6193      	str	r3, [r2, #24]
 8001112:	4b0c      	ldr	r3, [pc, #48]	@ (8001144 <HAL_MspInit+0x44>)
 8001114:	699b      	ldr	r3, [r3, #24]
 8001116:	f003 0301 	and.w	r3, r3, #1
 800111a:	607b      	str	r3, [r7, #4]
 800111c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800111e:	4b09      	ldr	r3, [pc, #36]	@ (8001144 <HAL_MspInit+0x44>)
 8001120:	69db      	ldr	r3, [r3, #28]
 8001122:	4a08      	ldr	r2, [pc, #32]	@ (8001144 <HAL_MspInit+0x44>)
 8001124:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001128:	61d3      	str	r3, [r2, #28]
 800112a:	4b06      	ldr	r3, [pc, #24]	@ (8001144 <HAL_MspInit+0x44>)
 800112c:	69db      	ldr	r3, [r3, #28]
 800112e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001132:	603b      	str	r3, [r7, #0]
 8001134:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_1);
 8001136:	2006      	movs	r0, #6
 8001138:	f000 fae6 	bl	8001708 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800113c:	bf00      	nop
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	40021000 	.word	0x40021000

08001148 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b08a      	sub	sp, #40	@ 0x28
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001150:	f107 0314 	add.w	r3, r7, #20
 8001154:	2200      	movs	r2, #0
 8001156:	601a      	str	r2, [r3, #0]
 8001158:	605a      	str	r2, [r3, #4]
 800115a:	609a      	str	r2, [r3, #8]
 800115c:	60da      	str	r2, [r3, #12]
 800115e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a1b      	ldr	r2, [pc, #108]	@ (80011d4 <HAL_UART_MspInit+0x8c>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d130      	bne.n	80011cc <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800116a:	4b1b      	ldr	r3, [pc, #108]	@ (80011d8 <HAL_UART_MspInit+0x90>)
 800116c:	69db      	ldr	r3, [r3, #28]
 800116e:	4a1a      	ldr	r2, [pc, #104]	@ (80011d8 <HAL_UART_MspInit+0x90>)
 8001170:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001174:	61d3      	str	r3, [r2, #28]
 8001176:	4b18      	ldr	r3, [pc, #96]	@ (80011d8 <HAL_UART_MspInit+0x90>)
 8001178:	69db      	ldr	r3, [r3, #28]
 800117a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800117e:	613b      	str	r3, [r7, #16]
 8001180:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001182:	4b15      	ldr	r3, [pc, #84]	@ (80011d8 <HAL_UART_MspInit+0x90>)
 8001184:	695b      	ldr	r3, [r3, #20]
 8001186:	4a14      	ldr	r2, [pc, #80]	@ (80011d8 <HAL_UART_MspInit+0x90>)
 8001188:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800118c:	6153      	str	r3, [r2, #20]
 800118e:	4b12      	ldr	r3, [pc, #72]	@ (80011d8 <HAL_UART_MspInit+0x90>)
 8001190:	695b      	ldr	r3, [r3, #20]
 8001192:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800119a:	230c      	movs	r3, #12
 800119c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800119e:	2302      	movs	r3, #2
 80011a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a2:	2300      	movs	r3, #0
 80011a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011a6:	2303      	movs	r3, #3
 80011a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011aa:	2307      	movs	r3, #7
 80011ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ae:	f107 0314 	add.w	r3, r7, #20
 80011b2:	4619      	mov	r1, r3
 80011b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011b8:	f000 fb64 	bl	8001884 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 80011bc:	2200      	movs	r2, #0
 80011be:	2101      	movs	r1, #1
 80011c0:	2026      	movs	r0, #38	@ 0x26
 80011c2:	f000 faac 	bl	800171e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80011c6:	2026      	movs	r0, #38	@ 0x26
 80011c8:	f000 fac5 	bl	8001756 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80011cc:	bf00      	nop
 80011ce:	3728      	adds	r7, #40	@ 0x28
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	40004400 	.word	0x40004400
 80011d8:	40021000 	.word	0x40021000

080011dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011e0:	bf00      	nop
 80011e2:	e7fd      	b.n	80011e0 <NMI_Handler+0x4>

080011e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011e8:	bf00      	nop
 80011ea:	e7fd      	b.n	80011e8 <HardFault_Handler+0x4>

080011ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011f0:	bf00      	nop
 80011f2:	e7fd      	b.n	80011f0 <MemManage_Handler+0x4>

080011f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011f8:	bf00      	nop
 80011fa:	e7fd      	b.n	80011f8 <BusFault_Handler+0x4>

080011fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001200:	bf00      	nop
 8001202:	e7fd      	b.n	8001200 <UsageFault_Handler+0x4>

08001204 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001208:	bf00      	nop
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr

08001212 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001212:	b480      	push	{r7}
 8001214:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001216:	bf00      	nop
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr

08001220 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001224:	bf00      	nop
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr

0800122e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800122e:	b580      	push	{r7, lr}
 8001230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001232:	f000 f955 	bl	80014e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001236:	bf00      	nop
 8001238:	bd80      	pop	{r7, pc}
	...

0800123c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001240:	4802      	ldr	r0, [pc, #8]	@ (800124c <USART2_IRQHandler+0x10>)
 8001242:	f002 fa47 	bl	80036d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001246:	bf00      	nop
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	20000208 	.word	0x20000208

08001250 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  return 1;
 8001254:	2301      	movs	r3, #1
}
 8001256:	4618      	mov	r0, r3
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr

08001260 <_kill>:

int _kill(int pid, int sig)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800126a:	f004 f9b1 	bl	80055d0 <__errno>
 800126e:	4603      	mov	r3, r0
 8001270:	2216      	movs	r2, #22
 8001272:	601a      	str	r2, [r3, #0]
  return -1;
 8001274:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001278:	4618      	mov	r0, r3
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}

08001280 <_exit>:

void _exit (int status)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001288:	f04f 31ff 	mov.w	r1, #4294967295
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	f7ff ffe7 	bl	8001260 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001292:	bf00      	nop
 8001294:	e7fd      	b.n	8001292 <_exit+0x12>

08001296 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001296:	b580      	push	{r7, lr}
 8001298:	b086      	sub	sp, #24
 800129a:	af00      	add	r7, sp, #0
 800129c:	60f8      	str	r0, [r7, #12]
 800129e:	60b9      	str	r1, [r7, #8]
 80012a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012a2:	2300      	movs	r3, #0
 80012a4:	617b      	str	r3, [r7, #20]
 80012a6:	e00a      	b.n	80012be <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012a8:	f3af 8000 	nop.w
 80012ac:	4601      	mov	r1, r0
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	1c5a      	adds	r2, r3, #1
 80012b2:	60ba      	str	r2, [r7, #8]
 80012b4:	b2ca      	uxtb	r2, r1
 80012b6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	3301      	adds	r3, #1
 80012bc:	617b      	str	r3, [r7, #20]
 80012be:	697a      	ldr	r2, [r7, #20]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	429a      	cmp	r2, r3
 80012c4:	dbf0      	blt.n	80012a8 <_read+0x12>
  }

  return len;
 80012c6:	687b      	ldr	r3, [r7, #4]
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3718      	adds	r7, #24
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012dc:	2300      	movs	r3, #0
 80012de:	617b      	str	r3, [r7, #20]
 80012e0:	e009      	b.n	80012f6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80012e2:	68bb      	ldr	r3, [r7, #8]
 80012e4:	1c5a      	adds	r2, r3, #1
 80012e6:	60ba      	str	r2, [r7, #8]
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	4618      	mov	r0, r3
 80012ec:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	3301      	adds	r3, #1
 80012f4:	617b      	str	r3, [r7, #20]
 80012f6:	697a      	ldr	r2, [r7, #20]
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	dbf1      	blt.n	80012e2 <_write+0x12>
  }
  return len;
 80012fe:	687b      	ldr	r3, [r7, #4]
}
 8001300:	4618      	mov	r0, r3
 8001302:	3718      	adds	r7, #24
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}

08001308 <_close>:

int _close(int file)
{
 8001308:	b480      	push	{r7}
 800130a:	b083      	sub	sp, #12
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001310:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001314:	4618      	mov	r0, r3
 8001316:	370c      	adds	r7, #12
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr

08001320 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001330:	605a      	str	r2, [r3, #4]
  return 0;
 8001332:	2300      	movs	r3, #0
}
 8001334:	4618      	mov	r0, r3
 8001336:	370c      	adds	r7, #12
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <_isatty>:

int _isatty(int file)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001348:	2301      	movs	r3, #1
}
 800134a:	4618      	mov	r0, r3
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001356:	b480      	push	{r7}
 8001358:	b085      	sub	sp, #20
 800135a:	af00      	add	r7, sp, #0
 800135c:	60f8      	str	r0, [r7, #12]
 800135e:	60b9      	str	r1, [r7, #8]
 8001360:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001362:	2300      	movs	r3, #0
}
 8001364:	4618      	mov	r0, r3
 8001366:	3714      	adds	r7, #20
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr

08001370 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b086      	sub	sp, #24
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001378:	4a14      	ldr	r2, [pc, #80]	@ (80013cc <_sbrk+0x5c>)
 800137a:	4b15      	ldr	r3, [pc, #84]	@ (80013d0 <_sbrk+0x60>)
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001384:	4b13      	ldr	r3, [pc, #76]	@ (80013d4 <_sbrk+0x64>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d102      	bne.n	8001392 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800138c:	4b11      	ldr	r3, [pc, #68]	@ (80013d4 <_sbrk+0x64>)
 800138e:	4a12      	ldr	r2, [pc, #72]	@ (80013d8 <_sbrk+0x68>)
 8001390:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001392:	4b10      	ldr	r3, [pc, #64]	@ (80013d4 <_sbrk+0x64>)
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4413      	add	r3, r2
 800139a:	693a      	ldr	r2, [r7, #16]
 800139c:	429a      	cmp	r2, r3
 800139e:	d207      	bcs.n	80013b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013a0:	f004 f916 	bl	80055d0 <__errno>
 80013a4:	4603      	mov	r3, r0
 80013a6:	220c      	movs	r2, #12
 80013a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013aa:	f04f 33ff 	mov.w	r3, #4294967295
 80013ae:	e009      	b.n	80013c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013b0:	4b08      	ldr	r3, [pc, #32]	@ (80013d4 <_sbrk+0x64>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013b6:	4b07      	ldr	r3, [pc, #28]	@ (80013d4 <_sbrk+0x64>)
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4413      	add	r3, r2
 80013be:	4a05      	ldr	r2, [pc, #20]	@ (80013d4 <_sbrk+0x64>)
 80013c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013c2:	68fb      	ldr	r3, [r7, #12]
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3718      	adds	r7, #24
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	20010000 	.word	0x20010000
 80013d0:	00000400 	.word	0x00000400
 80013d4:	20000290 	.word	0x20000290
 80013d8:	200003e8 	.word	0x200003e8

080013dc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013e0:	4b06      	ldr	r3, [pc, #24]	@ (80013fc <SystemInit+0x20>)
 80013e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013e6:	4a05      	ldr	r2, [pc, #20]	@ (80013fc <SystemInit+0x20>)
 80013e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013f0:	bf00      	nop
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	e000ed00 	.word	0xe000ed00

08001400 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001400:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001438 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001404:	f7ff ffea 	bl	80013dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001408:	480c      	ldr	r0, [pc, #48]	@ (800143c <LoopForever+0x6>)
  ldr r1, =_edata
 800140a:	490d      	ldr	r1, [pc, #52]	@ (8001440 <LoopForever+0xa>)
  ldr r2, =_sidata
 800140c:	4a0d      	ldr	r2, [pc, #52]	@ (8001444 <LoopForever+0xe>)
  movs r3, #0
 800140e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001410:	e002      	b.n	8001418 <LoopCopyDataInit>

08001412 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001412:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001414:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001416:	3304      	adds	r3, #4

08001418 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001418:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800141a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800141c:	d3f9      	bcc.n	8001412 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800141e:	4a0a      	ldr	r2, [pc, #40]	@ (8001448 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001420:	4c0a      	ldr	r4, [pc, #40]	@ (800144c <LoopForever+0x16>)
  movs r3, #0
 8001422:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001424:	e001      	b.n	800142a <LoopFillZerobss>

08001426 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001426:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001428:	3204      	adds	r2, #4

0800142a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800142a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800142c:	d3fb      	bcc.n	8001426 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800142e:	f004 f8d5 	bl	80055dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001432:	f7ff fd1f 	bl	8000e74 <main>

08001436 <LoopForever>:

LoopForever:
    b LoopForever
 8001436:	e7fe      	b.n	8001436 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001438:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800143c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001440:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001444:	08007aa4 	.word	0x08007aa4
  ldr r2, =_sbss
 8001448:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800144c:	200003e4 	.word	0x200003e4

08001450 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001450:	e7fe      	b.n	8001450 <ADC1_2_IRQHandler>
	...

08001454 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001458:	4b08      	ldr	r3, [pc, #32]	@ (800147c <HAL_Init+0x28>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a07      	ldr	r2, [pc, #28]	@ (800147c <HAL_Init+0x28>)
 800145e:	f043 0310 	orr.w	r3, r3, #16
 8001462:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001464:	2003      	movs	r0, #3
 8001466:	f000 f94f 	bl	8001708 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800146a:	2000      	movs	r0, #0
 800146c:	f000 f808 	bl	8001480 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001470:	f7ff fe46 	bl	8001100 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001474:	2300      	movs	r3, #0
}
 8001476:	4618      	mov	r0, r3
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40022000 	.word	0x40022000

08001480 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001488:	4b12      	ldr	r3, [pc, #72]	@ (80014d4 <HAL_InitTick+0x54>)
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	4b12      	ldr	r3, [pc, #72]	@ (80014d8 <HAL_InitTick+0x58>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	4619      	mov	r1, r3
 8001492:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001496:	fbb3 f3f1 	udiv	r3, r3, r1
 800149a:	fbb2 f3f3 	udiv	r3, r2, r3
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 f967 	bl	8001772 <HAL_SYSTICK_Config>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
 80014ac:	e00e      	b.n	80014cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2b0f      	cmp	r3, #15
 80014b2:	d80a      	bhi.n	80014ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014b4:	2200      	movs	r2, #0
 80014b6:	6879      	ldr	r1, [r7, #4]
 80014b8:	f04f 30ff 	mov.w	r0, #4294967295
 80014bc:	f000 f92f 	bl	800171e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014c0:	4a06      	ldr	r2, [pc, #24]	@ (80014dc <HAL_InitTick+0x5c>)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80014c6:	2300      	movs	r3, #0
 80014c8:	e000      	b.n	80014cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	3708      	adds	r7, #8
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000000 	.word	0x20000000
 80014d8:	20000008 	.word	0x20000008
 80014dc:	20000004 	.word	0x20000004

080014e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014e4:	4b06      	ldr	r3, [pc, #24]	@ (8001500 <HAL_IncTick+0x20>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	461a      	mov	r2, r3
 80014ea:	4b06      	ldr	r3, [pc, #24]	@ (8001504 <HAL_IncTick+0x24>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4413      	add	r3, r2
 80014f0:	4a04      	ldr	r2, [pc, #16]	@ (8001504 <HAL_IncTick+0x24>)
 80014f2:	6013      	str	r3, [r2, #0]
}
 80014f4:	bf00      	nop
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	20000008 	.word	0x20000008
 8001504:	20000294 	.word	0x20000294

08001508 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  return uwTick;  
 800150c:	4b03      	ldr	r3, [pc, #12]	@ (800151c <HAL_GetTick+0x14>)
 800150e:	681b      	ldr	r3, [r3, #0]
}
 8001510:	4618      	mov	r0, r3
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	20000294 	.word	0x20000294

08001520 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001528:	f7ff ffee 	bl	8001508 <HAL_GetTick>
 800152c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001538:	d005      	beq.n	8001546 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800153a:	4b0a      	ldr	r3, [pc, #40]	@ (8001564 <HAL_Delay+0x44>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	461a      	mov	r2, r3
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	4413      	add	r3, r2
 8001544:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001546:	bf00      	nop
 8001548:	f7ff ffde 	bl	8001508 <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	68bb      	ldr	r3, [r7, #8]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	68fa      	ldr	r2, [r7, #12]
 8001554:	429a      	cmp	r2, r3
 8001556:	d8f7      	bhi.n	8001548 <HAL_Delay+0x28>
  {
  }
}
 8001558:	bf00      	nop
 800155a:	bf00      	nop
 800155c:	3710      	adds	r7, #16
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20000008 	.word	0x20000008

08001568 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001568:	b480      	push	{r7}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	f003 0307 	and.w	r3, r3, #7
 8001576:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001578:	4b0c      	ldr	r3, [pc, #48]	@ (80015ac <__NVIC_SetPriorityGrouping+0x44>)
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800157e:	68ba      	ldr	r2, [r7, #8]
 8001580:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001584:	4013      	ands	r3, r2
 8001586:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001590:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001594:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001598:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800159a:	4a04      	ldr	r2, [pc, #16]	@ (80015ac <__NVIC_SetPriorityGrouping+0x44>)
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	60d3      	str	r3, [r2, #12]
}
 80015a0:	bf00      	nop
 80015a2:	3714      	adds	r7, #20
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr
 80015ac:	e000ed00 	.word	0xe000ed00

080015b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015b4:	4b04      	ldr	r3, [pc, #16]	@ (80015c8 <__NVIC_GetPriorityGrouping+0x18>)
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	0a1b      	lsrs	r3, r3, #8
 80015ba:	f003 0307 	and.w	r3, r3, #7
}
 80015be:	4618      	mov	r0, r3
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr
 80015c8:	e000ed00 	.word	0xe000ed00

080015cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	db0b      	blt.n	80015f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015de:	79fb      	ldrb	r3, [r7, #7]
 80015e0:	f003 021f 	and.w	r2, r3, #31
 80015e4:	4907      	ldr	r1, [pc, #28]	@ (8001604 <__NVIC_EnableIRQ+0x38>)
 80015e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ea:	095b      	lsrs	r3, r3, #5
 80015ec:	2001      	movs	r0, #1
 80015ee:	fa00 f202 	lsl.w	r2, r0, r2
 80015f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015f6:	bf00      	nop
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	e000e100 	.word	0xe000e100

08001608 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	6039      	str	r1, [r7, #0]
 8001612:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001618:	2b00      	cmp	r3, #0
 800161a:	db0a      	blt.n	8001632 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	b2da      	uxtb	r2, r3
 8001620:	490c      	ldr	r1, [pc, #48]	@ (8001654 <__NVIC_SetPriority+0x4c>)
 8001622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001626:	0112      	lsls	r2, r2, #4
 8001628:	b2d2      	uxtb	r2, r2
 800162a:	440b      	add	r3, r1
 800162c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001630:	e00a      	b.n	8001648 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	b2da      	uxtb	r2, r3
 8001636:	4908      	ldr	r1, [pc, #32]	@ (8001658 <__NVIC_SetPriority+0x50>)
 8001638:	79fb      	ldrb	r3, [r7, #7]
 800163a:	f003 030f 	and.w	r3, r3, #15
 800163e:	3b04      	subs	r3, #4
 8001640:	0112      	lsls	r2, r2, #4
 8001642:	b2d2      	uxtb	r2, r2
 8001644:	440b      	add	r3, r1
 8001646:	761a      	strb	r2, [r3, #24]
}
 8001648:	bf00      	nop
 800164a:	370c      	adds	r7, #12
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr
 8001654:	e000e100 	.word	0xe000e100
 8001658:	e000ed00 	.word	0xe000ed00

0800165c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800165c:	b480      	push	{r7}
 800165e:	b089      	sub	sp, #36	@ 0x24
 8001660:	af00      	add	r7, sp, #0
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	60b9      	str	r1, [r7, #8]
 8001666:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	f003 0307 	and.w	r3, r3, #7
 800166e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	f1c3 0307 	rsb	r3, r3, #7
 8001676:	2b04      	cmp	r3, #4
 8001678:	bf28      	it	cs
 800167a:	2304      	movcs	r3, #4
 800167c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	3304      	adds	r3, #4
 8001682:	2b06      	cmp	r3, #6
 8001684:	d902      	bls.n	800168c <NVIC_EncodePriority+0x30>
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	3b03      	subs	r3, #3
 800168a:	e000      	b.n	800168e <NVIC_EncodePriority+0x32>
 800168c:	2300      	movs	r3, #0
 800168e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001690:	f04f 32ff 	mov.w	r2, #4294967295
 8001694:	69bb      	ldr	r3, [r7, #24]
 8001696:	fa02 f303 	lsl.w	r3, r2, r3
 800169a:	43da      	mvns	r2, r3
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	401a      	ands	r2, r3
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016a4:	f04f 31ff 	mov.w	r1, #4294967295
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	fa01 f303 	lsl.w	r3, r1, r3
 80016ae:	43d9      	mvns	r1, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b4:	4313      	orrs	r3, r2
         );
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3724      	adds	r7, #36	@ 0x24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
	...

080016c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	3b01      	subs	r3, #1
 80016d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016d4:	d301      	bcc.n	80016da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016d6:	2301      	movs	r3, #1
 80016d8:	e00f      	b.n	80016fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016da:	4a0a      	ldr	r2, [pc, #40]	@ (8001704 <SysTick_Config+0x40>)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	3b01      	subs	r3, #1
 80016e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016e2:	210f      	movs	r1, #15
 80016e4:	f04f 30ff 	mov.w	r0, #4294967295
 80016e8:	f7ff ff8e 	bl	8001608 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016ec:	4b05      	ldr	r3, [pc, #20]	@ (8001704 <SysTick_Config+0x40>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016f2:	4b04      	ldr	r3, [pc, #16]	@ (8001704 <SysTick_Config+0x40>)
 80016f4:	2207      	movs	r2, #7
 80016f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	e000e010 	.word	0xe000e010

08001708 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f7ff ff29 	bl	8001568 <__NVIC_SetPriorityGrouping>
}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800171e:	b580      	push	{r7, lr}
 8001720:	b086      	sub	sp, #24
 8001722:	af00      	add	r7, sp, #0
 8001724:	4603      	mov	r3, r0
 8001726:	60b9      	str	r1, [r7, #8]
 8001728:	607a      	str	r2, [r7, #4]
 800172a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800172c:	2300      	movs	r3, #0
 800172e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001730:	f7ff ff3e 	bl	80015b0 <__NVIC_GetPriorityGrouping>
 8001734:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	68b9      	ldr	r1, [r7, #8]
 800173a:	6978      	ldr	r0, [r7, #20]
 800173c:	f7ff ff8e 	bl	800165c <NVIC_EncodePriority>
 8001740:	4602      	mov	r2, r0
 8001742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001746:	4611      	mov	r1, r2
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff ff5d 	bl	8001608 <__NVIC_SetPriority>
}
 800174e:	bf00      	nop
 8001750:	3718      	adds	r7, #24
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}

08001756 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001756:	b580      	push	{r7, lr}
 8001758:	b082      	sub	sp, #8
 800175a:	af00      	add	r7, sp, #0
 800175c:	4603      	mov	r3, r0
 800175e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff ff31 	bl	80015cc <__NVIC_EnableIRQ>
}
 800176a:	bf00      	nop
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	b082      	sub	sp, #8
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	f7ff ffa2 	bl	80016c4 <SysTick_Config>
 8001780:	4603      	mov	r3, r0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}

0800178a <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800178a:	b480      	push	{r7}
 800178c:	b083      	sub	sp, #12
 800178e:	af00      	add	r7, sp, #0
 8001790:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d101      	bne.n	800179c <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	e02e      	b.n	80017fa <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80017a2:	2b02      	cmp	r3, #2
 80017a4:	d008      	beq.n	80017b8 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2204      	movs	r2, #4
 80017aa:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2200      	movs	r2, #0
 80017b0:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 80017b4:	2301      	movs	r3, #1
 80017b6:	e020      	b.n	80017fa <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f022 020e 	bic.w	r2, r2, #14
 80017c6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f022 0201 	bic.w	r2, r2, #1
 80017d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017e0:	2101      	movs	r1, #1
 80017e2:	fa01 f202 	lsl.w	r2, r1, r2
 80017e6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2201      	movs	r2, #1
 80017ec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2200      	movs	r2, #0
 80017f4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr

08001806 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001806:	b580      	push	{r7, lr}
 8001808:	b084      	sub	sp, #16
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800180e:	2300      	movs	r3, #0
 8001810:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001818:	2b02      	cmp	r3, #2
 800181a:	d005      	beq.n	8001828 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2204      	movs	r2, #4
 8001820:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	73fb      	strb	r3, [r7, #15]
 8001826:	e027      	b.n	8001878 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f022 020e 	bic.w	r2, r2, #14
 8001836:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f022 0201 	bic.w	r2, r2, #1
 8001846:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001850:	2101      	movs	r1, #1
 8001852:	fa01 f202 	lsl.w	r2, r1, r2
 8001856:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2201      	movs	r2, #1
 800185c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2200      	movs	r2, #0
 8001864:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800186c:	2b00      	cmp	r3, #0
 800186e:	d003      	beq.n	8001878 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	4798      	blx	r3
    }
  }
  return status;
 8001878:	7bfb      	ldrb	r3, [r7, #15]
}
 800187a:	4618      	mov	r0, r3
 800187c:	3710      	adds	r7, #16
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
	...

08001884 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001884:	b480      	push	{r7}
 8001886:	b087      	sub	sp, #28
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800188e:	2300      	movs	r3, #0
 8001890:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001892:	e160      	b.n	8001b56 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	2101      	movs	r1, #1
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	fa01 f303 	lsl.w	r3, r1, r3
 80018a0:	4013      	ands	r3, r2
 80018a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	f000 8152 	beq.w	8001b50 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f003 0303 	and.w	r3, r3, #3
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d005      	beq.n	80018c4 <HAL_GPIO_Init+0x40>
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	f003 0303 	and.w	r3, r3, #3
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d130      	bne.n	8001926 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	689b      	ldr	r3, [r3, #8]
 80018c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	005b      	lsls	r3, r3, #1
 80018ce:	2203      	movs	r2, #3
 80018d0:	fa02 f303 	lsl.w	r3, r2, r3
 80018d4:	43db      	mvns	r3, r3
 80018d6:	693a      	ldr	r2, [r7, #16]
 80018d8:	4013      	ands	r3, r2
 80018da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	68da      	ldr	r2, [r3, #12]
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	005b      	lsls	r3, r3, #1
 80018e4:	fa02 f303 	lsl.w	r3, r2, r3
 80018e8:	693a      	ldr	r2, [r7, #16]
 80018ea:	4313      	orrs	r3, r2
 80018ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	693a      	ldr	r2, [r7, #16]
 80018f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018fa:	2201      	movs	r2, #1
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001902:	43db      	mvns	r3, r3
 8001904:	693a      	ldr	r2, [r7, #16]
 8001906:	4013      	ands	r3, r2
 8001908:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	091b      	lsrs	r3, r3, #4
 8001910:	f003 0201 	and.w	r2, r3, #1
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	fa02 f303 	lsl.w	r3, r2, r3
 800191a:	693a      	ldr	r2, [r7, #16]
 800191c:	4313      	orrs	r3, r2
 800191e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	693a      	ldr	r2, [r7, #16]
 8001924:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	f003 0303 	and.w	r3, r3, #3
 800192e:	2b03      	cmp	r3, #3
 8001930:	d017      	beq.n	8001962 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	005b      	lsls	r3, r3, #1
 800193c:	2203      	movs	r2, #3
 800193e:	fa02 f303 	lsl.w	r3, r2, r3
 8001942:	43db      	mvns	r3, r3
 8001944:	693a      	ldr	r2, [r7, #16]
 8001946:	4013      	ands	r3, r2
 8001948:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	689a      	ldr	r2, [r3, #8]
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	005b      	lsls	r3, r3, #1
 8001952:	fa02 f303 	lsl.w	r3, r2, r3
 8001956:	693a      	ldr	r2, [r7, #16]
 8001958:	4313      	orrs	r3, r2
 800195a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	693a      	ldr	r2, [r7, #16]
 8001960:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f003 0303 	and.w	r3, r3, #3
 800196a:	2b02      	cmp	r3, #2
 800196c:	d123      	bne.n	80019b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	08da      	lsrs	r2, r3, #3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	3208      	adds	r2, #8
 8001976:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800197a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	f003 0307 	and.w	r3, r3, #7
 8001982:	009b      	lsls	r3, r3, #2
 8001984:	220f      	movs	r2, #15
 8001986:	fa02 f303 	lsl.w	r3, r2, r3
 800198a:	43db      	mvns	r3, r3
 800198c:	693a      	ldr	r2, [r7, #16]
 800198e:	4013      	ands	r3, r2
 8001990:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	691a      	ldr	r2, [r3, #16]
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	f003 0307 	and.w	r3, r3, #7
 800199c:	009b      	lsls	r3, r3, #2
 800199e:	fa02 f303 	lsl.w	r3, r2, r3
 80019a2:	693a      	ldr	r2, [r7, #16]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	08da      	lsrs	r2, r3, #3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	3208      	adds	r2, #8
 80019b0:	6939      	ldr	r1, [r7, #16]
 80019b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	2203      	movs	r2, #3
 80019c2:	fa02 f303 	lsl.w	r3, r2, r3
 80019c6:	43db      	mvns	r3, r3
 80019c8:	693a      	ldr	r2, [r7, #16]
 80019ca:	4013      	ands	r3, r2
 80019cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f003 0203 	and.w	r2, r3, #3
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	fa02 f303 	lsl.w	r3, r2, r3
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	4313      	orrs	r3, r2
 80019e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	693a      	ldr	r2, [r7, #16]
 80019e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	f000 80ac 	beq.w	8001b50 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019f8:	4b5e      	ldr	r3, [pc, #376]	@ (8001b74 <HAL_GPIO_Init+0x2f0>)
 80019fa:	699b      	ldr	r3, [r3, #24]
 80019fc:	4a5d      	ldr	r2, [pc, #372]	@ (8001b74 <HAL_GPIO_Init+0x2f0>)
 80019fe:	f043 0301 	orr.w	r3, r3, #1
 8001a02:	6193      	str	r3, [r2, #24]
 8001a04:	4b5b      	ldr	r3, [pc, #364]	@ (8001b74 <HAL_GPIO_Init+0x2f0>)
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	f003 0301 	and.w	r3, r3, #1
 8001a0c:	60bb      	str	r3, [r7, #8]
 8001a0e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a10:	4a59      	ldr	r2, [pc, #356]	@ (8001b78 <HAL_GPIO_Init+0x2f4>)
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	089b      	lsrs	r3, r3, #2
 8001a16:	3302      	adds	r3, #2
 8001a18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	f003 0303 	and.w	r3, r3, #3
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	220f      	movs	r2, #15
 8001a28:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2c:	43db      	mvns	r3, r3
 8001a2e:	693a      	ldr	r2, [r7, #16]
 8001a30:	4013      	ands	r3, r2
 8001a32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001a3a:	d025      	beq.n	8001a88 <HAL_GPIO_Init+0x204>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	4a4f      	ldr	r2, [pc, #316]	@ (8001b7c <HAL_GPIO_Init+0x2f8>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d01f      	beq.n	8001a84 <HAL_GPIO_Init+0x200>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	4a4e      	ldr	r2, [pc, #312]	@ (8001b80 <HAL_GPIO_Init+0x2fc>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d019      	beq.n	8001a80 <HAL_GPIO_Init+0x1fc>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	4a4d      	ldr	r2, [pc, #308]	@ (8001b84 <HAL_GPIO_Init+0x300>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d013      	beq.n	8001a7c <HAL_GPIO_Init+0x1f8>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	4a4c      	ldr	r2, [pc, #304]	@ (8001b88 <HAL_GPIO_Init+0x304>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d00d      	beq.n	8001a78 <HAL_GPIO_Init+0x1f4>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	4a4b      	ldr	r2, [pc, #300]	@ (8001b8c <HAL_GPIO_Init+0x308>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d007      	beq.n	8001a74 <HAL_GPIO_Init+0x1f0>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	4a4a      	ldr	r2, [pc, #296]	@ (8001b90 <HAL_GPIO_Init+0x30c>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d101      	bne.n	8001a70 <HAL_GPIO_Init+0x1ec>
 8001a6c:	2306      	movs	r3, #6
 8001a6e:	e00c      	b.n	8001a8a <HAL_GPIO_Init+0x206>
 8001a70:	2307      	movs	r3, #7
 8001a72:	e00a      	b.n	8001a8a <HAL_GPIO_Init+0x206>
 8001a74:	2305      	movs	r3, #5
 8001a76:	e008      	b.n	8001a8a <HAL_GPIO_Init+0x206>
 8001a78:	2304      	movs	r3, #4
 8001a7a:	e006      	b.n	8001a8a <HAL_GPIO_Init+0x206>
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	e004      	b.n	8001a8a <HAL_GPIO_Init+0x206>
 8001a80:	2302      	movs	r3, #2
 8001a82:	e002      	b.n	8001a8a <HAL_GPIO_Init+0x206>
 8001a84:	2301      	movs	r3, #1
 8001a86:	e000      	b.n	8001a8a <HAL_GPIO_Init+0x206>
 8001a88:	2300      	movs	r3, #0
 8001a8a:	697a      	ldr	r2, [r7, #20]
 8001a8c:	f002 0203 	and.w	r2, r2, #3
 8001a90:	0092      	lsls	r2, r2, #2
 8001a92:	4093      	lsls	r3, r2
 8001a94:	693a      	ldr	r2, [r7, #16]
 8001a96:	4313      	orrs	r3, r2
 8001a98:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001a9a:	4937      	ldr	r1, [pc, #220]	@ (8001b78 <HAL_GPIO_Init+0x2f4>)
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	089b      	lsrs	r3, r3, #2
 8001aa0:	3302      	adds	r3, #2
 8001aa2:	693a      	ldr	r2, [r7, #16]
 8001aa4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001aa8:	4b3a      	ldr	r3, [pc, #232]	@ (8001b94 <HAL_GPIO_Init+0x310>)
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	693a      	ldr	r2, [r7, #16]
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d003      	beq.n	8001acc <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001ac4:	693a      	ldr	r2, [r7, #16]
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001acc:	4a31      	ldr	r2, [pc, #196]	@ (8001b94 <HAL_GPIO_Init+0x310>)
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ad2:	4b30      	ldr	r3, [pc, #192]	@ (8001b94 <HAL_GPIO_Init+0x310>)
 8001ad4:	68db      	ldr	r3, [r3, #12]
 8001ad6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	43db      	mvns	r3, r3
 8001adc:	693a      	ldr	r2, [r7, #16]
 8001ade:	4013      	ands	r3, r2
 8001ae0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d003      	beq.n	8001af6 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001aee:	693a      	ldr	r2, [r7, #16]
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	4313      	orrs	r3, r2
 8001af4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001af6:	4a27      	ldr	r2, [pc, #156]	@ (8001b94 <HAL_GPIO_Init+0x310>)
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001afc:	4b25      	ldr	r3, [pc, #148]	@ (8001b94 <HAL_GPIO_Init+0x310>)
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	43db      	mvns	r3, r3
 8001b06:	693a      	ldr	r2, [r7, #16]
 8001b08:	4013      	ands	r3, r2
 8001b0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d003      	beq.n	8001b20 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001b18:	693a      	ldr	r2, [r7, #16]
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001b20:	4a1c      	ldr	r2, [pc, #112]	@ (8001b94 <HAL_GPIO_Init+0x310>)
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b26:	4b1b      	ldr	r3, [pc, #108]	@ (8001b94 <HAL_GPIO_Init+0x310>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	43db      	mvns	r3, r3
 8001b30:	693a      	ldr	r2, [r7, #16]
 8001b32:	4013      	ands	r3, r2
 8001b34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d003      	beq.n	8001b4a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001b4a:	4a12      	ldr	r2, [pc, #72]	@ (8001b94 <HAL_GPIO_Init+0x310>)
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	3301      	adds	r3, #1
 8001b54:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	f47f ae97 	bne.w	8001894 <HAL_GPIO_Init+0x10>
  }
}
 8001b66:	bf00      	nop
 8001b68:	bf00      	nop
 8001b6a:	371c      	adds	r7, #28
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr
 8001b74:	40021000 	.word	0x40021000
 8001b78:	40010000 	.word	0x40010000
 8001b7c:	48000400 	.word	0x48000400
 8001b80:	48000800 	.word	0x48000800
 8001b84:	48000c00 	.word	0x48000c00
 8001b88:	48001000 	.word	0x48001000
 8001b8c:	48001400 	.word	0x48001400
 8001b90:	48001800 	.word	0x48001800
 8001b94:	40010400 	.word	0x40010400

08001b98 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	691a      	ldr	r2, [r3, #16]
 8001ba8:	887b      	ldrh	r3, [r7, #2]
 8001baa:	4013      	ands	r3, r2
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d002      	beq.n	8001bb6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	73fb      	strb	r3, [r7, #15]
 8001bb4:	e001      	b.n	8001bba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001bba:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3714      	adds	r7, #20
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr

08001bc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	807b      	strh	r3, [r7, #2]
 8001bd4:	4613      	mov	r3, r2
 8001bd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bd8:	787b      	ldrb	r3, [r7, #1]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d003      	beq.n	8001be6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001bde:	887a      	ldrh	r2, [r7, #2]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001be4:	e002      	b.n	8001bec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001be6:	887a      	ldrh	r2, [r7, #2]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001bec:	bf00      	nop
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr

08001bf8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c04:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001c08:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c0a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c0e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d102      	bne.n	8001c1e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	f001 b80a 	b.w	8002c32 <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c22:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f003 0301 	and.w	r3, r3, #1
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	f000 8161 	beq.w	8001ef6 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001c34:	4bae      	ldr	r3, [pc, #696]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f003 030c 	and.w	r3, r3, #12
 8001c3c:	2b04      	cmp	r3, #4
 8001c3e:	d00c      	beq.n	8001c5a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c40:	4bab      	ldr	r3, [pc, #684]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f003 030c 	and.w	r3, r3, #12
 8001c48:	2b08      	cmp	r3, #8
 8001c4a:	d157      	bne.n	8001cfc <HAL_RCC_OscConfig+0x104>
 8001c4c:	4ba8      	ldr	r3, [pc, #672]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001c54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c58:	d150      	bne.n	8001cfc <HAL_RCC_OscConfig+0x104>
 8001c5a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c5e:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c62:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001c66:	fa93 f3a3 	rbit	r3, r3
 8001c6a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001c6e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c72:	fab3 f383 	clz	r3, r3
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c7a:	d802      	bhi.n	8001c82 <HAL_RCC_OscConfig+0x8a>
 8001c7c:	4b9c      	ldr	r3, [pc, #624]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	e015      	b.n	8001cae <HAL_RCC_OscConfig+0xb6>
 8001c82:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c86:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c8a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8001c8e:	fa93 f3a3 	rbit	r3, r3
 8001c92:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8001c96:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c9a:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001c9e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8001ca2:	fa93 f3a3 	rbit	r3, r3
 8001ca6:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001caa:	4b91      	ldr	r3, [pc, #580]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cae:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001cb2:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8001cb6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8001cba:	fa92 f2a2 	rbit	r2, r2
 8001cbe:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8001cc2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001cc6:	fab2 f282 	clz	r2, r2
 8001cca:	b2d2      	uxtb	r2, r2
 8001ccc:	f042 0220 	orr.w	r2, r2, #32
 8001cd0:	b2d2      	uxtb	r2, r2
 8001cd2:	f002 021f 	and.w	r2, r2, #31
 8001cd6:	2101      	movs	r1, #1
 8001cd8:	fa01 f202 	lsl.w	r2, r1, r2
 8001cdc:	4013      	ands	r3, r2
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	f000 8108 	beq.w	8001ef4 <HAL_RCC_OscConfig+0x2fc>
 8001ce4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ce8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	f040 80ff 	bne.w	8001ef4 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	f000 bf9b 	b.w	8002c32 <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cfc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d00:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d0c:	d106      	bne.n	8001d1c <HAL_RCC_OscConfig+0x124>
 8001d0e:	4b78      	ldr	r3, [pc, #480]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a77      	ldr	r2, [pc, #476]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001d14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d18:	6013      	str	r3, [r2, #0]
 8001d1a:	e036      	b.n	8001d8a <HAL_RCC_OscConfig+0x192>
 8001d1c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d20:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d10c      	bne.n	8001d46 <HAL_RCC_OscConfig+0x14e>
 8001d2c:	4b70      	ldr	r3, [pc, #448]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a6f      	ldr	r2, [pc, #444]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001d32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d36:	6013      	str	r3, [r2, #0]
 8001d38:	4b6d      	ldr	r3, [pc, #436]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a6c      	ldr	r2, [pc, #432]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001d3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d42:	6013      	str	r3, [r2, #0]
 8001d44:	e021      	b.n	8001d8a <HAL_RCC_OscConfig+0x192>
 8001d46:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d4a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d56:	d10c      	bne.n	8001d72 <HAL_RCC_OscConfig+0x17a>
 8001d58:	4b65      	ldr	r3, [pc, #404]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a64      	ldr	r2, [pc, #400]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001d5e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d62:	6013      	str	r3, [r2, #0]
 8001d64:	4b62      	ldr	r3, [pc, #392]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a61      	ldr	r2, [pc, #388]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001d6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d6e:	6013      	str	r3, [r2, #0]
 8001d70:	e00b      	b.n	8001d8a <HAL_RCC_OscConfig+0x192>
 8001d72:	4b5f      	ldr	r3, [pc, #380]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a5e      	ldr	r2, [pc, #376]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001d78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d7c:	6013      	str	r3, [r2, #0]
 8001d7e:	4b5c      	ldr	r3, [pc, #368]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a5b      	ldr	r2, [pc, #364]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001d84:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d88:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d8a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d8e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d054      	beq.n	8001e44 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d9a:	f7ff fbb5 	bl	8001508 <HAL_GetTick>
 8001d9e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001da2:	e00a      	b.n	8001dba <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001da4:	f7ff fbb0 	bl	8001508 <HAL_GetTick>
 8001da8:	4602      	mov	r2, r0
 8001daa:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	2b64      	cmp	r3, #100	@ 0x64
 8001db2:	d902      	bls.n	8001dba <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8001db4:	2303      	movs	r3, #3
 8001db6:	f000 bf3c 	b.w	8002c32 <HAL_RCC_OscConfig+0x103a>
 8001dba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001dbe:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dc2:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8001dc6:	fa93 f3a3 	rbit	r3, r3
 8001dca:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8001dce:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dd2:	fab3 f383 	clz	r3, r3
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	2b3f      	cmp	r3, #63	@ 0x3f
 8001dda:	d802      	bhi.n	8001de2 <HAL_RCC_OscConfig+0x1ea>
 8001ddc:	4b44      	ldr	r3, [pc, #272]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	e015      	b.n	8001e0e <HAL_RCC_OscConfig+0x216>
 8001de2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001de6:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dea:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8001dee:	fa93 f3a3 	rbit	r3, r3
 8001df2:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8001df6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001dfa:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001dfe:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8001e02:	fa93 f3a3 	rbit	r3, r3
 8001e06:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001e0a:	4b39      	ldr	r3, [pc, #228]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e0e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001e12:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8001e16:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8001e1a:	fa92 f2a2 	rbit	r2, r2
 8001e1e:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8001e22:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001e26:	fab2 f282 	clz	r2, r2
 8001e2a:	b2d2      	uxtb	r2, r2
 8001e2c:	f042 0220 	orr.w	r2, r2, #32
 8001e30:	b2d2      	uxtb	r2, r2
 8001e32:	f002 021f 	and.w	r2, r2, #31
 8001e36:	2101      	movs	r1, #1
 8001e38:	fa01 f202 	lsl.w	r2, r1, r2
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d0b0      	beq.n	8001da4 <HAL_RCC_OscConfig+0x1ac>
 8001e42:	e058      	b.n	8001ef6 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e44:	f7ff fb60 	bl	8001508 <HAL_GetTick>
 8001e48:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e4c:	e00a      	b.n	8001e64 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e4e:	f7ff fb5b 	bl	8001508 <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	2b64      	cmp	r3, #100	@ 0x64
 8001e5c:	d902      	bls.n	8001e64 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	f000 bee7 	b.w	8002c32 <HAL_RCC_OscConfig+0x103a>
 8001e64:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e68:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e6c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001e70:	fa93 f3a3 	rbit	r3, r3
 8001e74:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8001e78:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e7c:	fab3 f383 	clz	r3, r3
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e84:	d802      	bhi.n	8001e8c <HAL_RCC_OscConfig+0x294>
 8001e86:	4b1a      	ldr	r3, [pc, #104]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	e015      	b.n	8001eb8 <HAL_RCC_OscConfig+0x2c0>
 8001e8c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e90:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e94:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001e98:	fa93 f3a3 	rbit	r3, r3
 8001e9c:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8001ea0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ea4:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001ea8:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001eac:	fa93 f3a3 	rbit	r3, r3
 8001eb0:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef0 <HAL_RCC_OscConfig+0x2f8>)
 8001eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eb8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ebc:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8001ec0:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001ec4:	fa92 f2a2 	rbit	r2, r2
 8001ec8:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8001ecc:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001ed0:	fab2 f282 	clz	r2, r2
 8001ed4:	b2d2      	uxtb	r2, r2
 8001ed6:	f042 0220 	orr.w	r2, r2, #32
 8001eda:	b2d2      	uxtb	r2, r2
 8001edc:	f002 021f 	and.w	r2, r2, #31
 8001ee0:	2101      	movs	r1, #1
 8001ee2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d1b0      	bne.n	8001e4e <HAL_RCC_OscConfig+0x256>
 8001eec:	e003      	b.n	8001ef6 <HAL_RCC_OscConfig+0x2fe>
 8001eee:	bf00      	nop
 8001ef0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ef4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ef6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001efa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 0302 	and.w	r3, r3, #2
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	f000 816d 	beq.w	80021e6 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001f0c:	4bcd      	ldr	r3, [pc, #820]	@ (8002244 <HAL_RCC_OscConfig+0x64c>)
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f003 030c 	and.w	r3, r3, #12
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d00c      	beq.n	8001f32 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001f18:	4bca      	ldr	r3, [pc, #808]	@ (8002244 <HAL_RCC_OscConfig+0x64c>)
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f003 030c 	and.w	r3, r3, #12
 8001f20:	2b08      	cmp	r3, #8
 8001f22:	d16e      	bne.n	8002002 <HAL_RCC_OscConfig+0x40a>
 8001f24:	4bc7      	ldr	r3, [pc, #796]	@ (8002244 <HAL_RCC_OscConfig+0x64c>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001f2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001f30:	d167      	bne.n	8002002 <HAL_RCC_OscConfig+0x40a>
 8001f32:	2302      	movs	r3, #2
 8001f34:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f38:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001f3c:	fa93 f3a3 	rbit	r3, r3
 8001f40:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8001f44:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f48:	fab3 f383 	clz	r3, r3
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f50:	d802      	bhi.n	8001f58 <HAL_RCC_OscConfig+0x360>
 8001f52:	4bbc      	ldr	r3, [pc, #752]	@ (8002244 <HAL_RCC_OscConfig+0x64c>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	e013      	b.n	8001f80 <HAL_RCC_OscConfig+0x388>
 8001f58:	2302      	movs	r3, #2
 8001f5a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001f62:	fa93 f3a3 	rbit	r3, r3
 8001f66:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001f6a:	2302      	movs	r3, #2
 8001f6c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001f70:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001f74:	fa93 f3a3 	rbit	r3, r3
 8001f78:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001f7c:	4bb1      	ldr	r3, [pc, #708]	@ (8002244 <HAL_RCC_OscConfig+0x64c>)
 8001f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f80:	2202      	movs	r2, #2
 8001f82:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8001f86:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8001f8a:	fa92 f2a2 	rbit	r2, r2
 8001f8e:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8001f92:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001f96:	fab2 f282 	clz	r2, r2
 8001f9a:	b2d2      	uxtb	r2, r2
 8001f9c:	f042 0220 	orr.w	r2, r2, #32
 8001fa0:	b2d2      	uxtb	r2, r2
 8001fa2:	f002 021f 	and.w	r2, r2, #31
 8001fa6:	2101      	movs	r1, #1
 8001fa8:	fa01 f202 	lsl.w	r2, r1, r2
 8001fac:	4013      	ands	r3, r2
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d00a      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x3d0>
 8001fb2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fb6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	68db      	ldr	r3, [r3, #12]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d002      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	f000 be35 	b.w	8002c32 <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fc8:	4b9e      	ldr	r3, [pc, #632]	@ (8002244 <HAL_RCC_OscConfig+0x64c>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fd0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fd4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	691b      	ldr	r3, [r3, #16]
 8001fdc:	21f8      	movs	r1, #248	@ 0xf8
 8001fde:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fe2:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8001fe6:	fa91 f1a1 	rbit	r1, r1
 8001fea:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8001fee:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001ff2:	fab1 f181 	clz	r1, r1
 8001ff6:	b2c9      	uxtb	r1, r1
 8001ff8:	408b      	lsls	r3, r1
 8001ffa:	4992      	ldr	r1, [pc, #584]	@ (8002244 <HAL_RCC_OscConfig+0x64c>)
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002000:	e0f1      	b.n	80021e6 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002002:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002006:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	2b00      	cmp	r3, #0
 8002010:	f000 8083 	beq.w	800211a <HAL_RCC_OscConfig+0x522>
 8002014:	2301      	movs	r3, #1
 8002016:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800201a:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800201e:	fa93 f3a3 	rbit	r3, r3
 8002022:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8002026:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800202a:	fab3 f383 	clz	r3, r3
 800202e:	b2db      	uxtb	r3, r3
 8002030:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002034:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002038:	009b      	lsls	r3, r3, #2
 800203a:	461a      	mov	r2, r3
 800203c:	2301      	movs	r3, #1
 800203e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002040:	f7ff fa62 	bl	8001508 <HAL_GetTick>
 8002044:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002048:	e00a      	b.n	8002060 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800204a:	f7ff fa5d 	bl	8001508 <HAL_GetTick>
 800204e:	4602      	mov	r2, r0
 8002050:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	2b02      	cmp	r3, #2
 8002058:	d902      	bls.n	8002060 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 800205a:	2303      	movs	r3, #3
 800205c:	f000 bde9 	b.w	8002c32 <HAL_RCC_OscConfig+0x103a>
 8002060:	2302      	movs	r3, #2
 8002062:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002066:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800206a:	fa93 f3a3 	rbit	r3, r3
 800206e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8002072:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002076:	fab3 f383 	clz	r3, r3
 800207a:	b2db      	uxtb	r3, r3
 800207c:	2b3f      	cmp	r3, #63	@ 0x3f
 800207e:	d802      	bhi.n	8002086 <HAL_RCC_OscConfig+0x48e>
 8002080:	4b70      	ldr	r3, [pc, #448]	@ (8002244 <HAL_RCC_OscConfig+0x64c>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	e013      	b.n	80020ae <HAL_RCC_OscConfig+0x4b6>
 8002086:	2302      	movs	r3, #2
 8002088:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800208c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8002090:	fa93 f3a3 	rbit	r3, r3
 8002094:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8002098:	2302      	movs	r3, #2
 800209a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800209e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80020a2:	fa93 f3a3 	rbit	r3, r3
 80020a6:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80020aa:	4b66      	ldr	r3, [pc, #408]	@ (8002244 <HAL_RCC_OscConfig+0x64c>)
 80020ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ae:	2202      	movs	r2, #2
 80020b0:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 80020b4:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80020b8:	fa92 f2a2 	rbit	r2, r2
 80020bc:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 80020c0:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80020c4:	fab2 f282 	clz	r2, r2
 80020c8:	b2d2      	uxtb	r2, r2
 80020ca:	f042 0220 	orr.w	r2, r2, #32
 80020ce:	b2d2      	uxtb	r2, r2
 80020d0:	f002 021f 	and.w	r2, r2, #31
 80020d4:	2101      	movs	r1, #1
 80020d6:	fa01 f202 	lsl.w	r2, r1, r2
 80020da:	4013      	ands	r3, r2
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d0b4      	beq.n	800204a <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020e0:	4b58      	ldr	r3, [pc, #352]	@ (8002244 <HAL_RCC_OscConfig+0x64c>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020ec:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	691b      	ldr	r3, [r3, #16]
 80020f4:	21f8      	movs	r1, #248	@ 0xf8
 80020f6:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020fa:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 80020fe:	fa91 f1a1 	rbit	r1, r1
 8002102:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8002106:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800210a:	fab1 f181 	clz	r1, r1
 800210e:	b2c9      	uxtb	r1, r1
 8002110:	408b      	lsls	r3, r1
 8002112:	494c      	ldr	r1, [pc, #304]	@ (8002244 <HAL_RCC_OscConfig+0x64c>)
 8002114:	4313      	orrs	r3, r2
 8002116:	600b      	str	r3, [r1, #0]
 8002118:	e065      	b.n	80021e6 <HAL_RCC_OscConfig+0x5ee>
 800211a:	2301      	movs	r3, #1
 800211c:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002120:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002124:	fa93 f3a3 	rbit	r3, r3
 8002128:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 800212c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002130:	fab3 f383 	clz	r3, r3
 8002134:	b2db      	uxtb	r3, r3
 8002136:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800213a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	461a      	mov	r2, r3
 8002142:	2300      	movs	r3, #0
 8002144:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002146:	f7ff f9df 	bl	8001508 <HAL_GetTick>
 800214a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800214e:	e00a      	b.n	8002166 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002150:	f7ff f9da 	bl	8001508 <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	2b02      	cmp	r3, #2
 800215e:	d902      	bls.n	8002166 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	f000 bd66 	b.w	8002c32 <HAL_RCC_OscConfig+0x103a>
 8002166:	2302      	movs	r3, #2
 8002168:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800216c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002170:	fa93 f3a3 	rbit	r3, r3
 8002174:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8002178:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800217c:	fab3 f383 	clz	r3, r3
 8002180:	b2db      	uxtb	r3, r3
 8002182:	2b3f      	cmp	r3, #63	@ 0x3f
 8002184:	d802      	bhi.n	800218c <HAL_RCC_OscConfig+0x594>
 8002186:	4b2f      	ldr	r3, [pc, #188]	@ (8002244 <HAL_RCC_OscConfig+0x64c>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	e013      	b.n	80021b4 <HAL_RCC_OscConfig+0x5bc>
 800218c:	2302      	movs	r3, #2
 800218e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002192:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002196:	fa93 f3a3 	rbit	r3, r3
 800219a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800219e:	2302      	movs	r3, #2
 80021a0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80021a4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80021a8:	fa93 f3a3 	rbit	r3, r3
 80021ac:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80021b0:	4b24      	ldr	r3, [pc, #144]	@ (8002244 <HAL_RCC_OscConfig+0x64c>)
 80021b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021b4:	2202      	movs	r2, #2
 80021b6:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80021ba:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80021be:	fa92 f2a2 	rbit	r2, r2
 80021c2:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 80021c6:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80021ca:	fab2 f282 	clz	r2, r2
 80021ce:	b2d2      	uxtb	r2, r2
 80021d0:	f042 0220 	orr.w	r2, r2, #32
 80021d4:	b2d2      	uxtb	r2, r2
 80021d6:	f002 021f 	and.w	r2, r2, #31
 80021da:	2101      	movs	r1, #1
 80021dc:	fa01 f202 	lsl.w	r2, r1, r2
 80021e0:	4013      	ands	r3, r2
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d1b4      	bne.n	8002150 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80021ea:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 0308 	and.w	r3, r3, #8
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	f000 8119 	beq.w	800242e <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002200:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	695b      	ldr	r3, [r3, #20]
 8002208:	2b00      	cmp	r3, #0
 800220a:	f000 8082 	beq.w	8002312 <HAL_RCC_OscConfig+0x71a>
 800220e:	2301      	movs	r3, #1
 8002210:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002214:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002218:	fa93 f3a3 	rbit	r3, r3
 800221c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8002220:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002224:	fab3 f383 	clz	r3, r3
 8002228:	b2db      	uxtb	r3, r3
 800222a:	461a      	mov	r2, r3
 800222c:	4b06      	ldr	r3, [pc, #24]	@ (8002248 <HAL_RCC_OscConfig+0x650>)
 800222e:	4413      	add	r3, r2
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	461a      	mov	r2, r3
 8002234:	2301      	movs	r3, #1
 8002236:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002238:	f7ff f966 	bl	8001508 <HAL_GetTick>
 800223c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002240:	e00f      	b.n	8002262 <HAL_RCC_OscConfig+0x66a>
 8002242:	bf00      	nop
 8002244:	40021000 	.word	0x40021000
 8002248:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800224c:	f7ff f95c 	bl	8001508 <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	2b02      	cmp	r3, #2
 800225a:	d902      	bls.n	8002262 <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 800225c:	2303      	movs	r3, #3
 800225e:	f000 bce8 	b.w	8002c32 <HAL_RCC_OscConfig+0x103a>
 8002262:	2302      	movs	r3, #2
 8002264:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002268:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800226c:	fa93 f2a3 	rbit	r2, r3
 8002270:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002274:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002278:	601a      	str	r2, [r3, #0]
 800227a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800227e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002282:	2202      	movs	r2, #2
 8002284:	601a      	str	r2, [r3, #0]
 8002286:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800228a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	fa93 f2a3 	rbit	r2, r3
 8002294:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002298:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80022a6:	2202      	movs	r2, #2
 80022a8:	601a      	str	r2, [r3, #0]
 80022aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022ae:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	fa93 f2a3 	rbit	r2, r3
 80022b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022bc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80022c0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022c2:	4bb0      	ldr	r3, [pc, #704]	@ (8002584 <HAL_RCC_OscConfig+0x98c>)
 80022c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80022c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022ca:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80022ce:	2102      	movs	r1, #2
 80022d0:	6019      	str	r1, [r3, #0]
 80022d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022d6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	fa93 f1a3 	rbit	r1, r3
 80022e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022e4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80022e8:	6019      	str	r1, [r3, #0]
  return result;
 80022ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022ee:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	fab3 f383 	clz	r3, r3
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	f003 031f 	and.w	r3, r3, #31
 8002304:	2101      	movs	r1, #1
 8002306:	fa01 f303 	lsl.w	r3, r1, r3
 800230a:	4013      	ands	r3, r2
 800230c:	2b00      	cmp	r3, #0
 800230e:	d09d      	beq.n	800224c <HAL_RCC_OscConfig+0x654>
 8002310:	e08d      	b.n	800242e <HAL_RCC_OscConfig+0x836>
 8002312:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002316:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800231a:	2201      	movs	r2, #1
 800231c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800231e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002322:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	fa93 f2a3 	rbit	r2, r3
 800232c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002330:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002334:	601a      	str	r2, [r3, #0]
  return result;
 8002336:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800233a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800233e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002340:	fab3 f383 	clz	r3, r3
 8002344:	b2db      	uxtb	r3, r3
 8002346:	461a      	mov	r2, r3
 8002348:	4b8f      	ldr	r3, [pc, #572]	@ (8002588 <HAL_RCC_OscConfig+0x990>)
 800234a:	4413      	add	r3, r2
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	461a      	mov	r2, r3
 8002350:	2300      	movs	r3, #0
 8002352:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002354:	f7ff f8d8 	bl	8001508 <HAL_GetTick>
 8002358:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800235c:	e00a      	b.n	8002374 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800235e:	f7ff f8d3 	bl	8001508 <HAL_GetTick>
 8002362:	4602      	mov	r2, r0
 8002364:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	2b02      	cmp	r3, #2
 800236c:	d902      	bls.n	8002374 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 800236e:	2303      	movs	r3, #3
 8002370:	f000 bc5f 	b.w	8002c32 <HAL_RCC_OscConfig+0x103a>
 8002374:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002378:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800237c:	2202      	movs	r2, #2
 800237e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002380:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002384:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	fa93 f2a3 	rbit	r2, r3
 800238e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002392:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002396:	601a      	str	r2, [r3, #0]
 8002398:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800239c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80023a0:	2202      	movs	r2, #2
 80023a2:	601a      	str	r2, [r3, #0]
 80023a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023a8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	fa93 f2a3 	rbit	r2, r3
 80023b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023b6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80023ba:	601a      	str	r2, [r3, #0]
 80023bc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023c0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80023c4:	2202      	movs	r2, #2
 80023c6:	601a      	str	r2, [r3, #0]
 80023c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023cc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	fa93 f2a3 	rbit	r2, r3
 80023d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023da:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80023de:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023e0:	4b68      	ldr	r3, [pc, #416]	@ (8002584 <HAL_RCC_OscConfig+0x98c>)
 80023e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80023e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023e8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80023ec:	2102      	movs	r1, #2
 80023ee:	6019      	str	r1, [r3, #0]
 80023f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023f4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	fa93 f1a3 	rbit	r1, r3
 80023fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002402:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002406:	6019      	str	r1, [r3, #0]
  return result;
 8002408:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800240c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	fab3 f383 	clz	r3, r3
 8002416:	b2db      	uxtb	r3, r3
 8002418:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800241c:	b2db      	uxtb	r3, r3
 800241e:	f003 031f 	and.w	r3, r3, #31
 8002422:	2101      	movs	r1, #1
 8002424:	fa01 f303 	lsl.w	r3, r1, r3
 8002428:	4013      	ands	r3, r2
 800242a:	2b00      	cmp	r3, #0
 800242c:	d197      	bne.n	800235e <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800242e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002432:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0304 	and.w	r3, r3, #4
 800243e:	2b00      	cmp	r3, #0
 8002440:	f000 819c 	beq.w	800277c <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002444:	2300      	movs	r3, #0
 8002446:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800244a:	4b4e      	ldr	r3, [pc, #312]	@ (8002584 <HAL_RCC_OscConfig+0x98c>)
 800244c:	69db      	ldr	r3, [r3, #28]
 800244e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d116      	bne.n	8002484 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002456:	4b4b      	ldr	r3, [pc, #300]	@ (8002584 <HAL_RCC_OscConfig+0x98c>)
 8002458:	69db      	ldr	r3, [r3, #28]
 800245a:	4a4a      	ldr	r2, [pc, #296]	@ (8002584 <HAL_RCC_OscConfig+0x98c>)
 800245c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002460:	61d3      	str	r3, [r2, #28]
 8002462:	4b48      	ldr	r3, [pc, #288]	@ (8002584 <HAL_RCC_OscConfig+0x98c>)
 8002464:	69db      	ldr	r3, [r3, #28]
 8002466:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800246a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800246e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002472:	601a      	str	r2, [r3, #0]
 8002474:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002478:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800247c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800247e:	2301      	movs	r3, #1
 8002480:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002484:	4b41      	ldr	r3, [pc, #260]	@ (800258c <HAL_RCC_OscConfig+0x994>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800248c:	2b00      	cmp	r3, #0
 800248e:	d11a      	bne.n	80024c6 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002490:	4b3e      	ldr	r3, [pc, #248]	@ (800258c <HAL_RCC_OscConfig+0x994>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a3d      	ldr	r2, [pc, #244]	@ (800258c <HAL_RCC_OscConfig+0x994>)
 8002496:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800249a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800249c:	f7ff f834 	bl	8001508 <HAL_GetTick>
 80024a0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024a4:	e009      	b.n	80024ba <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024a6:	f7ff f82f 	bl	8001508 <HAL_GetTick>
 80024aa:	4602      	mov	r2, r0
 80024ac:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	2b64      	cmp	r3, #100	@ 0x64
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e3bb      	b.n	8002c32 <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ba:	4b34      	ldr	r3, [pc, #208]	@ (800258c <HAL_RCC_OscConfig+0x994>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d0ef      	beq.n	80024a6 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024ca:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d106      	bne.n	80024e4 <HAL_RCC_OscConfig+0x8ec>
 80024d6:	4b2b      	ldr	r3, [pc, #172]	@ (8002584 <HAL_RCC_OscConfig+0x98c>)
 80024d8:	6a1b      	ldr	r3, [r3, #32]
 80024da:	4a2a      	ldr	r2, [pc, #168]	@ (8002584 <HAL_RCC_OscConfig+0x98c>)
 80024dc:	f043 0301 	orr.w	r3, r3, #1
 80024e0:	6213      	str	r3, [r2, #32]
 80024e2:	e035      	b.n	8002550 <HAL_RCC_OscConfig+0x958>
 80024e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024e8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d10c      	bne.n	800250e <HAL_RCC_OscConfig+0x916>
 80024f4:	4b23      	ldr	r3, [pc, #140]	@ (8002584 <HAL_RCC_OscConfig+0x98c>)
 80024f6:	6a1b      	ldr	r3, [r3, #32]
 80024f8:	4a22      	ldr	r2, [pc, #136]	@ (8002584 <HAL_RCC_OscConfig+0x98c>)
 80024fa:	f023 0301 	bic.w	r3, r3, #1
 80024fe:	6213      	str	r3, [r2, #32]
 8002500:	4b20      	ldr	r3, [pc, #128]	@ (8002584 <HAL_RCC_OscConfig+0x98c>)
 8002502:	6a1b      	ldr	r3, [r3, #32]
 8002504:	4a1f      	ldr	r2, [pc, #124]	@ (8002584 <HAL_RCC_OscConfig+0x98c>)
 8002506:	f023 0304 	bic.w	r3, r3, #4
 800250a:	6213      	str	r3, [r2, #32]
 800250c:	e020      	b.n	8002550 <HAL_RCC_OscConfig+0x958>
 800250e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002512:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	2b05      	cmp	r3, #5
 800251c:	d10c      	bne.n	8002538 <HAL_RCC_OscConfig+0x940>
 800251e:	4b19      	ldr	r3, [pc, #100]	@ (8002584 <HAL_RCC_OscConfig+0x98c>)
 8002520:	6a1b      	ldr	r3, [r3, #32]
 8002522:	4a18      	ldr	r2, [pc, #96]	@ (8002584 <HAL_RCC_OscConfig+0x98c>)
 8002524:	f043 0304 	orr.w	r3, r3, #4
 8002528:	6213      	str	r3, [r2, #32]
 800252a:	4b16      	ldr	r3, [pc, #88]	@ (8002584 <HAL_RCC_OscConfig+0x98c>)
 800252c:	6a1b      	ldr	r3, [r3, #32]
 800252e:	4a15      	ldr	r2, [pc, #84]	@ (8002584 <HAL_RCC_OscConfig+0x98c>)
 8002530:	f043 0301 	orr.w	r3, r3, #1
 8002534:	6213      	str	r3, [r2, #32]
 8002536:	e00b      	b.n	8002550 <HAL_RCC_OscConfig+0x958>
 8002538:	4b12      	ldr	r3, [pc, #72]	@ (8002584 <HAL_RCC_OscConfig+0x98c>)
 800253a:	6a1b      	ldr	r3, [r3, #32]
 800253c:	4a11      	ldr	r2, [pc, #68]	@ (8002584 <HAL_RCC_OscConfig+0x98c>)
 800253e:	f023 0301 	bic.w	r3, r3, #1
 8002542:	6213      	str	r3, [r2, #32]
 8002544:	4b0f      	ldr	r3, [pc, #60]	@ (8002584 <HAL_RCC_OscConfig+0x98c>)
 8002546:	6a1b      	ldr	r3, [r3, #32]
 8002548:	4a0e      	ldr	r2, [pc, #56]	@ (8002584 <HAL_RCC_OscConfig+0x98c>)
 800254a:	f023 0304 	bic.w	r3, r3, #4
 800254e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002550:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002554:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	2b00      	cmp	r3, #0
 800255e:	f000 8085 	beq.w	800266c <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002562:	f7fe ffd1 	bl	8001508 <HAL_GetTick>
 8002566:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800256a:	e011      	b.n	8002590 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800256c:	f7fe ffcc 	bl	8001508 <HAL_GetTick>
 8002570:	4602      	mov	r2, r0
 8002572:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002576:	1ad3      	subs	r3, r2, r3
 8002578:	f241 3288 	movw	r2, #5000	@ 0x1388
 800257c:	4293      	cmp	r3, r2
 800257e:	d907      	bls.n	8002590 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8002580:	2303      	movs	r3, #3
 8002582:	e356      	b.n	8002c32 <HAL_RCC_OscConfig+0x103a>
 8002584:	40021000 	.word	0x40021000
 8002588:	10908120 	.word	0x10908120
 800258c:	40007000 	.word	0x40007000
 8002590:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002594:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002598:	2202      	movs	r2, #2
 800259a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800259c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025a0:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	fa93 f2a3 	rbit	r2, r3
 80025aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025ae:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80025b2:	601a      	str	r2, [r3, #0]
 80025b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025b8:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80025bc:	2202      	movs	r2, #2
 80025be:	601a      	str	r2, [r3, #0]
 80025c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025c4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	fa93 f2a3 	rbit	r2, r3
 80025ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025d2:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80025d6:	601a      	str	r2, [r3, #0]
  return result;
 80025d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025dc:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80025e0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025e2:	fab3 f383 	clz	r3, r3
 80025e6:	b2db      	uxtb	r3, r3
 80025e8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d102      	bne.n	80025f8 <HAL_RCC_OscConfig+0xa00>
 80025f2:	4b98      	ldr	r3, [pc, #608]	@ (8002854 <HAL_RCC_OscConfig+0xc5c>)
 80025f4:	6a1b      	ldr	r3, [r3, #32]
 80025f6:	e013      	b.n	8002620 <HAL_RCC_OscConfig+0xa28>
 80025f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025fc:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002600:	2202      	movs	r2, #2
 8002602:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002604:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002608:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	fa93 f2a3 	rbit	r2, r3
 8002612:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002616:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 800261a:	601a      	str	r2, [r3, #0]
 800261c:	4b8d      	ldr	r3, [pc, #564]	@ (8002854 <HAL_RCC_OscConfig+0xc5c>)
 800261e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002620:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002624:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002628:	2102      	movs	r1, #2
 800262a:	6011      	str	r1, [r2, #0]
 800262c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002630:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002634:	6812      	ldr	r2, [r2, #0]
 8002636:	fa92 f1a2 	rbit	r1, r2
 800263a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800263e:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8002642:	6011      	str	r1, [r2, #0]
  return result;
 8002644:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002648:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 800264c:	6812      	ldr	r2, [r2, #0]
 800264e:	fab2 f282 	clz	r2, r2
 8002652:	b2d2      	uxtb	r2, r2
 8002654:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002658:	b2d2      	uxtb	r2, r2
 800265a:	f002 021f 	and.w	r2, r2, #31
 800265e:	2101      	movs	r1, #1
 8002660:	fa01 f202 	lsl.w	r2, r1, r2
 8002664:	4013      	ands	r3, r2
 8002666:	2b00      	cmp	r3, #0
 8002668:	d080      	beq.n	800256c <HAL_RCC_OscConfig+0x974>
 800266a:	e07d      	b.n	8002768 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800266c:	f7fe ff4c 	bl	8001508 <HAL_GetTick>
 8002670:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002674:	e00b      	b.n	800268e <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002676:	f7fe ff47 	bl	8001508 <HAL_GetTick>
 800267a:	4602      	mov	r2, r0
 800267c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002686:	4293      	cmp	r3, r2
 8002688:	d901      	bls.n	800268e <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e2d1      	b.n	8002c32 <HAL_RCC_OscConfig+0x103a>
 800268e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002692:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002696:	2202      	movs	r2, #2
 8002698:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800269a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800269e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	fa93 f2a3 	rbit	r2, r3
 80026a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026ac:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80026b0:	601a      	str	r2, [r3, #0]
 80026b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026b6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80026ba:	2202      	movs	r2, #2
 80026bc:	601a      	str	r2, [r3, #0]
 80026be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026c2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	fa93 f2a3 	rbit	r2, r3
 80026cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026d0:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80026d4:	601a      	str	r2, [r3, #0]
  return result;
 80026d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026da:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80026de:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026e0:	fab3 f383 	clz	r3, r3
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d102      	bne.n	80026f6 <HAL_RCC_OscConfig+0xafe>
 80026f0:	4b58      	ldr	r3, [pc, #352]	@ (8002854 <HAL_RCC_OscConfig+0xc5c>)
 80026f2:	6a1b      	ldr	r3, [r3, #32]
 80026f4:	e013      	b.n	800271e <HAL_RCC_OscConfig+0xb26>
 80026f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026fa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80026fe:	2202      	movs	r2, #2
 8002700:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002702:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002706:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	fa93 f2a3 	rbit	r2, r3
 8002710:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002714:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8002718:	601a      	str	r2, [r3, #0]
 800271a:	4b4e      	ldr	r3, [pc, #312]	@ (8002854 <HAL_RCC_OscConfig+0xc5c>)
 800271c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800271e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002722:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002726:	2102      	movs	r1, #2
 8002728:	6011      	str	r1, [r2, #0]
 800272a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800272e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002732:	6812      	ldr	r2, [r2, #0]
 8002734:	fa92 f1a2 	rbit	r1, r2
 8002738:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800273c:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002740:	6011      	str	r1, [r2, #0]
  return result;
 8002742:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002746:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 800274a:	6812      	ldr	r2, [r2, #0]
 800274c:	fab2 f282 	clz	r2, r2
 8002750:	b2d2      	uxtb	r2, r2
 8002752:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002756:	b2d2      	uxtb	r2, r2
 8002758:	f002 021f 	and.w	r2, r2, #31
 800275c:	2101      	movs	r1, #1
 800275e:	fa01 f202 	lsl.w	r2, r1, r2
 8002762:	4013      	ands	r3, r2
 8002764:	2b00      	cmp	r3, #0
 8002766:	d186      	bne.n	8002676 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002768:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 800276c:	2b01      	cmp	r3, #1
 800276e:	d105      	bne.n	800277c <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002770:	4b38      	ldr	r3, [pc, #224]	@ (8002854 <HAL_RCC_OscConfig+0xc5c>)
 8002772:	69db      	ldr	r3, [r3, #28]
 8002774:	4a37      	ldr	r2, [pc, #220]	@ (8002854 <HAL_RCC_OscConfig+0xc5c>)
 8002776:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800277a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800277c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002780:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	699b      	ldr	r3, [r3, #24]
 8002788:	2b00      	cmp	r3, #0
 800278a:	f000 8251 	beq.w	8002c30 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800278e:	4b31      	ldr	r3, [pc, #196]	@ (8002854 <HAL_RCC_OscConfig+0xc5c>)
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	f003 030c 	and.w	r3, r3, #12
 8002796:	2b08      	cmp	r3, #8
 8002798:	f000 820f 	beq.w	8002bba <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800279c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027a0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	699b      	ldr	r3, [r3, #24]
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	f040 8165 	bne.w	8002a78 <HAL_RCC_OscConfig+0xe80>
 80027ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027b2:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80027b6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80027ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027bc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027c0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	fa93 f2a3 	rbit	r2, r3
 80027ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027ce:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80027d2:	601a      	str	r2, [r3, #0]
  return result;
 80027d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027d8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80027dc:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027de:	fab3 f383 	clz	r3, r3
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80027e8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	461a      	mov	r2, r3
 80027f0:	2300      	movs	r3, #0
 80027f2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027f4:	f7fe fe88 	bl	8001508 <HAL_GetTick>
 80027f8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027fc:	e009      	b.n	8002812 <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027fe:	f7fe fe83 	bl	8001508 <HAL_GetTick>
 8002802:	4602      	mov	r2, r0
 8002804:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	2b02      	cmp	r3, #2
 800280c:	d901      	bls.n	8002812 <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e20f      	b.n	8002c32 <HAL_RCC_OscConfig+0x103a>
 8002812:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002816:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800281a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800281e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002820:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002824:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	fa93 f2a3 	rbit	r2, r3
 800282e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002832:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002836:	601a      	str	r2, [r3, #0]
  return result;
 8002838:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800283c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002840:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002842:	fab3 f383 	clz	r3, r3
 8002846:	b2db      	uxtb	r3, r3
 8002848:	2b3f      	cmp	r3, #63	@ 0x3f
 800284a:	d805      	bhi.n	8002858 <HAL_RCC_OscConfig+0xc60>
 800284c:	4b01      	ldr	r3, [pc, #4]	@ (8002854 <HAL_RCC_OscConfig+0xc5c>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	e02a      	b.n	80028a8 <HAL_RCC_OscConfig+0xcb0>
 8002852:	bf00      	nop
 8002854:	40021000 	.word	0x40021000
 8002858:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800285c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002860:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002864:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002866:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800286a:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	fa93 f2a3 	rbit	r2, r3
 8002874:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002878:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800287c:	601a      	str	r2, [r3, #0]
 800287e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002882:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002886:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800288a:	601a      	str	r2, [r3, #0]
 800288c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002890:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	fa93 f2a3 	rbit	r2, r3
 800289a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800289e:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	4bca      	ldr	r3, [pc, #808]	@ (8002bd0 <HAL_RCC_OscConfig+0xfd8>)
 80028a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80028ac:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80028b0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80028b4:	6011      	str	r1, [r2, #0]
 80028b6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80028ba:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80028be:	6812      	ldr	r2, [r2, #0]
 80028c0:	fa92 f1a2 	rbit	r1, r2
 80028c4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80028c8:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80028cc:	6011      	str	r1, [r2, #0]
  return result;
 80028ce:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80028d2:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80028d6:	6812      	ldr	r2, [r2, #0]
 80028d8:	fab2 f282 	clz	r2, r2
 80028dc:	b2d2      	uxtb	r2, r2
 80028de:	f042 0220 	orr.w	r2, r2, #32
 80028e2:	b2d2      	uxtb	r2, r2
 80028e4:	f002 021f 	and.w	r2, r2, #31
 80028e8:	2101      	movs	r1, #1
 80028ea:	fa01 f202 	lsl.w	r2, r1, r2
 80028ee:	4013      	ands	r3, r2
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d184      	bne.n	80027fe <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028f4:	4bb6      	ldr	r3, [pc, #728]	@ (8002bd0 <HAL_RCC_OscConfig+0xfd8>)
 80028f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028f8:	f023 020f 	bic.w	r2, r3, #15
 80028fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002900:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002908:	49b1      	ldr	r1, [pc, #708]	@ (8002bd0 <HAL_RCC_OscConfig+0xfd8>)
 800290a:	4313      	orrs	r3, r2
 800290c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800290e:	4bb0      	ldr	r3, [pc, #704]	@ (8002bd0 <HAL_RCC_OscConfig+0xfd8>)
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8002916:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800291a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	6a19      	ldr	r1, [r3, #32]
 8002922:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002926:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	69db      	ldr	r3, [r3, #28]
 800292e:	430b      	orrs	r3, r1
 8002930:	49a7      	ldr	r1, [pc, #668]	@ (8002bd0 <HAL_RCC_OscConfig+0xfd8>)
 8002932:	4313      	orrs	r3, r2
 8002934:	604b      	str	r3, [r1, #4]
 8002936:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800293a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800293e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002942:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002944:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002948:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	fa93 f2a3 	rbit	r2, r3
 8002952:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002956:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800295a:	601a      	str	r2, [r3, #0]
  return result;
 800295c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002960:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002964:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002966:	fab3 f383 	clz	r3, r3
 800296a:	b2db      	uxtb	r3, r3
 800296c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002970:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002974:	009b      	lsls	r3, r3, #2
 8002976:	461a      	mov	r2, r3
 8002978:	2301      	movs	r3, #1
 800297a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800297c:	f7fe fdc4 	bl	8001508 <HAL_GetTick>
 8002980:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002984:	e009      	b.n	800299a <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002986:	f7fe fdbf 	bl	8001508 <HAL_GetTick>
 800298a:	4602      	mov	r2, r0
 800298c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	2b02      	cmp	r3, #2
 8002994:	d901      	bls.n	800299a <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e14b      	b.n	8002c32 <HAL_RCC_OscConfig+0x103a>
 800299a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800299e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80029a2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80029a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029ac:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	fa93 f2a3 	rbit	r2, r3
 80029b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029ba:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80029be:	601a      	str	r2, [r3, #0]
  return result;
 80029c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029c4:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80029c8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029ca:	fab3 f383 	clz	r3, r3
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	2b3f      	cmp	r3, #63	@ 0x3f
 80029d2:	d802      	bhi.n	80029da <HAL_RCC_OscConfig+0xde2>
 80029d4:	4b7e      	ldr	r3, [pc, #504]	@ (8002bd0 <HAL_RCC_OscConfig+0xfd8>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	e027      	b.n	8002a2a <HAL_RCC_OscConfig+0xe32>
 80029da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029de:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80029e2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80029e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029ec:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	fa93 f2a3 	rbit	r2, r3
 80029f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029fa:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80029fe:	601a      	str	r2, [r3, #0]
 8002a00:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a04:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002a08:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a0c:	601a      	str	r2, [r3, #0]
 8002a0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a12:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	fa93 f2a3 	rbit	r2, r3
 8002a1c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a20:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8002a24:	601a      	str	r2, [r3, #0]
 8002a26:	4b6a      	ldr	r3, [pc, #424]	@ (8002bd0 <HAL_RCC_OscConfig+0xfd8>)
 8002a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a2a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a2e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002a32:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002a36:	6011      	str	r1, [r2, #0]
 8002a38:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a3c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002a40:	6812      	ldr	r2, [r2, #0]
 8002a42:	fa92 f1a2 	rbit	r1, r2
 8002a46:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a4a:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002a4e:	6011      	str	r1, [r2, #0]
  return result;
 8002a50:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a54:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002a58:	6812      	ldr	r2, [r2, #0]
 8002a5a:	fab2 f282 	clz	r2, r2
 8002a5e:	b2d2      	uxtb	r2, r2
 8002a60:	f042 0220 	orr.w	r2, r2, #32
 8002a64:	b2d2      	uxtb	r2, r2
 8002a66:	f002 021f 	and.w	r2, r2, #31
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	fa01 f202 	lsl.w	r2, r1, r2
 8002a70:	4013      	ands	r3, r2
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d087      	beq.n	8002986 <HAL_RCC_OscConfig+0xd8e>
 8002a76:	e0db      	b.n	8002c30 <HAL_RCC_OscConfig+0x1038>
 8002a78:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a7c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002a80:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002a84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a86:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a8a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	fa93 f2a3 	rbit	r2, r3
 8002a94:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a98:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002a9c:	601a      	str	r2, [r3, #0]
  return result;
 8002a9e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aa2:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002aa6:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aa8:	fab3 f383 	clz	r3, r3
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002ab2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002ab6:	009b      	lsls	r3, r3, #2
 8002ab8:	461a      	mov	r2, r3
 8002aba:	2300      	movs	r3, #0
 8002abc:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002abe:	f7fe fd23 	bl	8001508 <HAL_GetTick>
 8002ac2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ac6:	e009      	b.n	8002adc <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ac8:	f7fe fd1e 	bl	8001508 <HAL_GetTick>
 8002acc:	4602      	mov	r2, r0
 8002ace:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d901      	bls.n	8002adc <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	e0aa      	b.n	8002c32 <HAL_RCC_OscConfig+0x103a>
 8002adc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ae0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002ae4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ae8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aee:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	fa93 f2a3 	rbit	r2, r3
 8002af8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002afc:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002b00:	601a      	str	r2, [r3, #0]
  return result;
 8002b02:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b06:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002b0a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b0c:	fab3 f383 	clz	r3, r3
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b14:	d802      	bhi.n	8002b1c <HAL_RCC_OscConfig+0xf24>
 8002b16:	4b2e      	ldr	r3, [pc, #184]	@ (8002bd0 <HAL_RCC_OscConfig+0xfd8>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	e027      	b.n	8002b6c <HAL_RCC_OscConfig+0xf74>
 8002b1c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b20:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002b24:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b2e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	fa93 f2a3 	rbit	r2, r3
 8002b38:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b3c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002b40:	601a      	str	r2, [r3, #0]
 8002b42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b46:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002b4a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b4e:	601a      	str	r2, [r3, #0]
 8002b50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b54:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	fa93 f2a3 	rbit	r2, r3
 8002b5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b62:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8002b66:	601a      	str	r2, [r3, #0]
 8002b68:	4b19      	ldr	r3, [pc, #100]	@ (8002bd0 <HAL_RCC_OscConfig+0xfd8>)
 8002b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b6c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b70:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002b74:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002b78:	6011      	str	r1, [r2, #0]
 8002b7a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b7e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002b82:	6812      	ldr	r2, [r2, #0]
 8002b84:	fa92 f1a2 	rbit	r1, r2
 8002b88:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b8c:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002b90:	6011      	str	r1, [r2, #0]
  return result;
 8002b92:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b96:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002b9a:	6812      	ldr	r2, [r2, #0]
 8002b9c:	fab2 f282 	clz	r2, r2
 8002ba0:	b2d2      	uxtb	r2, r2
 8002ba2:	f042 0220 	orr.w	r2, r2, #32
 8002ba6:	b2d2      	uxtb	r2, r2
 8002ba8:	f002 021f 	and.w	r2, r2, #31
 8002bac:	2101      	movs	r1, #1
 8002bae:	fa01 f202 	lsl.w	r2, r1, r2
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d187      	bne.n	8002ac8 <HAL_RCC_OscConfig+0xed0>
 8002bb8:	e03a      	b.n	8002c30 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bbe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	699b      	ldr	r3, [r3, #24]
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d104      	bne.n	8002bd4 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e031      	b.n	8002c32 <HAL_RCC_OscConfig+0x103a>
 8002bce:	bf00      	nop
 8002bd0:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002bd4:	4b19      	ldr	r3, [pc, #100]	@ (8002c3c <HAL_RCC_OscConfig+0x1044>)
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002bdc:	4b17      	ldr	r3, [pc, #92]	@ (8002c3c <HAL_RCC_OscConfig+0x1044>)
 8002bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be0:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002be4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002be8:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8002bec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bf0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	69db      	ldr	r3, [r3, #28]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d117      	bne.n	8002c2c <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002bfc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002c00:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002c04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c08:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d10b      	bne.n	8002c2c <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002c14:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002c18:	f003 020f 	and.w	r2, r3, #15
 8002c1c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c20:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d001      	beq.n	8002c30 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e000      	b.n	8002c32 <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8002c30:	2300      	movs	r3, #0
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	40021000 	.word	0x40021000

08002c40 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b09e      	sub	sp, #120	@ 0x78
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d101      	bne.n	8002c58 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e154      	b.n	8002f02 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c58:	4b89      	ldr	r3, [pc, #548]	@ (8002e80 <HAL_RCC_ClockConfig+0x240>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0307 	and.w	r3, r3, #7
 8002c60:	683a      	ldr	r2, [r7, #0]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d910      	bls.n	8002c88 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c66:	4b86      	ldr	r3, [pc, #536]	@ (8002e80 <HAL_RCC_ClockConfig+0x240>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f023 0207 	bic.w	r2, r3, #7
 8002c6e:	4984      	ldr	r1, [pc, #528]	@ (8002e80 <HAL_RCC_ClockConfig+0x240>)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c76:	4b82      	ldr	r3, [pc, #520]	@ (8002e80 <HAL_RCC_ClockConfig+0x240>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f003 0307 	and.w	r3, r3, #7
 8002c7e:	683a      	ldr	r2, [r7, #0]
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d001      	beq.n	8002c88 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e13c      	b.n	8002f02 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0302 	and.w	r3, r3, #2
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d008      	beq.n	8002ca6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c94:	4b7b      	ldr	r3, [pc, #492]	@ (8002e84 <HAL_RCC_ClockConfig+0x244>)
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	4978      	ldr	r1, [pc, #480]	@ (8002e84 <HAL_RCC_ClockConfig+0x244>)
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 0301 	and.w	r3, r3, #1
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	f000 80cd 	beq.w	8002e4e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d137      	bne.n	8002d2c <HAL_RCC_ClockConfig+0xec>
 8002cbc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002cc0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002cc4:	fa93 f3a3 	rbit	r3, r3
 8002cc8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002cca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ccc:	fab3 f383 	clz	r3, r3
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	2b3f      	cmp	r3, #63	@ 0x3f
 8002cd4:	d802      	bhi.n	8002cdc <HAL_RCC_ClockConfig+0x9c>
 8002cd6:	4b6b      	ldr	r3, [pc, #428]	@ (8002e84 <HAL_RCC_ClockConfig+0x244>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	e00f      	b.n	8002cfc <HAL_RCC_ClockConfig+0xbc>
 8002cdc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002ce0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002ce4:	fa93 f3a3 	rbit	r3, r3
 8002ce8:	667b      	str	r3, [r7, #100]	@ 0x64
 8002cea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002cee:	663b      	str	r3, [r7, #96]	@ 0x60
 8002cf0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002cf2:	fa93 f3a3 	rbit	r3, r3
 8002cf6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002cf8:	4b62      	ldr	r3, [pc, #392]	@ (8002e84 <HAL_RCC_ClockConfig+0x244>)
 8002cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cfc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002d00:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002d02:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002d04:	fa92 f2a2 	rbit	r2, r2
 8002d08:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002d0a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002d0c:	fab2 f282 	clz	r2, r2
 8002d10:	b2d2      	uxtb	r2, r2
 8002d12:	f042 0220 	orr.w	r2, r2, #32
 8002d16:	b2d2      	uxtb	r2, r2
 8002d18:	f002 021f 	and.w	r2, r2, #31
 8002d1c:	2101      	movs	r1, #1
 8002d1e:	fa01 f202 	lsl.w	r2, r1, r2
 8002d22:	4013      	ands	r3, r2
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d171      	bne.n	8002e0c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e0ea      	b.n	8002f02 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d137      	bne.n	8002da4 <HAL_RCC_ClockConfig+0x164>
 8002d34:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d38:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d3c:	fa93 f3a3 	rbit	r3, r3
 8002d40:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002d42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d44:	fab3 f383 	clz	r3, r3
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d4c:	d802      	bhi.n	8002d54 <HAL_RCC_ClockConfig+0x114>
 8002d4e:	4b4d      	ldr	r3, [pc, #308]	@ (8002e84 <HAL_RCC_ClockConfig+0x244>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	e00f      	b.n	8002d74 <HAL_RCC_ClockConfig+0x134>
 8002d54:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d58:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d5c:	fa93 f3a3 	rbit	r3, r3
 8002d60:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d62:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d66:	643b      	str	r3, [r7, #64]	@ 0x40
 8002d68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d6a:	fa93 f3a3 	rbit	r3, r3
 8002d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d70:	4b44      	ldr	r3, [pc, #272]	@ (8002e84 <HAL_RCC_ClockConfig+0x244>)
 8002d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d74:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d78:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002d7a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002d7c:	fa92 f2a2 	rbit	r2, r2
 8002d80:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002d82:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002d84:	fab2 f282 	clz	r2, r2
 8002d88:	b2d2      	uxtb	r2, r2
 8002d8a:	f042 0220 	orr.w	r2, r2, #32
 8002d8e:	b2d2      	uxtb	r2, r2
 8002d90:	f002 021f 	and.w	r2, r2, #31
 8002d94:	2101      	movs	r1, #1
 8002d96:	fa01 f202 	lsl.w	r2, r1, r2
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d135      	bne.n	8002e0c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e0ae      	b.n	8002f02 <HAL_RCC_ClockConfig+0x2c2>
 8002da4:	2302      	movs	r3, #2
 8002da6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002daa:	fa93 f3a3 	rbit	r3, r3
 8002dae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002db2:	fab3 f383 	clz	r3, r3
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	2b3f      	cmp	r3, #63	@ 0x3f
 8002dba:	d802      	bhi.n	8002dc2 <HAL_RCC_ClockConfig+0x182>
 8002dbc:	4b31      	ldr	r3, [pc, #196]	@ (8002e84 <HAL_RCC_ClockConfig+0x244>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	e00d      	b.n	8002dde <HAL_RCC_ClockConfig+0x19e>
 8002dc2:	2302      	movs	r3, #2
 8002dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dc8:	fa93 f3a3 	rbit	r3, r3
 8002dcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dce:	2302      	movs	r3, #2
 8002dd0:	623b      	str	r3, [r7, #32]
 8002dd2:	6a3b      	ldr	r3, [r7, #32]
 8002dd4:	fa93 f3a3 	rbit	r3, r3
 8002dd8:	61fb      	str	r3, [r7, #28]
 8002dda:	4b2a      	ldr	r3, [pc, #168]	@ (8002e84 <HAL_RCC_ClockConfig+0x244>)
 8002ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dde:	2202      	movs	r2, #2
 8002de0:	61ba      	str	r2, [r7, #24]
 8002de2:	69ba      	ldr	r2, [r7, #24]
 8002de4:	fa92 f2a2 	rbit	r2, r2
 8002de8:	617a      	str	r2, [r7, #20]
  return result;
 8002dea:	697a      	ldr	r2, [r7, #20]
 8002dec:	fab2 f282 	clz	r2, r2
 8002df0:	b2d2      	uxtb	r2, r2
 8002df2:	f042 0220 	orr.w	r2, r2, #32
 8002df6:	b2d2      	uxtb	r2, r2
 8002df8:	f002 021f 	and.w	r2, r2, #31
 8002dfc:	2101      	movs	r1, #1
 8002dfe:	fa01 f202 	lsl.w	r2, r1, r2
 8002e02:	4013      	ands	r3, r2
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d101      	bne.n	8002e0c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e07a      	b.n	8002f02 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e0c:	4b1d      	ldr	r3, [pc, #116]	@ (8002e84 <HAL_RCC_ClockConfig+0x244>)
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f023 0203 	bic.w	r2, r3, #3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	491a      	ldr	r1, [pc, #104]	@ (8002e84 <HAL_RCC_ClockConfig+0x244>)
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e1e:	f7fe fb73 	bl	8001508 <HAL_GetTick>
 8002e22:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e24:	e00a      	b.n	8002e3c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e26:	f7fe fb6f 	bl	8001508 <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d901      	bls.n	8002e3c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002e38:	2303      	movs	r3, #3
 8002e3a:	e062      	b.n	8002f02 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e3c:	4b11      	ldr	r3, [pc, #68]	@ (8002e84 <HAL_RCC_ClockConfig+0x244>)
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f003 020c 	and.w	r2, r3, #12
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d1eb      	bne.n	8002e26 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e4e:	4b0c      	ldr	r3, [pc, #48]	@ (8002e80 <HAL_RCC_ClockConfig+0x240>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0307 	and.w	r3, r3, #7
 8002e56:	683a      	ldr	r2, [r7, #0]
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d215      	bcs.n	8002e88 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e5c:	4b08      	ldr	r3, [pc, #32]	@ (8002e80 <HAL_RCC_ClockConfig+0x240>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f023 0207 	bic.w	r2, r3, #7
 8002e64:	4906      	ldr	r1, [pc, #24]	@ (8002e80 <HAL_RCC_ClockConfig+0x240>)
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e6c:	4b04      	ldr	r3, [pc, #16]	@ (8002e80 <HAL_RCC_ClockConfig+0x240>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 0307 	and.w	r3, r3, #7
 8002e74:	683a      	ldr	r2, [r7, #0]
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d006      	beq.n	8002e88 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e041      	b.n	8002f02 <HAL_RCC_ClockConfig+0x2c2>
 8002e7e:	bf00      	nop
 8002e80:	40022000 	.word	0x40022000
 8002e84:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0304 	and.w	r3, r3, #4
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d008      	beq.n	8002ea6 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e94:	4b1d      	ldr	r3, [pc, #116]	@ (8002f0c <HAL_RCC_ClockConfig+0x2cc>)
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	491a      	ldr	r1, [pc, #104]	@ (8002f0c <HAL_RCC_ClockConfig+0x2cc>)
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f003 0308 	and.w	r3, r3, #8
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d009      	beq.n	8002ec6 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002eb2:	4b16      	ldr	r3, [pc, #88]	@ (8002f0c <HAL_RCC_ClockConfig+0x2cc>)
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	691b      	ldr	r3, [r3, #16]
 8002ebe:	00db      	lsls	r3, r3, #3
 8002ec0:	4912      	ldr	r1, [pc, #72]	@ (8002f0c <HAL_RCC_ClockConfig+0x2cc>)
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002ec6:	f000 f829 	bl	8002f1c <HAL_RCC_GetSysClockFreq>
 8002eca:	4601      	mov	r1, r0
 8002ecc:	4b0f      	ldr	r3, [pc, #60]	@ (8002f0c <HAL_RCC_ClockConfig+0x2cc>)
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ed4:	22f0      	movs	r2, #240	@ 0xf0
 8002ed6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed8:	693a      	ldr	r2, [r7, #16]
 8002eda:	fa92 f2a2 	rbit	r2, r2
 8002ede:	60fa      	str	r2, [r7, #12]
  return result;
 8002ee0:	68fa      	ldr	r2, [r7, #12]
 8002ee2:	fab2 f282 	clz	r2, r2
 8002ee6:	b2d2      	uxtb	r2, r2
 8002ee8:	40d3      	lsrs	r3, r2
 8002eea:	4a09      	ldr	r2, [pc, #36]	@ (8002f10 <HAL_RCC_ClockConfig+0x2d0>)
 8002eec:	5cd3      	ldrb	r3, [r2, r3]
 8002eee:	fa21 f303 	lsr.w	r3, r1, r3
 8002ef2:	4a08      	ldr	r2, [pc, #32]	@ (8002f14 <HAL_RCC_ClockConfig+0x2d4>)
 8002ef4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002ef6:	4b08      	ldr	r3, [pc, #32]	@ (8002f18 <HAL_RCC_ClockConfig+0x2d8>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7fe fac0 	bl	8001480 <HAL_InitTick>
  
  return HAL_OK;
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3778      	adds	r7, #120	@ 0x78
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	40021000 	.word	0x40021000
 8002f10:	080076e8 	.word	0x080076e8
 8002f14:	20000000 	.word	0x20000000
 8002f18:	20000004 	.word	0x20000004

08002f1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b087      	sub	sp, #28
 8002f20:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f22:	2300      	movs	r3, #0
 8002f24:	60fb      	str	r3, [r7, #12]
 8002f26:	2300      	movs	r3, #0
 8002f28:	60bb      	str	r3, [r7, #8]
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	617b      	str	r3, [r7, #20]
 8002f2e:	2300      	movs	r3, #0
 8002f30:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002f32:	2300      	movs	r3, #0
 8002f34:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002f36:	4b1f      	ldr	r3, [pc, #124]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	f003 030c 	and.w	r3, r3, #12
 8002f42:	2b04      	cmp	r3, #4
 8002f44:	d002      	beq.n	8002f4c <HAL_RCC_GetSysClockFreq+0x30>
 8002f46:	2b08      	cmp	r3, #8
 8002f48:	d003      	beq.n	8002f52 <HAL_RCC_GetSysClockFreq+0x36>
 8002f4a:	e029      	b.n	8002fa0 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f4c:	4b1a      	ldr	r3, [pc, #104]	@ (8002fb8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f4e:	613b      	str	r3, [r7, #16]
      break;
 8002f50:	e029      	b.n	8002fa6 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	0c9b      	lsrs	r3, r3, #18
 8002f56:	f003 030f 	and.w	r3, r3, #15
 8002f5a:	4a18      	ldr	r2, [pc, #96]	@ (8002fbc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002f5c:	5cd3      	ldrb	r3, [r2, r3]
 8002f5e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002f60:	4b14      	ldr	r3, [pc, #80]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f64:	f003 030f 	and.w	r3, r3, #15
 8002f68:	4a15      	ldr	r2, [pc, #84]	@ (8002fc0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002f6a:	5cd3      	ldrb	r3, [r2, r3]
 8002f6c:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d008      	beq.n	8002f8a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002f78:	4a0f      	ldr	r2, [pc, #60]	@ (8002fb8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	fb02 f303 	mul.w	r3, r2, r3
 8002f86:	617b      	str	r3, [r7, #20]
 8002f88:	e007      	b.n	8002f9a <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002f8a:	4a0b      	ldr	r2, [pc, #44]	@ (8002fb8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	fb02 f303 	mul.w	r3, r2, r3
 8002f98:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	613b      	str	r3, [r7, #16]
      break;
 8002f9e:	e002      	b.n	8002fa6 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002fa0:	4b05      	ldr	r3, [pc, #20]	@ (8002fb8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002fa2:	613b      	str	r3, [r7, #16]
      break;
 8002fa4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002fa6:	693b      	ldr	r3, [r7, #16]
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	371c      	adds	r7, #28
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr
 8002fb4:	40021000 	.word	0x40021000
 8002fb8:	007a1200 	.word	0x007a1200
 8002fbc:	08007700 	.word	0x08007700
 8002fc0:	08007710 	.word	0x08007710

08002fc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fc8:	4b03      	ldr	r3, [pc, #12]	@ (8002fd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002fca:	681b      	ldr	r3, [r3, #0]
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	20000000 	.word	0x20000000

08002fdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002fe2:	f7ff ffef 	bl	8002fc4 <HAL_RCC_GetHCLKFreq>
 8002fe6:	4601      	mov	r1, r0
 8002fe8:	4b0b      	ldr	r3, [pc, #44]	@ (8003018 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002ff0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002ff4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	fa92 f2a2 	rbit	r2, r2
 8002ffc:	603a      	str	r2, [r7, #0]
  return result;
 8002ffe:	683a      	ldr	r2, [r7, #0]
 8003000:	fab2 f282 	clz	r2, r2
 8003004:	b2d2      	uxtb	r2, r2
 8003006:	40d3      	lsrs	r3, r2
 8003008:	4a04      	ldr	r2, [pc, #16]	@ (800301c <HAL_RCC_GetPCLK1Freq+0x40>)
 800300a:	5cd3      	ldrb	r3, [r2, r3]
 800300c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003010:	4618      	mov	r0, r3
 8003012:	3708      	adds	r7, #8
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	40021000 	.word	0x40021000
 800301c:	080076f8 	.word	0x080076f8

08003020 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b082      	sub	sp, #8
 8003024:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003026:	f7ff ffcd 	bl	8002fc4 <HAL_RCC_GetHCLKFreq>
 800302a:	4601      	mov	r1, r0
 800302c:	4b0b      	ldr	r3, [pc, #44]	@ (800305c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003034:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003038:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800303a:	687a      	ldr	r2, [r7, #4]
 800303c:	fa92 f2a2 	rbit	r2, r2
 8003040:	603a      	str	r2, [r7, #0]
  return result;
 8003042:	683a      	ldr	r2, [r7, #0]
 8003044:	fab2 f282 	clz	r2, r2
 8003048:	b2d2      	uxtb	r2, r2
 800304a:	40d3      	lsrs	r3, r2
 800304c:	4a04      	ldr	r2, [pc, #16]	@ (8003060 <HAL_RCC_GetPCLK2Freq+0x40>)
 800304e:	5cd3      	ldrb	r3, [r2, r3]
 8003050:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003054:	4618      	mov	r0, r3
 8003056:	3708      	adds	r7, #8
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	40021000 	.word	0x40021000
 8003060:	080076f8 	.word	0x080076f8

08003064 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b092      	sub	sp, #72	@ 0x48
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800306c:	2300      	movs	r3, #0
 800306e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003070:	2300      	movs	r3, #0
 8003072:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003074:	2300      	movs	r3, #0
 8003076:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003082:	2b00      	cmp	r3, #0
 8003084:	f000 80d2 	beq.w	800322c <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003088:	4b4d      	ldr	r3, [pc, #308]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800308a:	69db      	ldr	r3, [r3, #28]
 800308c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003090:	2b00      	cmp	r3, #0
 8003092:	d10e      	bne.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003094:	4b4a      	ldr	r3, [pc, #296]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003096:	69db      	ldr	r3, [r3, #28]
 8003098:	4a49      	ldr	r2, [pc, #292]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800309a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800309e:	61d3      	str	r3, [r2, #28]
 80030a0:	4b47      	ldr	r3, [pc, #284]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80030a2:	69db      	ldr	r3, [r3, #28]
 80030a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030a8:	60bb      	str	r3, [r7, #8]
 80030aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030ac:	2301      	movs	r3, #1
 80030ae:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030b2:	4b44      	ldr	r3, [pc, #272]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d118      	bne.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030be:	4b41      	ldr	r3, [pc, #260]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a40      	ldr	r2, [pc, #256]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030c8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030ca:	f7fe fa1d 	bl	8001508 <HAL_GetTick>
 80030ce:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030d0:	e008      	b.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030d2:	f7fe fa19 	bl	8001508 <HAL_GetTick>
 80030d6:	4602      	mov	r2, r0
 80030d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	2b64      	cmp	r3, #100	@ 0x64
 80030de:	d901      	bls.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80030e0:	2303      	movs	r3, #3
 80030e2:	e1d4      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030e4:	4b37      	ldr	r3, [pc, #220]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d0f0      	beq.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80030f0:	4b33      	ldr	r3, [pc, #204]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80030f2:	6a1b      	ldr	r3, [r3, #32]
 80030f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80030fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	f000 8082 	beq.w	8003206 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800310a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800310c:	429a      	cmp	r2, r3
 800310e:	d07a      	beq.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003110:	4b2b      	ldr	r3, [pc, #172]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003112:	6a1b      	ldr	r3, [r3, #32]
 8003114:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003118:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800311a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800311e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003122:	fa93 f3a3 	rbit	r3, r3
 8003126:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003128:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800312a:	fab3 f383 	clz	r3, r3
 800312e:	b2db      	uxtb	r3, r3
 8003130:	461a      	mov	r2, r3
 8003132:	4b25      	ldr	r3, [pc, #148]	@ (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003134:	4413      	add	r3, r2
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	461a      	mov	r2, r3
 800313a:	2301      	movs	r3, #1
 800313c:	6013      	str	r3, [r2, #0]
 800313e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003142:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003146:	fa93 f3a3 	rbit	r3, r3
 800314a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800314c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800314e:	fab3 f383 	clz	r3, r3
 8003152:	b2db      	uxtb	r3, r3
 8003154:	461a      	mov	r2, r3
 8003156:	4b1c      	ldr	r3, [pc, #112]	@ (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003158:	4413      	add	r3, r2
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	461a      	mov	r2, r3
 800315e:	2300      	movs	r3, #0
 8003160:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003162:	4a17      	ldr	r2, [pc, #92]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003164:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003166:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003168:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800316a:	f003 0301 	and.w	r3, r3, #1
 800316e:	2b00      	cmp	r3, #0
 8003170:	d049      	beq.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003172:	f7fe f9c9 	bl	8001508 <HAL_GetTick>
 8003176:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003178:	e00a      	b.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800317a:	f7fe f9c5 	bl	8001508 <HAL_GetTick>
 800317e:	4602      	mov	r2, r0
 8003180:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003188:	4293      	cmp	r3, r2
 800318a:	d901      	bls.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800318c:	2303      	movs	r3, #3
 800318e:	e17e      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8003190:	2302      	movs	r3, #2
 8003192:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003196:	fa93 f3a3 	rbit	r3, r3
 800319a:	627b      	str	r3, [r7, #36]	@ 0x24
 800319c:	2302      	movs	r3, #2
 800319e:	623b      	str	r3, [r7, #32]
 80031a0:	6a3b      	ldr	r3, [r7, #32]
 80031a2:	fa93 f3a3 	rbit	r3, r3
 80031a6:	61fb      	str	r3, [r7, #28]
  return result;
 80031a8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031aa:	fab3 f383 	clz	r3, r3
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d108      	bne.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x168>
 80031ba:	4b01      	ldr	r3, [pc, #4]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80031bc:	6a1b      	ldr	r3, [r3, #32]
 80031be:	e00d      	b.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x178>
 80031c0:	40021000 	.word	0x40021000
 80031c4:	40007000 	.word	0x40007000
 80031c8:	10908100 	.word	0x10908100
 80031cc:	2302      	movs	r3, #2
 80031ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031d0:	69bb      	ldr	r3, [r7, #24]
 80031d2:	fa93 f3a3 	rbit	r3, r3
 80031d6:	617b      	str	r3, [r7, #20]
 80031d8:	4b9a      	ldr	r3, [pc, #616]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031dc:	2202      	movs	r2, #2
 80031de:	613a      	str	r2, [r7, #16]
 80031e0:	693a      	ldr	r2, [r7, #16]
 80031e2:	fa92 f2a2 	rbit	r2, r2
 80031e6:	60fa      	str	r2, [r7, #12]
  return result;
 80031e8:	68fa      	ldr	r2, [r7, #12]
 80031ea:	fab2 f282 	clz	r2, r2
 80031ee:	b2d2      	uxtb	r2, r2
 80031f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80031f4:	b2d2      	uxtb	r2, r2
 80031f6:	f002 021f 	and.w	r2, r2, #31
 80031fa:	2101      	movs	r1, #1
 80031fc:	fa01 f202 	lsl.w	r2, r1, r2
 8003200:	4013      	ands	r3, r2
 8003202:	2b00      	cmp	r3, #0
 8003204:	d0b9      	beq.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003206:	4b8f      	ldr	r3, [pc, #572]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003208:	6a1b      	ldr	r3, [r3, #32]
 800320a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	498c      	ldr	r1, [pc, #560]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003214:	4313      	orrs	r3, r2
 8003216:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003218:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800321c:	2b01      	cmp	r3, #1
 800321e:	d105      	bne.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003220:	4b88      	ldr	r3, [pc, #544]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003222:	69db      	ldr	r3, [r3, #28]
 8003224:	4a87      	ldr	r2, [pc, #540]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003226:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800322a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0301 	and.w	r3, r3, #1
 8003234:	2b00      	cmp	r3, #0
 8003236:	d008      	beq.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003238:	4b82      	ldr	r3, [pc, #520]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800323a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800323c:	f023 0203 	bic.w	r2, r3, #3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	497f      	ldr	r1, [pc, #508]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003246:	4313      	orrs	r3, r2
 8003248:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0302 	and.w	r3, r3, #2
 8003252:	2b00      	cmp	r3, #0
 8003254:	d008      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003256:	4b7b      	ldr	r3, [pc, #492]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800325a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	4978      	ldr	r1, [pc, #480]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003264:	4313      	orrs	r3, r2
 8003266:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 0304 	and.w	r3, r3, #4
 8003270:	2b00      	cmp	r3, #0
 8003272:	d008      	beq.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003274:	4b73      	ldr	r3, [pc, #460]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003278:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	691b      	ldr	r3, [r3, #16]
 8003280:	4970      	ldr	r1, [pc, #448]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003282:	4313      	orrs	r3, r2
 8003284:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0320 	and.w	r3, r3, #32
 800328e:	2b00      	cmp	r3, #0
 8003290:	d008      	beq.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003292:	4b6c      	ldr	r3, [pc, #432]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003296:	f023 0210 	bic.w	r2, r3, #16
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	69db      	ldr	r3, [r3, #28]
 800329e:	4969      	ldr	r1, [pc, #420]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d008      	beq.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80032b0:	4b64      	ldr	r3, [pc, #400]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032bc:	4961      	ldr	r1, [pc, #388]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032be:	4313      	orrs	r3, r2
 80032c0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d008      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80032ce:	4b5d      	ldr	r3, [pc, #372]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032d2:	f023 0220 	bic.w	r2, r3, #32
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a1b      	ldr	r3, [r3, #32]
 80032da:	495a      	ldr	r1, [pc, #360]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032dc:	4313      	orrs	r3, r2
 80032de:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d008      	beq.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80032ec:	4b55      	ldr	r3, [pc, #340]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f0:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f8:	4952      	ldr	r1, [pc, #328]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032fa:	4313      	orrs	r3, r2
 80032fc:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0308 	and.w	r3, r3, #8
 8003306:	2b00      	cmp	r3, #0
 8003308:	d008      	beq.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800330a:	4b4e      	ldr	r3, [pc, #312]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800330c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800330e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	695b      	ldr	r3, [r3, #20]
 8003316:	494b      	ldr	r1, [pc, #300]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003318:	4313      	orrs	r3, r2
 800331a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 0310 	and.w	r3, r3, #16
 8003324:	2b00      	cmp	r3, #0
 8003326:	d008      	beq.n	800333a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003328:	4b46      	ldr	r3, [pc, #280]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800332a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	699b      	ldr	r3, [r3, #24]
 8003334:	4943      	ldr	r1, [pc, #268]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003336:	4313      	orrs	r3, r2
 8003338:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003342:	2b00      	cmp	r3, #0
 8003344:	d008      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003346:	4b3f      	ldr	r3, [pc, #252]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003352:	493c      	ldr	r1, [pc, #240]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003354:	4313      	orrs	r3, r2
 8003356:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003360:	2b00      	cmp	r3, #0
 8003362:	d008      	beq.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003364:	4b37      	ldr	r3, [pc, #220]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003368:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003370:	4934      	ldr	r1, [pc, #208]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003372:	4313      	orrs	r3, r2
 8003374:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800337e:	2b00      	cmp	r3, #0
 8003380:	d008      	beq.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003382:	4b30      	ldr	r3, [pc, #192]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003386:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800338e:	492d      	ldr	r1, [pc, #180]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003390:	4313      	orrs	r3, r2
 8003392:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d008      	beq.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80033a0:	4b28      	ldr	r3, [pc, #160]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033ac:	4925      	ldr	r1, [pc, #148]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033ae:	4313      	orrs	r3, r2
 80033b0:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d008      	beq.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80033be:	4b21      	ldr	r3, [pc, #132]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033c2:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ca:	491e      	ldr	r1, [pc, #120]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033cc:	4313      	orrs	r3, r2
 80033ce:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d008      	beq.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80033dc:	4b19      	ldr	r3, [pc, #100]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033e8:	4916      	ldr	r1, [pc, #88]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033ea:	4313      	orrs	r3, r2
 80033ec:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d008      	beq.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80033fa:	4b12      	ldr	r3, [pc, #72]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003406:	490f      	ldr	r1, [pc, #60]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003408:	4313      	orrs	r3, r2
 800340a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d008      	beq.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003418:	4b0a      	ldr	r3, [pc, #40]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800341a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003424:	4907      	ldr	r1, [pc, #28]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003426:	4313      	orrs	r3, r2
 8003428:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d00c      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003436:	4b03      	ldr	r3, [pc, #12]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800343a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	e002      	b.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003442:	bf00      	nop
 8003444:	40021000 	.word	0x40021000
 8003448:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800344a:	4913      	ldr	r1, [pc, #76]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800344c:	4313      	orrs	r3, r2
 800344e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d008      	beq.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800345c:	4b0e      	ldr	r3, [pc, #56]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800345e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003460:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003468:	490b      	ldr	r1, [pc, #44]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800346a:	4313      	orrs	r3, r2
 800346c:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d008      	beq.n	800348c <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800347a:	4b07      	ldr	r3, [pc, #28]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800347c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800347e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003486:	4904      	ldr	r1, [pc, #16]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003488:	4313      	orrs	r3, r2
 800348a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800348c:	2300      	movs	r3, #0
}
 800348e:	4618      	mov	r0, r3
 8003490:	3748      	adds	r7, #72	@ 0x48
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	40021000 	.word	0x40021000

0800349c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b082      	sub	sp, #8
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d101      	bne.n	80034ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e040      	b.n	8003530 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d106      	bne.n	80034c4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2200      	movs	r2, #0
 80034ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f7fd fe42 	bl	8001148 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2224      	movs	r2, #36	@ 0x24
 80034c8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f022 0201 	bic.w	r2, r2, #1
 80034d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d002      	beq.n	80034e8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 fdd0 	bl	8004088 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80034e8:	6878      	ldr	r0, [r7, #4]
 80034ea:	f000 fbf9 	bl	8003ce0 <UART_SetConfig>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d101      	bne.n	80034f8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e01b      	b.n	8003530 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	685a      	ldr	r2, [r3, #4]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003506:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	689a      	ldr	r2, [r3, #8]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003516:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f042 0201 	orr.w	r2, r2, #1
 8003526:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f000 fe4f 	bl	80041cc <UART_CheckIdleState>
 800352e:	4603      	mov	r3, r0
}
 8003530:	4618      	mov	r0, r3
 8003532:	3708      	adds	r7, #8
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}

08003538 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b08a      	sub	sp, #40	@ 0x28
 800353c:	af02      	add	r7, sp, #8
 800353e:	60f8      	str	r0, [r7, #12]
 8003540:	60b9      	str	r1, [r7, #8]
 8003542:	603b      	str	r3, [r7, #0]
 8003544:	4613      	mov	r3, r2
 8003546:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800354c:	2b20      	cmp	r3, #32
 800354e:	d177      	bne.n	8003640 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d002      	beq.n	800355c <HAL_UART_Transmit+0x24>
 8003556:	88fb      	ldrh	r3, [r7, #6]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d101      	bne.n	8003560 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e070      	b.n	8003642 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2200      	movs	r2, #0
 8003564:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2221      	movs	r2, #33	@ 0x21
 800356c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800356e:	f7fd ffcb 	bl	8001508 <HAL_GetTick>
 8003572:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	88fa      	ldrh	r2, [r7, #6]
 8003578:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	88fa      	ldrh	r2, [r7, #6]
 8003580:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800358c:	d108      	bne.n	80035a0 <HAL_UART_Transmit+0x68>
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	691b      	ldr	r3, [r3, #16]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d104      	bne.n	80035a0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003596:	2300      	movs	r3, #0
 8003598:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	61bb      	str	r3, [r7, #24]
 800359e:	e003      	b.n	80035a8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035a4:	2300      	movs	r3, #0
 80035a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80035a8:	e02f      	b.n	800360a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	9300      	str	r3, [sp, #0]
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	2200      	movs	r2, #0
 80035b2:	2180      	movs	r1, #128	@ 0x80
 80035b4:	68f8      	ldr	r0, [r7, #12]
 80035b6:	f000 feb1 	bl	800431c <UART_WaitOnFlagUntilTimeout>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d004      	beq.n	80035ca <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2220      	movs	r2, #32
 80035c4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e03b      	b.n	8003642 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80035ca:	69fb      	ldr	r3, [r7, #28]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d10b      	bne.n	80035e8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035d0:	69bb      	ldr	r3, [r7, #24]
 80035d2:	881a      	ldrh	r2, [r3, #0]
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035dc:	b292      	uxth	r2, r2
 80035de:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	3302      	adds	r3, #2
 80035e4:	61bb      	str	r3, [r7, #24]
 80035e6:	e007      	b.n	80035f8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	781a      	ldrb	r2, [r3, #0]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80035f2:	69fb      	ldr	r3, [r7, #28]
 80035f4:	3301      	adds	r3, #1
 80035f6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80035fe:	b29b      	uxth	r3, r3
 8003600:	3b01      	subs	r3, #1
 8003602:	b29a      	uxth	r2, r3
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003610:	b29b      	uxth	r3, r3
 8003612:	2b00      	cmp	r3, #0
 8003614:	d1c9      	bne.n	80035aa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	9300      	str	r3, [sp, #0]
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	2200      	movs	r2, #0
 800361e:	2140      	movs	r1, #64	@ 0x40
 8003620:	68f8      	ldr	r0, [r7, #12]
 8003622:	f000 fe7b 	bl	800431c <UART_WaitOnFlagUntilTimeout>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d004      	beq.n	8003636 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2220      	movs	r2, #32
 8003630:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e005      	b.n	8003642 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2220      	movs	r2, #32
 800363a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800363c:	2300      	movs	r3, #0
 800363e:	e000      	b.n	8003642 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003640:	2302      	movs	r3, #2
  }
}
 8003642:	4618      	mov	r0, r3
 8003644:	3720      	adds	r7, #32
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}

0800364a <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800364a:	b580      	push	{r7, lr}
 800364c:	b08a      	sub	sp, #40	@ 0x28
 800364e:	af00      	add	r7, sp, #0
 8003650:	60f8      	str	r0, [r7, #12]
 8003652:	60b9      	str	r1, [r7, #8]
 8003654:	4613      	mov	r3, r2
 8003656:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800365e:	2b20      	cmp	r3, #32
 8003660:	d132      	bne.n	80036c8 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d002      	beq.n	800366e <HAL_UART_Receive_IT+0x24>
 8003668:	88fb      	ldrh	r3, [r7, #6]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d101      	bne.n	8003672 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e02b      	b.n	80036ca <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2200      	movs	r2, #0
 8003676:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d018      	beq.n	80036b8 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	e853 3f00 	ldrex	r3, [r3]
 8003692:	613b      	str	r3, [r7, #16]
   return(result);
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800369a:	627b      	str	r3, [r7, #36]	@ 0x24
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	461a      	mov	r2, r3
 80036a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a4:	623b      	str	r3, [r7, #32]
 80036a6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036a8:	69f9      	ldr	r1, [r7, #28]
 80036aa:	6a3a      	ldr	r2, [r7, #32]
 80036ac:	e841 2300 	strex	r3, r2, [r1]
 80036b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80036b2:	69bb      	ldr	r3, [r7, #24]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d1e6      	bne.n	8003686 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80036b8:	88fb      	ldrh	r3, [r7, #6]
 80036ba:	461a      	mov	r2, r3
 80036bc:	68b9      	ldr	r1, [r7, #8]
 80036be:	68f8      	ldr	r0, [r7, #12]
 80036c0:	f000 fe9a 	bl	80043f8 <UART_Start_Receive_IT>
 80036c4:	4603      	mov	r3, r0
 80036c6:	e000      	b.n	80036ca <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80036c8:	2302      	movs	r3, #2
  }
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3728      	adds	r7, #40	@ 0x28
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
	...

080036d4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b0ba      	sub	sp, #232	@ 0xe8
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	69db      	ldr	r3, [r3, #28]
 80036e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80036fa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80036fe:	f640 030f 	movw	r3, #2063	@ 0x80f
 8003702:	4013      	ands	r3, r2
 8003704:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003708:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800370c:	2b00      	cmp	r3, #0
 800370e:	d115      	bne.n	800373c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003710:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003714:	f003 0320 	and.w	r3, r3, #32
 8003718:	2b00      	cmp	r3, #0
 800371a:	d00f      	beq.n	800373c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800371c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003720:	f003 0320 	and.w	r3, r3, #32
 8003724:	2b00      	cmp	r3, #0
 8003726:	d009      	beq.n	800373c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800372c:	2b00      	cmp	r3, #0
 800372e:	f000 82ab 	beq.w	8003c88 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	4798      	blx	r3
      }
      return;
 800373a:	e2a5      	b.n	8003c88 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800373c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003740:	2b00      	cmp	r3, #0
 8003742:	f000 8117 	beq.w	8003974 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003746:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800374a:	f003 0301 	and.w	r3, r3, #1
 800374e:	2b00      	cmp	r3, #0
 8003750:	d106      	bne.n	8003760 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003752:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003756:	4b85      	ldr	r3, [pc, #532]	@ (800396c <HAL_UART_IRQHandler+0x298>)
 8003758:	4013      	ands	r3, r2
 800375a:	2b00      	cmp	r3, #0
 800375c:	f000 810a 	beq.w	8003974 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003760:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003764:	f003 0301 	and.w	r3, r3, #1
 8003768:	2b00      	cmp	r3, #0
 800376a:	d011      	beq.n	8003790 <HAL_UART_IRQHandler+0xbc>
 800376c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003770:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003774:	2b00      	cmp	r3, #0
 8003776:	d00b      	beq.n	8003790 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	2201      	movs	r2, #1
 800377e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003786:	f043 0201 	orr.w	r2, r3, #1
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003790:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003794:	f003 0302 	and.w	r3, r3, #2
 8003798:	2b00      	cmp	r3, #0
 800379a:	d011      	beq.n	80037c0 <HAL_UART_IRQHandler+0xec>
 800379c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037a0:	f003 0301 	and.w	r3, r3, #1
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d00b      	beq.n	80037c0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2202      	movs	r2, #2
 80037ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037b6:	f043 0204 	orr.w	r2, r3, #4
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80037c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037c4:	f003 0304 	and.w	r3, r3, #4
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d011      	beq.n	80037f0 <HAL_UART_IRQHandler+0x11c>
 80037cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037d0:	f003 0301 	and.w	r3, r3, #1
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00b      	beq.n	80037f0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2204      	movs	r2, #4
 80037de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037e6:	f043 0202 	orr.w	r2, r3, #2
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80037f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037f4:	f003 0308 	and.w	r3, r3, #8
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d017      	beq.n	800382c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80037fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003800:	f003 0320 	and.w	r3, r3, #32
 8003804:	2b00      	cmp	r3, #0
 8003806:	d105      	bne.n	8003814 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003808:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800380c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003810:	2b00      	cmp	r3, #0
 8003812:	d00b      	beq.n	800382c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	2208      	movs	r2, #8
 800381a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003822:	f043 0208 	orr.w	r2, r3, #8
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800382c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003830:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003834:	2b00      	cmp	r3, #0
 8003836:	d012      	beq.n	800385e <HAL_UART_IRQHandler+0x18a>
 8003838:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800383c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003840:	2b00      	cmp	r3, #0
 8003842:	d00c      	beq.n	800385e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800384c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003854:	f043 0220 	orr.w	r2, r3, #32
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003864:	2b00      	cmp	r3, #0
 8003866:	f000 8211 	beq.w	8003c8c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800386a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800386e:	f003 0320 	and.w	r3, r3, #32
 8003872:	2b00      	cmp	r3, #0
 8003874:	d00d      	beq.n	8003892 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003876:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800387a:	f003 0320 	and.w	r3, r3, #32
 800387e:	2b00      	cmp	r3, #0
 8003880:	d007      	beq.n	8003892 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003886:	2b00      	cmp	r3, #0
 8003888:	d003      	beq.n	8003892 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003898:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038a6:	2b40      	cmp	r3, #64	@ 0x40
 80038a8:	d005      	beq.n	80038b6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80038aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80038ae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d04f      	beq.n	8003956 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f000 fe64 	bl	8004584 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038c6:	2b40      	cmp	r3, #64	@ 0x40
 80038c8:	d141      	bne.n	800394e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	3308      	adds	r3, #8
 80038d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80038d8:	e853 3f00 	ldrex	r3, [r3]
 80038dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80038e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80038e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80038e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	3308      	adds	r3, #8
 80038f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80038f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80038fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003902:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003906:	e841 2300 	strex	r3, r2, [r1]
 800390a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800390e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003912:	2b00      	cmp	r3, #0
 8003914:	d1d9      	bne.n	80038ca <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800391a:	2b00      	cmp	r3, #0
 800391c:	d013      	beq.n	8003946 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003922:	4a13      	ldr	r2, [pc, #76]	@ (8003970 <HAL_UART_IRQHandler+0x29c>)
 8003924:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800392a:	4618      	mov	r0, r3
 800392c:	f7fd ff6b 	bl	8001806 <HAL_DMA_Abort_IT>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d017      	beq.n	8003966 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800393a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800393c:	687a      	ldr	r2, [r7, #4]
 800393e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003940:	4610      	mov	r0, r2
 8003942:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003944:	e00f      	b.n	8003966 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f000 f9b4 	bl	8003cb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800394c:	e00b      	b.n	8003966 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f000 f9b0 	bl	8003cb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003954:	e007      	b.n	8003966 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f000 f9ac 	bl	8003cb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8003964:	e192      	b.n	8003c8c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003966:	bf00      	nop
    return;
 8003968:	e190      	b.n	8003c8c <HAL_UART_IRQHandler+0x5b8>
 800396a:	bf00      	nop
 800396c:	04000120 	.word	0x04000120
 8003970:	0800464d 	.word	0x0800464d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003978:	2b01      	cmp	r3, #1
 800397a:	f040 814b 	bne.w	8003c14 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800397e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003982:	f003 0310 	and.w	r3, r3, #16
 8003986:	2b00      	cmp	r3, #0
 8003988:	f000 8144 	beq.w	8003c14 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800398c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003990:	f003 0310 	and.w	r3, r3, #16
 8003994:	2b00      	cmp	r3, #0
 8003996:	f000 813d 	beq.w	8003c14 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	2210      	movs	r2, #16
 80039a0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039ac:	2b40      	cmp	r3, #64	@ 0x40
 80039ae:	f040 80b5 	bne.w	8003b1c <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80039be:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	f000 8164 	beq.w	8003c90 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80039ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80039d2:	429a      	cmp	r2, r3
 80039d4:	f080 815c 	bcs.w	8003c90 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80039de:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039e6:	699b      	ldr	r3, [r3, #24]
 80039e8:	2b20      	cmp	r3, #32
 80039ea:	f000 8086 	beq.w	8003afa <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80039fa:	e853 3f00 	ldrex	r3, [r3]
 80039fe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003a02:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003a06:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a0a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	461a      	mov	r2, r3
 8003a14:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003a18:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003a1c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a20:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003a24:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003a28:	e841 2300 	strex	r3, r2, [r1]
 8003a2c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003a30:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d1da      	bne.n	80039ee <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	3308      	adds	r3, #8
 8003a3e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a40:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a42:	e853 3f00 	ldrex	r3, [r3]
 8003a46:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003a48:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003a4a:	f023 0301 	bic.w	r3, r3, #1
 8003a4e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	3308      	adds	r3, #8
 8003a58:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003a5c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003a60:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a62:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003a64:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003a68:	e841 2300 	strex	r3, r2, [r1]
 8003a6c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003a6e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d1e1      	bne.n	8003a38 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	3308      	adds	r3, #8
 8003a7a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a7e:	e853 3f00 	ldrex	r3, [r3]
 8003a82:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003a84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a8a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	3308      	adds	r3, #8
 8003a94:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003a98:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003a9a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a9c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003a9e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003aa0:	e841 2300 	strex	r3, r2, [r1]
 8003aa4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003aa6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d1e3      	bne.n	8003a74 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2220      	movs	r2, #32
 8003ab0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ac0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ac2:	e853 3f00 	ldrex	r3, [r3]
 8003ac6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003ac8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003aca:	f023 0310 	bic.w	r3, r3, #16
 8003ace:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	461a      	mov	r2, r3
 8003ad8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003adc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003ade:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ae0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003ae2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003ae4:	e841 2300 	strex	r3, r2, [r1]
 8003ae8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003aea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d1e4      	bne.n	8003aba <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003af4:	4618      	mov	r0, r3
 8003af6:	f7fd fe48 	bl	800178a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2202      	movs	r2, #2
 8003afe:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	1ad3      	subs	r3, r2, r3
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	4619      	mov	r1, r3
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f000 f8d7 	bl	8003cc8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003b1a:	e0b9      	b.n	8003c90 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003b28:	b29b      	uxth	r3, r3
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	f000 80ab 	beq.w	8003c94 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8003b3e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	f000 80a6 	beq.w	8003c94 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b50:	e853 3f00 	ldrex	r3, [r3]
 8003b54:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003b56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b5c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	461a      	mov	r2, r3
 8003b66:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003b6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b6c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b6e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b70:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b72:	e841 2300 	strex	r3, r2, [r1]
 8003b76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003b78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d1e4      	bne.n	8003b48 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	3308      	adds	r3, #8
 8003b84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b88:	e853 3f00 	ldrex	r3, [r3]
 8003b8c:	623b      	str	r3, [r7, #32]
   return(result);
 8003b8e:	6a3b      	ldr	r3, [r7, #32]
 8003b90:	f023 0301 	bic.w	r3, r3, #1
 8003b94:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	3308      	adds	r3, #8
 8003b9e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003ba2:	633a      	str	r2, [r7, #48]	@ 0x30
 8003ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ba8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003baa:	e841 2300 	strex	r3, r2, [r1]
 8003bae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d1e3      	bne.n	8003b7e <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2220      	movs	r2, #32
 8003bba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	e853 3f00 	ldrex	r3, [r3]
 8003bd6:	60fb      	str	r3, [r7, #12]
   return(result);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f023 0310 	bic.w	r3, r3, #16
 8003bde:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	461a      	mov	r2, r3
 8003be8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003bec:	61fb      	str	r3, [r7, #28]
 8003bee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bf0:	69b9      	ldr	r1, [r7, #24]
 8003bf2:	69fa      	ldr	r2, [r7, #28]
 8003bf4:	e841 2300 	strex	r3, r2, [r1]
 8003bf8:	617b      	str	r3, [r7, #20]
   return(result);
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d1e4      	bne.n	8003bca <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2202      	movs	r2, #2
 8003c04:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003c06:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003c0a:	4619      	mov	r1, r3
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	f000 f85b 	bl	8003cc8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003c12:	e03f      	b.n	8003c94 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003c14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c18:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d00e      	beq.n	8003c3e <HAL_UART_IRQHandler+0x56a>
 8003c20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c24:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d008      	beq.n	8003c3e <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003c34:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f000 fef0 	bl	8004a1c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003c3c:	e02d      	b.n	8003c9a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d00e      	beq.n	8003c68 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003c4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d008      	beq.n	8003c68 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d01c      	beq.n	8003c98 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	4798      	blx	r3
    }
    return;
 8003c66:	e017      	b.n	8003c98 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003c68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d012      	beq.n	8003c9a <HAL_UART_IRQHandler+0x5c6>
 8003c74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d00c      	beq.n	8003c9a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	f000 fcf9 	bl	8004678 <UART_EndTransmit_IT>
    return;
 8003c86:	e008      	b.n	8003c9a <HAL_UART_IRQHandler+0x5c6>
      return;
 8003c88:	bf00      	nop
 8003c8a:	e006      	b.n	8003c9a <HAL_UART_IRQHandler+0x5c6>
    return;
 8003c8c:	bf00      	nop
 8003c8e:	e004      	b.n	8003c9a <HAL_UART_IRQHandler+0x5c6>
      return;
 8003c90:	bf00      	nop
 8003c92:	e002      	b.n	8003c9a <HAL_UART_IRQHandler+0x5c6>
      return;
 8003c94:	bf00      	nop
 8003c96:	e000      	b.n	8003c9a <HAL_UART_IRQHandler+0x5c6>
    return;
 8003c98:	bf00      	nop
  }

}
 8003c9a:	37e8      	adds	r7, #232	@ 0xe8
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}

08003ca0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b083      	sub	sp, #12
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003ca8:	bf00      	nop
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003cbc:	bf00      	nop
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	460b      	mov	r3, r1
 8003cd2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003cd4:	bf00      	nop
 8003cd6:	370c      	adds	r7, #12
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cde:	4770      	bx	lr

08003ce0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b088      	sub	sp, #32
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	689a      	ldr	r2, [r3, #8]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	691b      	ldr	r3, [r3, #16]
 8003cf4:	431a      	orrs	r2, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	695b      	ldr	r3, [r3, #20]
 8003cfa:	431a      	orrs	r2, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	69db      	ldr	r3, [r3, #28]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	4b92      	ldr	r3, [pc, #584]	@ (8003f54 <UART_SetConfig+0x274>)
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	6812      	ldr	r2, [r2, #0]
 8003d12:	6979      	ldr	r1, [r7, #20]
 8003d14:	430b      	orrs	r3, r1
 8003d16:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	68da      	ldr	r2, [r3, #12]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	699b      	ldr	r3, [r3, #24]
 8003d32:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6a1b      	ldr	r3, [r3, #32]
 8003d38:	697a      	ldr	r2, [r7, #20]
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	697a      	ldr	r2, [r7, #20]
 8003d4e:	430a      	orrs	r2, r1
 8003d50:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a80      	ldr	r2, [pc, #512]	@ (8003f58 <UART_SetConfig+0x278>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d120      	bne.n	8003d9e <UART_SetConfig+0xbe>
 8003d5c:	4b7f      	ldr	r3, [pc, #508]	@ (8003f5c <UART_SetConfig+0x27c>)
 8003d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d60:	f003 0303 	and.w	r3, r3, #3
 8003d64:	2b03      	cmp	r3, #3
 8003d66:	d817      	bhi.n	8003d98 <UART_SetConfig+0xb8>
 8003d68:	a201      	add	r2, pc, #4	@ (adr r2, 8003d70 <UART_SetConfig+0x90>)
 8003d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d6e:	bf00      	nop
 8003d70:	08003d81 	.word	0x08003d81
 8003d74:	08003d8d 	.word	0x08003d8d
 8003d78:	08003d93 	.word	0x08003d93
 8003d7c:	08003d87 	.word	0x08003d87
 8003d80:	2301      	movs	r3, #1
 8003d82:	77fb      	strb	r3, [r7, #31]
 8003d84:	e0b5      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003d86:	2302      	movs	r3, #2
 8003d88:	77fb      	strb	r3, [r7, #31]
 8003d8a:	e0b2      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003d8c:	2304      	movs	r3, #4
 8003d8e:	77fb      	strb	r3, [r7, #31]
 8003d90:	e0af      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003d92:	2308      	movs	r3, #8
 8003d94:	77fb      	strb	r3, [r7, #31]
 8003d96:	e0ac      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003d98:	2310      	movs	r3, #16
 8003d9a:	77fb      	strb	r3, [r7, #31]
 8003d9c:	e0a9      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a6f      	ldr	r2, [pc, #444]	@ (8003f60 <UART_SetConfig+0x280>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d124      	bne.n	8003df2 <UART_SetConfig+0x112>
 8003da8:	4b6c      	ldr	r3, [pc, #432]	@ (8003f5c <UART_SetConfig+0x27c>)
 8003daa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003db0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003db4:	d011      	beq.n	8003dda <UART_SetConfig+0xfa>
 8003db6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003dba:	d817      	bhi.n	8003dec <UART_SetConfig+0x10c>
 8003dbc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003dc0:	d011      	beq.n	8003de6 <UART_SetConfig+0x106>
 8003dc2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003dc6:	d811      	bhi.n	8003dec <UART_SetConfig+0x10c>
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d003      	beq.n	8003dd4 <UART_SetConfig+0xf4>
 8003dcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dd0:	d006      	beq.n	8003de0 <UART_SetConfig+0x100>
 8003dd2:	e00b      	b.n	8003dec <UART_SetConfig+0x10c>
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	77fb      	strb	r3, [r7, #31]
 8003dd8:	e08b      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003dda:	2302      	movs	r3, #2
 8003ddc:	77fb      	strb	r3, [r7, #31]
 8003dde:	e088      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003de0:	2304      	movs	r3, #4
 8003de2:	77fb      	strb	r3, [r7, #31]
 8003de4:	e085      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003de6:	2308      	movs	r3, #8
 8003de8:	77fb      	strb	r3, [r7, #31]
 8003dea:	e082      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003dec:	2310      	movs	r3, #16
 8003dee:	77fb      	strb	r3, [r7, #31]
 8003df0:	e07f      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a5b      	ldr	r2, [pc, #364]	@ (8003f64 <UART_SetConfig+0x284>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d124      	bne.n	8003e46 <UART_SetConfig+0x166>
 8003dfc:	4b57      	ldr	r3, [pc, #348]	@ (8003f5c <UART_SetConfig+0x27c>)
 8003dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e00:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003e04:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003e08:	d011      	beq.n	8003e2e <UART_SetConfig+0x14e>
 8003e0a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003e0e:	d817      	bhi.n	8003e40 <UART_SetConfig+0x160>
 8003e10:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003e14:	d011      	beq.n	8003e3a <UART_SetConfig+0x15a>
 8003e16:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003e1a:	d811      	bhi.n	8003e40 <UART_SetConfig+0x160>
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d003      	beq.n	8003e28 <UART_SetConfig+0x148>
 8003e20:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003e24:	d006      	beq.n	8003e34 <UART_SetConfig+0x154>
 8003e26:	e00b      	b.n	8003e40 <UART_SetConfig+0x160>
 8003e28:	2300      	movs	r3, #0
 8003e2a:	77fb      	strb	r3, [r7, #31]
 8003e2c:	e061      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003e2e:	2302      	movs	r3, #2
 8003e30:	77fb      	strb	r3, [r7, #31]
 8003e32:	e05e      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003e34:	2304      	movs	r3, #4
 8003e36:	77fb      	strb	r3, [r7, #31]
 8003e38:	e05b      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003e3a:	2308      	movs	r3, #8
 8003e3c:	77fb      	strb	r3, [r7, #31]
 8003e3e:	e058      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003e40:	2310      	movs	r3, #16
 8003e42:	77fb      	strb	r3, [r7, #31]
 8003e44:	e055      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a47      	ldr	r2, [pc, #284]	@ (8003f68 <UART_SetConfig+0x288>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d124      	bne.n	8003e9a <UART_SetConfig+0x1ba>
 8003e50:	4b42      	ldr	r3, [pc, #264]	@ (8003f5c <UART_SetConfig+0x27c>)
 8003e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e54:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003e58:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003e5c:	d011      	beq.n	8003e82 <UART_SetConfig+0x1a2>
 8003e5e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003e62:	d817      	bhi.n	8003e94 <UART_SetConfig+0x1b4>
 8003e64:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e68:	d011      	beq.n	8003e8e <UART_SetConfig+0x1ae>
 8003e6a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e6e:	d811      	bhi.n	8003e94 <UART_SetConfig+0x1b4>
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d003      	beq.n	8003e7c <UART_SetConfig+0x19c>
 8003e74:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e78:	d006      	beq.n	8003e88 <UART_SetConfig+0x1a8>
 8003e7a:	e00b      	b.n	8003e94 <UART_SetConfig+0x1b4>
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	77fb      	strb	r3, [r7, #31]
 8003e80:	e037      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003e82:	2302      	movs	r3, #2
 8003e84:	77fb      	strb	r3, [r7, #31]
 8003e86:	e034      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003e88:	2304      	movs	r3, #4
 8003e8a:	77fb      	strb	r3, [r7, #31]
 8003e8c:	e031      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003e8e:	2308      	movs	r3, #8
 8003e90:	77fb      	strb	r3, [r7, #31]
 8003e92:	e02e      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003e94:	2310      	movs	r3, #16
 8003e96:	77fb      	strb	r3, [r7, #31]
 8003e98:	e02b      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a33      	ldr	r2, [pc, #204]	@ (8003f6c <UART_SetConfig+0x28c>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d124      	bne.n	8003eee <UART_SetConfig+0x20e>
 8003ea4:	4b2d      	ldr	r3, [pc, #180]	@ (8003f5c <UART_SetConfig+0x27c>)
 8003ea6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ea8:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003eac:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003eb0:	d011      	beq.n	8003ed6 <UART_SetConfig+0x1f6>
 8003eb2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003eb6:	d817      	bhi.n	8003ee8 <UART_SetConfig+0x208>
 8003eb8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003ebc:	d011      	beq.n	8003ee2 <UART_SetConfig+0x202>
 8003ebe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003ec2:	d811      	bhi.n	8003ee8 <UART_SetConfig+0x208>
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d003      	beq.n	8003ed0 <UART_SetConfig+0x1f0>
 8003ec8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ecc:	d006      	beq.n	8003edc <UART_SetConfig+0x1fc>
 8003ece:	e00b      	b.n	8003ee8 <UART_SetConfig+0x208>
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	77fb      	strb	r3, [r7, #31]
 8003ed4:	e00d      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003ed6:	2302      	movs	r3, #2
 8003ed8:	77fb      	strb	r3, [r7, #31]
 8003eda:	e00a      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003edc:	2304      	movs	r3, #4
 8003ede:	77fb      	strb	r3, [r7, #31]
 8003ee0:	e007      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003ee2:	2308      	movs	r3, #8
 8003ee4:	77fb      	strb	r3, [r7, #31]
 8003ee6:	e004      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003ee8:	2310      	movs	r3, #16
 8003eea:	77fb      	strb	r3, [r7, #31]
 8003eec:	e001      	b.n	8003ef2 <UART_SetConfig+0x212>
 8003eee:	2310      	movs	r3, #16
 8003ef0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	69db      	ldr	r3, [r3, #28]
 8003ef6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003efa:	d16b      	bne.n	8003fd4 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8003efc:	7ffb      	ldrb	r3, [r7, #31]
 8003efe:	2b08      	cmp	r3, #8
 8003f00:	d838      	bhi.n	8003f74 <UART_SetConfig+0x294>
 8003f02:	a201      	add	r2, pc, #4	@ (adr r2, 8003f08 <UART_SetConfig+0x228>)
 8003f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f08:	08003f2d 	.word	0x08003f2d
 8003f0c:	08003f35 	.word	0x08003f35
 8003f10:	08003f3d 	.word	0x08003f3d
 8003f14:	08003f75 	.word	0x08003f75
 8003f18:	08003f43 	.word	0x08003f43
 8003f1c:	08003f75 	.word	0x08003f75
 8003f20:	08003f75 	.word	0x08003f75
 8003f24:	08003f75 	.word	0x08003f75
 8003f28:	08003f4b 	.word	0x08003f4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f2c:	f7ff f856 	bl	8002fdc <HAL_RCC_GetPCLK1Freq>
 8003f30:	61b8      	str	r0, [r7, #24]
        break;
 8003f32:	e024      	b.n	8003f7e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f34:	f7ff f874 	bl	8003020 <HAL_RCC_GetPCLK2Freq>
 8003f38:	61b8      	str	r0, [r7, #24]
        break;
 8003f3a:	e020      	b.n	8003f7e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003f70 <UART_SetConfig+0x290>)
 8003f3e:	61bb      	str	r3, [r7, #24]
        break;
 8003f40:	e01d      	b.n	8003f7e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f42:	f7fe ffeb 	bl	8002f1c <HAL_RCC_GetSysClockFreq>
 8003f46:	61b8      	str	r0, [r7, #24]
        break;
 8003f48:	e019      	b.n	8003f7e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f4e:	61bb      	str	r3, [r7, #24]
        break;
 8003f50:	e015      	b.n	8003f7e <UART_SetConfig+0x29e>
 8003f52:	bf00      	nop
 8003f54:	efff69f3 	.word	0xefff69f3
 8003f58:	40013800 	.word	0x40013800
 8003f5c:	40021000 	.word	0x40021000
 8003f60:	40004400 	.word	0x40004400
 8003f64:	40004800 	.word	0x40004800
 8003f68:	40004c00 	.word	0x40004c00
 8003f6c:	40005000 	.word	0x40005000
 8003f70:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8003f74:	2300      	movs	r3, #0
 8003f76:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	77bb      	strb	r3, [r7, #30]
        break;
 8003f7c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f7e:	69bb      	ldr	r3, [r7, #24]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d073      	beq.n	800406c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003f84:	69bb      	ldr	r3, [r7, #24]
 8003f86:	005a      	lsls	r2, r3, #1
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	085b      	lsrs	r3, r3, #1
 8003f8e:	441a      	add	r2, r3
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f98:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	2b0f      	cmp	r3, #15
 8003f9e:	d916      	bls.n	8003fce <UART_SetConfig+0x2ee>
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fa6:	d212      	bcs.n	8003fce <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	f023 030f 	bic.w	r3, r3, #15
 8003fb0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	085b      	lsrs	r3, r3, #1
 8003fb6:	b29b      	uxth	r3, r3
 8003fb8:	f003 0307 	and.w	r3, r3, #7
 8003fbc:	b29a      	uxth	r2, r3
 8003fbe:	89fb      	ldrh	r3, [r7, #14]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	89fa      	ldrh	r2, [r7, #14]
 8003fca:	60da      	str	r2, [r3, #12]
 8003fcc:	e04e      	b.n	800406c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	77bb      	strb	r3, [r7, #30]
 8003fd2:	e04b      	b.n	800406c <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003fd4:	7ffb      	ldrb	r3, [r7, #31]
 8003fd6:	2b08      	cmp	r3, #8
 8003fd8:	d827      	bhi.n	800402a <UART_SetConfig+0x34a>
 8003fda:	a201      	add	r2, pc, #4	@ (adr r2, 8003fe0 <UART_SetConfig+0x300>)
 8003fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fe0:	08004005 	.word	0x08004005
 8003fe4:	0800400d 	.word	0x0800400d
 8003fe8:	08004015 	.word	0x08004015
 8003fec:	0800402b 	.word	0x0800402b
 8003ff0:	0800401b 	.word	0x0800401b
 8003ff4:	0800402b 	.word	0x0800402b
 8003ff8:	0800402b 	.word	0x0800402b
 8003ffc:	0800402b 	.word	0x0800402b
 8004000:	08004023 	.word	0x08004023
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004004:	f7fe ffea 	bl	8002fdc <HAL_RCC_GetPCLK1Freq>
 8004008:	61b8      	str	r0, [r7, #24]
        break;
 800400a:	e013      	b.n	8004034 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800400c:	f7ff f808 	bl	8003020 <HAL_RCC_GetPCLK2Freq>
 8004010:	61b8      	str	r0, [r7, #24]
        break;
 8004012:	e00f      	b.n	8004034 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004014:	4b1b      	ldr	r3, [pc, #108]	@ (8004084 <UART_SetConfig+0x3a4>)
 8004016:	61bb      	str	r3, [r7, #24]
        break;
 8004018:	e00c      	b.n	8004034 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800401a:	f7fe ff7f 	bl	8002f1c <HAL_RCC_GetSysClockFreq>
 800401e:	61b8      	str	r0, [r7, #24]
        break;
 8004020:	e008      	b.n	8004034 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004022:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004026:	61bb      	str	r3, [r7, #24]
        break;
 8004028:	e004      	b.n	8004034 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800402a:	2300      	movs	r3, #0
 800402c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	77bb      	strb	r3, [r7, #30]
        break;
 8004032:	bf00      	nop
    }

    if (pclk != 0U)
 8004034:	69bb      	ldr	r3, [r7, #24]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d018      	beq.n	800406c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	085a      	lsrs	r2, r3, #1
 8004040:	69bb      	ldr	r3, [r7, #24]
 8004042:	441a      	add	r2, r3
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	fbb2 f3f3 	udiv	r3, r2, r3
 800404c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	2b0f      	cmp	r3, #15
 8004052:	d909      	bls.n	8004068 <UART_SetConfig+0x388>
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800405a:	d205      	bcs.n	8004068 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	b29a      	uxth	r2, r3
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	60da      	str	r2, [r3, #12]
 8004066:	e001      	b.n	800406c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004078:	7fbb      	ldrb	r3, [r7, #30]
}
 800407a:	4618      	mov	r0, r3
 800407c:	3720      	adds	r7, #32
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	007a1200 	.word	0x007a1200

08004088 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004088:	b480      	push	{r7}
 800408a:	b083      	sub	sp, #12
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004094:	f003 0308 	and.w	r3, r3, #8
 8004098:	2b00      	cmp	r3, #0
 800409a:	d00a      	beq.n	80040b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	430a      	orrs	r2, r1
 80040b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b6:	f003 0301 	and.w	r3, r3, #1
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d00a      	beq.n	80040d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	430a      	orrs	r2, r1
 80040d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d8:	f003 0302 	and.w	r3, r3, #2
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d00a      	beq.n	80040f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	430a      	orrs	r2, r1
 80040f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040fa:	f003 0304 	and.w	r3, r3, #4
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d00a      	beq.n	8004118 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	430a      	orrs	r2, r1
 8004116:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800411c:	f003 0310 	and.w	r3, r3, #16
 8004120:	2b00      	cmp	r3, #0
 8004122:	d00a      	beq.n	800413a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	430a      	orrs	r2, r1
 8004138:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800413e:	f003 0320 	and.w	r3, r3, #32
 8004142:	2b00      	cmp	r3, #0
 8004144:	d00a      	beq.n	800415c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	430a      	orrs	r2, r1
 800415a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004160:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004164:	2b00      	cmp	r3, #0
 8004166:	d01a      	beq.n	800419e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	430a      	orrs	r2, r1
 800417c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004182:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004186:	d10a      	bne.n	800419e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	430a      	orrs	r2, r1
 800419c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d00a      	beq.n	80041c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	430a      	orrs	r2, r1
 80041be:	605a      	str	r2, [r3, #4]
  }
}
 80041c0:	bf00      	nop
 80041c2:	370c      	adds	r7, #12
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr

080041cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b098      	sub	sp, #96	@ 0x60
 80041d0:	af02      	add	r7, sp, #8
 80041d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80041dc:	f7fd f994 	bl	8001508 <HAL_GetTick>
 80041e0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0308 	and.w	r3, r3, #8
 80041ec:	2b08      	cmp	r3, #8
 80041ee:	d12e      	bne.n	800424e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80041f4:	9300      	str	r3, [sp, #0]
 80041f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041f8:	2200      	movs	r2, #0
 80041fa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f000 f88c 	bl	800431c <UART_WaitOnFlagUntilTimeout>
 8004204:	4603      	mov	r3, r0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d021      	beq.n	800424e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004212:	e853 3f00 	ldrex	r3, [r3]
 8004216:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004218:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800421a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800421e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	461a      	mov	r2, r3
 8004226:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004228:	647b      	str	r3, [r7, #68]	@ 0x44
 800422a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800422e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004230:	e841 2300 	strex	r3, r2, [r1]
 8004234:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004236:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004238:	2b00      	cmp	r3, #0
 800423a:	d1e6      	bne.n	800420a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2220      	movs	r2, #32
 8004240:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e062      	b.n	8004314 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f003 0304 	and.w	r3, r3, #4
 8004258:	2b04      	cmp	r3, #4
 800425a:	d149      	bne.n	80042f0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800425c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004260:	9300      	str	r3, [sp, #0]
 8004262:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004264:	2200      	movs	r2, #0
 8004266:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f000 f856 	bl	800431c <UART_WaitOnFlagUntilTimeout>
 8004270:	4603      	mov	r3, r0
 8004272:	2b00      	cmp	r3, #0
 8004274:	d03c      	beq.n	80042f0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800427c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427e:	e853 3f00 	ldrex	r3, [r3]
 8004282:	623b      	str	r3, [r7, #32]
   return(result);
 8004284:	6a3b      	ldr	r3, [r7, #32]
 8004286:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800428a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	461a      	mov	r2, r3
 8004292:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004294:	633b      	str	r3, [r7, #48]	@ 0x30
 8004296:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004298:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800429a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800429c:	e841 2300 	strex	r3, r2, [r1]
 80042a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80042a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d1e6      	bne.n	8004276 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	3308      	adds	r3, #8
 80042ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	e853 3f00 	ldrex	r3, [r3]
 80042b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	f023 0301 	bic.w	r3, r3, #1
 80042be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	3308      	adds	r3, #8
 80042c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80042c8:	61fa      	str	r2, [r7, #28]
 80042ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042cc:	69b9      	ldr	r1, [r7, #24]
 80042ce:	69fa      	ldr	r2, [r7, #28]
 80042d0:	e841 2300 	strex	r3, r2, [r1]
 80042d4:	617b      	str	r3, [r7, #20]
   return(result);
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d1e5      	bne.n	80042a8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2220      	movs	r2, #32
 80042e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042ec:	2303      	movs	r3, #3
 80042ee:	e011      	b.n	8004314 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2220      	movs	r2, #32
 80042f4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2220      	movs	r2, #32
 80042fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2200      	movs	r2, #0
 8004308:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2200      	movs	r2, #0
 800430e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004312:	2300      	movs	r3, #0
}
 8004314:	4618      	mov	r0, r3
 8004316:	3758      	adds	r7, #88	@ 0x58
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}

0800431c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	603b      	str	r3, [r7, #0]
 8004328:	4613      	mov	r3, r2
 800432a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800432c:	e04f      	b.n	80043ce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800432e:	69bb      	ldr	r3, [r7, #24]
 8004330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004334:	d04b      	beq.n	80043ce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004336:	f7fd f8e7 	bl	8001508 <HAL_GetTick>
 800433a:	4602      	mov	r2, r0
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	69ba      	ldr	r2, [r7, #24]
 8004342:	429a      	cmp	r2, r3
 8004344:	d302      	bcc.n	800434c <UART_WaitOnFlagUntilTimeout+0x30>
 8004346:	69bb      	ldr	r3, [r7, #24]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d101      	bne.n	8004350 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800434c:	2303      	movs	r3, #3
 800434e:	e04e      	b.n	80043ee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 0304 	and.w	r3, r3, #4
 800435a:	2b00      	cmp	r3, #0
 800435c:	d037      	beq.n	80043ce <UART_WaitOnFlagUntilTimeout+0xb2>
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	2b80      	cmp	r3, #128	@ 0x80
 8004362:	d034      	beq.n	80043ce <UART_WaitOnFlagUntilTimeout+0xb2>
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	2b40      	cmp	r3, #64	@ 0x40
 8004368:	d031      	beq.n	80043ce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	69db      	ldr	r3, [r3, #28]
 8004370:	f003 0308 	and.w	r3, r3, #8
 8004374:	2b08      	cmp	r3, #8
 8004376:	d110      	bne.n	800439a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	2208      	movs	r2, #8
 800437e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004380:	68f8      	ldr	r0, [r7, #12]
 8004382:	f000 f8ff 	bl	8004584 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2208      	movs	r2, #8
 800438a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2200      	movs	r2, #0
 8004392:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e029      	b.n	80043ee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	69db      	ldr	r3, [r3, #28]
 80043a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043a8:	d111      	bne.n	80043ce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80043b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80043b4:	68f8      	ldr	r0, [r7, #12]
 80043b6:	f000 f8e5 	bl	8004584 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2220      	movs	r2, #32
 80043be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2200      	movs	r2, #0
 80043c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80043ca:	2303      	movs	r3, #3
 80043cc:	e00f      	b.n	80043ee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	69da      	ldr	r2, [r3, #28]
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	4013      	ands	r3, r2
 80043d8:	68ba      	ldr	r2, [r7, #8]
 80043da:	429a      	cmp	r2, r3
 80043dc:	bf0c      	ite	eq
 80043de:	2301      	moveq	r3, #1
 80043e0:	2300      	movne	r3, #0
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	461a      	mov	r2, r3
 80043e6:	79fb      	ldrb	r3, [r7, #7]
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d0a0      	beq.n	800432e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80043ec:	2300      	movs	r3, #0
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3710      	adds	r7, #16
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}
	...

080043f8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b097      	sub	sp, #92	@ 0x5c
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	60f8      	str	r0, [r7, #12]
 8004400:	60b9      	str	r1, [r7, #8]
 8004402:	4613      	mov	r3, r2
 8004404:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	68ba      	ldr	r2, [r7, #8]
 800440a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	88fa      	ldrh	r2, [r7, #6]
 8004410:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	88fa      	ldrh	r2, [r7, #6]
 8004418:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2200      	movs	r2, #0
 8004420:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800442a:	d10e      	bne.n	800444a <UART_Start_Receive_IT+0x52>
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	691b      	ldr	r3, [r3, #16]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d105      	bne.n	8004440 <UART_Start_Receive_IT+0x48>
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800443a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800443e:	e02d      	b.n	800449c <UART_Start_Receive_IT+0xa4>
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	22ff      	movs	r2, #255	@ 0xff
 8004444:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004448:	e028      	b.n	800449c <UART_Start_Receive_IT+0xa4>
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d10d      	bne.n	800446e <UART_Start_Receive_IT+0x76>
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	691b      	ldr	r3, [r3, #16]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d104      	bne.n	8004464 <UART_Start_Receive_IT+0x6c>
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	22ff      	movs	r2, #255	@ 0xff
 800445e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004462:	e01b      	b.n	800449c <UART_Start_Receive_IT+0xa4>
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	227f      	movs	r2, #127	@ 0x7f
 8004468:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800446c:	e016      	b.n	800449c <UART_Start_Receive_IT+0xa4>
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004476:	d10d      	bne.n	8004494 <UART_Start_Receive_IT+0x9c>
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	691b      	ldr	r3, [r3, #16]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d104      	bne.n	800448a <UART_Start_Receive_IT+0x92>
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	227f      	movs	r2, #127	@ 0x7f
 8004484:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004488:	e008      	b.n	800449c <UART_Start_Receive_IT+0xa4>
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	223f      	movs	r2, #63	@ 0x3f
 800448e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004492:	e003      	b.n	800449c <UART_Start_Receive_IT+0xa4>
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2200      	movs	r2, #0
 8004498:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2200      	movs	r2, #0
 80044a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2222      	movs	r2, #34	@ 0x22
 80044a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	3308      	adds	r3, #8
 80044b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044b6:	e853 3f00 	ldrex	r3, [r3]
 80044ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80044bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044be:	f043 0301 	orr.w	r3, r3, #1
 80044c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	3308      	adds	r3, #8
 80044ca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80044cc:	64ba      	str	r2, [r7, #72]	@ 0x48
 80044ce:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80044d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80044d4:	e841 2300 	strex	r3, r2, [r1]
 80044d8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80044da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d1e5      	bne.n	80044ac <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044e8:	d107      	bne.n	80044fa <UART_Start_Receive_IT+0x102>
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	691b      	ldr	r3, [r3, #16]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d103      	bne.n	80044fa <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	4a21      	ldr	r2, [pc, #132]	@ (800457c <UART_Start_Receive_IT+0x184>)
 80044f6:	669a      	str	r2, [r3, #104]	@ 0x68
 80044f8:	e002      	b.n	8004500 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	4a20      	ldr	r2, [pc, #128]	@ (8004580 <UART_Start_Receive_IT+0x188>)
 80044fe:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	691b      	ldr	r3, [r3, #16]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d019      	beq.n	800453c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800450e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004510:	e853 3f00 	ldrex	r3, [r3]
 8004514:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004518:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800451c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	461a      	mov	r2, r3
 8004524:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004526:	637b      	str	r3, [r7, #52]	@ 0x34
 8004528:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800452a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800452c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800452e:	e841 2300 	strex	r3, r2, [r1]
 8004532:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004536:	2b00      	cmp	r3, #0
 8004538:	d1e6      	bne.n	8004508 <UART_Start_Receive_IT+0x110>
 800453a:	e018      	b.n	800456e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	e853 3f00 	ldrex	r3, [r3]
 8004548:	613b      	str	r3, [r7, #16]
   return(result);
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	f043 0320 	orr.w	r3, r3, #32
 8004550:	653b      	str	r3, [r7, #80]	@ 0x50
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	461a      	mov	r2, r3
 8004558:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800455a:	623b      	str	r3, [r7, #32]
 800455c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800455e:	69f9      	ldr	r1, [r7, #28]
 8004560:	6a3a      	ldr	r2, [r7, #32]
 8004562:	e841 2300 	strex	r3, r2, [r1]
 8004566:	61bb      	str	r3, [r7, #24]
   return(result);
 8004568:	69bb      	ldr	r3, [r7, #24]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d1e6      	bne.n	800453c <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800456e:	2300      	movs	r3, #0
}
 8004570:	4618      	mov	r0, r3
 8004572:	375c      	adds	r7, #92	@ 0x5c
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr
 800457c:	08004875 	.word	0x08004875
 8004580:	080046cd 	.word	0x080046cd

08004584 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004584:	b480      	push	{r7}
 8004586:	b095      	sub	sp, #84	@ 0x54
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004592:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004594:	e853 3f00 	ldrex	r3, [r3]
 8004598:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800459a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800459c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80045a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	461a      	mov	r2, r3
 80045a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80045ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80045b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80045b2:	e841 2300 	strex	r3, r2, [r1]
 80045b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80045b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d1e6      	bne.n	800458c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	3308      	adds	r3, #8
 80045c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045c6:	6a3b      	ldr	r3, [r7, #32]
 80045c8:	e853 3f00 	ldrex	r3, [r3]
 80045cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80045ce:	69fb      	ldr	r3, [r7, #28]
 80045d0:	f023 0301 	bic.w	r3, r3, #1
 80045d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	3308      	adds	r3, #8
 80045dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80045de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80045e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80045e6:	e841 2300 	strex	r3, r2, [r1]
 80045ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80045ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d1e5      	bne.n	80045be <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d118      	bne.n	800462c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	e853 3f00 	ldrex	r3, [r3]
 8004606:	60bb      	str	r3, [r7, #8]
   return(result);
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	f023 0310 	bic.w	r3, r3, #16
 800460e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	461a      	mov	r2, r3
 8004616:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004618:	61bb      	str	r3, [r7, #24]
 800461a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800461c:	6979      	ldr	r1, [r7, #20]
 800461e:	69ba      	ldr	r2, [r7, #24]
 8004620:	e841 2300 	strex	r3, r2, [r1]
 8004624:	613b      	str	r3, [r7, #16]
   return(result);
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d1e6      	bne.n	80045fa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2220      	movs	r2, #32
 8004630:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004640:	bf00      	nop
 8004642:	3754      	adds	r7, #84	@ 0x54
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr

0800464c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b084      	sub	sp, #16
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004658:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2200      	movs	r2, #0
 800465e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2200      	movs	r2, #0
 8004666:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800466a:	68f8      	ldr	r0, [r7, #12]
 800466c:	f7ff fb22 	bl	8003cb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004670:	bf00      	nop
 8004672:	3710      	adds	r7, #16
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b088      	sub	sp, #32
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	e853 3f00 	ldrex	r3, [r3]
 800468c:	60bb      	str	r3, [r7, #8]
   return(result);
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004694:	61fb      	str	r3, [r7, #28]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	461a      	mov	r2, r3
 800469c:	69fb      	ldr	r3, [r7, #28]
 800469e:	61bb      	str	r3, [r7, #24]
 80046a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046a2:	6979      	ldr	r1, [r7, #20]
 80046a4:	69ba      	ldr	r2, [r7, #24]
 80046a6:	e841 2300 	strex	r3, r2, [r1]
 80046aa:	613b      	str	r3, [r7, #16]
   return(result);
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d1e6      	bne.n	8004680 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2220      	movs	r2, #32
 80046b6:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f7ff faee 	bl	8003ca0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046c4:	bf00      	nop
 80046c6:	3720      	adds	r7, #32
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}

080046cc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b09c      	sub	sp, #112	@ 0x70
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80046da:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046e4:	2b22      	cmp	r3, #34	@ 0x22
 80046e6:	f040 80b9 	bne.w	800485c <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80046f0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80046f4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80046f8:	b2d9      	uxtb	r1, r3
 80046fa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80046fe:	b2da      	uxtb	r2, r3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004704:	400a      	ands	r2, r1
 8004706:	b2d2      	uxtb	r2, r2
 8004708:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800470e:	1c5a      	adds	r2, r3, #1
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800471a:	b29b      	uxth	r3, r3
 800471c:	3b01      	subs	r3, #1
 800471e:	b29a      	uxth	r2, r3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800472c:	b29b      	uxth	r3, r3
 800472e:	2b00      	cmp	r3, #0
 8004730:	f040 809c 	bne.w	800486c <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800473a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800473c:	e853 3f00 	ldrex	r3, [r3]
 8004740:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004742:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004744:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004748:	66bb      	str	r3, [r7, #104]	@ 0x68
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	461a      	mov	r2, r3
 8004750:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004752:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004754:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004756:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004758:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800475a:	e841 2300 	strex	r3, r2, [r1]
 800475e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004760:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004762:	2b00      	cmp	r3, #0
 8004764:	d1e6      	bne.n	8004734 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	3308      	adds	r3, #8
 800476c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800476e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004770:	e853 3f00 	ldrex	r3, [r3]
 8004774:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004776:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004778:	f023 0301 	bic.w	r3, r3, #1
 800477c:	667b      	str	r3, [r7, #100]	@ 0x64
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	3308      	adds	r3, #8
 8004784:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004786:	647a      	str	r2, [r7, #68]	@ 0x44
 8004788:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800478a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800478c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800478e:	e841 2300 	strex	r3, r2, [r1]
 8004792:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004794:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004796:	2b00      	cmp	r3, #0
 8004798:	d1e5      	bne.n	8004766 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2220      	movs	r2, #32
 800479e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d018      	beq.n	80047ee <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c4:	e853 3f00 	ldrex	r3, [r3]
 80047c8:	623b      	str	r3, [r7, #32]
   return(result);
 80047ca:	6a3b      	ldr	r3, [r7, #32]
 80047cc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80047d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	461a      	mov	r2, r3
 80047d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80047da:	633b      	str	r3, [r7, #48]	@ 0x30
 80047dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80047e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047e2:	e841 2300 	strex	r3, r2, [r1]
 80047e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80047e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d1e6      	bne.n	80047bc <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d12e      	bne.n	8004854 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2200      	movs	r2, #0
 80047fa:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	e853 3f00 	ldrex	r3, [r3]
 8004808:	60fb      	str	r3, [r7, #12]
   return(result);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	f023 0310 	bic.w	r3, r3, #16
 8004810:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	461a      	mov	r2, r3
 8004818:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800481a:	61fb      	str	r3, [r7, #28]
 800481c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800481e:	69b9      	ldr	r1, [r7, #24]
 8004820:	69fa      	ldr	r2, [r7, #28]
 8004822:	e841 2300 	strex	r3, r2, [r1]
 8004826:	617b      	str	r3, [r7, #20]
   return(result);
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d1e6      	bne.n	80047fc <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	69db      	ldr	r3, [r3, #28]
 8004834:	f003 0310 	and.w	r3, r3, #16
 8004838:	2b10      	cmp	r3, #16
 800483a:	d103      	bne.n	8004844 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2210      	movs	r2, #16
 8004842:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800484a:	4619      	mov	r1, r3
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f7ff fa3b 	bl	8003cc8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004852:	e00b      	b.n	800486c <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f7fc fc1b 	bl	8001090 <HAL_UART_RxCpltCallback>
}
 800485a:	e007      	b.n	800486c <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	699a      	ldr	r2, [r3, #24]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f042 0208 	orr.w	r2, r2, #8
 800486a:	619a      	str	r2, [r3, #24]
}
 800486c:	bf00      	nop
 800486e:	3770      	adds	r7, #112	@ 0x70
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}

08004874 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b09c      	sub	sp, #112	@ 0x70
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004882:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800488c:	2b22      	cmp	r3, #34	@ 0x22
 800488e:	f040 80b9 	bne.w	8004a04 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004898:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048a0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80048a2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80048a6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80048aa:	4013      	ands	r3, r2
 80048ac:	b29a      	uxth	r2, r3
 80048ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80048b0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048b6:	1c9a      	adds	r2, r3, #2
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80048c2:	b29b      	uxth	r3, r3
 80048c4:	3b01      	subs	r3, #1
 80048c6:	b29a      	uxth	r2, r3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	f040 809c 	bne.w	8004a14 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048e4:	e853 3f00 	ldrex	r3, [r3]
 80048e8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80048ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80048f0:	667b      	str	r3, [r7, #100]	@ 0x64
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	461a      	mov	r2, r3
 80048f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80048fa:	657b      	str	r3, [r7, #84]	@ 0x54
 80048fc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004900:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004902:	e841 2300 	strex	r3, r2, [r1]
 8004906:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004908:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800490a:	2b00      	cmp	r3, #0
 800490c:	d1e6      	bne.n	80048dc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	3308      	adds	r3, #8
 8004914:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004916:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004918:	e853 3f00 	ldrex	r3, [r3]
 800491c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800491e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004920:	f023 0301 	bic.w	r3, r3, #1
 8004924:	663b      	str	r3, [r7, #96]	@ 0x60
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	3308      	adds	r3, #8
 800492c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800492e:	643a      	str	r2, [r7, #64]	@ 0x40
 8004930:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004932:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004934:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004936:	e841 2300 	strex	r3, r2, [r1]
 800493a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800493c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800493e:	2b00      	cmp	r3, #0
 8004940:	d1e5      	bne.n	800490e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2220      	movs	r2, #32
 8004946:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004960:	2b00      	cmp	r3, #0
 8004962:	d018      	beq.n	8004996 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800496a:	6a3b      	ldr	r3, [r7, #32]
 800496c:	e853 3f00 	ldrex	r3, [r3]
 8004970:	61fb      	str	r3, [r7, #28]
   return(result);
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004978:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	461a      	mov	r2, r3
 8004980:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004982:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004984:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004986:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004988:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800498a:	e841 2300 	strex	r3, r2, [r1]
 800498e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004992:	2b00      	cmp	r3, #0
 8004994:	d1e6      	bne.n	8004964 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800499a:	2b01      	cmp	r3, #1
 800499c:	d12e      	bne.n	80049fc <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	e853 3f00 	ldrex	r3, [r3]
 80049b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	f023 0310 	bic.w	r3, r3, #16
 80049b8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	461a      	mov	r2, r3
 80049c0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80049c2:	61bb      	str	r3, [r7, #24]
 80049c4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049c6:	6979      	ldr	r1, [r7, #20]
 80049c8:	69ba      	ldr	r2, [r7, #24]
 80049ca:	e841 2300 	strex	r3, r2, [r1]
 80049ce:	613b      	str	r3, [r7, #16]
   return(result);
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d1e6      	bne.n	80049a4 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	69db      	ldr	r3, [r3, #28]
 80049dc:	f003 0310 	and.w	r3, r3, #16
 80049e0:	2b10      	cmp	r3, #16
 80049e2:	d103      	bne.n	80049ec <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2210      	movs	r2, #16
 80049ea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80049f2:	4619      	mov	r1, r3
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	f7ff f967 	bl	8003cc8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80049fa:	e00b      	b.n	8004a14 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f7fc fb47 	bl	8001090 <HAL_UART_RxCpltCallback>
}
 8004a02:	e007      	b.n	8004a14 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	699a      	ldr	r2, [r3, #24]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f042 0208 	orr.w	r2, r2, #8
 8004a12:	619a      	str	r2, [r3, #24]
}
 8004a14:	bf00      	nop
 8004a16:	3770      	adds	r7, #112	@ 0x70
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b083      	sub	sp, #12
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004a24:	bf00      	nop
 8004a26:	370c      	adds	r7, #12
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr

08004a30 <__cvt>:
 8004a30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a34:	ec57 6b10 	vmov	r6, r7, d0
 8004a38:	2f00      	cmp	r7, #0
 8004a3a:	460c      	mov	r4, r1
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	463b      	mov	r3, r7
 8004a40:	bfbb      	ittet	lt
 8004a42:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004a46:	461f      	movlt	r7, r3
 8004a48:	2300      	movge	r3, #0
 8004a4a:	232d      	movlt	r3, #45	@ 0x2d
 8004a4c:	700b      	strb	r3, [r1, #0]
 8004a4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a50:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004a54:	4691      	mov	r9, r2
 8004a56:	f023 0820 	bic.w	r8, r3, #32
 8004a5a:	bfbc      	itt	lt
 8004a5c:	4632      	movlt	r2, r6
 8004a5e:	4616      	movlt	r6, r2
 8004a60:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004a64:	d005      	beq.n	8004a72 <__cvt+0x42>
 8004a66:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004a6a:	d100      	bne.n	8004a6e <__cvt+0x3e>
 8004a6c:	3401      	adds	r4, #1
 8004a6e:	2102      	movs	r1, #2
 8004a70:	e000      	b.n	8004a74 <__cvt+0x44>
 8004a72:	2103      	movs	r1, #3
 8004a74:	ab03      	add	r3, sp, #12
 8004a76:	9301      	str	r3, [sp, #4]
 8004a78:	ab02      	add	r3, sp, #8
 8004a7a:	9300      	str	r3, [sp, #0]
 8004a7c:	ec47 6b10 	vmov	d0, r6, r7
 8004a80:	4653      	mov	r3, sl
 8004a82:	4622      	mov	r2, r4
 8004a84:	f000 fe5c 	bl	8005740 <_dtoa_r>
 8004a88:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004a8c:	4605      	mov	r5, r0
 8004a8e:	d119      	bne.n	8004ac4 <__cvt+0x94>
 8004a90:	f019 0f01 	tst.w	r9, #1
 8004a94:	d00e      	beq.n	8004ab4 <__cvt+0x84>
 8004a96:	eb00 0904 	add.w	r9, r0, r4
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	4630      	mov	r0, r6
 8004aa0:	4639      	mov	r1, r7
 8004aa2:	f7fc f819 	bl	8000ad8 <__aeabi_dcmpeq>
 8004aa6:	b108      	cbz	r0, 8004aac <__cvt+0x7c>
 8004aa8:	f8cd 900c 	str.w	r9, [sp, #12]
 8004aac:	2230      	movs	r2, #48	@ 0x30
 8004aae:	9b03      	ldr	r3, [sp, #12]
 8004ab0:	454b      	cmp	r3, r9
 8004ab2:	d31e      	bcc.n	8004af2 <__cvt+0xc2>
 8004ab4:	9b03      	ldr	r3, [sp, #12]
 8004ab6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004ab8:	1b5b      	subs	r3, r3, r5
 8004aba:	4628      	mov	r0, r5
 8004abc:	6013      	str	r3, [r2, #0]
 8004abe:	b004      	add	sp, #16
 8004ac0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ac4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004ac8:	eb00 0904 	add.w	r9, r0, r4
 8004acc:	d1e5      	bne.n	8004a9a <__cvt+0x6a>
 8004ace:	7803      	ldrb	r3, [r0, #0]
 8004ad0:	2b30      	cmp	r3, #48	@ 0x30
 8004ad2:	d10a      	bne.n	8004aea <__cvt+0xba>
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	4630      	mov	r0, r6
 8004ada:	4639      	mov	r1, r7
 8004adc:	f7fb fffc 	bl	8000ad8 <__aeabi_dcmpeq>
 8004ae0:	b918      	cbnz	r0, 8004aea <__cvt+0xba>
 8004ae2:	f1c4 0401 	rsb	r4, r4, #1
 8004ae6:	f8ca 4000 	str.w	r4, [sl]
 8004aea:	f8da 3000 	ldr.w	r3, [sl]
 8004aee:	4499      	add	r9, r3
 8004af0:	e7d3      	b.n	8004a9a <__cvt+0x6a>
 8004af2:	1c59      	adds	r1, r3, #1
 8004af4:	9103      	str	r1, [sp, #12]
 8004af6:	701a      	strb	r2, [r3, #0]
 8004af8:	e7d9      	b.n	8004aae <__cvt+0x7e>

08004afa <__exponent>:
 8004afa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004afc:	2900      	cmp	r1, #0
 8004afe:	bfba      	itte	lt
 8004b00:	4249      	neglt	r1, r1
 8004b02:	232d      	movlt	r3, #45	@ 0x2d
 8004b04:	232b      	movge	r3, #43	@ 0x2b
 8004b06:	2909      	cmp	r1, #9
 8004b08:	7002      	strb	r2, [r0, #0]
 8004b0a:	7043      	strb	r3, [r0, #1]
 8004b0c:	dd29      	ble.n	8004b62 <__exponent+0x68>
 8004b0e:	f10d 0307 	add.w	r3, sp, #7
 8004b12:	461d      	mov	r5, r3
 8004b14:	270a      	movs	r7, #10
 8004b16:	461a      	mov	r2, r3
 8004b18:	fbb1 f6f7 	udiv	r6, r1, r7
 8004b1c:	fb07 1416 	mls	r4, r7, r6, r1
 8004b20:	3430      	adds	r4, #48	@ 0x30
 8004b22:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004b26:	460c      	mov	r4, r1
 8004b28:	2c63      	cmp	r4, #99	@ 0x63
 8004b2a:	f103 33ff 	add.w	r3, r3, #4294967295
 8004b2e:	4631      	mov	r1, r6
 8004b30:	dcf1      	bgt.n	8004b16 <__exponent+0x1c>
 8004b32:	3130      	adds	r1, #48	@ 0x30
 8004b34:	1e94      	subs	r4, r2, #2
 8004b36:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004b3a:	1c41      	adds	r1, r0, #1
 8004b3c:	4623      	mov	r3, r4
 8004b3e:	42ab      	cmp	r3, r5
 8004b40:	d30a      	bcc.n	8004b58 <__exponent+0x5e>
 8004b42:	f10d 0309 	add.w	r3, sp, #9
 8004b46:	1a9b      	subs	r3, r3, r2
 8004b48:	42ac      	cmp	r4, r5
 8004b4a:	bf88      	it	hi
 8004b4c:	2300      	movhi	r3, #0
 8004b4e:	3302      	adds	r3, #2
 8004b50:	4403      	add	r3, r0
 8004b52:	1a18      	subs	r0, r3, r0
 8004b54:	b003      	add	sp, #12
 8004b56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b58:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004b5c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004b60:	e7ed      	b.n	8004b3e <__exponent+0x44>
 8004b62:	2330      	movs	r3, #48	@ 0x30
 8004b64:	3130      	adds	r1, #48	@ 0x30
 8004b66:	7083      	strb	r3, [r0, #2]
 8004b68:	70c1      	strb	r1, [r0, #3]
 8004b6a:	1d03      	adds	r3, r0, #4
 8004b6c:	e7f1      	b.n	8004b52 <__exponent+0x58>
	...

08004b70 <_printf_float>:
 8004b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b74:	b08d      	sub	sp, #52	@ 0x34
 8004b76:	460c      	mov	r4, r1
 8004b78:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004b7c:	4616      	mov	r6, r2
 8004b7e:	461f      	mov	r7, r3
 8004b80:	4605      	mov	r5, r0
 8004b82:	f000 fcdb 	bl	800553c <_localeconv_r>
 8004b86:	6803      	ldr	r3, [r0, #0]
 8004b88:	9304      	str	r3, [sp, #16]
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f7fb fb78 	bl	8000280 <strlen>
 8004b90:	2300      	movs	r3, #0
 8004b92:	930a      	str	r3, [sp, #40]	@ 0x28
 8004b94:	f8d8 3000 	ldr.w	r3, [r8]
 8004b98:	9005      	str	r0, [sp, #20]
 8004b9a:	3307      	adds	r3, #7
 8004b9c:	f023 0307 	bic.w	r3, r3, #7
 8004ba0:	f103 0208 	add.w	r2, r3, #8
 8004ba4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004ba8:	f8d4 b000 	ldr.w	fp, [r4]
 8004bac:	f8c8 2000 	str.w	r2, [r8]
 8004bb0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004bb4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004bb8:	9307      	str	r3, [sp, #28]
 8004bba:	f8cd 8018 	str.w	r8, [sp, #24]
 8004bbe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004bc2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004bc6:	4b9c      	ldr	r3, [pc, #624]	@ (8004e38 <_printf_float+0x2c8>)
 8004bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8004bcc:	f7fb ffb6 	bl	8000b3c <__aeabi_dcmpun>
 8004bd0:	bb70      	cbnz	r0, 8004c30 <_printf_float+0xc0>
 8004bd2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004bd6:	4b98      	ldr	r3, [pc, #608]	@ (8004e38 <_printf_float+0x2c8>)
 8004bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8004bdc:	f7fb ff90 	bl	8000b00 <__aeabi_dcmple>
 8004be0:	bb30      	cbnz	r0, 8004c30 <_printf_float+0xc0>
 8004be2:	2200      	movs	r2, #0
 8004be4:	2300      	movs	r3, #0
 8004be6:	4640      	mov	r0, r8
 8004be8:	4649      	mov	r1, r9
 8004bea:	f7fb ff7f 	bl	8000aec <__aeabi_dcmplt>
 8004bee:	b110      	cbz	r0, 8004bf6 <_printf_float+0x86>
 8004bf0:	232d      	movs	r3, #45	@ 0x2d
 8004bf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004bf6:	4a91      	ldr	r2, [pc, #580]	@ (8004e3c <_printf_float+0x2cc>)
 8004bf8:	4b91      	ldr	r3, [pc, #580]	@ (8004e40 <_printf_float+0x2d0>)
 8004bfa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004bfe:	bf8c      	ite	hi
 8004c00:	4690      	movhi	r8, r2
 8004c02:	4698      	movls	r8, r3
 8004c04:	2303      	movs	r3, #3
 8004c06:	6123      	str	r3, [r4, #16]
 8004c08:	f02b 0304 	bic.w	r3, fp, #4
 8004c0c:	6023      	str	r3, [r4, #0]
 8004c0e:	f04f 0900 	mov.w	r9, #0
 8004c12:	9700      	str	r7, [sp, #0]
 8004c14:	4633      	mov	r3, r6
 8004c16:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004c18:	4621      	mov	r1, r4
 8004c1a:	4628      	mov	r0, r5
 8004c1c:	f000 f9d2 	bl	8004fc4 <_printf_common>
 8004c20:	3001      	adds	r0, #1
 8004c22:	f040 808d 	bne.w	8004d40 <_printf_float+0x1d0>
 8004c26:	f04f 30ff 	mov.w	r0, #4294967295
 8004c2a:	b00d      	add	sp, #52	@ 0x34
 8004c2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c30:	4642      	mov	r2, r8
 8004c32:	464b      	mov	r3, r9
 8004c34:	4640      	mov	r0, r8
 8004c36:	4649      	mov	r1, r9
 8004c38:	f7fb ff80 	bl	8000b3c <__aeabi_dcmpun>
 8004c3c:	b140      	cbz	r0, 8004c50 <_printf_float+0xe0>
 8004c3e:	464b      	mov	r3, r9
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	bfbc      	itt	lt
 8004c44:	232d      	movlt	r3, #45	@ 0x2d
 8004c46:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004c4a:	4a7e      	ldr	r2, [pc, #504]	@ (8004e44 <_printf_float+0x2d4>)
 8004c4c:	4b7e      	ldr	r3, [pc, #504]	@ (8004e48 <_printf_float+0x2d8>)
 8004c4e:	e7d4      	b.n	8004bfa <_printf_float+0x8a>
 8004c50:	6863      	ldr	r3, [r4, #4]
 8004c52:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004c56:	9206      	str	r2, [sp, #24]
 8004c58:	1c5a      	adds	r2, r3, #1
 8004c5a:	d13b      	bne.n	8004cd4 <_printf_float+0x164>
 8004c5c:	2306      	movs	r3, #6
 8004c5e:	6063      	str	r3, [r4, #4]
 8004c60:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004c64:	2300      	movs	r3, #0
 8004c66:	6022      	str	r2, [r4, #0]
 8004c68:	9303      	str	r3, [sp, #12]
 8004c6a:	ab0a      	add	r3, sp, #40	@ 0x28
 8004c6c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004c70:	ab09      	add	r3, sp, #36	@ 0x24
 8004c72:	9300      	str	r3, [sp, #0]
 8004c74:	6861      	ldr	r1, [r4, #4]
 8004c76:	ec49 8b10 	vmov	d0, r8, r9
 8004c7a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004c7e:	4628      	mov	r0, r5
 8004c80:	f7ff fed6 	bl	8004a30 <__cvt>
 8004c84:	9b06      	ldr	r3, [sp, #24]
 8004c86:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004c88:	2b47      	cmp	r3, #71	@ 0x47
 8004c8a:	4680      	mov	r8, r0
 8004c8c:	d129      	bne.n	8004ce2 <_printf_float+0x172>
 8004c8e:	1cc8      	adds	r0, r1, #3
 8004c90:	db02      	blt.n	8004c98 <_printf_float+0x128>
 8004c92:	6863      	ldr	r3, [r4, #4]
 8004c94:	4299      	cmp	r1, r3
 8004c96:	dd41      	ble.n	8004d1c <_printf_float+0x1ac>
 8004c98:	f1aa 0a02 	sub.w	sl, sl, #2
 8004c9c:	fa5f fa8a 	uxtb.w	sl, sl
 8004ca0:	3901      	subs	r1, #1
 8004ca2:	4652      	mov	r2, sl
 8004ca4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004ca8:	9109      	str	r1, [sp, #36]	@ 0x24
 8004caa:	f7ff ff26 	bl	8004afa <__exponent>
 8004cae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004cb0:	1813      	adds	r3, r2, r0
 8004cb2:	2a01      	cmp	r2, #1
 8004cb4:	4681      	mov	r9, r0
 8004cb6:	6123      	str	r3, [r4, #16]
 8004cb8:	dc02      	bgt.n	8004cc0 <_printf_float+0x150>
 8004cba:	6822      	ldr	r2, [r4, #0]
 8004cbc:	07d2      	lsls	r2, r2, #31
 8004cbe:	d501      	bpl.n	8004cc4 <_printf_float+0x154>
 8004cc0:	3301      	adds	r3, #1
 8004cc2:	6123      	str	r3, [r4, #16]
 8004cc4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d0a2      	beq.n	8004c12 <_printf_float+0xa2>
 8004ccc:	232d      	movs	r3, #45	@ 0x2d
 8004cce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004cd2:	e79e      	b.n	8004c12 <_printf_float+0xa2>
 8004cd4:	9a06      	ldr	r2, [sp, #24]
 8004cd6:	2a47      	cmp	r2, #71	@ 0x47
 8004cd8:	d1c2      	bne.n	8004c60 <_printf_float+0xf0>
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d1c0      	bne.n	8004c60 <_printf_float+0xf0>
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e7bd      	b.n	8004c5e <_printf_float+0xee>
 8004ce2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004ce6:	d9db      	bls.n	8004ca0 <_printf_float+0x130>
 8004ce8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004cec:	d118      	bne.n	8004d20 <_printf_float+0x1b0>
 8004cee:	2900      	cmp	r1, #0
 8004cf0:	6863      	ldr	r3, [r4, #4]
 8004cf2:	dd0b      	ble.n	8004d0c <_printf_float+0x19c>
 8004cf4:	6121      	str	r1, [r4, #16]
 8004cf6:	b913      	cbnz	r3, 8004cfe <_printf_float+0x18e>
 8004cf8:	6822      	ldr	r2, [r4, #0]
 8004cfa:	07d0      	lsls	r0, r2, #31
 8004cfc:	d502      	bpl.n	8004d04 <_printf_float+0x194>
 8004cfe:	3301      	adds	r3, #1
 8004d00:	440b      	add	r3, r1
 8004d02:	6123      	str	r3, [r4, #16]
 8004d04:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004d06:	f04f 0900 	mov.w	r9, #0
 8004d0a:	e7db      	b.n	8004cc4 <_printf_float+0x154>
 8004d0c:	b913      	cbnz	r3, 8004d14 <_printf_float+0x1a4>
 8004d0e:	6822      	ldr	r2, [r4, #0]
 8004d10:	07d2      	lsls	r2, r2, #31
 8004d12:	d501      	bpl.n	8004d18 <_printf_float+0x1a8>
 8004d14:	3302      	adds	r3, #2
 8004d16:	e7f4      	b.n	8004d02 <_printf_float+0x192>
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e7f2      	b.n	8004d02 <_printf_float+0x192>
 8004d1c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004d20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004d22:	4299      	cmp	r1, r3
 8004d24:	db05      	blt.n	8004d32 <_printf_float+0x1c2>
 8004d26:	6823      	ldr	r3, [r4, #0]
 8004d28:	6121      	str	r1, [r4, #16]
 8004d2a:	07d8      	lsls	r0, r3, #31
 8004d2c:	d5ea      	bpl.n	8004d04 <_printf_float+0x194>
 8004d2e:	1c4b      	adds	r3, r1, #1
 8004d30:	e7e7      	b.n	8004d02 <_printf_float+0x192>
 8004d32:	2900      	cmp	r1, #0
 8004d34:	bfd4      	ite	le
 8004d36:	f1c1 0202 	rsble	r2, r1, #2
 8004d3a:	2201      	movgt	r2, #1
 8004d3c:	4413      	add	r3, r2
 8004d3e:	e7e0      	b.n	8004d02 <_printf_float+0x192>
 8004d40:	6823      	ldr	r3, [r4, #0]
 8004d42:	055a      	lsls	r2, r3, #21
 8004d44:	d407      	bmi.n	8004d56 <_printf_float+0x1e6>
 8004d46:	6923      	ldr	r3, [r4, #16]
 8004d48:	4642      	mov	r2, r8
 8004d4a:	4631      	mov	r1, r6
 8004d4c:	4628      	mov	r0, r5
 8004d4e:	47b8      	blx	r7
 8004d50:	3001      	adds	r0, #1
 8004d52:	d12b      	bne.n	8004dac <_printf_float+0x23c>
 8004d54:	e767      	b.n	8004c26 <_printf_float+0xb6>
 8004d56:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004d5a:	f240 80dd 	bls.w	8004f18 <_printf_float+0x3a8>
 8004d5e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004d62:	2200      	movs	r2, #0
 8004d64:	2300      	movs	r3, #0
 8004d66:	f7fb feb7 	bl	8000ad8 <__aeabi_dcmpeq>
 8004d6a:	2800      	cmp	r0, #0
 8004d6c:	d033      	beq.n	8004dd6 <_printf_float+0x266>
 8004d6e:	4a37      	ldr	r2, [pc, #220]	@ (8004e4c <_printf_float+0x2dc>)
 8004d70:	2301      	movs	r3, #1
 8004d72:	4631      	mov	r1, r6
 8004d74:	4628      	mov	r0, r5
 8004d76:	47b8      	blx	r7
 8004d78:	3001      	adds	r0, #1
 8004d7a:	f43f af54 	beq.w	8004c26 <_printf_float+0xb6>
 8004d7e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004d82:	4543      	cmp	r3, r8
 8004d84:	db02      	blt.n	8004d8c <_printf_float+0x21c>
 8004d86:	6823      	ldr	r3, [r4, #0]
 8004d88:	07d8      	lsls	r0, r3, #31
 8004d8a:	d50f      	bpl.n	8004dac <_printf_float+0x23c>
 8004d8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d90:	4631      	mov	r1, r6
 8004d92:	4628      	mov	r0, r5
 8004d94:	47b8      	blx	r7
 8004d96:	3001      	adds	r0, #1
 8004d98:	f43f af45 	beq.w	8004c26 <_printf_float+0xb6>
 8004d9c:	f04f 0900 	mov.w	r9, #0
 8004da0:	f108 38ff 	add.w	r8, r8, #4294967295
 8004da4:	f104 0a1a 	add.w	sl, r4, #26
 8004da8:	45c8      	cmp	r8, r9
 8004daa:	dc09      	bgt.n	8004dc0 <_printf_float+0x250>
 8004dac:	6823      	ldr	r3, [r4, #0]
 8004dae:	079b      	lsls	r3, r3, #30
 8004db0:	f100 8103 	bmi.w	8004fba <_printf_float+0x44a>
 8004db4:	68e0      	ldr	r0, [r4, #12]
 8004db6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004db8:	4298      	cmp	r0, r3
 8004dba:	bfb8      	it	lt
 8004dbc:	4618      	movlt	r0, r3
 8004dbe:	e734      	b.n	8004c2a <_printf_float+0xba>
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	4652      	mov	r2, sl
 8004dc4:	4631      	mov	r1, r6
 8004dc6:	4628      	mov	r0, r5
 8004dc8:	47b8      	blx	r7
 8004dca:	3001      	adds	r0, #1
 8004dcc:	f43f af2b 	beq.w	8004c26 <_printf_float+0xb6>
 8004dd0:	f109 0901 	add.w	r9, r9, #1
 8004dd4:	e7e8      	b.n	8004da8 <_printf_float+0x238>
 8004dd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	dc39      	bgt.n	8004e50 <_printf_float+0x2e0>
 8004ddc:	4a1b      	ldr	r2, [pc, #108]	@ (8004e4c <_printf_float+0x2dc>)
 8004dde:	2301      	movs	r3, #1
 8004de0:	4631      	mov	r1, r6
 8004de2:	4628      	mov	r0, r5
 8004de4:	47b8      	blx	r7
 8004de6:	3001      	adds	r0, #1
 8004de8:	f43f af1d 	beq.w	8004c26 <_printf_float+0xb6>
 8004dec:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004df0:	ea59 0303 	orrs.w	r3, r9, r3
 8004df4:	d102      	bne.n	8004dfc <_printf_float+0x28c>
 8004df6:	6823      	ldr	r3, [r4, #0]
 8004df8:	07d9      	lsls	r1, r3, #31
 8004dfa:	d5d7      	bpl.n	8004dac <_printf_float+0x23c>
 8004dfc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e00:	4631      	mov	r1, r6
 8004e02:	4628      	mov	r0, r5
 8004e04:	47b8      	blx	r7
 8004e06:	3001      	adds	r0, #1
 8004e08:	f43f af0d 	beq.w	8004c26 <_printf_float+0xb6>
 8004e0c:	f04f 0a00 	mov.w	sl, #0
 8004e10:	f104 0b1a 	add.w	fp, r4, #26
 8004e14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e16:	425b      	negs	r3, r3
 8004e18:	4553      	cmp	r3, sl
 8004e1a:	dc01      	bgt.n	8004e20 <_printf_float+0x2b0>
 8004e1c:	464b      	mov	r3, r9
 8004e1e:	e793      	b.n	8004d48 <_printf_float+0x1d8>
 8004e20:	2301      	movs	r3, #1
 8004e22:	465a      	mov	r2, fp
 8004e24:	4631      	mov	r1, r6
 8004e26:	4628      	mov	r0, r5
 8004e28:	47b8      	blx	r7
 8004e2a:	3001      	adds	r0, #1
 8004e2c:	f43f aefb 	beq.w	8004c26 <_printf_float+0xb6>
 8004e30:	f10a 0a01 	add.w	sl, sl, #1
 8004e34:	e7ee      	b.n	8004e14 <_printf_float+0x2a4>
 8004e36:	bf00      	nop
 8004e38:	7fefffff 	.word	0x7fefffff
 8004e3c:	08007724 	.word	0x08007724
 8004e40:	08007720 	.word	0x08007720
 8004e44:	0800772c 	.word	0x0800772c
 8004e48:	08007728 	.word	0x08007728
 8004e4c:	08007730 	.word	0x08007730
 8004e50:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004e52:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004e56:	4553      	cmp	r3, sl
 8004e58:	bfa8      	it	ge
 8004e5a:	4653      	movge	r3, sl
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	4699      	mov	r9, r3
 8004e60:	dc36      	bgt.n	8004ed0 <_printf_float+0x360>
 8004e62:	f04f 0b00 	mov.w	fp, #0
 8004e66:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004e6a:	f104 021a 	add.w	r2, r4, #26
 8004e6e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004e70:	9306      	str	r3, [sp, #24]
 8004e72:	eba3 0309 	sub.w	r3, r3, r9
 8004e76:	455b      	cmp	r3, fp
 8004e78:	dc31      	bgt.n	8004ede <_printf_float+0x36e>
 8004e7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e7c:	459a      	cmp	sl, r3
 8004e7e:	dc3a      	bgt.n	8004ef6 <_printf_float+0x386>
 8004e80:	6823      	ldr	r3, [r4, #0]
 8004e82:	07da      	lsls	r2, r3, #31
 8004e84:	d437      	bmi.n	8004ef6 <_printf_float+0x386>
 8004e86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e88:	ebaa 0903 	sub.w	r9, sl, r3
 8004e8c:	9b06      	ldr	r3, [sp, #24]
 8004e8e:	ebaa 0303 	sub.w	r3, sl, r3
 8004e92:	4599      	cmp	r9, r3
 8004e94:	bfa8      	it	ge
 8004e96:	4699      	movge	r9, r3
 8004e98:	f1b9 0f00 	cmp.w	r9, #0
 8004e9c:	dc33      	bgt.n	8004f06 <_printf_float+0x396>
 8004e9e:	f04f 0800 	mov.w	r8, #0
 8004ea2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ea6:	f104 0b1a 	add.w	fp, r4, #26
 8004eaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004eac:	ebaa 0303 	sub.w	r3, sl, r3
 8004eb0:	eba3 0309 	sub.w	r3, r3, r9
 8004eb4:	4543      	cmp	r3, r8
 8004eb6:	f77f af79 	ble.w	8004dac <_printf_float+0x23c>
 8004eba:	2301      	movs	r3, #1
 8004ebc:	465a      	mov	r2, fp
 8004ebe:	4631      	mov	r1, r6
 8004ec0:	4628      	mov	r0, r5
 8004ec2:	47b8      	blx	r7
 8004ec4:	3001      	adds	r0, #1
 8004ec6:	f43f aeae 	beq.w	8004c26 <_printf_float+0xb6>
 8004eca:	f108 0801 	add.w	r8, r8, #1
 8004ece:	e7ec      	b.n	8004eaa <_printf_float+0x33a>
 8004ed0:	4642      	mov	r2, r8
 8004ed2:	4631      	mov	r1, r6
 8004ed4:	4628      	mov	r0, r5
 8004ed6:	47b8      	blx	r7
 8004ed8:	3001      	adds	r0, #1
 8004eda:	d1c2      	bne.n	8004e62 <_printf_float+0x2f2>
 8004edc:	e6a3      	b.n	8004c26 <_printf_float+0xb6>
 8004ede:	2301      	movs	r3, #1
 8004ee0:	4631      	mov	r1, r6
 8004ee2:	4628      	mov	r0, r5
 8004ee4:	9206      	str	r2, [sp, #24]
 8004ee6:	47b8      	blx	r7
 8004ee8:	3001      	adds	r0, #1
 8004eea:	f43f ae9c 	beq.w	8004c26 <_printf_float+0xb6>
 8004eee:	9a06      	ldr	r2, [sp, #24]
 8004ef0:	f10b 0b01 	add.w	fp, fp, #1
 8004ef4:	e7bb      	b.n	8004e6e <_printf_float+0x2fe>
 8004ef6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004efa:	4631      	mov	r1, r6
 8004efc:	4628      	mov	r0, r5
 8004efe:	47b8      	blx	r7
 8004f00:	3001      	adds	r0, #1
 8004f02:	d1c0      	bne.n	8004e86 <_printf_float+0x316>
 8004f04:	e68f      	b.n	8004c26 <_printf_float+0xb6>
 8004f06:	9a06      	ldr	r2, [sp, #24]
 8004f08:	464b      	mov	r3, r9
 8004f0a:	4442      	add	r2, r8
 8004f0c:	4631      	mov	r1, r6
 8004f0e:	4628      	mov	r0, r5
 8004f10:	47b8      	blx	r7
 8004f12:	3001      	adds	r0, #1
 8004f14:	d1c3      	bne.n	8004e9e <_printf_float+0x32e>
 8004f16:	e686      	b.n	8004c26 <_printf_float+0xb6>
 8004f18:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004f1c:	f1ba 0f01 	cmp.w	sl, #1
 8004f20:	dc01      	bgt.n	8004f26 <_printf_float+0x3b6>
 8004f22:	07db      	lsls	r3, r3, #31
 8004f24:	d536      	bpl.n	8004f94 <_printf_float+0x424>
 8004f26:	2301      	movs	r3, #1
 8004f28:	4642      	mov	r2, r8
 8004f2a:	4631      	mov	r1, r6
 8004f2c:	4628      	mov	r0, r5
 8004f2e:	47b8      	blx	r7
 8004f30:	3001      	adds	r0, #1
 8004f32:	f43f ae78 	beq.w	8004c26 <_printf_float+0xb6>
 8004f36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f3a:	4631      	mov	r1, r6
 8004f3c:	4628      	mov	r0, r5
 8004f3e:	47b8      	blx	r7
 8004f40:	3001      	adds	r0, #1
 8004f42:	f43f ae70 	beq.w	8004c26 <_printf_float+0xb6>
 8004f46:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004f52:	f7fb fdc1 	bl	8000ad8 <__aeabi_dcmpeq>
 8004f56:	b9c0      	cbnz	r0, 8004f8a <_printf_float+0x41a>
 8004f58:	4653      	mov	r3, sl
 8004f5a:	f108 0201 	add.w	r2, r8, #1
 8004f5e:	4631      	mov	r1, r6
 8004f60:	4628      	mov	r0, r5
 8004f62:	47b8      	blx	r7
 8004f64:	3001      	adds	r0, #1
 8004f66:	d10c      	bne.n	8004f82 <_printf_float+0x412>
 8004f68:	e65d      	b.n	8004c26 <_printf_float+0xb6>
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	465a      	mov	r2, fp
 8004f6e:	4631      	mov	r1, r6
 8004f70:	4628      	mov	r0, r5
 8004f72:	47b8      	blx	r7
 8004f74:	3001      	adds	r0, #1
 8004f76:	f43f ae56 	beq.w	8004c26 <_printf_float+0xb6>
 8004f7a:	f108 0801 	add.w	r8, r8, #1
 8004f7e:	45d0      	cmp	r8, sl
 8004f80:	dbf3      	blt.n	8004f6a <_printf_float+0x3fa>
 8004f82:	464b      	mov	r3, r9
 8004f84:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004f88:	e6df      	b.n	8004d4a <_printf_float+0x1da>
 8004f8a:	f04f 0800 	mov.w	r8, #0
 8004f8e:	f104 0b1a 	add.w	fp, r4, #26
 8004f92:	e7f4      	b.n	8004f7e <_printf_float+0x40e>
 8004f94:	2301      	movs	r3, #1
 8004f96:	4642      	mov	r2, r8
 8004f98:	e7e1      	b.n	8004f5e <_printf_float+0x3ee>
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	464a      	mov	r2, r9
 8004f9e:	4631      	mov	r1, r6
 8004fa0:	4628      	mov	r0, r5
 8004fa2:	47b8      	blx	r7
 8004fa4:	3001      	adds	r0, #1
 8004fa6:	f43f ae3e 	beq.w	8004c26 <_printf_float+0xb6>
 8004faa:	f108 0801 	add.w	r8, r8, #1
 8004fae:	68e3      	ldr	r3, [r4, #12]
 8004fb0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004fb2:	1a5b      	subs	r3, r3, r1
 8004fb4:	4543      	cmp	r3, r8
 8004fb6:	dcf0      	bgt.n	8004f9a <_printf_float+0x42a>
 8004fb8:	e6fc      	b.n	8004db4 <_printf_float+0x244>
 8004fba:	f04f 0800 	mov.w	r8, #0
 8004fbe:	f104 0919 	add.w	r9, r4, #25
 8004fc2:	e7f4      	b.n	8004fae <_printf_float+0x43e>

08004fc4 <_printf_common>:
 8004fc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fc8:	4616      	mov	r6, r2
 8004fca:	4698      	mov	r8, r3
 8004fcc:	688a      	ldr	r2, [r1, #8]
 8004fce:	690b      	ldr	r3, [r1, #16]
 8004fd0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	bfb8      	it	lt
 8004fd8:	4613      	movlt	r3, r2
 8004fda:	6033      	str	r3, [r6, #0]
 8004fdc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004fe0:	4607      	mov	r7, r0
 8004fe2:	460c      	mov	r4, r1
 8004fe4:	b10a      	cbz	r2, 8004fea <_printf_common+0x26>
 8004fe6:	3301      	adds	r3, #1
 8004fe8:	6033      	str	r3, [r6, #0]
 8004fea:	6823      	ldr	r3, [r4, #0]
 8004fec:	0699      	lsls	r1, r3, #26
 8004fee:	bf42      	ittt	mi
 8004ff0:	6833      	ldrmi	r3, [r6, #0]
 8004ff2:	3302      	addmi	r3, #2
 8004ff4:	6033      	strmi	r3, [r6, #0]
 8004ff6:	6825      	ldr	r5, [r4, #0]
 8004ff8:	f015 0506 	ands.w	r5, r5, #6
 8004ffc:	d106      	bne.n	800500c <_printf_common+0x48>
 8004ffe:	f104 0a19 	add.w	sl, r4, #25
 8005002:	68e3      	ldr	r3, [r4, #12]
 8005004:	6832      	ldr	r2, [r6, #0]
 8005006:	1a9b      	subs	r3, r3, r2
 8005008:	42ab      	cmp	r3, r5
 800500a:	dc26      	bgt.n	800505a <_printf_common+0x96>
 800500c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005010:	6822      	ldr	r2, [r4, #0]
 8005012:	3b00      	subs	r3, #0
 8005014:	bf18      	it	ne
 8005016:	2301      	movne	r3, #1
 8005018:	0692      	lsls	r2, r2, #26
 800501a:	d42b      	bmi.n	8005074 <_printf_common+0xb0>
 800501c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005020:	4641      	mov	r1, r8
 8005022:	4638      	mov	r0, r7
 8005024:	47c8      	blx	r9
 8005026:	3001      	adds	r0, #1
 8005028:	d01e      	beq.n	8005068 <_printf_common+0xa4>
 800502a:	6823      	ldr	r3, [r4, #0]
 800502c:	6922      	ldr	r2, [r4, #16]
 800502e:	f003 0306 	and.w	r3, r3, #6
 8005032:	2b04      	cmp	r3, #4
 8005034:	bf02      	ittt	eq
 8005036:	68e5      	ldreq	r5, [r4, #12]
 8005038:	6833      	ldreq	r3, [r6, #0]
 800503a:	1aed      	subeq	r5, r5, r3
 800503c:	68a3      	ldr	r3, [r4, #8]
 800503e:	bf0c      	ite	eq
 8005040:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005044:	2500      	movne	r5, #0
 8005046:	4293      	cmp	r3, r2
 8005048:	bfc4      	itt	gt
 800504a:	1a9b      	subgt	r3, r3, r2
 800504c:	18ed      	addgt	r5, r5, r3
 800504e:	2600      	movs	r6, #0
 8005050:	341a      	adds	r4, #26
 8005052:	42b5      	cmp	r5, r6
 8005054:	d11a      	bne.n	800508c <_printf_common+0xc8>
 8005056:	2000      	movs	r0, #0
 8005058:	e008      	b.n	800506c <_printf_common+0xa8>
 800505a:	2301      	movs	r3, #1
 800505c:	4652      	mov	r2, sl
 800505e:	4641      	mov	r1, r8
 8005060:	4638      	mov	r0, r7
 8005062:	47c8      	blx	r9
 8005064:	3001      	adds	r0, #1
 8005066:	d103      	bne.n	8005070 <_printf_common+0xac>
 8005068:	f04f 30ff 	mov.w	r0, #4294967295
 800506c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005070:	3501      	adds	r5, #1
 8005072:	e7c6      	b.n	8005002 <_printf_common+0x3e>
 8005074:	18e1      	adds	r1, r4, r3
 8005076:	1c5a      	adds	r2, r3, #1
 8005078:	2030      	movs	r0, #48	@ 0x30
 800507a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800507e:	4422      	add	r2, r4
 8005080:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005084:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005088:	3302      	adds	r3, #2
 800508a:	e7c7      	b.n	800501c <_printf_common+0x58>
 800508c:	2301      	movs	r3, #1
 800508e:	4622      	mov	r2, r4
 8005090:	4641      	mov	r1, r8
 8005092:	4638      	mov	r0, r7
 8005094:	47c8      	blx	r9
 8005096:	3001      	adds	r0, #1
 8005098:	d0e6      	beq.n	8005068 <_printf_common+0xa4>
 800509a:	3601      	adds	r6, #1
 800509c:	e7d9      	b.n	8005052 <_printf_common+0x8e>
	...

080050a0 <_printf_i>:
 80050a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80050a4:	7e0f      	ldrb	r7, [r1, #24]
 80050a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80050a8:	2f78      	cmp	r7, #120	@ 0x78
 80050aa:	4691      	mov	r9, r2
 80050ac:	4680      	mov	r8, r0
 80050ae:	460c      	mov	r4, r1
 80050b0:	469a      	mov	sl, r3
 80050b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80050b6:	d807      	bhi.n	80050c8 <_printf_i+0x28>
 80050b8:	2f62      	cmp	r7, #98	@ 0x62
 80050ba:	d80a      	bhi.n	80050d2 <_printf_i+0x32>
 80050bc:	2f00      	cmp	r7, #0
 80050be:	f000 80d1 	beq.w	8005264 <_printf_i+0x1c4>
 80050c2:	2f58      	cmp	r7, #88	@ 0x58
 80050c4:	f000 80b8 	beq.w	8005238 <_printf_i+0x198>
 80050c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80050cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80050d0:	e03a      	b.n	8005148 <_printf_i+0xa8>
 80050d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80050d6:	2b15      	cmp	r3, #21
 80050d8:	d8f6      	bhi.n	80050c8 <_printf_i+0x28>
 80050da:	a101      	add	r1, pc, #4	@ (adr r1, 80050e0 <_printf_i+0x40>)
 80050dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80050e0:	08005139 	.word	0x08005139
 80050e4:	0800514d 	.word	0x0800514d
 80050e8:	080050c9 	.word	0x080050c9
 80050ec:	080050c9 	.word	0x080050c9
 80050f0:	080050c9 	.word	0x080050c9
 80050f4:	080050c9 	.word	0x080050c9
 80050f8:	0800514d 	.word	0x0800514d
 80050fc:	080050c9 	.word	0x080050c9
 8005100:	080050c9 	.word	0x080050c9
 8005104:	080050c9 	.word	0x080050c9
 8005108:	080050c9 	.word	0x080050c9
 800510c:	0800524b 	.word	0x0800524b
 8005110:	08005177 	.word	0x08005177
 8005114:	08005205 	.word	0x08005205
 8005118:	080050c9 	.word	0x080050c9
 800511c:	080050c9 	.word	0x080050c9
 8005120:	0800526d 	.word	0x0800526d
 8005124:	080050c9 	.word	0x080050c9
 8005128:	08005177 	.word	0x08005177
 800512c:	080050c9 	.word	0x080050c9
 8005130:	080050c9 	.word	0x080050c9
 8005134:	0800520d 	.word	0x0800520d
 8005138:	6833      	ldr	r3, [r6, #0]
 800513a:	1d1a      	adds	r2, r3, #4
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	6032      	str	r2, [r6, #0]
 8005140:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005144:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005148:	2301      	movs	r3, #1
 800514a:	e09c      	b.n	8005286 <_printf_i+0x1e6>
 800514c:	6833      	ldr	r3, [r6, #0]
 800514e:	6820      	ldr	r0, [r4, #0]
 8005150:	1d19      	adds	r1, r3, #4
 8005152:	6031      	str	r1, [r6, #0]
 8005154:	0606      	lsls	r6, r0, #24
 8005156:	d501      	bpl.n	800515c <_printf_i+0xbc>
 8005158:	681d      	ldr	r5, [r3, #0]
 800515a:	e003      	b.n	8005164 <_printf_i+0xc4>
 800515c:	0645      	lsls	r5, r0, #25
 800515e:	d5fb      	bpl.n	8005158 <_printf_i+0xb8>
 8005160:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005164:	2d00      	cmp	r5, #0
 8005166:	da03      	bge.n	8005170 <_printf_i+0xd0>
 8005168:	232d      	movs	r3, #45	@ 0x2d
 800516a:	426d      	negs	r5, r5
 800516c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005170:	4858      	ldr	r0, [pc, #352]	@ (80052d4 <_printf_i+0x234>)
 8005172:	230a      	movs	r3, #10
 8005174:	e011      	b.n	800519a <_printf_i+0xfa>
 8005176:	6821      	ldr	r1, [r4, #0]
 8005178:	6833      	ldr	r3, [r6, #0]
 800517a:	0608      	lsls	r0, r1, #24
 800517c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005180:	d402      	bmi.n	8005188 <_printf_i+0xe8>
 8005182:	0649      	lsls	r1, r1, #25
 8005184:	bf48      	it	mi
 8005186:	b2ad      	uxthmi	r5, r5
 8005188:	2f6f      	cmp	r7, #111	@ 0x6f
 800518a:	4852      	ldr	r0, [pc, #328]	@ (80052d4 <_printf_i+0x234>)
 800518c:	6033      	str	r3, [r6, #0]
 800518e:	bf14      	ite	ne
 8005190:	230a      	movne	r3, #10
 8005192:	2308      	moveq	r3, #8
 8005194:	2100      	movs	r1, #0
 8005196:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800519a:	6866      	ldr	r6, [r4, #4]
 800519c:	60a6      	str	r6, [r4, #8]
 800519e:	2e00      	cmp	r6, #0
 80051a0:	db05      	blt.n	80051ae <_printf_i+0x10e>
 80051a2:	6821      	ldr	r1, [r4, #0]
 80051a4:	432e      	orrs	r6, r5
 80051a6:	f021 0104 	bic.w	r1, r1, #4
 80051aa:	6021      	str	r1, [r4, #0]
 80051ac:	d04b      	beq.n	8005246 <_printf_i+0x1a6>
 80051ae:	4616      	mov	r6, r2
 80051b0:	fbb5 f1f3 	udiv	r1, r5, r3
 80051b4:	fb03 5711 	mls	r7, r3, r1, r5
 80051b8:	5dc7      	ldrb	r7, [r0, r7]
 80051ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80051be:	462f      	mov	r7, r5
 80051c0:	42bb      	cmp	r3, r7
 80051c2:	460d      	mov	r5, r1
 80051c4:	d9f4      	bls.n	80051b0 <_printf_i+0x110>
 80051c6:	2b08      	cmp	r3, #8
 80051c8:	d10b      	bne.n	80051e2 <_printf_i+0x142>
 80051ca:	6823      	ldr	r3, [r4, #0]
 80051cc:	07df      	lsls	r7, r3, #31
 80051ce:	d508      	bpl.n	80051e2 <_printf_i+0x142>
 80051d0:	6923      	ldr	r3, [r4, #16]
 80051d2:	6861      	ldr	r1, [r4, #4]
 80051d4:	4299      	cmp	r1, r3
 80051d6:	bfde      	ittt	le
 80051d8:	2330      	movle	r3, #48	@ 0x30
 80051da:	f806 3c01 	strble.w	r3, [r6, #-1]
 80051de:	f106 36ff 	addle.w	r6, r6, #4294967295
 80051e2:	1b92      	subs	r2, r2, r6
 80051e4:	6122      	str	r2, [r4, #16]
 80051e6:	f8cd a000 	str.w	sl, [sp]
 80051ea:	464b      	mov	r3, r9
 80051ec:	aa03      	add	r2, sp, #12
 80051ee:	4621      	mov	r1, r4
 80051f0:	4640      	mov	r0, r8
 80051f2:	f7ff fee7 	bl	8004fc4 <_printf_common>
 80051f6:	3001      	adds	r0, #1
 80051f8:	d14a      	bne.n	8005290 <_printf_i+0x1f0>
 80051fa:	f04f 30ff 	mov.w	r0, #4294967295
 80051fe:	b004      	add	sp, #16
 8005200:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005204:	6823      	ldr	r3, [r4, #0]
 8005206:	f043 0320 	orr.w	r3, r3, #32
 800520a:	6023      	str	r3, [r4, #0]
 800520c:	4832      	ldr	r0, [pc, #200]	@ (80052d8 <_printf_i+0x238>)
 800520e:	2778      	movs	r7, #120	@ 0x78
 8005210:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005214:	6823      	ldr	r3, [r4, #0]
 8005216:	6831      	ldr	r1, [r6, #0]
 8005218:	061f      	lsls	r7, r3, #24
 800521a:	f851 5b04 	ldr.w	r5, [r1], #4
 800521e:	d402      	bmi.n	8005226 <_printf_i+0x186>
 8005220:	065f      	lsls	r7, r3, #25
 8005222:	bf48      	it	mi
 8005224:	b2ad      	uxthmi	r5, r5
 8005226:	6031      	str	r1, [r6, #0]
 8005228:	07d9      	lsls	r1, r3, #31
 800522a:	bf44      	itt	mi
 800522c:	f043 0320 	orrmi.w	r3, r3, #32
 8005230:	6023      	strmi	r3, [r4, #0]
 8005232:	b11d      	cbz	r5, 800523c <_printf_i+0x19c>
 8005234:	2310      	movs	r3, #16
 8005236:	e7ad      	b.n	8005194 <_printf_i+0xf4>
 8005238:	4826      	ldr	r0, [pc, #152]	@ (80052d4 <_printf_i+0x234>)
 800523a:	e7e9      	b.n	8005210 <_printf_i+0x170>
 800523c:	6823      	ldr	r3, [r4, #0]
 800523e:	f023 0320 	bic.w	r3, r3, #32
 8005242:	6023      	str	r3, [r4, #0]
 8005244:	e7f6      	b.n	8005234 <_printf_i+0x194>
 8005246:	4616      	mov	r6, r2
 8005248:	e7bd      	b.n	80051c6 <_printf_i+0x126>
 800524a:	6833      	ldr	r3, [r6, #0]
 800524c:	6825      	ldr	r5, [r4, #0]
 800524e:	6961      	ldr	r1, [r4, #20]
 8005250:	1d18      	adds	r0, r3, #4
 8005252:	6030      	str	r0, [r6, #0]
 8005254:	062e      	lsls	r6, r5, #24
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	d501      	bpl.n	800525e <_printf_i+0x1be>
 800525a:	6019      	str	r1, [r3, #0]
 800525c:	e002      	b.n	8005264 <_printf_i+0x1c4>
 800525e:	0668      	lsls	r0, r5, #25
 8005260:	d5fb      	bpl.n	800525a <_printf_i+0x1ba>
 8005262:	8019      	strh	r1, [r3, #0]
 8005264:	2300      	movs	r3, #0
 8005266:	6123      	str	r3, [r4, #16]
 8005268:	4616      	mov	r6, r2
 800526a:	e7bc      	b.n	80051e6 <_printf_i+0x146>
 800526c:	6833      	ldr	r3, [r6, #0]
 800526e:	1d1a      	adds	r2, r3, #4
 8005270:	6032      	str	r2, [r6, #0]
 8005272:	681e      	ldr	r6, [r3, #0]
 8005274:	6862      	ldr	r2, [r4, #4]
 8005276:	2100      	movs	r1, #0
 8005278:	4630      	mov	r0, r6
 800527a:	f7fa ffb1 	bl	80001e0 <memchr>
 800527e:	b108      	cbz	r0, 8005284 <_printf_i+0x1e4>
 8005280:	1b80      	subs	r0, r0, r6
 8005282:	6060      	str	r0, [r4, #4]
 8005284:	6863      	ldr	r3, [r4, #4]
 8005286:	6123      	str	r3, [r4, #16]
 8005288:	2300      	movs	r3, #0
 800528a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800528e:	e7aa      	b.n	80051e6 <_printf_i+0x146>
 8005290:	6923      	ldr	r3, [r4, #16]
 8005292:	4632      	mov	r2, r6
 8005294:	4649      	mov	r1, r9
 8005296:	4640      	mov	r0, r8
 8005298:	47d0      	blx	sl
 800529a:	3001      	adds	r0, #1
 800529c:	d0ad      	beq.n	80051fa <_printf_i+0x15a>
 800529e:	6823      	ldr	r3, [r4, #0]
 80052a0:	079b      	lsls	r3, r3, #30
 80052a2:	d413      	bmi.n	80052cc <_printf_i+0x22c>
 80052a4:	68e0      	ldr	r0, [r4, #12]
 80052a6:	9b03      	ldr	r3, [sp, #12]
 80052a8:	4298      	cmp	r0, r3
 80052aa:	bfb8      	it	lt
 80052ac:	4618      	movlt	r0, r3
 80052ae:	e7a6      	b.n	80051fe <_printf_i+0x15e>
 80052b0:	2301      	movs	r3, #1
 80052b2:	4632      	mov	r2, r6
 80052b4:	4649      	mov	r1, r9
 80052b6:	4640      	mov	r0, r8
 80052b8:	47d0      	blx	sl
 80052ba:	3001      	adds	r0, #1
 80052bc:	d09d      	beq.n	80051fa <_printf_i+0x15a>
 80052be:	3501      	adds	r5, #1
 80052c0:	68e3      	ldr	r3, [r4, #12]
 80052c2:	9903      	ldr	r1, [sp, #12]
 80052c4:	1a5b      	subs	r3, r3, r1
 80052c6:	42ab      	cmp	r3, r5
 80052c8:	dcf2      	bgt.n	80052b0 <_printf_i+0x210>
 80052ca:	e7eb      	b.n	80052a4 <_printf_i+0x204>
 80052cc:	2500      	movs	r5, #0
 80052ce:	f104 0619 	add.w	r6, r4, #25
 80052d2:	e7f5      	b.n	80052c0 <_printf_i+0x220>
 80052d4:	08007732 	.word	0x08007732
 80052d8:	08007743 	.word	0x08007743

080052dc <std>:
 80052dc:	2300      	movs	r3, #0
 80052de:	b510      	push	{r4, lr}
 80052e0:	4604      	mov	r4, r0
 80052e2:	e9c0 3300 	strd	r3, r3, [r0]
 80052e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80052ea:	6083      	str	r3, [r0, #8]
 80052ec:	8181      	strh	r1, [r0, #12]
 80052ee:	6643      	str	r3, [r0, #100]	@ 0x64
 80052f0:	81c2      	strh	r2, [r0, #14]
 80052f2:	6183      	str	r3, [r0, #24]
 80052f4:	4619      	mov	r1, r3
 80052f6:	2208      	movs	r2, #8
 80052f8:	305c      	adds	r0, #92	@ 0x5c
 80052fa:	f000 f916 	bl	800552a <memset>
 80052fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005334 <std+0x58>)
 8005300:	6263      	str	r3, [r4, #36]	@ 0x24
 8005302:	4b0d      	ldr	r3, [pc, #52]	@ (8005338 <std+0x5c>)
 8005304:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005306:	4b0d      	ldr	r3, [pc, #52]	@ (800533c <std+0x60>)
 8005308:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800530a:	4b0d      	ldr	r3, [pc, #52]	@ (8005340 <std+0x64>)
 800530c:	6323      	str	r3, [r4, #48]	@ 0x30
 800530e:	4b0d      	ldr	r3, [pc, #52]	@ (8005344 <std+0x68>)
 8005310:	6224      	str	r4, [r4, #32]
 8005312:	429c      	cmp	r4, r3
 8005314:	d006      	beq.n	8005324 <std+0x48>
 8005316:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800531a:	4294      	cmp	r4, r2
 800531c:	d002      	beq.n	8005324 <std+0x48>
 800531e:	33d0      	adds	r3, #208	@ 0xd0
 8005320:	429c      	cmp	r4, r3
 8005322:	d105      	bne.n	8005330 <std+0x54>
 8005324:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005328:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800532c:	f000 b97a 	b.w	8005624 <__retarget_lock_init_recursive>
 8005330:	bd10      	pop	{r4, pc}
 8005332:	bf00      	nop
 8005334:	080054a5 	.word	0x080054a5
 8005338:	080054c7 	.word	0x080054c7
 800533c:	080054ff 	.word	0x080054ff
 8005340:	08005523 	.word	0x08005523
 8005344:	20000298 	.word	0x20000298

08005348 <stdio_exit_handler>:
 8005348:	4a02      	ldr	r2, [pc, #8]	@ (8005354 <stdio_exit_handler+0xc>)
 800534a:	4903      	ldr	r1, [pc, #12]	@ (8005358 <stdio_exit_handler+0x10>)
 800534c:	4803      	ldr	r0, [pc, #12]	@ (800535c <stdio_exit_handler+0x14>)
 800534e:	f000 b869 	b.w	8005424 <_fwalk_sglue>
 8005352:	bf00      	nop
 8005354:	2000000c 	.word	0x2000000c
 8005358:	08006f8d 	.word	0x08006f8d
 800535c:	2000001c 	.word	0x2000001c

08005360 <cleanup_stdio>:
 8005360:	6841      	ldr	r1, [r0, #4]
 8005362:	4b0c      	ldr	r3, [pc, #48]	@ (8005394 <cleanup_stdio+0x34>)
 8005364:	4299      	cmp	r1, r3
 8005366:	b510      	push	{r4, lr}
 8005368:	4604      	mov	r4, r0
 800536a:	d001      	beq.n	8005370 <cleanup_stdio+0x10>
 800536c:	f001 fe0e 	bl	8006f8c <_fflush_r>
 8005370:	68a1      	ldr	r1, [r4, #8]
 8005372:	4b09      	ldr	r3, [pc, #36]	@ (8005398 <cleanup_stdio+0x38>)
 8005374:	4299      	cmp	r1, r3
 8005376:	d002      	beq.n	800537e <cleanup_stdio+0x1e>
 8005378:	4620      	mov	r0, r4
 800537a:	f001 fe07 	bl	8006f8c <_fflush_r>
 800537e:	68e1      	ldr	r1, [r4, #12]
 8005380:	4b06      	ldr	r3, [pc, #24]	@ (800539c <cleanup_stdio+0x3c>)
 8005382:	4299      	cmp	r1, r3
 8005384:	d004      	beq.n	8005390 <cleanup_stdio+0x30>
 8005386:	4620      	mov	r0, r4
 8005388:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800538c:	f001 bdfe 	b.w	8006f8c <_fflush_r>
 8005390:	bd10      	pop	{r4, pc}
 8005392:	bf00      	nop
 8005394:	20000298 	.word	0x20000298
 8005398:	20000300 	.word	0x20000300
 800539c:	20000368 	.word	0x20000368

080053a0 <global_stdio_init.part.0>:
 80053a0:	b510      	push	{r4, lr}
 80053a2:	4b0b      	ldr	r3, [pc, #44]	@ (80053d0 <global_stdio_init.part.0+0x30>)
 80053a4:	4c0b      	ldr	r4, [pc, #44]	@ (80053d4 <global_stdio_init.part.0+0x34>)
 80053a6:	4a0c      	ldr	r2, [pc, #48]	@ (80053d8 <global_stdio_init.part.0+0x38>)
 80053a8:	601a      	str	r2, [r3, #0]
 80053aa:	4620      	mov	r0, r4
 80053ac:	2200      	movs	r2, #0
 80053ae:	2104      	movs	r1, #4
 80053b0:	f7ff ff94 	bl	80052dc <std>
 80053b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80053b8:	2201      	movs	r2, #1
 80053ba:	2109      	movs	r1, #9
 80053bc:	f7ff ff8e 	bl	80052dc <std>
 80053c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80053c4:	2202      	movs	r2, #2
 80053c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053ca:	2112      	movs	r1, #18
 80053cc:	f7ff bf86 	b.w	80052dc <std>
 80053d0:	200003d0 	.word	0x200003d0
 80053d4:	20000298 	.word	0x20000298
 80053d8:	08005349 	.word	0x08005349

080053dc <__sfp_lock_acquire>:
 80053dc:	4801      	ldr	r0, [pc, #4]	@ (80053e4 <__sfp_lock_acquire+0x8>)
 80053de:	f000 b922 	b.w	8005626 <__retarget_lock_acquire_recursive>
 80053e2:	bf00      	nop
 80053e4:	200003d9 	.word	0x200003d9

080053e8 <__sfp_lock_release>:
 80053e8:	4801      	ldr	r0, [pc, #4]	@ (80053f0 <__sfp_lock_release+0x8>)
 80053ea:	f000 b91d 	b.w	8005628 <__retarget_lock_release_recursive>
 80053ee:	bf00      	nop
 80053f0:	200003d9 	.word	0x200003d9

080053f4 <__sinit>:
 80053f4:	b510      	push	{r4, lr}
 80053f6:	4604      	mov	r4, r0
 80053f8:	f7ff fff0 	bl	80053dc <__sfp_lock_acquire>
 80053fc:	6a23      	ldr	r3, [r4, #32]
 80053fe:	b11b      	cbz	r3, 8005408 <__sinit+0x14>
 8005400:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005404:	f7ff bff0 	b.w	80053e8 <__sfp_lock_release>
 8005408:	4b04      	ldr	r3, [pc, #16]	@ (800541c <__sinit+0x28>)
 800540a:	6223      	str	r3, [r4, #32]
 800540c:	4b04      	ldr	r3, [pc, #16]	@ (8005420 <__sinit+0x2c>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d1f5      	bne.n	8005400 <__sinit+0xc>
 8005414:	f7ff ffc4 	bl	80053a0 <global_stdio_init.part.0>
 8005418:	e7f2      	b.n	8005400 <__sinit+0xc>
 800541a:	bf00      	nop
 800541c:	08005361 	.word	0x08005361
 8005420:	200003d0 	.word	0x200003d0

08005424 <_fwalk_sglue>:
 8005424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005428:	4607      	mov	r7, r0
 800542a:	4688      	mov	r8, r1
 800542c:	4614      	mov	r4, r2
 800542e:	2600      	movs	r6, #0
 8005430:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005434:	f1b9 0901 	subs.w	r9, r9, #1
 8005438:	d505      	bpl.n	8005446 <_fwalk_sglue+0x22>
 800543a:	6824      	ldr	r4, [r4, #0]
 800543c:	2c00      	cmp	r4, #0
 800543e:	d1f7      	bne.n	8005430 <_fwalk_sglue+0xc>
 8005440:	4630      	mov	r0, r6
 8005442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005446:	89ab      	ldrh	r3, [r5, #12]
 8005448:	2b01      	cmp	r3, #1
 800544a:	d907      	bls.n	800545c <_fwalk_sglue+0x38>
 800544c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005450:	3301      	adds	r3, #1
 8005452:	d003      	beq.n	800545c <_fwalk_sglue+0x38>
 8005454:	4629      	mov	r1, r5
 8005456:	4638      	mov	r0, r7
 8005458:	47c0      	blx	r8
 800545a:	4306      	orrs	r6, r0
 800545c:	3568      	adds	r5, #104	@ 0x68
 800545e:	e7e9      	b.n	8005434 <_fwalk_sglue+0x10>

08005460 <siprintf>:
 8005460:	b40e      	push	{r1, r2, r3}
 8005462:	b510      	push	{r4, lr}
 8005464:	b09d      	sub	sp, #116	@ 0x74
 8005466:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005468:	9002      	str	r0, [sp, #8]
 800546a:	9006      	str	r0, [sp, #24]
 800546c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005470:	480a      	ldr	r0, [pc, #40]	@ (800549c <siprintf+0x3c>)
 8005472:	9107      	str	r1, [sp, #28]
 8005474:	9104      	str	r1, [sp, #16]
 8005476:	490a      	ldr	r1, [pc, #40]	@ (80054a0 <siprintf+0x40>)
 8005478:	f853 2b04 	ldr.w	r2, [r3], #4
 800547c:	9105      	str	r1, [sp, #20]
 800547e:	2400      	movs	r4, #0
 8005480:	a902      	add	r1, sp, #8
 8005482:	6800      	ldr	r0, [r0, #0]
 8005484:	9301      	str	r3, [sp, #4]
 8005486:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005488:	f001 fc00 	bl	8006c8c <_svfiprintf_r>
 800548c:	9b02      	ldr	r3, [sp, #8]
 800548e:	701c      	strb	r4, [r3, #0]
 8005490:	b01d      	add	sp, #116	@ 0x74
 8005492:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005496:	b003      	add	sp, #12
 8005498:	4770      	bx	lr
 800549a:	bf00      	nop
 800549c:	20000018 	.word	0x20000018
 80054a0:	ffff0208 	.word	0xffff0208

080054a4 <__sread>:
 80054a4:	b510      	push	{r4, lr}
 80054a6:	460c      	mov	r4, r1
 80054a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054ac:	f000 f86c 	bl	8005588 <_read_r>
 80054b0:	2800      	cmp	r0, #0
 80054b2:	bfab      	itete	ge
 80054b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80054b6:	89a3      	ldrhlt	r3, [r4, #12]
 80054b8:	181b      	addge	r3, r3, r0
 80054ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80054be:	bfac      	ite	ge
 80054c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80054c2:	81a3      	strhlt	r3, [r4, #12]
 80054c4:	bd10      	pop	{r4, pc}

080054c6 <__swrite>:
 80054c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054ca:	461f      	mov	r7, r3
 80054cc:	898b      	ldrh	r3, [r1, #12]
 80054ce:	05db      	lsls	r3, r3, #23
 80054d0:	4605      	mov	r5, r0
 80054d2:	460c      	mov	r4, r1
 80054d4:	4616      	mov	r6, r2
 80054d6:	d505      	bpl.n	80054e4 <__swrite+0x1e>
 80054d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054dc:	2302      	movs	r3, #2
 80054de:	2200      	movs	r2, #0
 80054e0:	f000 f840 	bl	8005564 <_lseek_r>
 80054e4:	89a3      	ldrh	r3, [r4, #12]
 80054e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80054ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80054ee:	81a3      	strh	r3, [r4, #12]
 80054f0:	4632      	mov	r2, r6
 80054f2:	463b      	mov	r3, r7
 80054f4:	4628      	mov	r0, r5
 80054f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80054fa:	f000 b857 	b.w	80055ac <_write_r>

080054fe <__sseek>:
 80054fe:	b510      	push	{r4, lr}
 8005500:	460c      	mov	r4, r1
 8005502:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005506:	f000 f82d 	bl	8005564 <_lseek_r>
 800550a:	1c43      	adds	r3, r0, #1
 800550c:	89a3      	ldrh	r3, [r4, #12]
 800550e:	bf15      	itete	ne
 8005510:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005512:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005516:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800551a:	81a3      	strheq	r3, [r4, #12]
 800551c:	bf18      	it	ne
 800551e:	81a3      	strhne	r3, [r4, #12]
 8005520:	bd10      	pop	{r4, pc}

08005522 <__sclose>:
 8005522:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005526:	f000 b80d 	b.w	8005544 <_close_r>

0800552a <memset>:
 800552a:	4402      	add	r2, r0
 800552c:	4603      	mov	r3, r0
 800552e:	4293      	cmp	r3, r2
 8005530:	d100      	bne.n	8005534 <memset+0xa>
 8005532:	4770      	bx	lr
 8005534:	f803 1b01 	strb.w	r1, [r3], #1
 8005538:	e7f9      	b.n	800552e <memset+0x4>
	...

0800553c <_localeconv_r>:
 800553c:	4800      	ldr	r0, [pc, #0]	@ (8005540 <_localeconv_r+0x4>)
 800553e:	4770      	bx	lr
 8005540:	20000158 	.word	0x20000158

08005544 <_close_r>:
 8005544:	b538      	push	{r3, r4, r5, lr}
 8005546:	4d06      	ldr	r5, [pc, #24]	@ (8005560 <_close_r+0x1c>)
 8005548:	2300      	movs	r3, #0
 800554a:	4604      	mov	r4, r0
 800554c:	4608      	mov	r0, r1
 800554e:	602b      	str	r3, [r5, #0]
 8005550:	f7fb feda 	bl	8001308 <_close>
 8005554:	1c43      	adds	r3, r0, #1
 8005556:	d102      	bne.n	800555e <_close_r+0x1a>
 8005558:	682b      	ldr	r3, [r5, #0]
 800555a:	b103      	cbz	r3, 800555e <_close_r+0x1a>
 800555c:	6023      	str	r3, [r4, #0]
 800555e:	bd38      	pop	{r3, r4, r5, pc}
 8005560:	200003d4 	.word	0x200003d4

08005564 <_lseek_r>:
 8005564:	b538      	push	{r3, r4, r5, lr}
 8005566:	4d07      	ldr	r5, [pc, #28]	@ (8005584 <_lseek_r+0x20>)
 8005568:	4604      	mov	r4, r0
 800556a:	4608      	mov	r0, r1
 800556c:	4611      	mov	r1, r2
 800556e:	2200      	movs	r2, #0
 8005570:	602a      	str	r2, [r5, #0]
 8005572:	461a      	mov	r2, r3
 8005574:	f7fb feef 	bl	8001356 <_lseek>
 8005578:	1c43      	adds	r3, r0, #1
 800557a:	d102      	bne.n	8005582 <_lseek_r+0x1e>
 800557c:	682b      	ldr	r3, [r5, #0]
 800557e:	b103      	cbz	r3, 8005582 <_lseek_r+0x1e>
 8005580:	6023      	str	r3, [r4, #0]
 8005582:	bd38      	pop	{r3, r4, r5, pc}
 8005584:	200003d4 	.word	0x200003d4

08005588 <_read_r>:
 8005588:	b538      	push	{r3, r4, r5, lr}
 800558a:	4d07      	ldr	r5, [pc, #28]	@ (80055a8 <_read_r+0x20>)
 800558c:	4604      	mov	r4, r0
 800558e:	4608      	mov	r0, r1
 8005590:	4611      	mov	r1, r2
 8005592:	2200      	movs	r2, #0
 8005594:	602a      	str	r2, [r5, #0]
 8005596:	461a      	mov	r2, r3
 8005598:	f7fb fe7d 	bl	8001296 <_read>
 800559c:	1c43      	adds	r3, r0, #1
 800559e:	d102      	bne.n	80055a6 <_read_r+0x1e>
 80055a0:	682b      	ldr	r3, [r5, #0]
 80055a2:	b103      	cbz	r3, 80055a6 <_read_r+0x1e>
 80055a4:	6023      	str	r3, [r4, #0]
 80055a6:	bd38      	pop	{r3, r4, r5, pc}
 80055a8:	200003d4 	.word	0x200003d4

080055ac <_write_r>:
 80055ac:	b538      	push	{r3, r4, r5, lr}
 80055ae:	4d07      	ldr	r5, [pc, #28]	@ (80055cc <_write_r+0x20>)
 80055b0:	4604      	mov	r4, r0
 80055b2:	4608      	mov	r0, r1
 80055b4:	4611      	mov	r1, r2
 80055b6:	2200      	movs	r2, #0
 80055b8:	602a      	str	r2, [r5, #0]
 80055ba:	461a      	mov	r2, r3
 80055bc:	f7fb fe88 	bl	80012d0 <_write>
 80055c0:	1c43      	adds	r3, r0, #1
 80055c2:	d102      	bne.n	80055ca <_write_r+0x1e>
 80055c4:	682b      	ldr	r3, [r5, #0]
 80055c6:	b103      	cbz	r3, 80055ca <_write_r+0x1e>
 80055c8:	6023      	str	r3, [r4, #0]
 80055ca:	bd38      	pop	{r3, r4, r5, pc}
 80055cc:	200003d4 	.word	0x200003d4

080055d0 <__errno>:
 80055d0:	4b01      	ldr	r3, [pc, #4]	@ (80055d8 <__errno+0x8>)
 80055d2:	6818      	ldr	r0, [r3, #0]
 80055d4:	4770      	bx	lr
 80055d6:	bf00      	nop
 80055d8:	20000018 	.word	0x20000018

080055dc <__libc_init_array>:
 80055dc:	b570      	push	{r4, r5, r6, lr}
 80055de:	4d0d      	ldr	r5, [pc, #52]	@ (8005614 <__libc_init_array+0x38>)
 80055e0:	4c0d      	ldr	r4, [pc, #52]	@ (8005618 <__libc_init_array+0x3c>)
 80055e2:	1b64      	subs	r4, r4, r5
 80055e4:	10a4      	asrs	r4, r4, #2
 80055e6:	2600      	movs	r6, #0
 80055e8:	42a6      	cmp	r6, r4
 80055ea:	d109      	bne.n	8005600 <__libc_init_array+0x24>
 80055ec:	4d0b      	ldr	r5, [pc, #44]	@ (800561c <__libc_init_array+0x40>)
 80055ee:	4c0c      	ldr	r4, [pc, #48]	@ (8005620 <__libc_init_array+0x44>)
 80055f0:	f002 f86a 	bl	80076c8 <_init>
 80055f4:	1b64      	subs	r4, r4, r5
 80055f6:	10a4      	asrs	r4, r4, #2
 80055f8:	2600      	movs	r6, #0
 80055fa:	42a6      	cmp	r6, r4
 80055fc:	d105      	bne.n	800560a <__libc_init_array+0x2e>
 80055fe:	bd70      	pop	{r4, r5, r6, pc}
 8005600:	f855 3b04 	ldr.w	r3, [r5], #4
 8005604:	4798      	blx	r3
 8005606:	3601      	adds	r6, #1
 8005608:	e7ee      	b.n	80055e8 <__libc_init_array+0xc>
 800560a:	f855 3b04 	ldr.w	r3, [r5], #4
 800560e:	4798      	blx	r3
 8005610:	3601      	adds	r6, #1
 8005612:	e7f2      	b.n	80055fa <__libc_init_array+0x1e>
 8005614:	08007a9c 	.word	0x08007a9c
 8005618:	08007a9c 	.word	0x08007a9c
 800561c:	08007a9c 	.word	0x08007a9c
 8005620:	08007aa0 	.word	0x08007aa0

08005624 <__retarget_lock_init_recursive>:
 8005624:	4770      	bx	lr

08005626 <__retarget_lock_acquire_recursive>:
 8005626:	4770      	bx	lr

08005628 <__retarget_lock_release_recursive>:
 8005628:	4770      	bx	lr

0800562a <quorem>:
 800562a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800562e:	6903      	ldr	r3, [r0, #16]
 8005630:	690c      	ldr	r4, [r1, #16]
 8005632:	42a3      	cmp	r3, r4
 8005634:	4607      	mov	r7, r0
 8005636:	db7e      	blt.n	8005736 <quorem+0x10c>
 8005638:	3c01      	subs	r4, #1
 800563a:	f101 0814 	add.w	r8, r1, #20
 800563e:	00a3      	lsls	r3, r4, #2
 8005640:	f100 0514 	add.w	r5, r0, #20
 8005644:	9300      	str	r3, [sp, #0]
 8005646:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800564a:	9301      	str	r3, [sp, #4]
 800564c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005650:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005654:	3301      	adds	r3, #1
 8005656:	429a      	cmp	r2, r3
 8005658:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800565c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005660:	d32e      	bcc.n	80056c0 <quorem+0x96>
 8005662:	f04f 0a00 	mov.w	sl, #0
 8005666:	46c4      	mov	ip, r8
 8005668:	46ae      	mov	lr, r5
 800566a:	46d3      	mov	fp, sl
 800566c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005670:	b298      	uxth	r0, r3
 8005672:	fb06 a000 	mla	r0, r6, r0, sl
 8005676:	0c02      	lsrs	r2, r0, #16
 8005678:	0c1b      	lsrs	r3, r3, #16
 800567a:	fb06 2303 	mla	r3, r6, r3, r2
 800567e:	f8de 2000 	ldr.w	r2, [lr]
 8005682:	b280      	uxth	r0, r0
 8005684:	b292      	uxth	r2, r2
 8005686:	1a12      	subs	r2, r2, r0
 8005688:	445a      	add	r2, fp
 800568a:	f8de 0000 	ldr.w	r0, [lr]
 800568e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005692:	b29b      	uxth	r3, r3
 8005694:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005698:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800569c:	b292      	uxth	r2, r2
 800569e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80056a2:	45e1      	cmp	r9, ip
 80056a4:	f84e 2b04 	str.w	r2, [lr], #4
 80056a8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80056ac:	d2de      	bcs.n	800566c <quorem+0x42>
 80056ae:	9b00      	ldr	r3, [sp, #0]
 80056b0:	58eb      	ldr	r3, [r5, r3]
 80056b2:	b92b      	cbnz	r3, 80056c0 <quorem+0x96>
 80056b4:	9b01      	ldr	r3, [sp, #4]
 80056b6:	3b04      	subs	r3, #4
 80056b8:	429d      	cmp	r5, r3
 80056ba:	461a      	mov	r2, r3
 80056bc:	d32f      	bcc.n	800571e <quorem+0xf4>
 80056be:	613c      	str	r4, [r7, #16]
 80056c0:	4638      	mov	r0, r7
 80056c2:	f001 f97f 	bl	80069c4 <__mcmp>
 80056c6:	2800      	cmp	r0, #0
 80056c8:	db25      	blt.n	8005716 <quorem+0xec>
 80056ca:	4629      	mov	r1, r5
 80056cc:	2000      	movs	r0, #0
 80056ce:	f858 2b04 	ldr.w	r2, [r8], #4
 80056d2:	f8d1 c000 	ldr.w	ip, [r1]
 80056d6:	fa1f fe82 	uxth.w	lr, r2
 80056da:	fa1f f38c 	uxth.w	r3, ip
 80056de:	eba3 030e 	sub.w	r3, r3, lr
 80056e2:	4403      	add	r3, r0
 80056e4:	0c12      	lsrs	r2, r2, #16
 80056e6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80056ea:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056f4:	45c1      	cmp	r9, r8
 80056f6:	f841 3b04 	str.w	r3, [r1], #4
 80056fa:	ea4f 4022 	mov.w	r0, r2, asr #16
 80056fe:	d2e6      	bcs.n	80056ce <quorem+0xa4>
 8005700:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005704:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005708:	b922      	cbnz	r2, 8005714 <quorem+0xea>
 800570a:	3b04      	subs	r3, #4
 800570c:	429d      	cmp	r5, r3
 800570e:	461a      	mov	r2, r3
 8005710:	d30b      	bcc.n	800572a <quorem+0x100>
 8005712:	613c      	str	r4, [r7, #16]
 8005714:	3601      	adds	r6, #1
 8005716:	4630      	mov	r0, r6
 8005718:	b003      	add	sp, #12
 800571a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800571e:	6812      	ldr	r2, [r2, #0]
 8005720:	3b04      	subs	r3, #4
 8005722:	2a00      	cmp	r2, #0
 8005724:	d1cb      	bne.n	80056be <quorem+0x94>
 8005726:	3c01      	subs	r4, #1
 8005728:	e7c6      	b.n	80056b8 <quorem+0x8e>
 800572a:	6812      	ldr	r2, [r2, #0]
 800572c:	3b04      	subs	r3, #4
 800572e:	2a00      	cmp	r2, #0
 8005730:	d1ef      	bne.n	8005712 <quorem+0xe8>
 8005732:	3c01      	subs	r4, #1
 8005734:	e7ea      	b.n	800570c <quorem+0xe2>
 8005736:	2000      	movs	r0, #0
 8005738:	e7ee      	b.n	8005718 <quorem+0xee>
 800573a:	0000      	movs	r0, r0
 800573c:	0000      	movs	r0, r0
	...

08005740 <_dtoa_r>:
 8005740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005744:	69c7      	ldr	r7, [r0, #28]
 8005746:	b097      	sub	sp, #92	@ 0x5c
 8005748:	ed8d 0b04 	vstr	d0, [sp, #16]
 800574c:	ec55 4b10 	vmov	r4, r5, d0
 8005750:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005752:	9107      	str	r1, [sp, #28]
 8005754:	4681      	mov	r9, r0
 8005756:	920c      	str	r2, [sp, #48]	@ 0x30
 8005758:	9311      	str	r3, [sp, #68]	@ 0x44
 800575a:	b97f      	cbnz	r7, 800577c <_dtoa_r+0x3c>
 800575c:	2010      	movs	r0, #16
 800575e:	f000 fe09 	bl	8006374 <malloc>
 8005762:	4602      	mov	r2, r0
 8005764:	f8c9 001c 	str.w	r0, [r9, #28]
 8005768:	b920      	cbnz	r0, 8005774 <_dtoa_r+0x34>
 800576a:	4ba9      	ldr	r3, [pc, #676]	@ (8005a10 <_dtoa_r+0x2d0>)
 800576c:	21ef      	movs	r1, #239	@ 0xef
 800576e:	48a9      	ldr	r0, [pc, #676]	@ (8005a14 <_dtoa_r+0x2d4>)
 8005770:	f001 fc6c 	bl	800704c <__assert_func>
 8005774:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005778:	6007      	str	r7, [r0, #0]
 800577a:	60c7      	str	r7, [r0, #12]
 800577c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005780:	6819      	ldr	r1, [r3, #0]
 8005782:	b159      	cbz	r1, 800579c <_dtoa_r+0x5c>
 8005784:	685a      	ldr	r2, [r3, #4]
 8005786:	604a      	str	r2, [r1, #4]
 8005788:	2301      	movs	r3, #1
 800578a:	4093      	lsls	r3, r2
 800578c:	608b      	str	r3, [r1, #8]
 800578e:	4648      	mov	r0, r9
 8005790:	f000 fee6 	bl	8006560 <_Bfree>
 8005794:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005798:	2200      	movs	r2, #0
 800579a:	601a      	str	r2, [r3, #0]
 800579c:	1e2b      	subs	r3, r5, #0
 800579e:	bfb9      	ittee	lt
 80057a0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80057a4:	9305      	strlt	r3, [sp, #20]
 80057a6:	2300      	movge	r3, #0
 80057a8:	6033      	strge	r3, [r6, #0]
 80057aa:	9f05      	ldr	r7, [sp, #20]
 80057ac:	4b9a      	ldr	r3, [pc, #616]	@ (8005a18 <_dtoa_r+0x2d8>)
 80057ae:	bfbc      	itt	lt
 80057b0:	2201      	movlt	r2, #1
 80057b2:	6032      	strlt	r2, [r6, #0]
 80057b4:	43bb      	bics	r3, r7
 80057b6:	d112      	bne.n	80057de <_dtoa_r+0x9e>
 80057b8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80057ba:	f242 730f 	movw	r3, #9999	@ 0x270f
 80057be:	6013      	str	r3, [r2, #0]
 80057c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80057c4:	4323      	orrs	r3, r4
 80057c6:	f000 855a 	beq.w	800627e <_dtoa_r+0xb3e>
 80057ca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80057cc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8005a2c <_dtoa_r+0x2ec>
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	f000 855c 	beq.w	800628e <_dtoa_r+0xb4e>
 80057d6:	f10a 0303 	add.w	r3, sl, #3
 80057da:	f000 bd56 	b.w	800628a <_dtoa_r+0xb4a>
 80057de:	ed9d 7b04 	vldr	d7, [sp, #16]
 80057e2:	2200      	movs	r2, #0
 80057e4:	ec51 0b17 	vmov	r0, r1, d7
 80057e8:	2300      	movs	r3, #0
 80057ea:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80057ee:	f7fb f973 	bl	8000ad8 <__aeabi_dcmpeq>
 80057f2:	4680      	mov	r8, r0
 80057f4:	b158      	cbz	r0, 800580e <_dtoa_r+0xce>
 80057f6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80057f8:	2301      	movs	r3, #1
 80057fa:	6013      	str	r3, [r2, #0]
 80057fc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80057fe:	b113      	cbz	r3, 8005806 <_dtoa_r+0xc6>
 8005800:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005802:	4b86      	ldr	r3, [pc, #536]	@ (8005a1c <_dtoa_r+0x2dc>)
 8005804:	6013      	str	r3, [r2, #0]
 8005806:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005a30 <_dtoa_r+0x2f0>
 800580a:	f000 bd40 	b.w	800628e <_dtoa_r+0xb4e>
 800580e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005812:	aa14      	add	r2, sp, #80	@ 0x50
 8005814:	a915      	add	r1, sp, #84	@ 0x54
 8005816:	4648      	mov	r0, r9
 8005818:	f001 f984 	bl	8006b24 <__d2b>
 800581c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005820:	9002      	str	r0, [sp, #8]
 8005822:	2e00      	cmp	r6, #0
 8005824:	d078      	beq.n	8005918 <_dtoa_r+0x1d8>
 8005826:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005828:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800582c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005830:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005834:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005838:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800583c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005840:	4619      	mov	r1, r3
 8005842:	2200      	movs	r2, #0
 8005844:	4b76      	ldr	r3, [pc, #472]	@ (8005a20 <_dtoa_r+0x2e0>)
 8005846:	f7fa fd27 	bl	8000298 <__aeabi_dsub>
 800584a:	a36b      	add	r3, pc, #428	@ (adr r3, 80059f8 <_dtoa_r+0x2b8>)
 800584c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005850:	f7fa feda 	bl	8000608 <__aeabi_dmul>
 8005854:	a36a      	add	r3, pc, #424	@ (adr r3, 8005a00 <_dtoa_r+0x2c0>)
 8005856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800585a:	f7fa fd1f 	bl	800029c <__adddf3>
 800585e:	4604      	mov	r4, r0
 8005860:	4630      	mov	r0, r6
 8005862:	460d      	mov	r5, r1
 8005864:	f7fa fe66 	bl	8000534 <__aeabi_i2d>
 8005868:	a367      	add	r3, pc, #412	@ (adr r3, 8005a08 <_dtoa_r+0x2c8>)
 800586a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800586e:	f7fa fecb 	bl	8000608 <__aeabi_dmul>
 8005872:	4602      	mov	r2, r0
 8005874:	460b      	mov	r3, r1
 8005876:	4620      	mov	r0, r4
 8005878:	4629      	mov	r1, r5
 800587a:	f7fa fd0f 	bl	800029c <__adddf3>
 800587e:	4604      	mov	r4, r0
 8005880:	460d      	mov	r5, r1
 8005882:	f7fb f971 	bl	8000b68 <__aeabi_d2iz>
 8005886:	2200      	movs	r2, #0
 8005888:	4607      	mov	r7, r0
 800588a:	2300      	movs	r3, #0
 800588c:	4620      	mov	r0, r4
 800588e:	4629      	mov	r1, r5
 8005890:	f7fb f92c 	bl	8000aec <__aeabi_dcmplt>
 8005894:	b140      	cbz	r0, 80058a8 <_dtoa_r+0x168>
 8005896:	4638      	mov	r0, r7
 8005898:	f7fa fe4c 	bl	8000534 <__aeabi_i2d>
 800589c:	4622      	mov	r2, r4
 800589e:	462b      	mov	r3, r5
 80058a0:	f7fb f91a 	bl	8000ad8 <__aeabi_dcmpeq>
 80058a4:	b900      	cbnz	r0, 80058a8 <_dtoa_r+0x168>
 80058a6:	3f01      	subs	r7, #1
 80058a8:	2f16      	cmp	r7, #22
 80058aa:	d852      	bhi.n	8005952 <_dtoa_r+0x212>
 80058ac:	4b5d      	ldr	r3, [pc, #372]	@ (8005a24 <_dtoa_r+0x2e4>)
 80058ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80058b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80058ba:	f7fb f917 	bl	8000aec <__aeabi_dcmplt>
 80058be:	2800      	cmp	r0, #0
 80058c0:	d049      	beq.n	8005956 <_dtoa_r+0x216>
 80058c2:	3f01      	subs	r7, #1
 80058c4:	2300      	movs	r3, #0
 80058c6:	9310      	str	r3, [sp, #64]	@ 0x40
 80058c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80058ca:	1b9b      	subs	r3, r3, r6
 80058cc:	1e5a      	subs	r2, r3, #1
 80058ce:	bf45      	ittet	mi
 80058d0:	f1c3 0301 	rsbmi	r3, r3, #1
 80058d4:	9300      	strmi	r3, [sp, #0]
 80058d6:	2300      	movpl	r3, #0
 80058d8:	2300      	movmi	r3, #0
 80058da:	9206      	str	r2, [sp, #24]
 80058dc:	bf54      	ite	pl
 80058de:	9300      	strpl	r3, [sp, #0]
 80058e0:	9306      	strmi	r3, [sp, #24]
 80058e2:	2f00      	cmp	r7, #0
 80058e4:	db39      	blt.n	800595a <_dtoa_r+0x21a>
 80058e6:	9b06      	ldr	r3, [sp, #24]
 80058e8:	970d      	str	r7, [sp, #52]	@ 0x34
 80058ea:	443b      	add	r3, r7
 80058ec:	9306      	str	r3, [sp, #24]
 80058ee:	2300      	movs	r3, #0
 80058f0:	9308      	str	r3, [sp, #32]
 80058f2:	9b07      	ldr	r3, [sp, #28]
 80058f4:	2b09      	cmp	r3, #9
 80058f6:	d863      	bhi.n	80059c0 <_dtoa_r+0x280>
 80058f8:	2b05      	cmp	r3, #5
 80058fa:	bfc4      	itt	gt
 80058fc:	3b04      	subgt	r3, #4
 80058fe:	9307      	strgt	r3, [sp, #28]
 8005900:	9b07      	ldr	r3, [sp, #28]
 8005902:	f1a3 0302 	sub.w	r3, r3, #2
 8005906:	bfcc      	ite	gt
 8005908:	2400      	movgt	r4, #0
 800590a:	2401      	movle	r4, #1
 800590c:	2b03      	cmp	r3, #3
 800590e:	d863      	bhi.n	80059d8 <_dtoa_r+0x298>
 8005910:	e8df f003 	tbb	[pc, r3]
 8005914:	2b375452 	.word	0x2b375452
 8005918:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800591c:	441e      	add	r6, r3
 800591e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005922:	2b20      	cmp	r3, #32
 8005924:	bfc1      	itttt	gt
 8005926:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800592a:	409f      	lslgt	r7, r3
 800592c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005930:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005934:	bfd6      	itet	le
 8005936:	f1c3 0320 	rsble	r3, r3, #32
 800593a:	ea47 0003 	orrgt.w	r0, r7, r3
 800593e:	fa04 f003 	lslle.w	r0, r4, r3
 8005942:	f7fa fde7 	bl	8000514 <__aeabi_ui2d>
 8005946:	2201      	movs	r2, #1
 8005948:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800594c:	3e01      	subs	r6, #1
 800594e:	9212      	str	r2, [sp, #72]	@ 0x48
 8005950:	e776      	b.n	8005840 <_dtoa_r+0x100>
 8005952:	2301      	movs	r3, #1
 8005954:	e7b7      	b.n	80058c6 <_dtoa_r+0x186>
 8005956:	9010      	str	r0, [sp, #64]	@ 0x40
 8005958:	e7b6      	b.n	80058c8 <_dtoa_r+0x188>
 800595a:	9b00      	ldr	r3, [sp, #0]
 800595c:	1bdb      	subs	r3, r3, r7
 800595e:	9300      	str	r3, [sp, #0]
 8005960:	427b      	negs	r3, r7
 8005962:	9308      	str	r3, [sp, #32]
 8005964:	2300      	movs	r3, #0
 8005966:	930d      	str	r3, [sp, #52]	@ 0x34
 8005968:	e7c3      	b.n	80058f2 <_dtoa_r+0x1b2>
 800596a:	2301      	movs	r3, #1
 800596c:	9309      	str	r3, [sp, #36]	@ 0x24
 800596e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005970:	eb07 0b03 	add.w	fp, r7, r3
 8005974:	f10b 0301 	add.w	r3, fp, #1
 8005978:	2b01      	cmp	r3, #1
 800597a:	9303      	str	r3, [sp, #12]
 800597c:	bfb8      	it	lt
 800597e:	2301      	movlt	r3, #1
 8005980:	e006      	b.n	8005990 <_dtoa_r+0x250>
 8005982:	2301      	movs	r3, #1
 8005984:	9309      	str	r3, [sp, #36]	@ 0x24
 8005986:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005988:	2b00      	cmp	r3, #0
 800598a:	dd28      	ble.n	80059de <_dtoa_r+0x29e>
 800598c:	469b      	mov	fp, r3
 800598e:	9303      	str	r3, [sp, #12]
 8005990:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005994:	2100      	movs	r1, #0
 8005996:	2204      	movs	r2, #4
 8005998:	f102 0514 	add.w	r5, r2, #20
 800599c:	429d      	cmp	r5, r3
 800599e:	d926      	bls.n	80059ee <_dtoa_r+0x2ae>
 80059a0:	6041      	str	r1, [r0, #4]
 80059a2:	4648      	mov	r0, r9
 80059a4:	f000 fd9c 	bl	80064e0 <_Balloc>
 80059a8:	4682      	mov	sl, r0
 80059aa:	2800      	cmp	r0, #0
 80059ac:	d142      	bne.n	8005a34 <_dtoa_r+0x2f4>
 80059ae:	4b1e      	ldr	r3, [pc, #120]	@ (8005a28 <_dtoa_r+0x2e8>)
 80059b0:	4602      	mov	r2, r0
 80059b2:	f240 11af 	movw	r1, #431	@ 0x1af
 80059b6:	e6da      	b.n	800576e <_dtoa_r+0x2e>
 80059b8:	2300      	movs	r3, #0
 80059ba:	e7e3      	b.n	8005984 <_dtoa_r+0x244>
 80059bc:	2300      	movs	r3, #0
 80059be:	e7d5      	b.n	800596c <_dtoa_r+0x22c>
 80059c0:	2401      	movs	r4, #1
 80059c2:	2300      	movs	r3, #0
 80059c4:	9307      	str	r3, [sp, #28]
 80059c6:	9409      	str	r4, [sp, #36]	@ 0x24
 80059c8:	f04f 3bff 	mov.w	fp, #4294967295
 80059cc:	2200      	movs	r2, #0
 80059ce:	f8cd b00c 	str.w	fp, [sp, #12]
 80059d2:	2312      	movs	r3, #18
 80059d4:	920c      	str	r2, [sp, #48]	@ 0x30
 80059d6:	e7db      	b.n	8005990 <_dtoa_r+0x250>
 80059d8:	2301      	movs	r3, #1
 80059da:	9309      	str	r3, [sp, #36]	@ 0x24
 80059dc:	e7f4      	b.n	80059c8 <_dtoa_r+0x288>
 80059de:	f04f 0b01 	mov.w	fp, #1
 80059e2:	f8cd b00c 	str.w	fp, [sp, #12]
 80059e6:	465b      	mov	r3, fp
 80059e8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80059ec:	e7d0      	b.n	8005990 <_dtoa_r+0x250>
 80059ee:	3101      	adds	r1, #1
 80059f0:	0052      	lsls	r2, r2, #1
 80059f2:	e7d1      	b.n	8005998 <_dtoa_r+0x258>
 80059f4:	f3af 8000 	nop.w
 80059f8:	636f4361 	.word	0x636f4361
 80059fc:	3fd287a7 	.word	0x3fd287a7
 8005a00:	8b60c8b3 	.word	0x8b60c8b3
 8005a04:	3fc68a28 	.word	0x3fc68a28
 8005a08:	509f79fb 	.word	0x509f79fb
 8005a0c:	3fd34413 	.word	0x3fd34413
 8005a10:	08007761 	.word	0x08007761
 8005a14:	08007778 	.word	0x08007778
 8005a18:	7ff00000 	.word	0x7ff00000
 8005a1c:	08007731 	.word	0x08007731
 8005a20:	3ff80000 	.word	0x3ff80000
 8005a24:	080078c8 	.word	0x080078c8
 8005a28:	080077d0 	.word	0x080077d0
 8005a2c:	0800775d 	.word	0x0800775d
 8005a30:	08007730 	.word	0x08007730
 8005a34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005a38:	6018      	str	r0, [r3, #0]
 8005a3a:	9b03      	ldr	r3, [sp, #12]
 8005a3c:	2b0e      	cmp	r3, #14
 8005a3e:	f200 80a1 	bhi.w	8005b84 <_dtoa_r+0x444>
 8005a42:	2c00      	cmp	r4, #0
 8005a44:	f000 809e 	beq.w	8005b84 <_dtoa_r+0x444>
 8005a48:	2f00      	cmp	r7, #0
 8005a4a:	dd33      	ble.n	8005ab4 <_dtoa_r+0x374>
 8005a4c:	4b9c      	ldr	r3, [pc, #624]	@ (8005cc0 <_dtoa_r+0x580>)
 8005a4e:	f007 020f 	and.w	r2, r7, #15
 8005a52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a56:	ed93 7b00 	vldr	d7, [r3]
 8005a5a:	05f8      	lsls	r0, r7, #23
 8005a5c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005a60:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005a64:	d516      	bpl.n	8005a94 <_dtoa_r+0x354>
 8005a66:	4b97      	ldr	r3, [pc, #604]	@ (8005cc4 <_dtoa_r+0x584>)
 8005a68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005a6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005a70:	f7fa fef4 	bl	800085c <__aeabi_ddiv>
 8005a74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a78:	f004 040f 	and.w	r4, r4, #15
 8005a7c:	2603      	movs	r6, #3
 8005a7e:	4d91      	ldr	r5, [pc, #580]	@ (8005cc4 <_dtoa_r+0x584>)
 8005a80:	b954      	cbnz	r4, 8005a98 <_dtoa_r+0x358>
 8005a82:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005a86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a8a:	f7fa fee7 	bl	800085c <__aeabi_ddiv>
 8005a8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a92:	e028      	b.n	8005ae6 <_dtoa_r+0x3a6>
 8005a94:	2602      	movs	r6, #2
 8005a96:	e7f2      	b.n	8005a7e <_dtoa_r+0x33e>
 8005a98:	07e1      	lsls	r1, r4, #31
 8005a9a:	d508      	bpl.n	8005aae <_dtoa_r+0x36e>
 8005a9c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005aa0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005aa4:	f7fa fdb0 	bl	8000608 <__aeabi_dmul>
 8005aa8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005aac:	3601      	adds	r6, #1
 8005aae:	1064      	asrs	r4, r4, #1
 8005ab0:	3508      	adds	r5, #8
 8005ab2:	e7e5      	b.n	8005a80 <_dtoa_r+0x340>
 8005ab4:	f000 80af 	beq.w	8005c16 <_dtoa_r+0x4d6>
 8005ab8:	427c      	negs	r4, r7
 8005aba:	4b81      	ldr	r3, [pc, #516]	@ (8005cc0 <_dtoa_r+0x580>)
 8005abc:	4d81      	ldr	r5, [pc, #516]	@ (8005cc4 <_dtoa_r+0x584>)
 8005abe:	f004 020f 	and.w	r2, r4, #15
 8005ac2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005ace:	f7fa fd9b 	bl	8000608 <__aeabi_dmul>
 8005ad2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005ad6:	1124      	asrs	r4, r4, #4
 8005ad8:	2300      	movs	r3, #0
 8005ada:	2602      	movs	r6, #2
 8005adc:	2c00      	cmp	r4, #0
 8005ade:	f040 808f 	bne.w	8005c00 <_dtoa_r+0x4c0>
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d1d3      	bne.n	8005a8e <_dtoa_r+0x34e>
 8005ae6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005ae8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	f000 8094 	beq.w	8005c1a <_dtoa_r+0x4da>
 8005af2:	4b75      	ldr	r3, [pc, #468]	@ (8005cc8 <_dtoa_r+0x588>)
 8005af4:	2200      	movs	r2, #0
 8005af6:	4620      	mov	r0, r4
 8005af8:	4629      	mov	r1, r5
 8005afa:	f7fa fff7 	bl	8000aec <__aeabi_dcmplt>
 8005afe:	2800      	cmp	r0, #0
 8005b00:	f000 808b 	beq.w	8005c1a <_dtoa_r+0x4da>
 8005b04:	9b03      	ldr	r3, [sp, #12]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	f000 8087 	beq.w	8005c1a <_dtoa_r+0x4da>
 8005b0c:	f1bb 0f00 	cmp.w	fp, #0
 8005b10:	dd34      	ble.n	8005b7c <_dtoa_r+0x43c>
 8005b12:	4620      	mov	r0, r4
 8005b14:	4b6d      	ldr	r3, [pc, #436]	@ (8005ccc <_dtoa_r+0x58c>)
 8005b16:	2200      	movs	r2, #0
 8005b18:	4629      	mov	r1, r5
 8005b1a:	f7fa fd75 	bl	8000608 <__aeabi_dmul>
 8005b1e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b22:	f107 38ff 	add.w	r8, r7, #4294967295
 8005b26:	3601      	adds	r6, #1
 8005b28:	465c      	mov	r4, fp
 8005b2a:	4630      	mov	r0, r6
 8005b2c:	f7fa fd02 	bl	8000534 <__aeabi_i2d>
 8005b30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b34:	f7fa fd68 	bl	8000608 <__aeabi_dmul>
 8005b38:	4b65      	ldr	r3, [pc, #404]	@ (8005cd0 <_dtoa_r+0x590>)
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	f7fa fbae 	bl	800029c <__adddf3>
 8005b40:	4605      	mov	r5, r0
 8005b42:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005b46:	2c00      	cmp	r4, #0
 8005b48:	d16a      	bne.n	8005c20 <_dtoa_r+0x4e0>
 8005b4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b4e:	4b61      	ldr	r3, [pc, #388]	@ (8005cd4 <_dtoa_r+0x594>)
 8005b50:	2200      	movs	r2, #0
 8005b52:	f7fa fba1 	bl	8000298 <__aeabi_dsub>
 8005b56:	4602      	mov	r2, r0
 8005b58:	460b      	mov	r3, r1
 8005b5a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005b5e:	462a      	mov	r2, r5
 8005b60:	4633      	mov	r3, r6
 8005b62:	f7fa ffe1 	bl	8000b28 <__aeabi_dcmpgt>
 8005b66:	2800      	cmp	r0, #0
 8005b68:	f040 8298 	bne.w	800609c <_dtoa_r+0x95c>
 8005b6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b70:	462a      	mov	r2, r5
 8005b72:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005b76:	f7fa ffb9 	bl	8000aec <__aeabi_dcmplt>
 8005b7a:	bb38      	cbnz	r0, 8005bcc <_dtoa_r+0x48c>
 8005b7c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005b80:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005b84:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	f2c0 8157 	blt.w	8005e3a <_dtoa_r+0x6fa>
 8005b8c:	2f0e      	cmp	r7, #14
 8005b8e:	f300 8154 	bgt.w	8005e3a <_dtoa_r+0x6fa>
 8005b92:	4b4b      	ldr	r3, [pc, #300]	@ (8005cc0 <_dtoa_r+0x580>)
 8005b94:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005b98:	ed93 7b00 	vldr	d7, [r3]
 8005b9c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	ed8d 7b00 	vstr	d7, [sp]
 8005ba4:	f280 80e5 	bge.w	8005d72 <_dtoa_r+0x632>
 8005ba8:	9b03      	ldr	r3, [sp, #12]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	f300 80e1 	bgt.w	8005d72 <_dtoa_r+0x632>
 8005bb0:	d10c      	bne.n	8005bcc <_dtoa_r+0x48c>
 8005bb2:	4b48      	ldr	r3, [pc, #288]	@ (8005cd4 <_dtoa_r+0x594>)
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	ec51 0b17 	vmov	r0, r1, d7
 8005bba:	f7fa fd25 	bl	8000608 <__aeabi_dmul>
 8005bbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005bc2:	f7fa ffa7 	bl	8000b14 <__aeabi_dcmpge>
 8005bc6:	2800      	cmp	r0, #0
 8005bc8:	f000 8266 	beq.w	8006098 <_dtoa_r+0x958>
 8005bcc:	2400      	movs	r4, #0
 8005bce:	4625      	mov	r5, r4
 8005bd0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005bd2:	4656      	mov	r6, sl
 8005bd4:	ea6f 0803 	mvn.w	r8, r3
 8005bd8:	2700      	movs	r7, #0
 8005bda:	4621      	mov	r1, r4
 8005bdc:	4648      	mov	r0, r9
 8005bde:	f000 fcbf 	bl	8006560 <_Bfree>
 8005be2:	2d00      	cmp	r5, #0
 8005be4:	f000 80bd 	beq.w	8005d62 <_dtoa_r+0x622>
 8005be8:	b12f      	cbz	r7, 8005bf6 <_dtoa_r+0x4b6>
 8005bea:	42af      	cmp	r7, r5
 8005bec:	d003      	beq.n	8005bf6 <_dtoa_r+0x4b6>
 8005bee:	4639      	mov	r1, r7
 8005bf0:	4648      	mov	r0, r9
 8005bf2:	f000 fcb5 	bl	8006560 <_Bfree>
 8005bf6:	4629      	mov	r1, r5
 8005bf8:	4648      	mov	r0, r9
 8005bfa:	f000 fcb1 	bl	8006560 <_Bfree>
 8005bfe:	e0b0      	b.n	8005d62 <_dtoa_r+0x622>
 8005c00:	07e2      	lsls	r2, r4, #31
 8005c02:	d505      	bpl.n	8005c10 <_dtoa_r+0x4d0>
 8005c04:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005c08:	f7fa fcfe 	bl	8000608 <__aeabi_dmul>
 8005c0c:	3601      	adds	r6, #1
 8005c0e:	2301      	movs	r3, #1
 8005c10:	1064      	asrs	r4, r4, #1
 8005c12:	3508      	adds	r5, #8
 8005c14:	e762      	b.n	8005adc <_dtoa_r+0x39c>
 8005c16:	2602      	movs	r6, #2
 8005c18:	e765      	b.n	8005ae6 <_dtoa_r+0x3a6>
 8005c1a:	9c03      	ldr	r4, [sp, #12]
 8005c1c:	46b8      	mov	r8, r7
 8005c1e:	e784      	b.n	8005b2a <_dtoa_r+0x3ea>
 8005c20:	4b27      	ldr	r3, [pc, #156]	@ (8005cc0 <_dtoa_r+0x580>)
 8005c22:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005c24:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005c28:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005c2c:	4454      	add	r4, sl
 8005c2e:	2900      	cmp	r1, #0
 8005c30:	d054      	beq.n	8005cdc <_dtoa_r+0x59c>
 8005c32:	4929      	ldr	r1, [pc, #164]	@ (8005cd8 <_dtoa_r+0x598>)
 8005c34:	2000      	movs	r0, #0
 8005c36:	f7fa fe11 	bl	800085c <__aeabi_ddiv>
 8005c3a:	4633      	mov	r3, r6
 8005c3c:	462a      	mov	r2, r5
 8005c3e:	f7fa fb2b 	bl	8000298 <__aeabi_dsub>
 8005c42:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005c46:	4656      	mov	r6, sl
 8005c48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c4c:	f7fa ff8c 	bl	8000b68 <__aeabi_d2iz>
 8005c50:	4605      	mov	r5, r0
 8005c52:	f7fa fc6f 	bl	8000534 <__aeabi_i2d>
 8005c56:	4602      	mov	r2, r0
 8005c58:	460b      	mov	r3, r1
 8005c5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c5e:	f7fa fb1b 	bl	8000298 <__aeabi_dsub>
 8005c62:	3530      	adds	r5, #48	@ 0x30
 8005c64:	4602      	mov	r2, r0
 8005c66:	460b      	mov	r3, r1
 8005c68:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005c6c:	f806 5b01 	strb.w	r5, [r6], #1
 8005c70:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005c74:	f7fa ff3a 	bl	8000aec <__aeabi_dcmplt>
 8005c78:	2800      	cmp	r0, #0
 8005c7a:	d172      	bne.n	8005d62 <_dtoa_r+0x622>
 8005c7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c80:	4911      	ldr	r1, [pc, #68]	@ (8005cc8 <_dtoa_r+0x588>)
 8005c82:	2000      	movs	r0, #0
 8005c84:	f7fa fb08 	bl	8000298 <__aeabi_dsub>
 8005c88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005c8c:	f7fa ff2e 	bl	8000aec <__aeabi_dcmplt>
 8005c90:	2800      	cmp	r0, #0
 8005c92:	f040 80b4 	bne.w	8005dfe <_dtoa_r+0x6be>
 8005c96:	42a6      	cmp	r6, r4
 8005c98:	f43f af70 	beq.w	8005b7c <_dtoa_r+0x43c>
 8005c9c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005ca0:	4b0a      	ldr	r3, [pc, #40]	@ (8005ccc <_dtoa_r+0x58c>)
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f7fa fcb0 	bl	8000608 <__aeabi_dmul>
 8005ca8:	4b08      	ldr	r3, [pc, #32]	@ (8005ccc <_dtoa_r+0x58c>)
 8005caa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005cae:	2200      	movs	r2, #0
 8005cb0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005cb4:	f7fa fca8 	bl	8000608 <__aeabi_dmul>
 8005cb8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005cbc:	e7c4      	b.n	8005c48 <_dtoa_r+0x508>
 8005cbe:	bf00      	nop
 8005cc0:	080078c8 	.word	0x080078c8
 8005cc4:	080078a0 	.word	0x080078a0
 8005cc8:	3ff00000 	.word	0x3ff00000
 8005ccc:	40240000 	.word	0x40240000
 8005cd0:	401c0000 	.word	0x401c0000
 8005cd4:	40140000 	.word	0x40140000
 8005cd8:	3fe00000 	.word	0x3fe00000
 8005cdc:	4631      	mov	r1, r6
 8005cde:	4628      	mov	r0, r5
 8005ce0:	f7fa fc92 	bl	8000608 <__aeabi_dmul>
 8005ce4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005ce8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005cea:	4656      	mov	r6, sl
 8005cec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005cf0:	f7fa ff3a 	bl	8000b68 <__aeabi_d2iz>
 8005cf4:	4605      	mov	r5, r0
 8005cf6:	f7fa fc1d 	bl	8000534 <__aeabi_i2d>
 8005cfa:	4602      	mov	r2, r0
 8005cfc:	460b      	mov	r3, r1
 8005cfe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d02:	f7fa fac9 	bl	8000298 <__aeabi_dsub>
 8005d06:	3530      	adds	r5, #48	@ 0x30
 8005d08:	f806 5b01 	strb.w	r5, [r6], #1
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	460b      	mov	r3, r1
 8005d10:	42a6      	cmp	r6, r4
 8005d12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005d16:	f04f 0200 	mov.w	r2, #0
 8005d1a:	d124      	bne.n	8005d66 <_dtoa_r+0x626>
 8005d1c:	4baf      	ldr	r3, [pc, #700]	@ (8005fdc <_dtoa_r+0x89c>)
 8005d1e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005d22:	f7fa fabb 	bl	800029c <__adddf3>
 8005d26:	4602      	mov	r2, r0
 8005d28:	460b      	mov	r3, r1
 8005d2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d2e:	f7fa fefb 	bl	8000b28 <__aeabi_dcmpgt>
 8005d32:	2800      	cmp	r0, #0
 8005d34:	d163      	bne.n	8005dfe <_dtoa_r+0x6be>
 8005d36:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005d3a:	49a8      	ldr	r1, [pc, #672]	@ (8005fdc <_dtoa_r+0x89c>)
 8005d3c:	2000      	movs	r0, #0
 8005d3e:	f7fa faab 	bl	8000298 <__aeabi_dsub>
 8005d42:	4602      	mov	r2, r0
 8005d44:	460b      	mov	r3, r1
 8005d46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d4a:	f7fa fecf 	bl	8000aec <__aeabi_dcmplt>
 8005d4e:	2800      	cmp	r0, #0
 8005d50:	f43f af14 	beq.w	8005b7c <_dtoa_r+0x43c>
 8005d54:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005d56:	1e73      	subs	r3, r6, #1
 8005d58:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005d5a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005d5e:	2b30      	cmp	r3, #48	@ 0x30
 8005d60:	d0f8      	beq.n	8005d54 <_dtoa_r+0x614>
 8005d62:	4647      	mov	r7, r8
 8005d64:	e03b      	b.n	8005dde <_dtoa_r+0x69e>
 8005d66:	4b9e      	ldr	r3, [pc, #632]	@ (8005fe0 <_dtoa_r+0x8a0>)
 8005d68:	f7fa fc4e 	bl	8000608 <__aeabi_dmul>
 8005d6c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d70:	e7bc      	b.n	8005cec <_dtoa_r+0x5ac>
 8005d72:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005d76:	4656      	mov	r6, sl
 8005d78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d7c:	4620      	mov	r0, r4
 8005d7e:	4629      	mov	r1, r5
 8005d80:	f7fa fd6c 	bl	800085c <__aeabi_ddiv>
 8005d84:	f7fa fef0 	bl	8000b68 <__aeabi_d2iz>
 8005d88:	4680      	mov	r8, r0
 8005d8a:	f7fa fbd3 	bl	8000534 <__aeabi_i2d>
 8005d8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d92:	f7fa fc39 	bl	8000608 <__aeabi_dmul>
 8005d96:	4602      	mov	r2, r0
 8005d98:	460b      	mov	r3, r1
 8005d9a:	4620      	mov	r0, r4
 8005d9c:	4629      	mov	r1, r5
 8005d9e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005da2:	f7fa fa79 	bl	8000298 <__aeabi_dsub>
 8005da6:	f806 4b01 	strb.w	r4, [r6], #1
 8005daa:	9d03      	ldr	r5, [sp, #12]
 8005dac:	eba6 040a 	sub.w	r4, r6, sl
 8005db0:	42a5      	cmp	r5, r4
 8005db2:	4602      	mov	r2, r0
 8005db4:	460b      	mov	r3, r1
 8005db6:	d133      	bne.n	8005e20 <_dtoa_r+0x6e0>
 8005db8:	f7fa fa70 	bl	800029c <__adddf3>
 8005dbc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005dc0:	4604      	mov	r4, r0
 8005dc2:	460d      	mov	r5, r1
 8005dc4:	f7fa feb0 	bl	8000b28 <__aeabi_dcmpgt>
 8005dc8:	b9c0      	cbnz	r0, 8005dfc <_dtoa_r+0x6bc>
 8005dca:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005dce:	4620      	mov	r0, r4
 8005dd0:	4629      	mov	r1, r5
 8005dd2:	f7fa fe81 	bl	8000ad8 <__aeabi_dcmpeq>
 8005dd6:	b110      	cbz	r0, 8005dde <_dtoa_r+0x69e>
 8005dd8:	f018 0f01 	tst.w	r8, #1
 8005ddc:	d10e      	bne.n	8005dfc <_dtoa_r+0x6bc>
 8005dde:	9902      	ldr	r1, [sp, #8]
 8005de0:	4648      	mov	r0, r9
 8005de2:	f000 fbbd 	bl	8006560 <_Bfree>
 8005de6:	2300      	movs	r3, #0
 8005de8:	7033      	strb	r3, [r6, #0]
 8005dea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005dec:	3701      	adds	r7, #1
 8005dee:	601f      	str	r7, [r3, #0]
 8005df0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	f000 824b 	beq.w	800628e <_dtoa_r+0xb4e>
 8005df8:	601e      	str	r6, [r3, #0]
 8005dfa:	e248      	b.n	800628e <_dtoa_r+0xb4e>
 8005dfc:	46b8      	mov	r8, r7
 8005dfe:	4633      	mov	r3, r6
 8005e00:	461e      	mov	r6, r3
 8005e02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005e06:	2a39      	cmp	r2, #57	@ 0x39
 8005e08:	d106      	bne.n	8005e18 <_dtoa_r+0x6d8>
 8005e0a:	459a      	cmp	sl, r3
 8005e0c:	d1f8      	bne.n	8005e00 <_dtoa_r+0x6c0>
 8005e0e:	2230      	movs	r2, #48	@ 0x30
 8005e10:	f108 0801 	add.w	r8, r8, #1
 8005e14:	f88a 2000 	strb.w	r2, [sl]
 8005e18:	781a      	ldrb	r2, [r3, #0]
 8005e1a:	3201      	adds	r2, #1
 8005e1c:	701a      	strb	r2, [r3, #0]
 8005e1e:	e7a0      	b.n	8005d62 <_dtoa_r+0x622>
 8005e20:	4b6f      	ldr	r3, [pc, #444]	@ (8005fe0 <_dtoa_r+0x8a0>)
 8005e22:	2200      	movs	r2, #0
 8005e24:	f7fa fbf0 	bl	8000608 <__aeabi_dmul>
 8005e28:	2200      	movs	r2, #0
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	4604      	mov	r4, r0
 8005e2e:	460d      	mov	r5, r1
 8005e30:	f7fa fe52 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e34:	2800      	cmp	r0, #0
 8005e36:	d09f      	beq.n	8005d78 <_dtoa_r+0x638>
 8005e38:	e7d1      	b.n	8005dde <_dtoa_r+0x69e>
 8005e3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e3c:	2a00      	cmp	r2, #0
 8005e3e:	f000 80ea 	beq.w	8006016 <_dtoa_r+0x8d6>
 8005e42:	9a07      	ldr	r2, [sp, #28]
 8005e44:	2a01      	cmp	r2, #1
 8005e46:	f300 80cd 	bgt.w	8005fe4 <_dtoa_r+0x8a4>
 8005e4a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005e4c:	2a00      	cmp	r2, #0
 8005e4e:	f000 80c1 	beq.w	8005fd4 <_dtoa_r+0x894>
 8005e52:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005e56:	9c08      	ldr	r4, [sp, #32]
 8005e58:	9e00      	ldr	r6, [sp, #0]
 8005e5a:	9a00      	ldr	r2, [sp, #0]
 8005e5c:	441a      	add	r2, r3
 8005e5e:	9200      	str	r2, [sp, #0]
 8005e60:	9a06      	ldr	r2, [sp, #24]
 8005e62:	2101      	movs	r1, #1
 8005e64:	441a      	add	r2, r3
 8005e66:	4648      	mov	r0, r9
 8005e68:	9206      	str	r2, [sp, #24]
 8005e6a:	f000 fc2d 	bl	80066c8 <__i2b>
 8005e6e:	4605      	mov	r5, r0
 8005e70:	b166      	cbz	r6, 8005e8c <_dtoa_r+0x74c>
 8005e72:	9b06      	ldr	r3, [sp, #24]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	dd09      	ble.n	8005e8c <_dtoa_r+0x74c>
 8005e78:	42b3      	cmp	r3, r6
 8005e7a:	9a00      	ldr	r2, [sp, #0]
 8005e7c:	bfa8      	it	ge
 8005e7e:	4633      	movge	r3, r6
 8005e80:	1ad2      	subs	r2, r2, r3
 8005e82:	9200      	str	r2, [sp, #0]
 8005e84:	9a06      	ldr	r2, [sp, #24]
 8005e86:	1af6      	subs	r6, r6, r3
 8005e88:	1ad3      	subs	r3, r2, r3
 8005e8a:	9306      	str	r3, [sp, #24]
 8005e8c:	9b08      	ldr	r3, [sp, #32]
 8005e8e:	b30b      	cbz	r3, 8005ed4 <_dtoa_r+0x794>
 8005e90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	f000 80c6 	beq.w	8006024 <_dtoa_r+0x8e4>
 8005e98:	2c00      	cmp	r4, #0
 8005e9a:	f000 80c0 	beq.w	800601e <_dtoa_r+0x8de>
 8005e9e:	4629      	mov	r1, r5
 8005ea0:	4622      	mov	r2, r4
 8005ea2:	4648      	mov	r0, r9
 8005ea4:	f000 fcc8 	bl	8006838 <__pow5mult>
 8005ea8:	9a02      	ldr	r2, [sp, #8]
 8005eaa:	4601      	mov	r1, r0
 8005eac:	4605      	mov	r5, r0
 8005eae:	4648      	mov	r0, r9
 8005eb0:	f000 fc20 	bl	80066f4 <__multiply>
 8005eb4:	9902      	ldr	r1, [sp, #8]
 8005eb6:	4680      	mov	r8, r0
 8005eb8:	4648      	mov	r0, r9
 8005eba:	f000 fb51 	bl	8006560 <_Bfree>
 8005ebe:	9b08      	ldr	r3, [sp, #32]
 8005ec0:	1b1b      	subs	r3, r3, r4
 8005ec2:	9308      	str	r3, [sp, #32]
 8005ec4:	f000 80b1 	beq.w	800602a <_dtoa_r+0x8ea>
 8005ec8:	9a08      	ldr	r2, [sp, #32]
 8005eca:	4641      	mov	r1, r8
 8005ecc:	4648      	mov	r0, r9
 8005ece:	f000 fcb3 	bl	8006838 <__pow5mult>
 8005ed2:	9002      	str	r0, [sp, #8]
 8005ed4:	2101      	movs	r1, #1
 8005ed6:	4648      	mov	r0, r9
 8005ed8:	f000 fbf6 	bl	80066c8 <__i2b>
 8005edc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ede:	4604      	mov	r4, r0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	f000 81d8 	beq.w	8006296 <_dtoa_r+0xb56>
 8005ee6:	461a      	mov	r2, r3
 8005ee8:	4601      	mov	r1, r0
 8005eea:	4648      	mov	r0, r9
 8005eec:	f000 fca4 	bl	8006838 <__pow5mult>
 8005ef0:	9b07      	ldr	r3, [sp, #28]
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	4604      	mov	r4, r0
 8005ef6:	f300 809f 	bgt.w	8006038 <_dtoa_r+0x8f8>
 8005efa:	9b04      	ldr	r3, [sp, #16]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	f040 8097 	bne.w	8006030 <_dtoa_r+0x8f0>
 8005f02:	9b05      	ldr	r3, [sp, #20]
 8005f04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	f040 8093 	bne.w	8006034 <_dtoa_r+0x8f4>
 8005f0e:	9b05      	ldr	r3, [sp, #20]
 8005f10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005f14:	0d1b      	lsrs	r3, r3, #20
 8005f16:	051b      	lsls	r3, r3, #20
 8005f18:	b133      	cbz	r3, 8005f28 <_dtoa_r+0x7e8>
 8005f1a:	9b00      	ldr	r3, [sp, #0]
 8005f1c:	3301      	adds	r3, #1
 8005f1e:	9300      	str	r3, [sp, #0]
 8005f20:	9b06      	ldr	r3, [sp, #24]
 8005f22:	3301      	adds	r3, #1
 8005f24:	9306      	str	r3, [sp, #24]
 8005f26:	2301      	movs	r3, #1
 8005f28:	9308      	str	r3, [sp, #32]
 8005f2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	f000 81b8 	beq.w	80062a2 <_dtoa_r+0xb62>
 8005f32:	6923      	ldr	r3, [r4, #16]
 8005f34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005f38:	6918      	ldr	r0, [r3, #16]
 8005f3a:	f000 fb79 	bl	8006630 <__hi0bits>
 8005f3e:	f1c0 0020 	rsb	r0, r0, #32
 8005f42:	9b06      	ldr	r3, [sp, #24]
 8005f44:	4418      	add	r0, r3
 8005f46:	f010 001f 	ands.w	r0, r0, #31
 8005f4a:	f000 8082 	beq.w	8006052 <_dtoa_r+0x912>
 8005f4e:	f1c0 0320 	rsb	r3, r0, #32
 8005f52:	2b04      	cmp	r3, #4
 8005f54:	dd73      	ble.n	800603e <_dtoa_r+0x8fe>
 8005f56:	9b00      	ldr	r3, [sp, #0]
 8005f58:	f1c0 001c 	rsb	r0, r0, #28
 8005f5c:	4403      	add	r3, r0
 8005f5e:	9300      	str	r3, [sp, #0]
 8005f60:	9b06      	ldr	r3, [sp, #24]
 8005f62:	4403      	add	r3, r0
 8005f64:	4406      	add	r6, r0
 8005f66:	9306      	str	r3, [sp, #24]
 8005f68:	9b00      	ldr	r3, [sp, #0]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	dd05      	ble.n	8005f7a <_dtoa_r+0x83a>
 8005f6e:	9902      	ldr	r1, [sp, #8]
 8005f70:	461a      	mov	r2, r3
 8005f72:	4648      	mov	r0, r9
 8005f74:	f000 fcba 	bl	80068ec <__lshift>
 8005f78:	9002      	str	r0, [sp, #8]
 8005f7a:	9b06      	ldr	r3, [sp, #24]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	dd05      	ble.n	8005f8c <_dtoa_r+0x84c>
 8005f80:	4621      	mov	r1, r4
 8005f82:	461a      	mov	r2, r3
 8005f84:	4648      	mov	r0, r9
 8005f86:	f000 fcb1 	bl	80068ec <__lshift>
 8005f8a:	4604      	mov	r4, r0
 8005f8c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d061      	beq.n	8006056 <_dtoa_r+0x916>
 8005f92:	9802      	ldr	r0, [sp, #8]
 8005f94:	4621      	mov	r1, r4
 8005f96:	f000 fd15 	bl	80069c4 <__mcmp>
 8005f9a:	2800      	cmp	r0, #0
 8005f9c:	da5b      	bge.n	8006056 <_dtoa_r+0x916>
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	9902      	ldr	r1, [sp, #8]
 8005fa2:	220a      	movs	r2, #10
 8005fa4:	4648      	mov	r0, r9
 8005fa6:	f000 fafd 	bl	80065a4 <__multadd>
 8005faa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fac:	9002      	str	r0, [sp, #8]
 8005fae:	f107 38ff 	add.w	r8, r7, #4294967295
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	f000 8177 	beq.w	80062a6 <_dtoa_r+0xb66>
 8005fb8:	4629      	mov	r1, r5
 8005fba:	2300      	movs	r3, #0
 8005fbc:	220a      	movs	r2, #10
 8005fbe:	4648      	mov	r0, r9
 8005fc0:	f000 faf0 	bl	80065a4 <__multadd>
 8005fc4:	f1bb 0f00 	cmp.w	fp, #0
 8005fc8:	4605      	mov	r5, r0
 8005fca:	dc6f      	bgt.n	80060ac <_dtoa_r+0x96c>
 8005fcc:	9b07      	ldr	r3, [sp, #28]
 8005fce:	2b02      	cmp	r3, #2
 8005fd0:	dc49      	bgt.n	8006066 <_dtoa_r+0x926>
 8005fd2:	e06b      	b.n	80060ac <_dtoa_r+0x96c>
 8005fd4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005fd6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005fda:	e73c      	b.n	8005e56 <_dtoa_r+0x716>
 8005fdc:	3fe00000 	.word	0x3fe00000
 8005fe0:	40240000 	.word	0x40240000
 8005fe4:	9b03      	ldr	r3, [sp, #12]
 8005fe6:	1e5c      	subs	r4, r3, #1
 8005fe8:	9b08      	ldr	r3, [sp, #32]
 8005fea:	42a3      	cmp	r3, r4
 8005fec:	db09      	blt.n	8006002 <_dtoa_r+0x8c2>
 8005fee:	1b1c      	subs	r4, r3, r4
 8005ff0:	9b03      	ldr	r3, [sp, #12]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	f6bf af30 	bge.w	8005e58 <_dtoa_r+0x718>
 8005ff8:	9b00      	ldr	r3, [sp, #0]
 8005ffa:	9a03      	ldr	r2, [sp, #12]
 8005ffc:	1a9e      	subs	r6, r3, r2
 8005ffe:	2300      	movs	r3, #0
 8006000:	e72b      	b.n	8005e5a <_dtoa_r+0x71a>
 8006002:	9b08      	ldr	r3, [sp, #32]
 8006004:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006006:	9408      	str	r4, [sp, #32]
 8006008:	1ae3      	subs	r3, r4, r3
 800600a:	441a      	add	r2, r3
 800600c:	9e00      	ldr	r6, [sp, #0]
 800600e:	9b03      	ldr	r3, [sp, #12]
 8006010:	920d      	str	r2, [sp, #52]	@ 0x34
 8006012:	2400      	movs	r4, #0
 8006014:	e721      	b.n	8005e5a <_dtoa_r+0x71a>
 8006016:	9c08      	ldr	r4, [sp, #32]
 8006018:	9e00      	ldr	r6, [sp, #0]
 800601a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800601c:	e728      	b.n	8005e70 <_dtoa_r+0x730>
 800601e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006022:	e751      	b.n	8005ec8 <_dtoa_r+0x788>
 8006024:	9a08      	ldr	r2, [sp, #32]
 8006026:	9902      	ldr	r1, [sp, #8]
 8006028:	e750      	b.n	8005ecc <_dtoa_r+0x78c>
 800602a:	f8cd 8008 	str.w	r8, [sp, #8]
 800602e:	e751      	b.n	8005ed4 <_dtoa_r+0x794>
 8006030:	2300      	movs	r3, #0
 8006032:	e779      	b.n	8005f28 <_dtoa_r+0x7e8>
 8006034:	9b04      	ldr	r3, [sp, #16]
 8006036:	e777      	b.n	8005f28 <_dtoa_r+0x7e8>
 8006038:	2300      	movs	r3, #0
 800603a:	9308      	str	r3, [sp, #32]
 800603c:	e779      	b.n	8005f32 <_dtoa_r+0x7f2>
 800603e:	d093      	beq.n	8005f68 <_dtoa_r+0x828>
 8006040:	9a00      	ldr	r2, [sp, #0]
 8006042:	331c      	adds	r3, #28
 8006044:	441a      	add	r2, r3
 8006046:	9200      	str	r2, [sp, #0]
 8006048:	9a06      	ldr	r2, [sp, #24]
 800604a:	441a      	add	r2, r3
 800604c:	441e      	add	r6, r3
 800604e:	9206      	str	r2, [sp, #24]
 8006050:	e78a      	b.n	8005f68 <_dtoa_r+0x828>
 8006052:	4603      	mov	r3, r0
 8006054:	e7f4      	b.n	8006040 <_dtoa_r+0x900>
 8006056:	9b03      	ldr	r3, [sp, #12]
 8006058:	2b00      	cmp	r3, #0
 800605a:	46b8      	mov	r8, r7
 800605c:	dc20      	bgt.n	80060a0 <_dtoa_r+0x960>
 800605e:	469b      	mov	fp, r3
 8006060:	9b07      	ldr	r3, [sp, #28]
 8006062:	2b02      	cmp	r3, #2
 8006064:	dd1e      	ble.n	80060a4 <_dtoa_r+0x964>
 8006066:	f1bb 0f00 	cmp.w	fp, #0
 800606a:	f47f adb1 	bne.w	8005bd0 <_dtoa_r+0x490>
 800606e:	4621      	mov	r1, r4
 8006070:	465b      	mov	r3, fp
 8006072:	2205      	movs	r2, #5
 8006074:	4648      	mov	r0, r9
 8006076:	f000 fa95 	bl	80065a4 <__multadd>
 800607a:	4601      	mov	r1, r0
 800607c:	4604      	mov	r4, r0
 800607e:	9802      	ldr	r0, [sp, #8]
 8006080:	f000 fca0 	bl	80069c4 <__mcmp>
 8006084:	2800      	cmp	r0, #0
 8006086:	f77f ada3 	ble.w	8005bd0 <_dtoa_r+0x490>
 800608a:	4656      	mov	r6, sl
 800608c:	2331      	movs	r3, #49	@ 0x31
 800608e:	f806 3b01 	strb.w	r3, [r6], #1
 8006092:	f108 0801 	add.w	r8, r8, #1
 8006096:	e59f      	b.n	8005bd8 <_dtoa_r+0x498>
 8006098:	9c03      	ldr	r4, [sp, #12]
 800609a:	46b8      	mov	r8, r7
 800609c:	4625      	mov	r5, r4
 800609e:	e7f4      	b.n	800608a <_dtoa_r+0x94a>
 80060a0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80060a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	f000 8101 	beq.w	80062ae <_dtoa_r+0xb6e>
 80060ac:	2e00      	cmp	r6, #0
 80060ae:	dd05      	ble.n	80060bc <_dtoa_r+0x97c>
 80060b0:	4629      	mov	r1, r5
 80060b2:	4632      	mov	r2, r6
 80060b4:	4648      	mov	r0, r9
 80060b6:	f000 fc19 	bl	80068ec <__lshift>
 80060ba:	4605      	mov	r5, r0
 80060bc:	9b08      	ldr	r3, [sp, #32]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d05c      	beq.n	800617c <_dtoa_r+0xa3c>
 80060c2:	6869      	ldr	r1, [r5, #4]
 80060c4:	4648      	mov	r0, r9
 80060c6:	f000 fa0b 	bl	80064e0 <_Balloc>
 80060ca:	4606      	mov	r6, r0
 80060cc:	b928      	cbnz	r0, 80060da <_dtoa_r+0x99a>
 80060ce:	4b82      	ldr	r3, [pc, #520]	@ (80062d8 <_dtoa_r+0xb98>)
 80060d0:	4602      	mov	r2, r0
 80060d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80060d6:	f7ff bb4a 	b.w	800576e <_dtoa_r+0x2e>
 80060da:	692a      	ldr	r2, [r5, #16]
 80060dc:	3202      	adds	r2, #2
 80060de:	0092      	lsls	r2, r2, #2
 80060e0:	f105 010c 	add.w	r1, r5, #12
 80060e4:	300c      	adds	r0, #12
 80060e6:	f000 ffa3 	bl	8007030 <memcpy>
 80060ea:	2201      	movs	r2, #1
 80060ec:	4631      	mov	r1, r6
 80060ee:	4648      	mov	r0, r9
 80060f0:	f000 fbfc 	bl	80068ec <__lshift>
 80060f4:	f10a 0301 	add.w	r3, sl, #1
 80060f8:	9300      	str	r3, [sp, #0]
 80060fa:	eb0a 030b 	add.w	r3, sl, fp
 80060fe:	9308      	str	r3, [sp, #32]
 8006100:	9b04      	ldr	r3, [sp, #16]
 8006102:	f003 0301 	and.w	r3, r3, #1
 8006106:	462f      	mov	r7, r5
 8006108:	9306      	str	r3, [sp, #24]
 800610a:	4605      	mov	r5, r0
 800610c:	9b00      	ldr	r3, [sp, #0]
 800610e:	9802      	ldr	r0, [sp, #8]
 8006110:	4621      	mov	r1, r4
 8006112:	f103 3bff 	add.w	fp, r3, #4294967295
 8006116:	f7ff fa88 	bl	800562a <quorem>
 800611a:	4603      	mov	r3, r0
 800611c:	3330      	adds	r3, #48	@ 0x30
 800611e:	9003      	str	r0, [sp, #12]
 8006120:	4639      	mov	r1, r7
 8006122:	9802      	ldr	r0, [sp, #8]
 8006124:	9309      	str	r3, [sp, #36]	@ 0x24
 8006126:	f000 fc4d 	bl	80069c4 <__mcmp>
 800612a:	462a      	mov	r2, r5
 800612c:	9004      	str	r0, [sp, #16]
 800612e:	4621      	mov	r1, r4
 8006130:	4648      	mov	r0, r9
 8006132:	f000 fc63 	bl	80069fc <__mdiff>
 8006136:	68c2      	ldr	r2, [r0, #12]
 8006138:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800613a:	4606      	mov	r6, r0
 800613c:	bb02      	cbnz	r2, 8006180 <_dtoa_r+0xa40>
 800613e:	4601      	mov	r1, r0
 8006140:	9802      	ldr	r0, [sp, #8]
 8006142:	f000 fc3f 	bl	80069c4 <__mcmp>
 8006146:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006148:	4602      	mov	r2, r0
 800614a:	4631      	mov	r1, r6
 800614c:	4648      	mov	r0, r9
 800614e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006150:	9309      	str	r3, [sp, #36]	@ 0x24
 8006152:	f000 fa05 	bl	8006560 <_Bfree>
 8006156:	9b07      	ldr	r3, [sp, #28]
 8006158:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800615a:	9e00      	ldr	r6, [sp, #0]
 800615c:	ea42 0103 	orr.w	r1, r2, r3
 8006160:	9b06      	ldr	r3, [sp, #24]
 8006162:	4319      	orrs	r1, r3
 8006164:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006166:	d10d      	bne.n	8006184 <_dtoa_r+0xa44>
 8006168:	2b39      	cmp	r3, #57	@ 0x39
 800616a:	d027      	beq.n	80061bc <_dtoa_r+0xa7c>
 800616c:	9a04      	ldr	r2, [sp, #16]
 800616e:	2a00      	cmp	r2, #0
 8006170:	dd01      	ble.n	8006176 <_dtoa_r+0xa36>
 8006172:	9b03      	ldr	r3, [sp, #12]
 8006174:	3331      	adds	r3, #49	@ 0x31
 8006176:	f88b 3000 	strb.w	r3, [fp]
 800617a:	e52e      	b.n	8005bda <_dtoa_r+0x49a>
 800617c:	4628      	mov	r0, r5
 800617e:	e7b9      	b.n	80060f4 <_dtoa_r+0x9b4>
 8006180:	2201      	movs	r2, #1
 8006182:	e7e2      	b.n	800614a <_dtoa_r+0xa0a>
 8006184:	9904      	ldr	r1, [sp, #16]
 8006186:	2900      	cmp	r1, #0
 8006188:	db04      	blt.n	8006194 <_dtoa_r+0xa54>
 800618a:	9807      	ldr	r0, [sp, #28]
 800618c:	4301      	orrs	r1, r0
 800618e:	9806      	ldr	r0, [sp, #24]
 8006190:	4301      	orrs	r1, r0
 8006192:	d120      	bne.n	80061d6 <_dtoa_r+0xa96>
 8006194:	2a00      	cmp	r2, #0
 8006196:	ddee      	ble.n	8006176 <_dtoa_r+0xa36>
 8006198:	9902      	ldr	r1, [sp, #8]
 800619a:	9300      	str	r3, [sp, #0]
 800619c:	2201      	movs	r2, #1
 800619e:	4648      	mov	r0, r9
 80061a0:	f000 fba4 	bl	80068ec <__lshift>
 80061a4:	4621      	mov	r1, r4
 80061a6:	9002      	str	r0, [sp, #8]
 80061a8:	f000 fc0c 	bl	80069c4 <__mcmp>
 80061ac:	2800      	cmp	r0, #0
 80061ae:	9b00      	ldr	r3, [sp, #0]
 80061b0:	dc02      	bgt.n	80061b8 <_dtoa_r+0xa78>
 80061b2:	d1e0      	bne.n	8006176 <_dtoa_r+0xa36>
 80061b4:	07da      	lsls	r2, r3, #31
 80061b6:	d5de      	bpl.n	8006176 <_dtoa_r+0xa36>
 80061b8:	2b39      	cmp	r3, #57	@ 0x39
 80061ba:	d1da      	bne.n	8006172 <_dtoa_r+0xa32>
 80061bc:	2339      	movs	r3, #57	@ 0x39
 80061be:	f88b 3000 	strb.w	r3, [fp]
 80061c2:	4633      	mov	r3, r6
 80061c4:	461e      	mov	r6, r3
 80061c6:	3b01      	subs	r3, #1
 80061c8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80061cc:	2a39      	cmp	r2, #57	@ 0x39
 80061ce:	d04e      	beq.n	800626e <_dtoa_r+0xb2e>
 80061d0:	3201      	adds	r2, #1
 80061d2:	701a      	strb	r2, [r3, #0]
 80061d4:	e501      	b.n	8005bda <_dtoa_r+0x49a>
 80061d6:	2a00      	cmp	r2, #0
 80061d8:	dd03      	ble.n	80061e2 <_dtoa_r+0xaa2>
 80061da:	2b39      	cmp	r3, #57	@ 0x39
 80061dc:	d0ee      	beq.n	80061bc <_dtoa_r+0xa7c>
 80061de:	3301      	adds	r3, #1
 80061e0:	e7c9      	b.n	8006176 <_dtoa_r+0xa36>
 80061e2:	9a00      	ldr	r2, [sp, #0]
 80061e4:	9908      	ldr	r1, [sp, #32]
 80061e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80061ea:	428a      	cmp	r2, r1
 80061ec:	d028      	beq.n	8006240 <_dtoa_r+0xb00>
 80061ee:	9902      	ldr	r1, [sp, #8]
 80061f0:	2300      	movs	r3, #0
 80061f2:	220a      	movs	r2, #10
 80061f4:	4648      	mov	r0, r9
 80061f6:	f000 f9d5 	bl	80065a4 <__multadd>
 80061fa:	42af      	cmp	r7, r5
 80061fc:	9002      	str	r0, [sp, #8]
 80061fe:	f04f 0300 	mov.w	r3, #0
 8006202:	f04f 020a 	mov.w	r2, #10
 8006206:	4639      	mov	r1, r7
 8006208:	4648      	mov	r0, r9
 800620a:	d107      	bne.n	800621c <_dtoa_r+0xadc>
 800620c:	f000 f9ca 	bl	80065a4 <__multadd>
 8006210:	4607      	mov	r7, r0
 8006212:	4605      	mov	r5, r0
 8006214:	9b00      	ldr	r3, [sp, #0]
 8006216:	3301      	adds	r3, #1
 8006218:	9300      	str	r3, [sp, #0]
 800621a:	e777      	b.n	800610c <_dtoa_r+0x9cc>
 800621c:	f000 f9c2 	bl	80065a4 <__multadd>
 8006220:	4629      	mov	r1, r5
 8006222:	4607      	mov	r7, r0
 8006224:	2300      	movs	r3, #0
 8006226:	220a      	movs	r2, #10
 8006228:	4648      	mov	r0, r9
 800622a:	f000 f9bb 	bl	80065a4 <__multadd>
 800622e:	4605      	mov	r5, r0
 8006230:	e7f0      	b.n	8006214 <_dtoa_r+0xad4>
 8006232:	f1bb 0f00 	cmp.w	fp, #0
 8006236:	bfcc      	ite	gt
 8006238:	465e      	movgt	r6, fp
 800623a:	2601      	movle	r6, #1
 800623c:	4456      	add	r6, sl
 800623e:	2700      	movs	r7, #0
 8006240:	9902      	ldr	r1, [sp, #8]
 8006242:	9300      	str	r3, [sp, #0]
 8006244:	2201      	movs	r2, #1
 8006246:	4648      	mov	r0, r9
 8006248:	f000 fb50 	bl	80068ec <__lshift>
 800624c:	4621      	mov	r1, r4
 800624e:	9002      	str	r0, [sp, #8]
 8006250:	f000 fbb8 	bl	80069c4 <__mcmp>
 8006254:	2800      	cmp	r0, #0
 8006256:	dcb4      	bgt.n	80061c2 <_dtoa_r+0xa82>
 8006258:	d102      	bne.n	8006260 <_dtoa_r+0xb20>
 800625a:	9b00      	ldr	r3, [sp, #0]
 800625c:	07db      	lsls	r3, r3, #31
 800625e:	d4b0      	bmi.n	80061c2 <_dtoa_r+0xa82>
 8006260:	4633      	mov	r3, r6
 8006262:	461e      	mov	r6, r3
 8006264:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006268:	2a30      	cmp	r2, #48	@ 0x30
 800626a:	d0fa      	beq.n	8006262 <_dtoa_r+0xb22>
 800626c:	e4b5      	b.n	8005bda <_dtoa_r+0x49a>
 800626e:	459a      	cmp	sl, r3
 8006270:	d1a8      	bne.n	80061c4 <_dtoa_r+0xa84>
 8006272:	2331      	movs	r3, #49	@ 0x31
 8006274:	f108 0801 	add.w	r8, r8, #1
 8006278:	f88a 3000 	strb.w	r3, [sl]
 800627c:	e4ad      	b.n	8005bda <_dtoa_r+0x49a>
 800627e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006280:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80062dc <_dtoa_r+0xb9c>
 8006284:	b11b      	cbz	r3, 800628e <_dtoa_r+0xb4e>
 8006286:	f10a 0308 	add.w	r3, sl, #8
 800628a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800628c:	6013      	str	r3, [r2, #0]
 800628e:	4650      	mov	r0, sl
 8006290:	b017      	add	sp, #92	@ 0x5c
 8006292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006296:	9b07      	ldr	r3, [sp, #28]
 8006298:	2b01      	cmp	r3, #1
 800629a:	f77f ae2e 	ble.w	8005efa <_dtoa_r+0x7ba>
 800629e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80062a0:	9308      	str	r3, [sp, #32]
 80062a2:	2001      	movs	r0, #1
 80062a4:	e64d      	b.n	8005f42 <_dtoa_r+0x802>
 80062a6:	f1bb 0f00 	cmp.w	fp, #0
 80062aa:	f77f aed9 	ble.w	8006060 <_dtoa_r+0x920>
 80062ae:	4656      	mov	r6, sl
 80062b0:	9802      	ldr	r0, [sp, #8]
 80062b2:	4621      	mov	r1, r4
 80062b4:	f7ff f9b9 	bl	800562a <quorem>
 80062b8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80062bc:	f806 3b01 	strb.w	r3, [r6], #1
 80062c0:	eba6 020a 	sub.w	r2, r6, sl
 80062c4:	4593      	cmp	fp, r2
 80062c6:	ddb4      	ble.n	8006232 <_dtoa_r+0xaf2>
 80062c8:	9902      	ldr	r1, [sp, #8]
 80062ca:	2300      	movs	r3, #0
 80062cc:	220a      	movs	r2, #10
 80062ce:	4648      	mov	r0, r9
 80062d0:	f000 f968 	bl	80065a4 <__multadd>
 80062d4:	9002      	str	r0, [sp, #8]
 80062d6:	e7eb      	b.n	80062b0 <_dtoa_r+0xb70>
 80062d8:	080077d0 	.word	0x080077d0
 80062dc:	08007754 	.word	0x08007754

080062e0 <_free_r>:
 80062e0:	b538      	push	{r3, r4, r5, lr}
 80062e2:	4605      	mov	r5, r0
 80062e4:	2900      	cmp	r1, #0
 80062e6:	d041      	beq.n	800636c <_free_r+0x8c>
 80062e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062ec:	1f0c      	subs	r4, r1, #4
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	bfb8      	it	lt
 80062f2:	18e4      	addlt	r4, r4, r3
 80062f4:	f000 f8e8 	bl	80064c8 <__malloc_lock>
 80062f8:	4a1d      	ldr	r2, [pc, #116]	@ (8006370 <_free_r+0x90>)
 80062fa:	6813      	ldr	r3, [r2, #0]
 80062fc:	b933      	cbnz	r3, 800630c <_free_r+0x2c>
 80062fe:	6063      	str	r3, [r4, #4]
 8006300:	6014      	str	r4, [r2, #0]
 8006302:	4628      	mov	r0, r5
 8006304:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006308:	f000 b8e4 	b.w	80064d4 <__malloc_unlock>
 800630c:	42a3      	cmp	r3, r4
 800630e:	d908      	bls.n	8006322 <_free_r+0x42>
 8006310:	6820      	ldr	r0, [r4, #0]
 8006312:	1821      	adds	r1, r4, r0
 8006314:	428b      	cmp	r3, r1
 8006316:	bf01      	itttt	eq
 8006318:	6819      	ldreq	r1, [r3, #0]
 800631a:	685b      	ldreq	r3, [r3, #4]
 800631c:	1809      	addeq	r1, r1, r0
 800631e:	6021      	streq	r1, [r4, #0]
 8006320:	e7ed      	b.n	80062fe <_free_r+0x1e>
 8006322:	461a      	mov	r2, r3
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	b10b      	cbz	r3, 800632c <_free_r+0x4c>
 8006328:	42a3      	cmp	r3, r4
 800632a:	d9fa      	bls.n	8006322 <_free_r+0x42>
 800632c:	6811      	ldr	r1, [r2, #0]
 800632e:	1850      	adds	r0, r2, r1
 8006330:	42a0      	cmp	r0, r4
 8006332:	d10b      	bne.n	800634c <_free_r+0x6c>
 8006334:	6820      	ldr	r0, [r4, #0]
 8006336:	4401      	add	r1, r0
 8006338:	1850      	adds	r0, r2, r1
 800633a:	4283      	cmp	r3, r0
 800633c:	6011      	str	r1, [r2, #0]
 800633e:	d1e0      	bne.n	8006302 <_free_r+0x22>
 8006340:	6818      	ldr	r0, [r3, #0]
 8006342:	685b      	ldr	r3, [r3, #4]
 8006344:	6053      	str	r3, [r2, #4]
 8006346:	4408      	add	r0, r1
 8006348:	6010      	str	r0, [r2, #0]
 800634a:	e7da      	b.n	8006302 <_free_r+0x22>
 800634c:	d902      	bls.n	8006354 <_free_r+0x74>
 800634e:	230c      	movs	r3, #12
 8006350:	602b      	str	r3, [r5, #0]
 8006352:	e7d6      	b.n	8006302 <_free_r+0x22>
 8006354:	6820      	ldr	r0, [r4, #0]
 8006356:	1821      	adds	r1, r4, r0
 8006358:	428b      	cmp	r3, r1
 800635a:	bf04      	itt	eq
 800635c:	6819      	ldreq	r1, [r3, #0]
 800635e:	685b      	ldreq	r3, [r3, #4]
 8006360:	6063      	str	r3, [r4, #4]
 8006362:	bf04      	itt	eq
 8006364:	1809      	addeq	r1, r1, r0
 8006366:	6021      	streq	r1, [r4, #0]
 8006368:	6054      	str	r4, [r2, #4]
 800636a:	e7ca      	b.n	8006302 <_free_r+0x22>
 800636c:	bd38      	pop	{r3, r4, r5, pc}
 800636e:	bf00      	nop
 8006370:	200003e0 	.word	0x200003e0

08006374 <malloc>:
 8006374:	4b02      	ldr	r3, [pc, #8]	@ (8006380 <malloc+0xc>)
 8006376:	4601      	mov	r1, r0
 8006378:	6818      	ldr	r0, [r3, #0]
 800637a:	f000 b825 	b.w	80063c8 <_malloc_r>
 800637e:	bf00      	nop
 8006380:	20000018 	.word	0x20000018

08006384 <sbrk_aligned>:
 8006384:	b570      	push	{r4, r5, r6, lr}
 8006386:	4e0f      	ldr	r6, [pc, #60]	@ (80063c4 <sbrk_aligned+0x40>)
 8006388:	460c      	mov	r4, r1
 800638a:	6831      	ldr	r1, [r6, #0]
 800638c:	4605      	mov	r5, r0
 800638e:	b911      	cbnz	r1, 8006396 <sbrk_aligned+0x12>
 8006390:	f000 fe3e 	bl	8007010 <_sbrk_r>
 8006394:	6030      	str	r0, [r6, #0]
 8006396:	4621      	mov	r1, r4
 8006398:	4628      	mov	r0, r5
 800639a:	f000 fe39 	bl	8007010 <_sbrk_r>
 800639e:	1c43      	adds	r3, r0, #1
 80063a0:	d103      	bne.n	80063aa <sbrk_aligned+0x26>
 80063a2:	f04f 34ff 	mov.w	r4, #4294967295
 80063a6:	4620      	mov	r0, r4
 80063a8:	bd70      	pop	{r4, r5, r6, pc}
 80063aa:	1cc4      	adds	r4, r0, #3
 80063ac:	f024 0403 	bic.w	r4, r4, #3
 80063b0:	42a0      	cmp	r0, r4
 80063b2:	d0f8      	beq.n	80063a6 <sbrk_aligned+0x22>
 80063b4:	1a21      	subs	r1, r4, r0
 80063b6:	4628      	mov	r0, r5
 80063b8:	f000 fe2a 	bl	8007010 <_sbrk_r>
 80063bc:	3001      	adds	r0, #1
 80063be:	d1f2      	bne.n	80063a6 <sbrk_aligned+0x22>
 80063c0:	e7ef      	b.n	80063a2 <sbrk_aligned+0x1e>
 80063c2:	bf00      	nop
 80063c4:	200003dc 	.word	0x200003dc

080063c8 <_malloc_r>:
 80063c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063cc:	1ccd      	adds	r5, r1, #3
 80063ce:	f025 0503 	bic.w	r5, r5, #3
 80063d2:	3508      	adds	r5, #8
 80063d4:	2d0c      	cmp	r5, #12
 80063d6:	bf38      	it	cc
 80063d8:	250c      	movcc	r5, #12
 80063da:	2d00      	cmp	r5, #0
 80063dc:	4606      	mov	r6, r0
 80063de:	db01      	blt.n	80063e4 <_malloc_r+0x1c>
 80063e0:	42a9      	cmp	r1, r5
 80063e2:	d904      	bls.n	80063ee <_malloc_r+0x26>
 80063e4:	230c      	movs	r3, #12
 80063e6:	6033      	str	r3, [r6, #0]
 80063e8:	2000      	movs	r0, #0
 80063ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80064c4 <_malloc_r+0xfc>
 80063f2:	f000 f869 	bl	80064c8 <__malloc_lock>
 80063f6:	f8d8 3000 	ldr.w	r3, [r8]
 80063fa:	461c      	mov	r4, r3
 80063fc:	bb44      	cbnz	r4, 8006450 <_malloc_r+0x88>
 80063fe:	4629      	mov	r1, r5
 8006400:	4630      	mov	r0, r6
 8006402:	f7ff ffbf 	bl	8006384 <sbrk_aligned>
 8006406:	1c43      	adds	r3, r0, #1
 8006408:	4604      	mov	r4, r0
 800640a:	d158      	bne.n	80064be <_malloc_r+0xf6>
 800640c:	f8d8 4000 	ldr.w	r4, [r8]
 8006410:	4627      	mov	r7, r4
 8006412:	2f00      	cmp	r7, #0
 8006414:	d143      	bne.n	800649e <_malloc_r+0xd6>
 8006416:	2c00      	cmp	r4, #0
 8006418:	d04b      	beq.n	80064b2 <_malloc_r+0xea>
 800641a:	6823      	ldr	r3, [r4, #0]
 800641c:	4639      	mov	r1, r7
 800641e:	4630      	mov	r0, r6
 8006420:	eb04 0903 	add.w	r9, r4, r3
 8006424:	f000 fdf4 	bl	8007010 <_sbrk_r>
 8006428:	4581      	cmp	r9, r0
 800642a:	d142      	bne.n	80064b2 <_malloc_r+0xea>
 800642c:	6821      	ldr	r1, [r4, #0]
 800642e:	1a6d      	subs	r5, r5, r1
 8006430:	4629      	mov	r1, r5
 8006432:	4630      	mov	r0, r6
 8006434:	f7ff ffa6 	bl	8006384 <sbrk_aligned>
 8006438:	3001      	adds	r0, #1
 800643a:	d03a      	beq.n	80064b2 <_malloc_r+0xea>
 800643c:	6823      	ldr	r3, [r4, #0]
 800643e:	442b      	add	r3, r5
 8006440:	6023      	str	r3, [r4, #0]
 8006442:	f8d8 3000 	ldr.w	r3, [r8]
 8006446:	685a      	ldr	r2, [r3, #4]
 8006448:	bb62      	cbnz	r2, 80064a4 <_malloc_r+0xdc>
 800644a:	f8c8 7000 	str.w	r7, [r8]
 800644e:	e00f      	b.n	8006470 <_malloc_r+0xa8>
 8006450:	6822      	ldr	r2, [r4, #0]
 8006452:	1b52      	subs	r2, r2, r5
 8006454:	d420      	bmi.n	8006498 <_malloc_r+0xd0>
 8006456:	2a0b      	cmp	r2, #11
 8006458:	d917      	bls.n	800648a <_malloc_r+0xc2>
 800645a:	1961      	adds	r1, r4, r5
 800645c:	42a3      	cmp	r3, r4
 800645e:	6025      	str	r5, [r4, #0]
 8006460:	bf18      	it	ne
 8006462:	6059      	strne	r1, [r3, #4]
 8006464:	6863      	ldr	r3, [r4, #4]
 8006466:	bf08      	it	eq
 8006468:	f8c8 1000 	streq.w	r1, [r8]
 800646c:	5162      	str	r2, [r4, r5]
 800646e:	604b      	str	r3, [r1, #4]
 8006470:	4630      	mov	r0, r6
 8006472:	f000 f82f 	bl	80064d4 <__malloc_unlock>
 8006476:	f104 000b 	add.w	r0, r4, #11
 800647a:	1d23      	adds	r3, r4, #4
 800647c:	f020 0007 	bic.w	r0, r0, #7
 8006480:	1ac2      	subs	r2, r0, r3
 8006482:	bf1c      	itt	ne
 8006484:	1a1b      	subne	r3, r3, r0
 8006486:	50a3      	strne	r3, [r4, r2]
 8006488:	e7af      	b.n	80063ea <_malloc_r+0x22>
 800648a:	6862      	ldr	r2, [r4, #4]
 800648c:	42a3      	cmp	r3, r4
 800648e:	bf0c      	ite	eq
 8006490:	f8c8 2000 	streq.w	r2, [r8]
 8006494:	605a      	strne	r2, [r3, #4]
 8006496:	e7eb      	b.n	8006470 <_malloc_r+0xa8>
 8006498:	4623      	mov	r3, r4
 800649a:	6864      	ldr	r4, [r4, #4]
 800649c:	e7ae      	b.n	80063fc <_malloc_r+0x34>
 800649e:	463c      	mov	r4, r7
 80064a0:	687f      	ldr	r7, [r7, #4]
 80064a2:	e7b6      	b.n	8006412 <_malloc_r+0x4a>
 80064a4:	461a      	mov	r2, r3
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	42a3      	cmp	r3, r4
 80064aa:	d1fb      	bne.n	80064a4 <_malloc_r+0xdc>
 80064ac:	2300      	movs	r3, #0
 80064ae:	6053      	str	r3, [r2, #4]
 80064b0:	e7de      	b.n	8006470 <_malloc_r+0xa8>
 80064b2:	230c      	movs	r3, #12
 80064b4:	6033      	str	r3, [r6, #0]
 80064b6:	4630      	mov	r0, r6
 80064b8:	f000 f80c 	bl	80064d4 <__malloc_unlock>
 80064bc:	e794      	b.n	80063e8 <_malloc_r+0x20>
 80064be:	6005      	str	r5, [r0, #0]
 80064c0:	e7d6      	b.n	8006470 <_malloc_r+0xa8>
 80064c2:	bf00      	nop
 80064c4:	200003e0 	.word	0x200003e0

080064c8 <__malloc_lock>:
 80064c8:	4801      	ldr	r0, [pc, #4]	@ (80064d0 <__malloc_lock+0x8>)
 80064ca:	f7ff b8ac 	b.w	8005626 <__retarget_lock_acquire_recursive>
 80064ce:	bf00      	nop
 80064d0:	200003d8 	.word	0x200003d8

080064d4 <__malloc_unlock>:
 80064d4:	4801      	ldr	r0, [pc, #4]	@ (80064dc <__malloc_unlock+0x8>)
 80064d6:	f7ff b8a7 	b.w	8005628 <__retarget_lock_release_recursive>
 80064da:	bf00      	nop
 80064dc:	200003d8 	.word	0x200003d8

080064e0 <_Balloc>:
 80064e0:	b570      	push	{r4, r5, r6, lr}
 80064e2:	69c6      	ldr	r6, [r0, #28]
 80064e4:	4604      	mov	r4, r0
 80064e6:	460d      	mov	r5, r1
 80064e8:	b976      	cbnz	r6, 8006508 <_Balloc+0x28>
 80064ea:	2010      	movs	r0, #16
 80064ec:	f7ff ff42 	bl	8006374 <malloc>
 80064f0:	4602      	mov	r2, r0
 80064f2:	61e0      	str	r0, [r4, #28]
 80064f4:	b920      	cbnz	r0, 8006500 <_Balloc+0x20>
 80064f6:	4b18      	ldr	r3, [pc, #96]	@ (8006558 <_Balloc+0x78>)
 80064f8:	4818      	ldr	r0, [pc, #96]	@ (800655c <_Balloc+0x7c>)
 80064fa:	216b      	movs	r1, #107	@ 0x6b
 80064fc:	f000 fda6 	bl	800704c <__assert_func>
 8006500:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006504:	6006      	str	r6, [r0, #0]
 8006506:	60c6      	str	r6, [r0, #12]
 8006508:	69e6      	ldr	r6, [r4, #28]
 800650a:	68f3      	ldr	r3, [r6, #12]
 800650c:	b183      	cbz	r3, 8006530 <_Balloc+0x50>
 800650e:	69e3      	ldr	r3, [r4, #28]
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006516:	b9b8      	cbnz	r0, 8006548 <_Balloc+0x68>
 8006518:	2101      	movs	r1, #1
 800651a:	fa01 f605 	lsl.w	r6, r1, r5
 800651e:	1d72      	adds	r2, r6, #5
 8006520:	0092      	lsls	r2, r2, #2
 8006522:	4620      	mov	r0, r4
 8006524:	f000 fdb0 	bl	8007088 <_calloc_r>
 8006528:	b160      	cbz	r0, 8006544 <_Balloc+0x64>
 800652a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800652e:	e00e      	b.n	800654e <_Balloc+0x6e>
 8006530:	2221      	movs	r2, #33	@ 0x21
 8006532:	2104      	movs	r1, #4
 8006534:	4620      	mov	r0, r4
 8006536:	f000 fda7 	bl	8007088 <_calloc_r>
 800653a:	69e3      	ldr	r3, [r4, #28]
 800653c:	60f0      	str	r0, [r6, #12]
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d1e4      	bne.n	800650e <_Balloc+0x2e>
 8006544:	2000      	movs	r0, #0
 8006546:	bd70      	pop	{r4, r5, r6, pc}
 8006548:	6802      	ldr	r2, [r0, #0]
 800654a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800654e:	2300      	movs	r3, #0
 8006550:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006554:	e7f7      	b.n	8006546 <_Balloc+0x66>
 8006556:	bf00      	nop
 8006558:	08007761 	.word	0x08007761
 800655c:	080077e1 	.word	0x080077e1

08006560 <_Bfree>:
 8006560:	b570      	push	{r4, r5, r6, lr}
 8006562:	69c6      	ldr	r6, [r0, #28]
 8006564:	4605      	mov	r5, r0
 8006566:	460c      	mov	r4, r1
 8006568:	b976      	cbnz	r6, 8006588 <_Bfree+0x28>
 800656a:	2010      	movs	r0, #16
 800656c:	f7ff ff02 	bl	8006374 <malloc>
 8006570:	4602      	mov	r2, r0
 8006572:	61e8      	str	r0, [r5, #28]
 8006574:	b920      	cbnz	r0, 8006580 <_Bfree+0x20>
 8006576:	4b09      	ldr	r3, [pc, #36]	@ (800659c <_Bfree+0x3c>)
 8006578:	4809      	ldr	r0, [pc, #36]	@ (80065a0 <_Bfree+0x40>)
 800657a:	218f      	movs	r1, #143	@ 0x8f
 800657c:	f000 fd66 	bl	800704c <__assert_func>
 8006580:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006584:	6006      	str	r6, [r0, #0]
 8006586:	60c6      	str	r6, [r0, #12]
 8006588:	b13c      	cbz	r4, 800659a <_Bfree+0x3a>
 800658a:	69eb      	ldr	r3, [r5, #28]
 800658c:	6862      	ldr	r2, [r4, #4]
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006594:	6021      	str	r1, [r4, #0]
 8006596:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800659a:	bd70      	pop	{r4, r5, r6, pc}
 800659c:	08007761 	.word	0x08007761
 80065a0:	080077e1 	.word	0x080077e1

080065a4 <__multadd>:
 80065a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065a8:	690d      	ldr	r5, [r1, #16]
 80065aa:	4607      	mov	r7, r0
 80065ac:	460c      	mov	r4, r1
 80065ae:	461e      	mov	r6, r3
 80065b0:	f101 0c14 	add.w	ip, r1, #20
 80065b4:	2000      	movs	r0, #0
 80065b6:	f8dc 3000 	ldr.w	r3, [ip]
 80065ba:	b299      	uxth	r1, r3
 80065bc:	fb02 6101 	mla	r1, r2, r1, r6
 80065c0:	0c1e      	lsrs	r6, r3, #16
 80065c2:	0c0b      	lsrs	r3, r1, #16
 80065c4:	fb02 3306 	mla	r3, r2, r6, r3
 80065c8:	b289      	uxth	r1, r1
 80065ca:	3001      	adds	r0, #1
 80065cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80065d0:	4285      	cmp	r5, r0
 80065d2:	f84c 1b04 	str.w	r1, [ip], #4
 80065d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80065da:	dcec      	bgt.n	80065b6 <__multadd+0x12>
 80065dc:	b30e      	cbz	r6, 8006622 <__multadd+0x7e>
 80065de:	68a3      	ldr	r3, [r4, #8]
 80065e0:	42ab      	cmp	r3, r5
 80065e2:	dc19      	bgt.n	8006618 <__multadd+0x74>
 80065e4:	6861      	ldr	r1, [r4, #4]
 80065e6:	4638      	mov	r0, r7
 80065e8:	3101      	adds	r1, #1
 80065ea:	f7ff ff79 	bl	80064e0 <_Balloc>
 80065ee:	4680      	mov	r8, r0
 80065f0:	b928      	cbnz	r0, 80065fe <__multadd+0x5a>
 80065f2:	4602      	mov	r2, r0
 80065f4:	4b0c      	ldr	r3, [pc, #48]	@ (8006628 <__multadd+0x84>)
 80065f6:	480d      	ldr	r0, [pc, #52]	@ (800662c <__multadd+0x88>)
 80065f8:	21ba      	movs	r1, #186	@ 0xba
 80065fa:	f000 fd27 	bl	800704c <__assert_func>
 80065fe:	6922      	ldr	r2, [r4, #16]
 8006600:	3202      	adds	r2, #2
 8006602:	f104 010c 	add.w	r1, r4, #12
 8006606:	0092      	lsls	r2, r2, #2
 8006608:	300c      	adds	r0, #12
 800660a:	f000 fd11 	bl	8007030 <memcpy>
 800660e:	4621      	mov	r1, r4
 8006610:	4638      	mov	r0, r7
 8006612:	f7ff ffa5 	bl	8006560 <_Bfree>
 8006616:	4644      	mov	r4, r8
 8006618:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800661c:	3501      	adds	r5, #1
 800661e:	615e      	str	r6, [r3, #20]
 8006620:	6125      	str	r5, [r4, #16]
 8006622:	4620      	mov	r0, r4
 8006624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006628:	080077d0 	.word	0x080077d0
 800662c:	080077e1 	.word	0x080077e1

08006630 <__hi0bits>:
 8006630:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006634:	4603      	mov	r3, r0
 8006636:	bf36      	itet	cc
 8006638:	0403      	lslcc	r3, r0, #16
 800663a:	2000      	movcs	r0, #0
 800663c:	2010      	movcc	r0, #16
 800663e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006642:	bf3c      	itt	cc
 8006644:	021b      	lslcc	r3, r3, #8
 8006646:	3008      	addcc	r0, #8
 8006648:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800664c:	bf3c      	itt	cc
 800664e:	011b      	lslcc	r3, r3, #4
 8006650:	3004      	addcc	r0, #4
 8006652:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006656:	bf3c      	itt	cc
 8006658:	009b      	lslcc	r3, r3, #2
 800665a:	3002      	addcc	r0, #2
 800665c:	2b00      	cmp	r3, #0
 800665e:	db05      	blt.n	800666c <__hi0bits+0x3c>
 8006660:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006664:	f100 0001 	add.w	r0, r0, #1
 8006668:	bf08      	it	eq
 800666a:	2020      	moveq	r0, #32
 800666c:	4770      	bx	lr

0800666e <__lo0bits>:
 800666e:	6803      	ldr	r3, [r0, #0]
 8006670:	4602      	mov	r2, r0
 8006672:	f013 0007 	ands.w	r0, r3, #7
 8006676:	d00b      	beq.n	8006690 <__lo0bits+0x22>
 8006678:	07d9      	lsls	r1, r3, #31
 800667a:	d421      	bmi.n	80066c0 <__lo0bits+0x52>
 800667c:	0798      	lsls	r0, r3, #30
 800667e:	bf49      	itett	mi
 8006680:	085b      	lsrmi	r3, r3, #1
 8006682:	089b      	lsrpl	r3, r3, #2
 8006684:	2001      	movmi	r0, #1
 8006686:	6013      	strmi	r3, [r2, #0]
 8006688:	bf5c      	itt	pl
 800668a:	6013      	strpl	r3, [r2, #0]
 800668c:	2002      	movpl	r0, #2
 800668e:	4770      	bx	lr
 8006690:	b299      	uxth	r1, r3
 8006692:	b909      	cbnz	r1, 8006698 <__lo0bits+0x2a>
 8006694:	0c1b      	lsrs	r3, r3, #16
 8006696:	2010      	movs	r0, #16
 8006698:	b2d9      	uxtb	r1, r3
 800669a:	b909      	cbnz	r1, 80066a0 <__lo0bits+0x32>
 800669c:	3008      	adds	r0, #8
 800669e:	0a1b      	lsrs	r3, r3, #8
 80066a0:	0719      	lsls	r1, r3, #28
 80066a2:	bf04      	itt	eq
 80066a4:	091b      	lsreq	r3, r3, #4
 80066a6:	3004      	addeq	r0, #4
 80066a8:	0799      	lsls	r1, r3, #30
 80066aa:	bf04      	itt	eq
 80066ac:	089b      	lsreq	r3, r3, #2
 80066ae:	3002      	addeq	r0, #2
 80066b0:	07d9      	lsls	r1, r3, #31
 80066b2:	d403      	bmi.n	80066bc <__lo0bits+0x4e>
 80066b4:	085b      	lsrs	r3, r3, #1
 80066b6:	f100 0001 	add.w	r0, r0, #1
 80066ba:	d003      	beq.n	80066c4 <__lo0bits+0x56>
 80066bc:	6013      	str	r3, [r2, #0]
 80066be:	4770      	bx	lr
 80066c0:	2000      	movs	r0, #0
 80066c2:	4770      	bx	lr
 80066c4:	2020      	movs	r0, #32
 80066c6:	4770      	bx	lr

080066c8 <__i2b>:
 80066c8:	b510      	push	{r4, lr}
 80066ca:	460c      	mov	r4, r1
 80066cc:	2101      	movs	r1, #1
 80066ce:	f7ff ff07 	bl	80064e0 <_Balloc>
 80066d2:	4602      	mov	r2, r0
 80066d4:	b928      	cbnz	r0, 80066e2 <__i2b+0x1a>
 80066d6:	4b05      	ldr	r3, [pc, #20]	@ (80066ec <__i2b+0x24>)
 80066d8:	4805      	ldr	r0, [pc, #20]	@ (80066f0 <__i2b+0x28>)
 80066da:	f240 1145 	movw	r1, #325	@ 0x145
 80066de:	f000 fcb5 	bl	800704c <__assert_func>
 80066e2:	2301      	movs	r3, #1
 80066e4:	6144      	str	r4, [r0, #20]
 80066e6:	6103      	str	r3, [r0, #16]
 80066e8:	bd10      	pop	{r4, pc}
 80066ea:	bf00      	nop
 80066ec:	080077d0 	.word	0x080077d0
 80066f0:	080077e1 	.word	0x080077e1

080066f4 <__multiply>:
 80066f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066f8:	4617      	mov	r7, r2
 80066fa:	690a      	ldr	r2, [r1, #16]
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	429a      	cmp	r2, r3
 8006700:	bfa8      	it	ge
 8006702:	463b      	movge	r3, r7
 8006704:	4689      	mov	r9, r1
 8006706:	bfa4      	itt	ge
 8006708:	460f      	movge	r7, r1
 800670a:	4699      	movge	r9, r3
 800670c:	693d      	ldr	r5, [r7, #16]
 800670e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	6879      	ldr	r1, [r7, #4]
 8006716:	eb05 060a 	add.w	r6, r5, sl
 800671a:	42b3      	cmp	r3, r6
 800671c:	b085      	sub	sp, #20
 800671e:	bfb8      	it	lt
 8006720:	3101      	addlt	r1, #1
 8006722:	f7ff fedd 	bl	80064e0 <_Balloc>
 8006726:	b930      	cbnz	r0, 8006736 <__multiply+0x42>
 8006728:	4602      	mov	r2, r0
 800672a:	4b41      	ldr	r3, [pc, #260]	@ (8006830 <__multiply+0x13c>)
 800672c:	4841      	ldr	r0, [pc, #260]	@ (8006834 <__multiply+0x140>)
 800672e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006732:	f000 fc8b 	bl	800704c <__assert_func>
 8006736:	f100 0414 	add.w	r4, r0, #20
 800673a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800673e:	4623      	mov	r3, r4
 8006740:	2200      	movs	r2, #0
 8006742:	4573      	cmp	r3, lr
 8006744:	d320      	bcc.n	8006788 <__multiply+0x94>
 8006746:	f107 0814 	add.w	r8, r7, #20
 800674a:	f109 0114 	add.w	r1, r9, #20
 800674e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006752:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006756:	9302      	str	r3, [sp, #8]
 8006758:	1beb      	subs	r3, r5, r7
 800675a:	3b15      	subs	r3, #21
 800675c:	f023 0303 	bic.w	r3, r3, #3
 8006760:	3304      	adds	r3, #4
 8006762:	3715      	adds	r7, #21
 8006764:	42bd      	cmp	r5, r7
 8006766:	bf38      	it	cc
 8006768:	2304      	movcc	r3, #4
 800676a:	9301      	str	r3, [sp, #4]
 800676c:	9b02      	ldr	r3, [sp, #8]
 800676e:	9103      	str	r1, [sp, #12]
 8006770:	428b      	cmp	r3, r1
 8006772:	d80c      	bhi.n	800678e <__multiply+0x9a>
 8006774:	2e00      	cmp	r6, #0
 8006776:	dd03      	ble.n	8006780 <__multiply+0x8c>
 8006778:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800677c:	2b00      	cmp	r3, #0
 800677e:	d055      	beq.n	800682c <__multiply+0x138>
 8006780:	6106      	str	r6, [r0, #16]
 8006782:	b005      	add	sp, #20
 8006784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006788:	f843 2b04 	str.w	r2, [r3], #4
 800678c:	e7d9      	b.n	8006742 <__multiply+0x4e>
 800678e:	f8b1 a000 	ldrh.w	sl, [r1]
 8006792:	f1ba 0f00 	cmp.w	sl, #0
 8006796:	d01f      	beq.n	80067d8 <__multiply+0xe4>
 8006798:	46c4      	mov	ip, r8
 800679a:	46a1      	mov	r9, r4
 800679c:	2700      	movs	r7, #0
 800679e:	f85c 2b04 	ldr.w	r2, [ip], #4
 80067a2:	f8d9 3000 	ldr.w	r3, [r9]
 80067a6:	fa1f fb82 	uxth.w	fp, r2
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	fb0a 330b 	mla	r3, sl, fp, r3
 80067b0:	443b      	add	r3, r7
 80067b2:	f8d9 7000 	ldr.w	r7, [r9]
 80067b6:	0c12      	lsrs	r2, r2, #16
 80067b8:	0c3f      	lsrs	r7, r7, #16
 80067ba:	fb0a 7202 	mla	r2, sl, r2, r7
 80067be:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80067c2:	b29b      	uxth	r3, r3
 80067c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80067c8:	4565      	cmp	r5, ip
 80067ca:	f849 3b04 	str.w	r3, [r9], #4
 80067ce:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80067d2:	d8e4      	bhi.n	800679e <__multiply+0xaa>
 80067d4:	9b01      	ldr	r3, [sp, #4]
 80067d6:	50e7      	str	r7, [r4, r3]
 80067d8:	9b03      	ldr	r3, [sp, #12]
 80067da:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80067de:	3104      	adds	r1, #4
 80067e0:	f1b9 0f00 	cmp.w	r9, #0
 80067e4:	d020      	beq.n	8006828 <__multiply+0x134>
 80067e6:	6823      	ldr	r3, [r4, #0]
 80067e8:	4647      	mov	r7, r8
 80067ea:	46a4      	mov	ip, r4
 80067ec:	f04f 0a00 	mov.w	sl, #0
 80067f0:	f8b7 b000 	ldrh.w	fp, [r7]
 80067f4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80067f8:	fb09 220b 	mla	r2, r9, fp, r2
 80067fc:	4452      	add	r2, sl
 80067fe:	b29b      	uxth	r3, r3
 8006800:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006804:	f84c 3b04 	str.w	r3, [ip], #4
 8006808:	f857 3b04 	ldr.w	r3, [r7], #4
 800680c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006810:	f8bc 3000 	ldrh.w	r3, [ip]
 8006814:	fb09 330a 	mla	r3, r9, sl, r3
 8006818:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800681c:	42bd      	cmp	r5, r7
 800681e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006822:	d8e5      	bhi.n	80067f0 <__multiply+0xfc>
 8006824:	9a01      	ldr	r2, [sp, #4]
 8006826:	50a3      	str	r3, [r4, r2]
 8006828:	3404      	adds	r4, #4
 800682a:	e79f      	b.n	800676c <__multiply+0x78>
 800682c:	3e01      	subs	r6, #1
 800682e:	e7a1      	b.n	8006774 <__multiply+0x80>
 8006830:	080077d0 	.word	0x080077d0
 8006834:	080077e1 	.word	0x080077e1

08006838 <__pow5mult>:
 8006838:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800683c:	4615      	mov	r5, r2
 800683e:	f012 0203 	ands.w	r2, r2, #3
 8006842:	4607      	mov	r7, r0
 8006844:	460e      	mov	r6, r1
 8006846:	d007      	beq.n	8006858 <__pow5mult+0x20>
 8006848:	4c25      	ldr	r4, [pc, #148]	@ (80068e0 <__pow5mult+0xa8>)
 800684a:	3a01      	subs	r2, #1
 800684c:	2300      	movs	r3, #0
 800684e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006852:	f7ff fea7 	bl	80065a4 <__multadd>
 8006856:	4606      	mov	r6, r0
 8006858:	10ad      	asrs	r5, r5, #2
 800685a:	d03d      	beq.n	80068d8 <__pow5mult+0xa0>
 800685c:	69fc      	ldr	r4, [r7, #28]
 800685e:	b97c      	cbnz	r4, 8006880 <__pow5mult+0x48>
 8006860:	2010      	movs	r0, #16
 8006862:	f7ff fd87 	bl	8006374 <malloc>
 8006866:	4602      	mov	r2, r0
 8006868:	61f8      	str	r0, [r7, #28]
 800686a:	b928      	cbnz	r0, 8006878 <__pow5mult+0x40>
 800686c:	4b1d      	ldr	r3, [pc, #116]	@ (80068e4 <__pow5mult+0xac>)
 800686e:	481e      	ldr	r0, [pc, #120]	@ (80068e8 <__pow5mult+0xb0>)
 8006870:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006874:	f000 fbea 	bl	800704c <__assert_func>
 8006878:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800687c:	6004      	str	r4, [r0, #0]
 800687e:	60c4      	str	r4, [r0, #12]
 8006880:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006884:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006888:	b94c      	cbnz	r4, 800689e <__pow5mult+0x66>
 800688a:	f240 2171 	movw	r1, #625	@ 0x271
 800688e:	4638      	mov	r0, r7
 8006890:	f7ff ff1a 	bl	80066c8 <__i2b>
 8006894:	2300      	movs	r3, #0
 8006896:	f8c8 0008 	str.w	r0, [r8, #8]
 800689a:	4604      	mov	r4, r0
 800689c:	6003      	str	r3, [r0, #0]
 800689e:	f04f 0900 	mov.w	r9, #0
 80068a2:	07eb      	lsls	r3, r5, #31
 80068a4:	d50a      	bpl.n	80068bc <__pow5mult+0x84>
 80068a6:	4631      	mov	r1, r6
 80068a8:	4622      	mov	r2, r4
 80068aa:	4638      	mov	r0, r7
 80068ac:	f7ff ff22 	bl	80066f4 <__multiply>
 80068b0:	4631      	mov	r1, r6
 80068b2:	4680      	mov	r8, r0
 80068b4:	4638      	mov	r0, r7
 80068b6:	f7ff fe53 	bl	8006560 <_Bfree>
 80068ba:	4646      	mov	r6, r8
 80068bc:	106d      	asrs	r5, r5, #1
 80068be:	d00b      	beq.n	80068d8 <__pow5mult+0xa0>
 80068c0:	6820      	ldr	r0, [r4, #0]
 80068c2:	b938      	cbnz	r0, 80068d4 <__pow5mult+0x9c>
 80068c4:	4622      	mov	r2, r4
 80068c6:	4621      	mov	r1, r4
 80068c8:	4638      	mov	r0, r7
 80068ca:	f7ff ff13 	bl	80066f4 <__multiply>
 80068ce:	6020      	str	r0, [r4, #0]
 80068d0:	f8c0 9000 	str.w	r9, [r0]
 80068d4:	4604      	mov	r4, r0
 80068d6:	e7e4      	b.n	80068a2 <__pow5mult+0x6a>
 80068d8:	4630      	mov	r0, r6
 80068da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068de:	bf00      	nop
 80068e0:	08007894 	.word	0x08007894
 80068e4:	08007761 	.word	0x08007761
 80068e8:	080077e1 	.word	0x080077e1

080068ec <__lshift>:
 80068ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068f0:	460c      	mov	r4, r1
 80068f2:	6849      	ldr	r1, [r1, #4]
 80068f4:	6923      	ldr	r3, [r4, #16]
 80068f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80068fa:	68a3      	ldr	r3, [r4, #8]
 80068fc:	4607      	mov	r7, r0
 80068fe:	4691      	mov	r9, r2
 8006900:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006904:	f108 0601 	add.w	r6, r8, #1
 8006908:	42b3      	cmp	r3, r6
 800690a:	db0b      	blt.n	8006924 <__lshift+0x38>
 800690c:	4638      	mov	r0, r7
 800690e:	f7ff fde7 	bl	80064e0 <_Balloc>
 8006912:	4605      	mov	r5, r0
 8006914:	b948      	cbnz	r0, 800692a <__lshift+0x3e>
 8006916:	4602      	mov	r2, r0
 8006918:	4b28      	ldr	r3, [pc, #160]	@ (80069bc <__lshift+0xd0>)
 800691a:	4829      	ldr	r0, [pc, #164]	@ (80069c0 <__lshift+0xd4>)
 800691c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006920:	f000 fb94 	bl	800704c <__assert_func>
 8006924:	3101      	adds	r1, #1
 8006926:	005b      	lsls	r3, r3, #1
 8006928:	e7ee      	b.n	8006908 <__lshift+0x1c>
 800692a:	2300      	movs	r3, #0
 800692c:	f100 0114 	add.w	r1, r0, #20
 8006930:	f100 0210 	add.w	r2, r0, #16
 8006934:	4618      	mov	r0, r3
 8006936:	4553      	cmp	r3, sl
 8006938:	db33      	blt.n	80069a2 <__lshift+0xb6>
 800693a:	6920      	ldr	r0, [r4, #16]
 800693c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006940:	f104 0314 	add.w	r3, r4, #20
 8006944:	f019 091f 	ands.w	r9, r9, #31
 8006948:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800694c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006950:	d02b      	beq.n	80069aa <__lshift+0xbe>
 8006952:	f1c9 0e20 	rsb	lr, r9, #32
 8006956:	468a      	mov	sl, r1
 8006958:	2200      	movs	r2, #0
 800695a:	6818      	ldr	r0, [r3, #0]
 800695c:	fa00 f009 	lsl.w	r0, r0, r9
 8006960:	4310      	orrs	r0, r2
 8006962:	f84a 0b04 	str.w	r0, [sl], #4
 8006966:	f853 2b04 	ldr.w	r2, [r3], #4
 800696a:	459c      	cmp	ip, r3
 800696c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006970:	d8f3      	bhi.n	800695a <__lshift+0x6e>
 8006972:	ebac 0304 	sub.w	r3, ip, r4
 8006976:	3b15      	subs	r3, #21
 8006978:	f023 0303 	bic.w	r3, r3, #3
 800697c:	3304      	adds	r3, #4
 800697e:	f104 0015 	add.w	r0, r4, #21
 8006982:	4560      	cmp	r0, ip
 8006984:	bf88      	it	hi
 8006986:	2304      	movhi	r3, #4
 8006988:	50ca      	str	r2, [r1, r3]
 800698a:	b10a      	cbz	r2, 8006990 <__lshift+0xa4>
 800698c:	f108 0602 	add.w	r6, r8, #2
 8006990:	3e01      	subs	r6, #1
 8006992:	4638      	mov	r0, r7
 8006994:	612e      	str	r6, [r5, #16]
 8006996:	4621      	mov	r1, r4
 8006998:	f7ff fde2 	bl	8006560 <_Bfree>
 800699c:	4628      	mov	r0, r5
 800699e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80069a6:	3301      	adds	r3, #1
 80069a8:	e7c5      	b.n	8006936 <__lshift+0x4a>
 80069aa:	3904      	subs	r1, #4
 80069ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80069b0:	f841 2f04 	str.w	r2, [r1, #4]!
 80069b4:	459c      	cmp	ip, r3
 80069b6:	d8f9      	bhi.n	80069ac <__lshift+0xc0>
 80069b8:	e7ea      	b.n	8006990 <__lshift+0xa4>
 80069ba:	bf00      	nop
 80069bc:	080077d0 	.word	0x080077d0
 80069c0:	080077e1 	.word	0x080077e1

080069c4 <__mcmp>:
 80069c4:	690a      	ldr	r2, [r1, #16]
 80069c6:	4603      	mov	r3, r0
 80069c8:	6900      	ldr	r0, [r0, #16]
 80069ca:	1a80      	subs	r0, r0, r2
 80069cc:	b530      	push	{r4, r5, lr}
 80069ce:	d10e      	bne.n	80069ee <__mcmp+0x2a>
 80069d0:	3314      	adds	r3, #20
 80069d2:	3114      	adds	r1, #20
 80069d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80069d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80069dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80069e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80069e4:	4295      	cmp	r5, r2
 80069e6:	d003      	beq.n	80069f0 <__mcmp+0x2c>
 80069e8:	d205      	bcs.n	80069f6 <__mcmp+0x32>
 80069ea:	f04f 30ff 	mov.w	r0, #4294967295
 80069ee:	bd30      	pop	{r4, r5, pc}
 80069f0:	42a3      	cmp	r3, r4
 80069f2:	d3f3      	bcc.n	80069dc <__mcmp+0x18>
 80069f4:	e7fb      	b.n	80069ee <__mcmp+0x2a>
 80069f6:	2001      	movs	r0, #1
 80069f8:	e7f9      	b.n	80069ee <__mcmp+0x2a>
	...

080069fc <__mdiff>:
 80069fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a00:	4689      	mov	r9, r1
 8006a02:	4606      	mov	r6, r0
 8006a04:	4611      	mov	r1, r2
 8006a06:	4648      	mov	r0, r9
 8006a08:	4614      	mov	r4, r2
 8006a0a:	f7ff ffdb 	bl	80069c4 <__mcmp>
 8006a0e:	1e05      	subs	r5, r0, #0
 8006a10:	d112      	bne.n	8006a38 <__mdiff+0x3c>
 8006a12:	4629      	mov	r1, r5
 8006a14:	4630      	mov	r0, r6
 8006a16:	f7ff fd63 	bl	80064e0 <_Balloc>
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	b928      	cbnz	r0, 8006a2a <__mdiff+0x2e>
 8006a1e:	4b3f      	ldr	r3, [pc, #252]	@ (8006b1c <__mdiff+0x120>)
 8006a20:	f240 2137 	movw	r1, #567	@ 0x237
 8006a24:	483e      	ldr	r0, [pc, #248]	@ (8006b20 <__mdiff+0x124>)
 8006a26:	f000 fb11 	bl	800704c <__assert_func>
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006a30:	4610      	mov	r0, r2
 8006a32:	b003      	add	sp, #12
 8006a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a38:	bfbc      	itt	lt
 8006a3a:	464b      	movlt	r3, r9
 8006a3c:	46a1      	movlt	r9, r4
 8006a3e:	4630      	mov	r0, r6
 8006a40:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006a44:	bfba      	itte	lt
 8006a46:	461c      	movlt	r4, r3
 8006a48:	2501      	movlt	r5, #1
 8006a4a:	2500      	movge	r5, #0
 8006a4c:	f7ff fd48 	bl	80064e0 <_Balloc>
 8006a50:	4602      	mov	r2, r0
 8006a52:	b918      	cbnz	r0, 8006a5c <__mdiff+0x60>
 8006a54:	4b31      	ldr	r3, [pc, #196]	@ (8006b1c <__mdiff+0x120>)
 8006a56:	f240 2145 	movw	r1, #581	@ 0x245
 8006a5a:	e7e3      	b.n	8006a24 <__mdiff+0x28>
 8006a5c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006a60:	6926      	ldr	r6, [r4, #16]
 8006a62:	60c5      	str	r5, [r0, #12]
 8006a64:	f109 0310 	add.w	r3, r9, #16
 8006a68:	f109 0514 	add.w	r5, r9, #20
 8006a6c:	f104 0e14 	add.w	lr, r4, #20
 8006a70:	f100 0b14 	add.w	fp, r0, #20
 8006a74:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006a78:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006a7c:	9301      	str	r3, [sp, #4]
 8006a7e:	46d9      	mov	r9, fp
 8006a80:	f04f 0c00 	mov.w	ip, #0
 8006a84:	9b01      	ldr	r3, [sp, #4]
 8006a86:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006a8a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006a8e:	9301      	str	r3, [sp, #4]
 8006a90:	fa1f f38a 	uxth.w	r3, sl
 8006a94:	4619      	mov	r1, r3
 8006a96:	b283      	uxth	r3, r0
 8006a98:	1acb      	subs	r3, r1, r3
 8006a9a:	0c00      	lsrs	r0, r0, #16
 8006a9c:	4463      	add	r3, ip
 8006a9e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006aa2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006aa6:	b29b      	uxth	r3, r3
 8006aa8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006aac:	4576      	cmp	r6, lr
 8006aae:	f849 3b04 	str.w	r3, [r9], #4
 8006ab2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006ab6:	d8e5      	bhi.n	8006a84 <__mdiff+0x88>
 8006ab8:	1b33      	subs	r3, r6, r4
 8006aba:	3b15      	subs	r3, #21
 8006abc:	f023 0303 	bic.w	r3, r3, #3
 8006ac0:	3415      	adds	r4, #21
 8006ac2:	3304      	adds	r3, #4
 8006ac4:	42a6      	cmp	r6, r4
 8006ac6:	bf38      	it	cc
 8006ac8:	2304      	movcc	r3, #4
 8006aca:	441d      	add	r5, r3
 8006acc:	445b      	add	r3, fp
 8006ace:	461e      	mov	r6, r3
 8006ad0:	462c      	mov	r4, r5
 8006ad2:	4544      	cmp	r4, r8
 8006ad4:	d30e      	bcc.n	8006af4 <__mdiff+0xf8>
 8006ad6:	f108 0103 	add.w	r1, r8, #3
 8006ada:	1b49      	subs	r1, r1, r5
 8006adc:	f021 0103 	bic.w	r1, r1, #3
 8006ae0:	3d03      	subs	r5, #3
 8006ae2:	45a8      	cmp	r8, r5
 8006ae4:	bf38      	it	cc
 8006ae6:	2100      	movcc	r1, #0
 8006ae8:	440b      	add	r3, r1
 8006aea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006aee:	b191      	cbz	r1, 8006b16 <__mdiff+0x11a>
 8006af0:	6117      	str	r7, [r2, #16]
 8006af2:	e79d      	b.n	8006a30 <__mdiff+0x34>
 8006af4:	f854 1b04 	ldr.w	r1, [r4], #4
 8006af8:	46e6      	mov	lr, ip
 8006afa:	0c08      	lsrs	r0, r1, #16
 8006afc:	fa1c fc81 	uxtah	ip, ip, r1
 8006b00:	4471      	add	r1, lr
 8006b02:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006b06:	b289      	uxth	r1, r1
 8006b08:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006b0c:	f846 1b04 	str.w	r1, [r6], #4
 8006b10:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006b14:	e7dd      	b.n	8006ad2 <__mdiff+0xd6>
 8006b16:	3f01      	subs	r7, #1
 8006b18:	e7e7      	b.n	8006aea <__mdiff+0xee>
 8006b1a:	bf00      	nop
 8006b1c:	080077d0 	.word	0x080077d0
 8006b20:	080077e1 	.word	0x080077e1

08006b24 <__d2b>:
 8006b24:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006b28:	460f      	mov	r7, r1
 8006b2a:	2101      	movs	r1, #1
 8006b2c:	ec59 8b10 	vmov	r8, r9, d0
 8006b30:	4616      	mov	r6, r2
 8006b32:	f7ff fcd5 	bl	80064e0 <_Balloc>
 8006b36:	4604      	mov	r4, r0
 8006b38:	b930      	cbnz	r0, 8006b48 <__d2b+0x24>
 8006b3a:	4602      	mov	r2, r0
 8006b3c:	4b23      	ldr	r3, [pc, #140]	@ (8006bcc <__d2b+0xa8>)
 8006b3e:	4824      	ldr	r0, [pc, #144]	@ (8006bd0 <__d2b+0xac>)
 8006b40:	f240 310f 	movw	r1, #783	@ 0x30f
 8006b44:	f000 fa82 	bl	800704c <__assert_func>
 8006b48:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006b4c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006b50:	b10d      	cbz	r5, 8006b56 <__d2b+0x32>
 8006b52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006b56:	9301      	str	r3, [sp, #4]
 8006b58:	f1b8 0300 	subs.w	r3, r8, #0
 8006b5c:	d023      	beq.n	8006ba6 <__d2b+0x82>
 8006b5e:	4668      	mov	r0, sp
 8006b60:	9300      	str	r3, [sp, #0]
 8006b62:	f7ff fd84 	bl	800666e <__lo0bits>
 8006b66:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006b6a:	b1d0      	cbz	r0, 8006ba2 <__d2b+0x7e>
 8006b6c:	f1c0 0320 	rsb	r3, r0, #32
 8006b70:	fa02 f303 	lsl.w	r3, r2, r3
 8006b74:	430b      	orrs	r3, r1
 8006b76:	40c2      	lsrs	r2, r0
 8006b78:	6163      	str	r3, [r4, #20]
 8006b7a:	9201      	str	r2, [sp, #4]
 8006b7c:	9b01      	ldr	r3, [sp, #4]
 8006b7e:	61a3      	str	r3, [r4, #24]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	bf0c      	ite	eq
 8006b84:	2201      	moveq	r2, #1
 8006b86:	2202      	movne	r2, #2
 8006b88:	6122      	str	r2, [r4, #16]
 8006b8a:	b1a5      	cbz	r5, 8006bb6 <__d2b+0x92>
 8006b8c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006b90:	4405      	add	r5, r0
 8006b92:	603d      	str	r5, [r7, #0]
 8006b94:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006b98:	6030      	str	r0, [r6, #0]
 8006b9a:	4620      	mov	r0, r4
 8006b9c:	b003      	add	sp, #12
 8006b9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ba2:	6161      	str	r1, [r4, #20]
 8006ba4:	e7ea      	b.n	8006b7c <__d2b+0x58>
 8006ba6:	a801      	add	r0, sp, #4
 8006ba8:	f7ff fd61 	bl	800666e <__lo0bits>
 8006bac:	9b01      	ldr	r3, [sp, #4]
 8006bae:	6163      	str	r3, [r4, #20]
 8006bb0:	3020      	adds	r0, #32
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	e7e8      	b.n	8006b88 <__d2b+0x64>
 8006bb6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006bba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006bbe:	6038      	str	r0, [r7, #0]
 8006bc0:	6918      	ldr	r0, [r3, #16]
 8006bc2:	f7ff fd35 	bl	8006630 <__hi0bits>
 8006bc6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006bca:	e7e5      	b.n	8006b98 <__d2b+0x74>
 8006bcc:	080077d0 	.word	0x080077d0
 8006bd0:	080077e1 	.word	0x080077e1

08006bd4 <__ssputs_r>:
 8006bd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bd8:	688e      	ldr	r6, [r1, #8]
 8006bda:	461f      	mov	r7, r3
 8006bdc:	42be      	cmp	r6, r7
 8006bde:	680b      	ldr	r3, [r1, #0]
 8006be0:	4682      	mov	sl, r0
 8006be2:	460c      	mov	r4, r1
 8006be4:	4690      	mov	r8, r2
 8006be6:	d82d      	bhi.n	8006c44 <__ssputs_r+0x70>
 8006be8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006bec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006bf0:	d026      	beq.n	8006c40 <__ssputs_r+0x6c>
 8006bf2:	6965      	ldr	r5, [r4, #20]
 8006bf4:	6909      	ldr	r1, [r1, #16]
 8006bf6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006bfa:	eba3 0901 	sub.w	r9, r3, r1
 8006bfe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006c02:	1c7b      	adds	r3, r7, #1
 8006c04:	444b      	add	r3, r9
 8006c06:	106d      	asrs	r5, r5, #1
 8006c08:	429d      	cmp	r5, r3
 8006c0a:	bf38      	it	cc
 8006c0c:	461d      	movcc	r5, r3
 8006c0e:	0553      	lsls	r3, r2, #21
 8006c10:	d527      	bpl.n	8006c62 <__ssputs_r+0x8e>
 8006c12:	4629      	mov	r1, r5
 8006c14:	f7ff fbd8 	bl	80063c8 <_malloc_r>
 8006c18:	4606      	mov	r6, r0
 8006c1a:	b360      	cbz	r0, 8006c76 <__ssputs_r+0xa2>
 8006c1c:	6921      	ldr	r1, [r4, #16]
 8006c1e:	464a      	mov	r2, r9
 8006c20:	f000 fa06 	bl	8007030 <memcpy>
 8006c24:	89a3      	ldrh	r3, [r4, #12]
 8006c26:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006c2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c2e:	81a3      	strh	r3, [r4, #12]
 8006c30:	6126      	str	r6, [r4, #16]
 8006c32:	6165      	str	r5, [r4, #20]
 8006c34:	444e      	add	r6, r9
 8006c36:	eba5 0509 	sub.w	r5, r5, r9
 8006c3a:	6026      	str	r6, [r4, #0]
 8006c3c:	60a5      	str	r5, [r4, #8]
 8006c3e:	463e      	mov	r6, r7
 8006c40:	42be      	cmp	r6, r7
 8006c42:	d900      	bls.n	8006c46 <__ssputs_r+0x72>
 8006c44:	463e      	mov	r6, r7
 8006c46:	6820      	ldr	r0, [r4, #0]
 8006c48:	4632      	mov	r2, r6
 8006c4a:	4641      	mov	r1, r8
 8006c4c:	f000 f9c6 	bl	8006fdc <memmove>
 8006c50:	68a3      	ldr	r3, [r4, #8]
 8006c52:	1b9b      	subs	r3, r3, r6
 8006c54:	60a3      	str	r3, [r4, #8]
 8006c56:	6823      	ldr	r3, [r4, #0]
 8006c58:	4433      	add	r3, r6
 8006c5a:	6023      	str	r3, [r4, #0]
 8006c5c:	2000      	movs	r0, #0
 8006c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c62:	462a      	mov	r2, r5
 8006c64:	f000 fa36 	bl	80070d4 <_realloc_r>
 8006c68:	4606      	mov	r6, r0
 8006c6a:	2800      	cmp	r0, #0
 8006c6c:	d1e0      	bne.n	8006c30 <__ssputs_r+0x5c>
 8006c6e:	6921      	ldr	r1, [r4, #16]
 8006c70:	4650      	mov	r0, sl
 8006c72:	f7ff fb35 	bl	80062e0 <_free_r>
 8006c76:	230c      	movs	r3, #12
 8006c78:	f8ca 3000 	str.w	r3, [sl]
 8006c7c:	89a3      	ldrh	r3, [r4, #12]
 8006c7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c82:	81a3      	strh	r3, [r4, #12]
 8006c84:	f04f 30ff 	mov.w	r0, #4294967295
 8006c88:	e7e9      	b.n	8006c5e <__ssputs_r+0x8a>
	...

08006c8c <_svfiprintf_r>:
 8006c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c90:	4698      	mov	r8, r3
 8006c92:	898b      	ldrh	r3, [r1, #12]
 8006c94:	061b      	lsls	r3, r3, #24
 8006c96:	b09d      	sub	sp, #116	@ 0x74
 8006c98:	4607      	mov	r7, r0
 8006c9a:	460d      	mov	r5, r1
 8006c9c:	4614      	mov	r4, r2
 8006c9e:	d510      	bpl.n	8006cc2 <_svfiprintf_r+0x36>
 8006ca0:	690b      	ldr	r3, [r1, #16]
 8006ca2:	b973      	cbnz	r3, 8006cc2 <_svfiprintf_r+0x36>
 8006ca4:	2140      	movs	r1, #64	@ 0x40
 8006ca6:	f7ff fb8f 	bl	80063c8 <_malloc_r>
 8006caa:	6028      	str	r0, [r5, #0]
 8006cac:	6128      	str	r0, [r5, #16]
 8006cae:	b930      	cbnz	r0, 8006cbe <_svfiprintf_r+0x32>
 8006cb0:	230c      	movs	r3, #12
 8006cb2:	603b      	str	r3, [r7, #0]
 8006cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8006cb8:	b01d      	add	sp, #116	@ 0x74
 8006cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cbe:	2340      	movs	r3, #64	@ 0x40
 8006cc0:	616b      	str	r3, [r5, #20]
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006cc6:	2320      	movs	r3, #32
 8006cc8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006ccc:	f8cd 800c 	str.w	r8, [sp, #12]
 8006cd0:	2330      	movs	r3, #48	@ 0x30
 8006cd2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006e70 <_svfiprintf_r+0x1e4>
 8006cd6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006cda:	f04f 0901 	mov.w	r9, #1
 8006cde:	4623      	mov	r3, r4
 8006ce0:	469a      	mov	sl, r3
 8006ce2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ce6:	b10a      	cbz	r2, 8006cec <_svfiprintf_r+0x60>
 8006ce8:	2a25      	cmp	r2, #37	@ 0x25
 8006cea:	d1f9      	bne.n	8006ce0 <_svfiprintf_r+0x54>
 8006cec:	ebba 0b04 	subs.w	fp, sl, r4
 8006cf0:	d00b      	beq.n	8006d0a <_svfiprintf_r+0x7e>
 8006cf2:	465b      	mov	r3, fp
 8006cf4:	4622      	mov	r2, r4
 8006cf6:	4629      	mov	r1, r5
 8006cf8:	4638      	mov	r0, r7
 8006cfa:	f7ff ff6b 	bl	8006bd4 <__ssputs_r>
 8006cfe:	3001      	adds	r0, #1
 8006d00:	f000 80a7 	beq.w	8006e52 <_svfiprintf_r+0x1c6>
 8006d04:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d06:	445a      	add	r2, fp
 8006d08:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d0a:	f89a 3000 	ldrb.w	r3, [sl]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	f000 809f 	beq.w	8006e52 <_svfiprintf_r+0x1c6>
 8006d14:	2300      	movs	r3, #0
 8006d16:	f04f 32ff 	mov.w	r2, #4294967295
 8006d1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006d1e:	f10a 0a01 	add.w	sl, sl, #1
 8006d22:	9304      	str	r3, [sp, #16]
 8006d24:	9307      	str	r3, [sp, #28]
 8006d26:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006d2a:	931a      	str	r3, [sp, #104]	@ 0x68
 8006d2c:	4654      	mov	r4, sl
 8006d2e:	2205      	movs	r2, #5
 8006d30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d34:	484e      	ldr	r0, [pc, #312]	@ (8006e70 <_svfiprintf_r+0x1e4>)
 8006d36:	f7f9 fa53 	bl	80001e0 <memchr>
 8006d3a:	9a04      	ldr	r2, [sp, #16]
 8006d3c:	b9d8      	cbnz	r0, 8006d76 <_svfiprintf_r+0xea>
 8006d3e:	06d0      	lsls	r0, r2, #27
 8006d40:	bf44      	itt	mi
 8006d42:	2320      	movmi	r3, #32
 8006d44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006d48:	0711      	lsls	r1, r2, #28
 8006d4a:	bf44      	itt	mi
 8006d4c:	232b      	movmi	r3, #43	@ 0x2b
 8006d4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006d52:	f89a 3000 	ldrb.w	r3, [sl]
 8006d56:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d58:	d015      	beq.n	8006d86 <_svfiprintf_r+0xfa>
 8006d5a:	9a07      	ldr	r2, [sp, #28]
 8006d5c:	4654      	mov	r4, sl
 8006d5e:	2000      	movs	r0, #0
 8006d60:	f04f 0c0a 	mov.w	ip, #10
 8006d64:	4621      	mov	r1, r4
 8006d66:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006d6a:	3b30      	subs	r3, #48	@ 0x30
 8006d6c:	2b09      	cmp	r3, #9
 8006d6e:	d94b      	bls.n	8006e08 <_svfiprintf_r+0x17c>
 8006d70:	b1b0      	cbz	r0, 8006da0 <_svfiprintf_r+0x114>
 8006d72:	9207      	str	r2, [sp, #28]
 8006d74:	e014      	b.n	8006da0 <_svfiprintf_r+0x114>
 8006d76:	eba0 0308 	sub.w	r3, r0, r8
 8006d7a:	fa09 f303 	lsl.w	r3, r9, r3
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	9304      	str	r3, [sp, #16]
 8006d82:	46a2      	mov	sl, r4
 8006d84:	e7d2      	b.n	8006d2c <_svfiprintf_r+0xa0>
 8006d86:	9b03      	ldr	r3, [sp, #12]
 8006d88:	1d19      	adds	r1, r3, #4
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	9103      	str	r1, [sp, #12]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	bfbb      	ittet	lt
 8006d92:	425b      	neglt	r3, r3
 8006d94:	f042 0202 	orrlt.w	r2, r2, #2
 8006d98:	9307      	strge	r3, [sp, #28]
 8006d9a:	9307      	strlt	r3, [sp, #28]
 8006d9c:	bfb8      	it	lt
 8006d9e:	9204      	strlt	r2, [sp, #16]
 8006da0:	7823      	ldrb	r3, [r4, #0]
 8006da2:	2b2e      	cmp	r3, #46	@ 0x2e
 8006da4:	d10a      	bne.n	8006dbc <_svfiprintf_r+0x130>
 8006da6:	7863      	ldrb	r3, [r4, #1]
 8006da8:	2b2a      	cmp	r3, #42	@ 0x2a
 8006daa:	d132      	bne.n	8006e12 <_svfiprintf_r+0x186>
 8006dac:	9b03      	ldr	r3, [sp, #12]
 8006dae:	1d1a      	adds	r2, r3, #4
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	9203      	str	r2, [sp, #12]
 8006db4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006db8:	3402      	adds	r4, #2
 8006dba:	9305      	str	r3, [sp, #20]
 8006dbc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006e80 <_svfiprintf_r+0x1f4>
 8006dc0:	7821      	ldrb	r1, [r4, #0]
 8006dc2:	2203      	movs	r2, #3
 8006dc4:	4650      	mov	r0, sl
 8006dc6:	f7f9 fa0b 	bl	80001e0 <memchr>
 8006dca:	b138      	cbz	r0, 8006ddc <_svfiprintf_r+0x150>
 8006dcc:	9b04      	ldr	r3, [sp, #16]
 8006dce:	eba0 000a 	sub.w	r0, r0, sl
 8006dd2:	2240      	movs	r2, #64	@ 0x40
 8006dd4:	4082      	lsls	r2, r0
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	3401      	adds	r4, #1
 8006dda:	9304      	str	r3, [sp, #16]
 8006ddc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006de0:	4824      	ldr	r0, [pc, #144]	@ (8006e74 <_svfiprintf_r+0x1e8>)
 8006de2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006de6:	2206      	movs	r2, #6
 8006de8:	f7f9 f9fa 	bl	80001e0 <memchr>
 8006dec:	2800      	cmp	r0, #0
 8006dee:	d036      	beq.n	8006e5e <_svfiprintf_r+0x1d2>
 8006df0:	4b21      	ldr	r3, [pc, #132]	@ (8006e78 <_svfiprintf_r+0x1ec>)
 8006df2:	bb1b      	cbnz	r3, 8006e3c <_svfiprintf_r+0x1b0>
 8006df4:	9b03      	ldr	r3, [sp, #12]
 8006df6:	3307      	adds	r3, #7
 8006df8:	f023 0307 	bic.w	r3, r3, #7
 8006dfc:	3308      	adds	r3, #8
 8006dfe:	9303      	str	r3, [sp, #12]
 8006e00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e02:	4433      	add	r3, r6
 8006e04:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e06:	e76a      	b.n	8006cde <_svfiprintf_r+0x52>
 8006e08:	fb0c 3202 	mla	r2, ip, r2, r3
 8006e0c:	460c      	mov	r4, r1
 8006e0e:	2001      	movs	r0, #1
 8006e10:	e7a8      	b.n	8006d64 <_svfiprintf_r+0xd8>
 8006e12:	2300      	movs	r3, #0
 8006e14:	3401      	adds	r4, #1
 8006e16:	9305      	str	r3, [sp, #20]
 8006e18:	4619      	mov	r1, r3
 8006e1a:	f04f 0c0a 	mov.w	ip, #10
 8006e1e:	4620      	mov	r0, r4
 8006e20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006e24:	3a30      	subs	r2, #48	@ 0x30
 8006e26:	2a09      	cmp	r2, #9
 8006e28:	d903      	bls.n	8006e32 <_svfiprintf_r+0x1a6>
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d0c6      	beq.n	8006dbc <_svfiprintf_r+0x130>
 8006e2e:	9105      	str	r1, [sp, #20]
 8006e30:	e7c4      	b.n	8006dbc <_svfiprintf_r+0x130>
 8006e32:	fb0c 2101 	mla	r1, ip, r1, r2
 8006e36:	4604      	mov	r4, r0
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e7f0      	b.n	8006e1e <_svfiprintf_r+0x192>
 8006e3c:	ab03      	add	r3, sp, #12
 8006e3e:	9300      	str	r3, [sp, #0]
 8006e40:	462a      	mov	r2, r5
 8006e42:	4b0e      	ldr	r3, [pc, #56]	@ (8006e7c <_svfiprintf_r+0x1f0>)
 8006e44:	a904      	add	r1, sp, #16
 8006e46:	4638      	mov	r0, r7
 8006e48:	f7fd fe92 	bl	8004b70 <_printf_float>
 8006e4c:	1c42      	adds	r2, r0, #1
 8006e4e:	4606      	mov	r6, r0
 8006e50:	d1d6      	bne.n	8006e00 <_svfiprintf_r+0x174>
 8006e52:	89ab      	ldrh	r3, [r5, #12]
 8006e54:	065b      	lsls	r3, r3, #25
 8006e56:	f53f af2d 	bmi.w	8006cb4 <_svfiprintf_r+0x28>
 8006e5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e5c:	e72c      	b.n	8006cb8 <_svfiprintf_r+0x2c>
 8006e5e:	ab03      	add	r3, sp, #12
 8006e60:	9300      	str	r3, [sp, #0]
 8006e62:	462a      	mov	r2, r5
 8006e64:	4b05      	ldr	r3, [pc, #20]	@ (8006e7c <_svfiprintf_r+0x1f0>)
 8006e66:	a904      	add	r1, sp, #16
 8006e68:	4638      	mov	r0, r7
 8006e6a:	f7fe f919 	bl	80050a0 <_printf_i>
 8006e6e:	e7ed      	b.n	8006e4c <_svfiprintf_r+0x1c0>
 8006e70:	0800783a 	.word	0x0800783a
 8006e74:	08007844 	.word	0x08007844
 8006e78:	08004b71 	.word	0x08004b71
 8006e7c:	08006bd5 	.word	0x08006bd5
 8006e80:	08007840 	.word	0x08007840

08006e84 <__sflush_r>:
 8006e84:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006e88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e8c:	0716      	lsls	r6, r2, #28
 8006e8e:	4605      	mov	r5, r0
 8006e90:	460c      	mov	r4, r1
 8006e92:	d454      	bmi.n	8006f3e <__sflush_r+0xba>
 8006e94:	684b      	ldr	r3, [r1, #4]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	dc02      	bgt.n	8006ea0 <__sflush_r+0x1c>
 8006e9a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	dd48      	ble.n	8006f32 <__sflush_r+0xae>
 8006ea0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006ea2:	2e00      	cmp	r6, #0
 8006ea4:	d045      	beq.n	8006f32 <__sflush_r+0xae>
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006eac:	682f      	ldr	r7, [r5, #0]
 8006eae:	6a21      	ldr	r1, [r4, #32]
 8006eb0:	602b      	str	r3, [r5, #0]
 8006eb2:	d030      	beq.n	8006f16 <__sflush_r+0x92>
 8006eb4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006eb6:	89a3      	ldrh	r3, [r4, #12]
 8006eb8:	0759      	lsls	r1, r3, #29
 8006eba:	d505      	bpl.n	8006ec8 <__sflush_r+0x44>
 8006ebc:	6863      	ldr	r3, [r4, #4]
 8006ebe:	1ad2      	subs	r2, r2, r3
 8006ec0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006ec2:	b10b      	cbz	r3, 8006ec8 <__sflush_r+0x44>
 8006ec4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006ec6:	1ad2      	subs	r2, r2, r3
 8006ec8:	2300      	movs	r3, #0
 8006eca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006ecc:	6a21      	ldr	r1, [r4, #32]
 8006ece:	4628      	mov	r0, r5
 8006ed0:	47b0      	blx	r6
 8006ed2:	1c43      	adds	r3, r0, #1
 8006ed4:	89a3      	ldrh	r3, [r4, #12]
 8006ed6:	d106      	bne.n	8006ee6 <__sflush_r+0x62>
 8006ed8:	6829      	ldr	r1, [r5, #0]
 8006eda:	291d      	cmp	r1, #29
 8006edc:	d82b      	bhi.n	8006f36 <__sflush_r+0xb2>
 8006ede:	4a2a      	ldr	r2, [pc, #168]	@ (8006f88 <__sflush_r+0x104>)
 8006ee0:	40ca      	lsrs	r2, r1
 8006ee2:	07d6      	lsls	r6, r2, #31
 8006ee4:	d527      	bpl.n	8006f36 <__sflush_r+0xb2>
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	6062      	str	r2, [r4, #4]
 8006eea:	04d9      	lsls	r1, r3, #19
 8006eec:	6922      	ldr	r2, [r4, #16]
 8006eee:	6022      	str	r2, [r4, #0]
 8006ef0:	d504      	bpl.n	8006efc <__sflush_r+0x78>
 8006ef2:	1c42      	adds	r2, r0, #1
 8006ef4:	d101      	bne.n	8006efa <__sflush_r+0x76>
 8006ef6:	682b      	ldr	r3, [r5, #0]
 8006ef8:	b903      	cbnz	r3, 8006efc <__sflush_r+0x78>
 8006efa:	6560      	str	r0, [r4, #84]	@ 0x54
 8006efc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006efe:	602f      	str	r7, [r5, #0]
 8006f00:	b1b9      	cbz	r1, 8006f32 <__sflush_r+0xae>
 8006f02:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006f06:	4299      	cmp	r1, r3
 8006f08:	d002      	beq.n	8006f10 <__sflush_r+0x8c>
 8006f0a:	4628      	mov	r0, r5
 8006f0c:	f7ff f9e8 	bl	80062e0 <_free_r>
 8006f10:	2300      	movs	r3, #0
 8006f12:	6363      	str	r3, [r4, #52]	@ 0x34
 8006f14:	e00d      	b.n	8006f32 <__sflush_r+0xae>
 8006f16:	2301      	movs	r3, #1
 8006f18:	4628      	mov	r0, r5
 8006f1a:	47b0      	blx	r6
 8006f1c:	4602      	mov	r2, r0
 8006f1e:	1c50      	adds	r0, r2, #1
 8006f20:	d1c9      	bne.n	8006eb6 <__sflush_r+0x32>
 8006f22:	682b      	ldr	r3, [r5, #0]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d0c6      	beq.n	8006eb6 <__sflush_r+0x32>
 8006f28:	2b1d      	cmp	r3, #29
 8006f2a:	d001      	beq.n	8006f30 <__sflush_r+0xac>
 8006f2c:	2b16      	cmp	r3, #22
 8006f2e:	d11e      	bne.n	8006f6e <__sflush_r+0xea>
 8006f30:	602f      	str	r7, [r5, #0]
 8006f32:	2000      	movs	r0, #0
 8006f34:	e022      	b.n	8006f7c <__sflush_r+0xf8>
 8006f36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f3a:	b21b      	sxth	r3, r3
 8006f3c:	e01b      	b.n	8006f76 <__sflush_r+0xf2>
 8006f3e:	690f      	ldr	r7, [r1, #16]
 8006f40:	2f00      	cmp	r7, #0
 8006f42:	d0f6      	beq.n	8006f32 <__sflush_r+0xae>
 8006f44:	0793      	lsls	r3, r2, #30
 8006f46:	680e      	ldr	r6, [r1, #0]
 8006f48:	bf08      	it	eq
 8006f4a:	694b      	ldreq	r3, [r1, #20]
 8006f4c:	600f      	str	r7, [r1, #0]
 8006f4e:	bf18      	it	ne
 8006f50:	2300      	movne	r3, #0
 8006f52:	eba6 0807 	sub.w	r8, r6, r7
 8006f56:	608b      	str	r3, [r1, #8]
 8006f58:	f1b8 0f00 	cmp.w	r8, #0
 8006f5c:	dde9      	ble.n	8006f32 <__sflush_r+0xae>
 8006f5e:	6a21      	ldr	r1, [r4, #32]
 8006f60:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006f62:	4643      	mov	r3, r8
 8006f64:	463a      	mov	r2, r7
 8006f66:	4628      	mov	r0, r5
 8006f68:	47b0      	blx	r6
 8006f6a:	2800      	cmp	r0, #0
 8006f6c:	dc08      	bgt.n	8006f80 <__sflush_r+0xfc>
 8006f6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f76:	81a3      	strh	r3, [r4, #12]
 8006f78:	f04f 30ff 	mov.w	r0, #4294967295
 8006f7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f80:	4407      	add	r7, r0
 8006f82:	eba8 0800 	sub.w	r8, r8, r0
 8006f86:	e7e7      	b.n	8006f58 <__sflush_r+0xd4>
 8006f88:	20400001 	.word	0x20400001

08006f8c <_fflush_r>:
 8006f8c:	b538      	push	{r3, r4, r5, lr}
 8006f8e:	690b      	ldr	r3, [r1, #16]
 8006f90:	4605      	mov	r5, r0
 8006f92:	460c      	mov	r4, r1
 8006f94:	b913      	cbnz	r3, 8006f9c <_fflush_r+0x10>
 8006f96:	2500      	movs	r5, #0
 8006f98:	4628      	mov	r0, r5
 8006f9a:	bd38      	pop	{r3, r4, r5, pc}
 8006f9c:	b118      	cbz	r0, 8006fa6 <_fflush_r+0x1a>
 8006f9e:	6a03      	ldr	r3, [r0, #32]
 8006fa0:	b90b      	cbnz	r3, 8006fa6 <_fflush_r+0x1a>
 8006fa2:	f7fe fa27 	bl	80053f4 <__sinit>
 8006fa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d0f3      	beq.n	8006f96 <_fflush_r+0xa>
 8006fae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006fb0:	07d0      	lsls	r0, r2, #31
 8006fb2:	d404      	bmi.n	8006fbe <_fflush_r+0x32>
 8006fb4:	0599      	lsls	r1, r3, #22
 8006fb6:	d402      	bmi.n	8006fbe <_fflush_r+0x32>
 8006fb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006fba:	f7fe fb34 	bl	8005626 <__retarget_lock_acquire_recursive>
 8006fbe:	4628      	mov	r0, r5
 8006fc0:	4621      	mov	r1, r4
 8006fc2:	f7ff ff5f 	bl	8006e84 <__sflush_r>
 8006fc6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006fc8:	07da      	lsls	r2, r3, #31
 8006fca:	4605      	mov	r5, r0
 8006fcc:	d4e4      	bmi.n	8006f98 <_fflush_r+0xc>
 8006fce:	89a3      	ldrh	r3, [r4, #12]
 8006fd0:	059b      	lsls	r3, r3, #22
 8006fd2:	d4e1      	bmi.n	8006f98 <_fflush_r+0xc>
 8006fd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006fd6:	f7fe fb27 	bl	8005628 <__retarget_lock_release_recursive>
 8006fda:	e7dd      	b.n	8006f98 <_fflush_r+0xc>

08006fdc <memmove>:
 8006fdc:	4288      	cmp	r0, r1
 8006fde:	b510      	push	{r4, lr}
 8006fe0:	eb01 0402 	add.w	r4, r1, r2
 8006fe4:	d902      	bls.n	8006fec <memmove+0x10>
 8006fe6:	4284      	cmp	r4, r0
 8006fe8:	4623      	mov	r3, r4
 8006fea:	d807      	bhi.n	8006ffc <memmove+0x20>
 8006fec:	1e43      	subs	r3, r0, #1
 8006fee:	42a1      	cmp	r1, r4
 8006ff0:	d008      	beq.n	8007004 <memmove+0x28>
 8006ff2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ff6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006ffa:	e7f8      	b.n	8006fee <memmove+0x12>
 8006ffc:	4402      	add	r2, r0
 8006ffe:	4601      	mov	r1, r0
 8007000:	428a      	cmp	r2, r1
 8007002:	d100      	bne.n	8007006 <memmove+0x2a>
 8007004:	bd10      	pop	{r4, pc}
 8007006:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800700a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800700e:	e7f7      	b.n	8007000 <memmove+0x24>

08007010 <_sbrk_r>:
 8007010:	b538      	push	{r3, r4, r5, lr}
 8007012:	4d06      	ldr	r5, [pc, #24]	@ (800702c <_sbrk_r+0x1c>)
 8007014:	2300      	movs	r3, #0
 8007016:	4604      	mov	r4, r0
 8007018:	4608      	mov	r0, r1
 800701a:	602b      	str	r3, [r5, #0]
 800701c:	f7fa f9a8 	bl	8001370 <_sbrk>
 8007020:	1c43      	adds	r3, r0, #1
 8007022:	d102      	bne.n	800702a <_sbrk_r+0x1a>
 8007024:	682b      	ldr	r3, [r5, #0]
 8007026:	b103      	cbz	r3, 800702a <_sbrk_r+0x1a>
 8007028:	6023      	str	r3, [r4, #0]
 800702a:	bd38      	pop	{r3, r4, r5, pc}
 800702c:	200003d4 	.word	0x200003d4

08007030 <memcpy>:
 8007030:	440a      	add	r2, r1
 8007032:	4291      	cmp	r1, r2
 8007034:	f100 33ff 	add.w	r3, r0, #4294967295
 8007038:	d100      	bne.n	800703c <memcpy+0xc>
 800703a:	4770      	bx	lr
 800703c:	b510      	push	{r4, lr}
 800703e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007042:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007046:	4291      	cmp	r1, r2
 8007048:	d1f9      	bne.n	800703e <memcpy+0xe>
 800704a:	bd10      	pop	{r4, pc}

0800704c <__assert_func>:
 800704c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800704e:	4614      	mov	r4, r2
 8007050:	461a      	mov	r2, r3
 8007052:	4b09      	ldr	r3, [pc, #36]	@ (8007078 <__assert_func+0x2c>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4605      	mov	r5, r0
 8007058:	68d8      	ldr	r0, [r3, #12]
 800705a:	b14c      	cbz	r4, 8007070 <__assert_func+0x24>
 800705c:	4b07      	ldr	r3, [pc, #28]	@ (800707c <__assert_func+0x30>)
 800705e:	9100      	str	r1, [sp, #0]
 8007060:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007064:	4906      	ldr	r1, [pc, #24]	@ (8007080 <__assert_func+0x34>)
 8007066:	462b      	mov	r3, r5
 8007068:	f000 f870 	bl	800714c <fiprintf>
 800706c:	f000 f880 	bl	8007170 <abort>
 8007070:	4b04      	ldr	r3, [pc, #16]	@ (8007084 <__assert_func+0x38>)
 8007072:	461c      	mov	r4, r3
 8007074:	e7f3      	b.n	800705e <__assert_func+0x12>
 8007076:	bf00      	nop
 8007078:	20000018 	.word	0x20000018
 800707c:	08007855 	.word	0x08007855
 8007080:	08007862 	.word	0x08007862
 8007084:	08007890 	.word	0x08007890

08007088 <_calloc_r>:
 8007088:	b570      	push	{r4, r5, r6, lr}
 800708a:	fba1 5402 	umull	r5, r4, r1, r2
 800708e:	b934      	cbnz	r4, 800709e <_calloc_r+0x16>
 8007090:	4629      	mov	r1, r5
 8007092:	f7ff f999 	bl	80063c8 <_malloc_r>
 8007096:	4606      	mov	r6, r0
 8007098:	b928      	cbnz	r0, 80070a6 <_calloc_r+0x1e>
 800709a:	4630      	mov	r0, r6
 800709c:	bd70      	pop	{r4, r5, r6, pc}
 800709e:	220c      	movs	r2, #12
 80070a0:	6002      	str	r2, [r0, #0]
 80070a2:	2600      	movs	r6, #0
 80070a4:	e7f9      	b.n	800709a <_calloc_r+0x12>
 80070a6:	462a      	mov	r2, r5
 80070a8:	4621      	mov	r1, r4
 80070aa:	f7fe fa3e 	bl	800552a <memset>
 80070ae:	e7f4      	b.n	800709a <_calloc_r+0x12>

080070b0 <__ascii_mbtowc>:
 80070b0:	b082      	sub	sp, #8
 80070b2:	b901      	cbnz	r1, 80070b6 <__ascii_mbtowc+0x6>
 80070b4:	a901      	add	r1, sp, #4
 80070b6:	b142      	cbz	r2, 80070ca <__ascii_mbtowc+0x1a>
 80070b8:	b14b      	cbz	r3, 80070ce <__ascii_mbtowc+0x1e>
 80070ba:	7813      	ldrb	r3, [r2, #0]
 80070bc:	600b      	str	r3, [r1, #0]
 80070be:	7812      	ldrb	r2, [r2, #0]
 80070c0:	1e10      	subs	r0, r2, #0
 80070c2:	bf18      	it	ne
 80070c4:	2001      	movne	r0, #1
 80070c6:	b002      	add	sp, #8
 80070c8:	4770      	bx	lr
 80070ca:	4610      	mov	r0, r2
 80070cc:	e7fb      	b.n	80070c6 <__ascii_mbtowc+0x16>
 80070ce:	f06f 0001 	mvn.w	r0, #1
 80070d2:	e7f8      	b.n	80070c6 <__ascii_mbtowc+0x16>

080070d4 <_realloc_r>:
 80070d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070d8:	4607      	mov	r7, r0
 80070da:	4614      	mov	r4, r2
 80070dc:	460d      	mov	r5, r1
 80070de:	b921      	cbnz	r1, 80070ea <_realloc_r+0x16>
 80070e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070e4:	4611      	mov	r1, r2
 80070e6:	f7ff b96f 	b.w	80063c8 <_malloc_r>
 80070ea:	b92a      	cbnz	r2, 80070f8 <_realloc_r+0x24>
 80070ec:	f7ff f8f8 	bl	80062e0 <_free_r>
 80070f0:	4625      	mov	r5, r4
 80070f2:	4628      	mov	r0, r5
 80070f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070f8:	f000 f841 	bl	800717e <_malloc_usable_size_r>
 80070fc:	4284      	cmp	r4, r0
 80070fe:	4606      	mov	r6, r0
 8007100:	d802      	bhi.n	8007108 <_realloc_r+0x34>
 8007102:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007106:	d8f4      	bhi.n	80070f2 <_realloc_r+0x1e>
 8007108:	4621      	mov	r1, r4
 800710a:	4638      	mov	r0, r7
 800710c:	f7ff f95c 	bl	80063c8 <_malloc_r>
 8007110:	4680      	mov	r8, r0
 8007112:	b908      	cbnz	r0, 8007118 <_realloc_r+0x44>
 8007114:	4645      	mov	r5, r8
 8007116:	e7ec      	b.n	80070f2 <_realloc_r+0x1e>
 8007118:	42b4      	cmp	r4, r6
 800711a:	4622      	mov	r2, r4
 800711c:	4629      	mov	r1, r5
 800711e:	bf28      	it	cs
 8007120:	4632      	movcs	r2, r6
 8007122:	f7ff ff85 	bl	8007030 <memcpy>
 8007126:	4629      	mov	r1, r5
 8007128:	4638      	mov	r0, r7
 800712a:	f7ff f8d9 	bl	80062e0 <_free_r>
 800712e:	e7f1      	b.n	8007114 <_realloc_r+0x40>

08007130 <__ascii_wctomb>:
 8007130:	4603      	mov	r3, r0
 8007132:	4608      	mov	r0, r1
 8007134:	b141      	cbz	r1, 8007148 <__ascii_wctomb+0x18>
 8007136:	2aff      	cmp	r2, #255	@ 0xff
 8007138:	d904      	bls.n	8007144 <__ascii_wctomb+0x14>
 800713a:	228a      	movs	r2, #138	@ 0x8a
 800713c:	601a      	str	r2, [r3, #0]
 800713e:	f04f 30ff 	mov.w	r0, #4294967295
 8007142:	4770      	bx	lr
 8007144:	700a      	strb	r2, [r1, #0]
 8007146:	2001      	movs	r0, #1
 8007148:	4770      	bx	lr
	...

0800714c <fiprintf>:
 800714c:	b40e      	push	{r1, r2, r3}
 800714e:	b503      	push	{r0, r1, lr}
 8007150:	4601      	mov	r1, r0
 8007152:	ab03      	add	r3, sp, #12
 8007154:	4805      	ldr	r0, [pc, #20]	@ (800716c <fiprintf+0x20>)
 8007156:	f853 2b04 	ldr.w	r2, [r3], #4
 800715a:	6800      	ldr	r0, [r0, #0]
 800715c:	9301      	str	r3, [sp, #4]
 800715e:	f000 f83f 	bl	80071e0 <_vfiprintf_r>
 8007162:	b002      	add	sp, #8
 8007164:	f85d eb04 	ldr.w	lr, [sp], #4
 8007168:	b003      	add	sp, #12
 800716a:	4770      	bx	lr
 800716c:	20000018 	.word	0x20000018

08007170 <abort>:
 8007170:	b508      	push	{r3, lr}
 8007172:	2006      	movs	r0, #6
 8007174:	f000 fa08 	bl	8007588 <raise>
 8007178:	2001      	movs	r0, #1
 800717a:	f7fa f881 	bl	8001280 <_exit>

0800717e <_malloc_usable_size_r>:
 800717e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007182:	1f18      	subs	r0, r3, #4
 8007184:	2b00      	cmp	r3, #0
 8007186:	bfbc      	itt	lt
 8007188:	580b      	ldrlt	r3, [r1, r0]
 800718a:	18c0      	addlt	r0, r0, r3
 800718c:	4770      	bx	lr

0800718e <__sfputc_r>:
 800718e:	6893      	ldr	r3, [r2, #8]
 8007190:	3b01      	subs	r3, #1
 8007192:	2b00      	cmp	r3, #0
 8007194:	b410      	push	{r4}
 8007196:	6093      	str	r3, [r2, #8]
 8007198:	da08      	bge.n	80071ac <__sfputc_r+0x1e>
 800719a:	6994      	ldr	r4, [r2, #24]
 800719c:	42a3      	cmp	r3, r4
 800719e:	db01      	blt.n	80071a4 <__sfputc_r+0x16>
 80071a0:	290a      	cmp	r1, #10
 80071a2:	d103      	bne.n	80071ac <__sfputc_r+0x1e>
 80071a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80071a8:	f000 b932 	b.w	8007410 <__swbuf_r>
 80071ac:	6813      	ldr	r3, [r2, #0]
 80071ae:	1c58      	adds	r0, r3, #1
 80071b0:	6010      	str	r0, [r2, #0]
 80071b2:	7019      	strb	r1, [r3, #0]
 80071b4:	4608      	mov	r0, r1
 80071b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80071ba:	4770      	bx	lr

080071bc <__sfputs_r>:
 80071bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071be:	4606      	mov	r6, r0
 80071c0:	460f      	mov	r7, r1
 80071c2:	4614      	mov	r4, r2
 80071c4:	18d5      	adds	r5, r2, r3
 80071c6:	42ac      	cmp	r4, r5
 80071c8:	d101      	bne.n	80071ce <__sfputs_r+0x12>
 80071ca:	2000      	movs	r0, #0
 80071cc:	e007      	b.n	80071de <__sfputs_r+0x22>
 80071ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071d2:	463a      	mov	r2, r7
 80071d4:	4630      	mov	r0, r6
 80071d6:	f7ff ffda 	bl	800718e <__sfputc_r>
 80071da:	1c43      	adds	r3, r0, #1
 80071dc:	d1f3      	bne.n	80071c6 <__sfputs_r+0xa>
 80071de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080071e0 <_vfiprintf_r>:
 80071e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071e4:	460d      	mov	r5, r1
 80071e6:	b09d      	sub	sp, #116	@ 0x74
 80071e8:	4614      	mov	r4, r2
 80071ea:	4698      	mov	r8, r3
 80071ec:	4606      	mov	r6, r0
 80071ee:	b118      	cbz	r0, 80071f8 <_vfiprintf_r+0x18>
 80071f0:	6a03      	ldr	r3, [r0, #32]
 80071f2:	b90b      	cbnz	r3, 80071f8 <_vfiprintf_r+0x18>
 80071f4:	f7fe f8fe 	bl	80053f4 <__sinit>
 80071f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80071fa:	07d9      	lsls	r1, r3, #31
 80071fc:	d405      	bmi.n	800720a <_vfiprintf_r+0x2a>
 80071fe:	89ab      	ldrh	r3, [r5, #12]
 8007200:	059a      	lsls	r2, r3, #22
 8007202:	d402      	bmi.n	800720a <_vfiprintf_r+0x2a>
 8007204:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007206:	f7fe fa0e 	bl	8005626 <__retarget_lock_acquire_recursive>
 800720a:	89ab      	ldrh	r3, [r5, #12]
 800720c:	071b      	lsls	r3, r3, #28
 800720e:	d501      	bpl.n	8007214 <_vfiprintf_r+0x34>
 8007210:	692b      	ldr	r3, [r5, #16]
 8007212:	b99b      	cbnz	r3, 800723c <_vfiprintf_r+0x5c>
 8007214:	4629      	mov	r1, r5
 8007216:	4630      	mov	r0, r6
 8007218:	f000 f938 	bl	800748c <__swsetup_r>
 800721c:	b170      	cbz	r0, 800723c <_vfiprintf_r+0x5c>
 800721e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007220:	07dc      	lsls	r4, r3, #31
 8007222:	d504      	bpl.n	800722e <_vfiprintf_r+0x4e>
 8007224:	f04f 30ff 	mov.w	r0, #4294967295
 8007228:	b01d      	add	sp, #116	@ 0x74
 800722a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800722e:	89ab      	ldrh	r3, [r5, #12]
 8007230:	0598      	lsls	r0, r3, #22
 8007232:	d4f7      	bmi.n	8007224 <_vfiprintf_r+0x44>
 8007234:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007236:	f7fe f9f7 	bl	8005628 <__retarget_lock_release_recursive>
 800723a:	e7f3      	b.n	8007224 <_vfiprintf_r+0x44>
 800723c:	2300      	movs	r3, #0
 800723e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007240:	2320      	movs	r3, #32
 8007242:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007246:	f8cd 800c 	str.w	r8, [sp, #12]
 800724a:	2330      	movs	r3, #48	@ 0x30
 800724c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80073fc <_vfiprintf_r+0x21c>
 8007250:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007254:	f04f 0901 	mov.w	r9, #1
 8007258:	4623      	mov	r3, r4
 800725a:	469a      	mov	sl, r3
 800725c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007260:	b10a      	cbz	r2, 8007266 <_vfiprintf_r+0x86>
 8007262:	2a25      	cmp	r2, #37	@ 0x25
 8007264:	d1f9      	bne.n	800725a <_vfiprintf_r+0x7a>
 8007266:	ebba 0b04 	subs.w	fp, sl, r4
 800726a:	d00b      	beq.n	8007284 <_vfiprintf_r+0xa4>
 800726c:	465b      	mov	r3, fp
 800726e:	4622      	mov	r2, r4
 8007270:	4629      	mov	r1, r5
 8007272:	4630      	mov	r0, r6
 8007274:	f7ff ffa2 	bl	80071bc <__sfputs_r>
 8007278:	3001      	adds	r0, #1
 800727a:	f000 80a7 	beq.w	80073cc <_vfiprintf_r+0x1ec>
 800727e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007280:	445a      	add	r2, fp
 8007282:	9209      	str	r2, [sp, #36]	@ 0x24
 8007284:	f89a 3000 	ldrb.w	r3, [sl]
 8007288:	2b00      	cmp	r3, #0
 800728a:	f000 809f 	beq.w	80073cc <_vfiprintf_r+0x1ec>
 800728e:	2300      	movs	r3, #0
 8007290:	f04f 32ff 	mov.w	r2, #4294967295
 8007294:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007298:	f10a 0a01 	add.w	sl, sl, #1
 800729c:	9304      	str	r3, [sp, #16]
 800729e:	9307      	str	r3, [sp, #28]
 80072a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80072a4:	931a      	str	r3, [sp, #104]	@ 0x68
 80072a6:	4654      	mov	r4, sl
 80072a8:	2205      	movs	r2, #5
 80072aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072ae:	4853      	ldr	r0, [pc, #332]	@ (80073fc <_vfiprintf_r+0x21c>)
 80072b0:	f7f8 ff96 	bl	80001e0 <memchr>
 80072b4:	9a04      	ldr	r2, [sp, #16]
 80072b6:	b9d8      	cbnz	r0, 80072f0 <_vfiprintf_r+0x110>
 80072b8:	06d1      	lsls	r1, r2, #27
 80072ba:	bf44      	itt	mi
 80072bc:	2320      	movmi	r3, #32
 80072be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80072c2:	0713      	lsls	r3, r2, #28
 80072c4:	bf44      	itt	mi
 80072c6:	232b      	movmi	r3, #43	@ 0x2b
 80072c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80072cc:	f89a 3000 	ldrb.w	r3, [sl]
 80072d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80072d2:	d015      	beq.n	8007300 <_vfiprintf_r+0x120>
 80072d4:	9a07      	ldr	r2, [sp, #28]
 80072d6:	4654      	mov	r4, sl
 80072d8:	2000      	movs	r0, #0
 80072da:	f04f 0c0a 	mov.w	ip, #10
 80072de:	4621      	mov	r1, r4
 80072e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80072e4:	3b30      	subs	r3, #48	@ 0x30
 80072e6:	2b09      	cmp	r3, #9
 80072e8:	d94b      	bls.n	8007382 <_vfiprintf_r+0x1a2>
 80072ea:	b1b0      	cbz	r0, 800731a <_vfiprintf_r+0x13a>
 80072ec:	9207      	str	r2, [sp, #28]
 80072ee:	e014      	b.n	800731a <_vfiprintf_r+0x13a>
 80072f0:	eba0 0308 	sub.w	r3, r0, r8
 80072f4:	fa09 f303 	lsl.w	r3, r9, r3
 80072f8:	4313      	orrs	r3, r2
 80072fa:	9304      	str	r3, [sp, #16]
 80072fc:	46a2      	mov	sl, r4
 80072fe:	e7d2      	b.n	80072a6 <_vfiprintf_r+0xc6>
 8007300:	9b03      	ldr	r3, [sp, #12]
 8007302:	1d19      	adds	r1, r3, #4
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	9103      	str	r1, [sp, #12]
 8007308:	2b00      	cmp	r3, #0
 800730a:	bfbb      	ittet	lt
 800730c:	425b      	neglt	r3, r3
 800730e:	f042 0202 	orrlt.w	r2, r2, #2
 8007312:	9307      	strge	r3, [sp, #28]
 8007314:	9307      	strlt	r3, [sp, #28]
 8007316:	bfb8      	it	lt
 8007318:	9204      	strlt	r2, [sp, #16]
 800731a:	7823      	ldrb	r3, [r4, #0]
 800731c:	2b2e      	cmp	r3, #46	@ 0x2e
 800731e:	d10a      	bne.n	8007336 <_vfiprintf_r+0x156>
 8007320:	7863      	ldrb	r3, [r4, #1]
 8007322:	2b2a      	cmp	r3, #42	@ 0x2a
 8007324:	d132      	bne.n	800738c <_vfiprintf_r+0x1ac>
 8007326:	9b03      	ldr	r3, [sp, #12]
 8007328:	1d1a      	adds	r2, r3, #4
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	9203      	str	r2, [sp, #12]
 800732e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007332:	3402      	adds	r4, #2
 8007334:	9305      	str	r3, [sp, #20]
 8007336:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800740c <_vfiprintf_r+0x22c>
 800733a:	7821      	ldrb	r1, [r4, #0]
 800733c:	2203      	movs	r2, #3
 800733e:	4650      	mov	r0, sl
 8007340:	f7f8 ff4e 	bl	80001e0 <memchr>
 8007344:	b138      	cbz	r0, 8007356 <_vfiprintf_r+0x176>
 8007346:	9b04      	ldr	r3, [sp, #16]
 8007348:	eba0 000a 	sub.w	r0, r0, sl
 800734c:	2240      	movs	r2, #64	@ 0x40
 800734e:	4082      	lsls	r2, r0
 8007350:	4313      	orrs	r3, r2
 8007352:	3401      	adds	r4, #1
 8007354:	9304      	str	r3, [sp, #16]
 8007356:	f814 1b01 	ldrb.w	r1, [r4], #1
 800735a:	4829      	ldr	r0, [pc, #164]	@ (8007400 <_vfiprintf_r+0x220>)
 800735c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007360:	2206      	movs	r2, #6
 8007362:	f7f8 ff3d 	bl	80001e0 <memchr>
 8007366:	2800      	cmp	r0, #0
 8007368:	d03f      	beq.n	80073ea <_vfiprintf_r+0x20a>
 800736a:	4b26      	ldr	r3, [pc, #152]	@ (8007404 <_vfiprintf_r+0x224>)
 800736c:	bb1b      	cbnz	r3, 80073b6 <_vfiprintf_r+0x1d6>
 800736e:	9b03      	ldr	r3, [sp, #12]
 8007370:	3307      	adds	r3, #7
 8007372:	f023 0307 	bic.w	r3, r3, #7
 8007376:	3308      	adds	r3, #8
 8007378:	9303      	str	r3, [sp, #12]
 800737a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800737c:	443b      	add	r3, r7
 800737e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007380:	e76a      	b.n	8007258 <_vfiprintf_r+0x78>
 8007382:	fb0c 3202 	mla	r2, ip, r2, r3
 8007386:	460c      	mov	r4, r1
 8007388:	2001      	movs	r0, #1
 800738a:	e7a8      	b.n	80072de <_vfiprintf_r+0xfe>
 800738c:	2300      	movs	r3, #0
 800738e:	3401      	adds	r4, #1
 8007390:	9305      	str	r3, [sp, #20]
 8007392:	4619      	mov	r1, r3
 8007394:	f04f 0c0a 	mov.w	ip, #10
 8007398:	4620      	mov	r0, r4
 800739a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800739e:	3a30      	subs	r2, #48	@ 0x30
 80073a0:	2a09      	cmp	r2, #9
 80073a2:	d903      	bls.n	80073ac <_vfiprintf_r+0x1cc>
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d0c6      	beq.n	8007336 <_vfiprintf_r+0x156>
 80073a8:	9105      	str	r1, [sp, #20]
 80073aa:	e7c4      	b.n	8007336 <_vfiprintf_r+0x156>
 80073ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80073b0:	4604      	mov	r4, r0
 80073b2:	2301      	movs	r3, #1
 80073b4:	e7f0      	b.n	8007398 <_vfiprintf_r+0x1b8>
 80073b6:	ab03      	add	r3, sp, #12
 80073b8:	9300      	str	r3, [sp, #0]
 80073ba:	462a      	mov	r2, r5
 80073bc:	4b12      	ldr	r3, [pc, #72]	@ (8007408 <_vfiprintf_r+0x228>)
 80073be:	a904      	add	r1, sp, #16
 80073c0:	4630      	mov	r0, r6
 80073c2:	f7fd fbd5 	bl	8004b70 <_printf_float>
 80073c6:	4607      	mov	r7, r0
 80073c8:	1c78      	adds	r0, r7, #1
 80073ca:	d1d6      	bne.n	800737a <_vfiprintf_r+0x19a>
 80073cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80073ce:	07d9      	lsls	r1, r3, #31
 80073d0:	d405      	bmi.n	80073de <_vfiprintf_r+0x1fe>
 80073d2:	89ab      	ldrh	r3, [r5, #12]
 80073d4:	059a      	lsls	r2, r3, #22
 80073d6:	d402      	bmi.n	80073de <_vfiprintf_r+0x1fe>
 80073d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80073da:	f7fe f925 	bl	8005628 <__retarget_lock_release_recursive>
 80073de:	89ab      	ldrh	r3, [r5, #12]
 80073e0:	065b      	lsls	r3, r3, #25
 80073e2:	f53f af1f 	bmi.w	8007224 <_vfiprintf_r+0x44>
 80073e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80073e8:	e71e      	b.n	8007228 <_vfiprintf_r+0x48>
 80073ea:	ab03      	add	r3, sp, #12
 80073ec:	9300      	str	r3, [sp, #0]
 80073ee:	462a      	mov	r2, r5
 80073f0:	4b05      	ldr	r3, [pc, #20]	@ (8007408 <_vfiprintf_r+0x228>)
 80073f2:	a904      	add	r1, sp, #16
 80073f4:	4630      	mov	r0, r6
 80073f6:	f7fd fe53 	bl	80050a0 <_printf_i>
 80073fa:	e7e4      	b.n	80073c6 <_vfiprintf_r+0x1e6>
 80073fc:	0800783a 	.word	0x0800783a
 8007400:	08007844 	.word	0x08007844
 8007404:	08004b71 	.word	0x08004b71
 8007408:	080071bd 	.word	0x080071bd
 800740c:	08007840 	.word	0x08007840

08007410 <__swbuf_r>:
 8007410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007412:	460e      	mov	r6, r1
 8007414:	4614      	mov	r4, r2
 8007416:	4605      	mov	r5, r0
 8007418:	b118      	cbz	r0, 8007422 <__swbuf_r+0x12>
 800741a:	6a03      	ldr	r3, [r0, #32]
 800741c:	b90b      	cbnz	r3, 8007422 <__swbuf_r+0x12>
 800741e:	f7fd ffe9 	bl	80053f4 <__sinit>
 8007422:	69a3      	ldr	r3, [r4, #24]
 8007424:	60a3      	str	r3, [r4, #8]
 8007426:	89a3      	ldrh	r3, [r4, #12]
 8007428:	071a      	lsls	r2, r3, #28
 800742a:	d501      	bpl.n	8007430 <__swbuf_r+0x20>
 800742c:	6923      	ldr	r3, [r4, #16]
 800742e:	b943      	cbnz	r3, 8007442 <__swbuf_r+0x32>
 8007430:	4621      	mov	r1, r4
 8007432:	4628      	mov	r0, r5
 8007434:	f000 f82a 	bl	800748c <__swsetup_r>
 8007438:	b118      	cbz	r0, 8007442 <__swbuf_r+0x32>
 800743a:	f04f 37ff 	mov.w	r7, #4294967295
 800743e:	4638      	mov	r0, r7
 8007440:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007442:	6823      	ldr	r3, [r4, #0]
 8007444:	6922      	ldr	r2, [r4, #16]
 8007446:	1a98      	subs	r0, r3, r2
 8007448:	6963      	ldr	r3, [r4, #20]
 800744a:	b2f6      	uxtb	r6, r6
 800744c:	4283      	cmp	r3, r0
 800744e:	4637      	mov	r7, r6
 8007450:	dc05      	bgt.n	800745e <__swbuf_r+0x4e>
 8007452:	4621      	mov	r1, r4
 8007454:	4628      	mov	r0, r5
 8007456:	f7ff fd99 	bl	8006f8c <_fflush_r>
 800745a:	2800      	cmp	r0, #0
 800745c:	d1ed      	bne.n	800743a <__swbuf_r+0x2a>
 800745e:	68a3      	ldr	r3, [r4, #8]
 8007460:	3b01      	subs	r3, #1
 8007462:	60a3      	str	r3, [r4, #8]
 8007464:	6823      	ldr	r3, [r4, #0]
 8007466:	1c5a      	adds	r2, r3, #1
 8007468:	6022      	str	r2, [r4, #0]
 800746a:	701e      	strb	r6, [r3, #0]
 800746c:	6962      	ldr	r2, [r4, #20]
 800746e:	1c43      	adds	r3, r0, #1
 8007470:	429a      	cmp	r2, r3
 8007472:	d004      	beq.n	800747e <__swbuf_r+0x6e>
 8007474:	89a3      	ldrh	r3, [r4, #12]
 8007476:	07db      	lsls	r3, r3, #31
 8007478:	d5e1      	bpl.n	800743e <__swbuf_r+0x2e>
 800747a:	2e0a      	cmp	r6, #10
 800747c:	d1df      	bne.n	800743e <__swbuf_r+0x2e>
 800747e:	4621      	mov	r1, r4
 8007480:	4628      	mov	r0, r5
 8007482:	f7ff fd83 	bl	8006f8c <_fflush_r>
 8007486:	2800      	cmp	r0, #0
 8007488:	d0d9      	beq.n	800743e <__swbuf_r+0x2e>
 800748a:	e7d6      	b.n	800743a <__swbuf_r+0x2a>

0800748c <__swsetup_r>:
 800748c:	b538      	push	{r3, r4, r5, lr}
 800748e:	4b29      	ldr	r3, [pc, #164]	@ (8007534 <__swsetup_r+0xa8>)
 8007490:	4605      	mov	r5, r0
 8007492:	6818      	ldr	r0, [r3, #0]
 8007494:	460c      	mov	r4, r1
 8007496:	b118      	cbz	r0, 80074a0 <__swsetup_r+0x14>
 8007498:	6a03      	ldr	r3, [r0, #32]
 800749a:	b90b      	cbnz	r3, 80074a0 <__swsetup_r+0x14>
 800749c:	f7fd ffaa 	bl	80053f4 <__sinit>
 80074a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074a4:	0719      	lsls	r1, r3, #28
 80074a6:	d422      	bmi.n	80074ee <__swsetup_r+0x62>
 80074a8:	06da      	lsls	r2, r3, #27
 80074aa:	d407      	bmi.n	80074bc <__swsetup_r+0x30>
 80074ac:	2209      	movs	r2, #9
 80074ae:	602a      	str	r2, [r5, #0]
 80074b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074b4:	81a3      	strh	r3, [r4, #12]
 80074b6:	f04f 30ff 	mov.w	r0, #4294967295
 80074ba:	e033      	b.n	8007524 <__swsetup_r+0x98>
 80074bc:	0758      	lsls	r0, r3, #29
 80074be:	d512      	bpl.n	80074e6 <__swsetup_r+0x5a>
 80074c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80074c2:	b141      	cbz	r1, 80074d6 <__swsetup_r+0x4a>
 80074c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80074c8:	4299      	cmp	r1, r3
 80074ca:	d002      	beq.n	80074d2 <__swsetup_r+0x46>
 80074cc:	4628      	mov	r0, r5
 80074ce:	f7fe ff07 	bl	80062e0 <_free_r>
 80074d2:	2300      	movs	r3, #0
 80074d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80074d6:	89a3      	ldrh	r3, [r4, #12]
 80074d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80074dc:	81a3      	strh	r3, [r4, #12]
 80074de:	2300      	movs	r3, #0
 80074e0:	6063      	str	r3, [r4, #4]
 80074e2:	6923      	ldr	r3, [r4, #16]
 80074e4:	6023      	str	r3, [r4, #0]
 80074e6:	89a3      	ldrh	r3, [r4, #12]
 80074e8:	f043 0308 	orr.w	r3, r3, #8
 80074ec:	81a3      	strh	r3, [r4, #12]
 80074ee:	6923      	ldr	r3, [r4, #16]
 80074f0:	b94b      	cbnz	r3, 8007506 <__swsetup_r+0x7a>
 80074f2:	89a3      	ldrh	r3, [r4, #12]
 80074f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80074f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074fc:	d003      	beq.n	8007506 <__swsetup_r+0x7a>
 80074fe:	4621      	mov	r1, r4
 8007500:	4628      	mov	r0, r5
 8007502:	f000 f883 	bl	800760c <__smakebuf_r>
 8007506:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800750a:	f013 0201 	ands.w	r2, r3, #1
 800750e:	d00a      	beq.n	8007526 <__swsetup_r+0x9a>
 8007510:	2200      	movs	r2, #0
 8007512:	60a2      	str	r2, [r4, #8]
 8007514:	6962      	ldr	r2, [r4, #20]
 8007516:	4252      	negs	r2, r2
 8007518:	61a2      	str	r2, [r4, #24]
 800751a:	6922      	ldr	r2, [r4, #16]
 800751c:	b942      	cbnz	r2, 8007530 <__swsetup_r+0xa4>
 800751e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007522:	d1c5      	bne.n	80074b0 <__swsetup_r+0x24>
 8007524:	bd38      	pop	{r3, r4, r5, pc}
 8007526:	0799      	lsls	r1, r3, #30
 8007528:	bf58      	it	pl
 800752a:	6962      	ldrpl	r2, [r4, #20]
 800752c:	60a2      	str	r2, [r4, #8]
 800752e:	e7f4      	b.n	800751a <__swsetup_r+0x8e>
 8007530:	2000      	movs	r0, #0
 8007532:	e7f7      	b.n	8007524 <__swsetup_r+0x98>
 8007534:	20000018 	.word	0x20000018

08007538 <_raise_r>:
 8007538:	291f      	cmp	r1, #31
 800753a:	b538      	push	{r3, r4, r5, lr}
 800753c:	4605      	mov	r5, r0
 800753e:	460c      	mov	r4, r1
 8007540:	d904      	bls.n	800754c <_raise_r+0x14>
 8007542:	2316      	movs	r3, #22
 8007544:	6003      	str	r3, [r0, #0]
 8007546:	f04f 30ff 	mov.w	r0, #4294967295
 800754a:	bd38      	pop	{r3, r4, r5, pc}
 800754c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800754e:	b112      	cbz	r2, 8007556 <_raise_r+0x1e>
 8007550:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007554:	b94b      	cbnz	r3, 800756a <_raise_r+0x32>
 8007556:	4628      	mov	r0, r5
 8007558:	f000 f830 	bl	80075bc <_getpid_r>
 800755c:	4622      	mov	r2, r4
 800755e:	4601      	mov	r1, r0
 8007560:	4628      	mov	r0, r5
 8007562:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007566:	f000 b817 	b.w	8007598 <_kill_r>
 800756a:	2b01      	cmp	r3, #1
 800756c:	d00a      	beq.n	8007584 <_raise_r+0x4c>
 800756e:	1c59      	adds	r1, r3, #1
 8007570:	d103      	bne.n	800757a <_raise_r+0x42>
 8007572:	2316      	movs	r3, #22
 8007574:	6003      	str	r3, [r0, #0]
 8007576:	2001      	movs	r0, #1
 8007578:	e7e7      	b.n	800754a <_raise_r+0x12>
 800757a:	2100      	movs	r1, #0
 800757c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007580:	4620      	mov	r0, r4
 8007582:	4798      	blx	r3
 8007584:	2000      	movs	r0, #0
 8007586:	e7e0      	b.n	800754a <_raise_r+0x12>

08007588 <raise>:
 8007588:	4b02      	ldr	r3, [pc, #8]	@ (8007594 <raise+0xc>)
 800758a:	4601      	mov	r1, r0
 800758c:	6818      	ldr	r0, [r3, #0]
 800758e:	f7ff bfd3 	b.w	8007538 <_raise_r>
 8007592:	bf00      	nop
 8007594:	20000018 	.word	0x20000018

08007598 <_kill_r>:
 8007598:	b538      	push	{r3, r4, r5, lr}
 800759a:	4d07      	ldr	r5, [pc, #28]	@ (80075b8 <_kill_r+0x20>)
 800759c:	2300      	movs	r3, #0
 800759e:	4604      	mov	r4, r0
 80075a0:	4608      	mov	r0, r1
 80075a2:	4611      	mov	r1, r2
 80075a4:	602b      	str	r3, [r5, #0]
 80075a6:	f7f9 fe5b 	bl	8001260 <_kill>
 80075aa:	1c43      	adds	r3, r0, #1
 80075ac:	d102      	bne.n	80075b4 <_kill_r+0x1c>
 80075ae:	682b      	ldr	r3, [r5, #0]
 80075b0:	b103      	cbz	r3, 80075b4 <_kill_r+0x1c>
 80075b2:	6023      	str	r3, [r4, #0]
 80075b4:	bd38      	pop	{r3, r4, r5, pc}
 80075b6:	bf00      	nop
 80075b8:	200003d4 	.word	0x200003d4

080075bc <_getpid_r>:
 80075bc:	f7f9 be48 	b.w	8001250 <_getpid>

080075c0 <__swhatbuf_r>:
 80075c0:	b570      	push	{r4, r5, r6, lr}
 80075c2:	460c      	mov	r4, r1
 80075c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075c8:	2900      	cmp	r1, #0
 80075ca:	b096      	sub	sp, #88	@ 0x58
 80075cc:	4615      	mov	r5, r2
 80075ce:	461e      	mov	r6, r3
 80075d0:	da0d      	bge.n	80075ee <__swhatbuf_r+0x2e>
 80075d2:	89a3      	ldrh	r3, [r4, #12]
 80075d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80075d8:	f04f 0100 	mov.w	r1, #0
 80075dc:	bf14      	ite	ne
 80075de:	2340      	movne	r3, #64	@ 0x40
 80075e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80075e4:	2000      	movs	r0, #0
 80075e6:	6031      	str	r1, [r6, #0]
 80075e8:	602b      	str	r3, [r5, #0]
 80075ea:	b016      	add	sp, #88	@ 0x58
 80075ec:	bd70      	pop	{r4, r5, r6, pc}
 80075ee:	466a      	mov	r2, sp
 80075f0:	f000 f848 	bl	8007684 <_fstat_r>
 80075f4:	2800      	cmp	r0, #0
 80075f6:	dbec      	blt.n	80075d2 <__swhatbuf_r+0x12>
 80075f8:	9901      	ldr	r1, [sp, #4]
 80075fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80075fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007602:	4259      	negs	r1, r3
 8007604:	4159      	adcs	r1, r3
 8007606:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800760a:	e7eb      	b.n	80075e4 <__swhatbuf_r+0x24>

0800760c <__smakebuf_r>:
 800760c:	898b      	ldrh	r3, [r1, #12]
 800760e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007610:	079d      	lsls	r5, r3, #30
 8007612:	4606      	mov	r6, r0
 8007614:	460c      	mov	r4, r1
 8007616:	d507      	bpl.n	8007628 <__smakebuf_r+0x1c>
 8007618:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800761c:	6023      	str	r3, [r4, #0]
 800761e:	6123      	str	r3, [r4, #16]
 8007620:	2301      	movs	r3, #1
 8007622:	6163      	str	r3, [r4, #20]
 8007624:	b003      	add	sp, #12
 8007626:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007628:	ab01      	add	r3, sp, #4
 800762a:	466a      	mov	r2, sp
 800762c:	f7ff ffc8 	bl	80075c0 <__swhatbuf_r>
 8007630:	9f00      	ldr	r7, [sp, #0]
 8007632:	4605      	mov	r5, r0
 8007634:	4639      	mov	r1, r7
 8007636:	4630      	mov	r0, r6
 8007638:	f7fe fec6 	bl	80063c8 <_malloc_r>
 800763c:	b948      	cbnz	r0, 8007652 <__smakebuf_r+0x46>
 800763e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007642:	059a      	lsls	r2, r3, #22
 8007644:	d4ee      	bmi.n	8007624 <__smakebuf_r+0x18>
 8007646:	f023 0303 	bic.w	r3, r3, #3
 800764a:	f043 0302 	orr.w	r3, r3, #2
 800764e:	81a3      	strh	r3, [r4, #12]
 8007650:	e7e2      	b.n	8007618 <__smakebuf_r+0xc>
 8007652:	89a3      	ldrh	r3, [r4, #12]
 8007654:	6020      	str	r0, [r4, #0]
 8007656:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800765a:	81a3      	strh	r3, [r4, #12]
 800765c:	9b01      	ldr	r3, [sp, #4]
 800765e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007662:	b15b      	cbz	r3, 800767c <__smakebuf_r+0x70>
 8007664:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007668:	4630      	mov	r0, r6
 800766a:	f000 f81d 	bl	80076a8 <_isatty_r>
 800766e:	b128      	cbz	r0, 800767c <__smakebuf_r+0x70>
 8007670:	89a3      	ldrh	r3, [r4, #12]
 8007672:	f023 0303 	bic.w	r3, r3, #3
 8007676:	f043 0301 	orr.w	r3, r3, #1
 800767a:	81a3      	strh	r3, [r4, #12]
 800767c:	89a3      	ldrh	r3, [r4, #12]
 800767e:	431d      	orrs	r5, r3
 8007680:	81a5      	strh	r5, [r4, #12]
 8007682:	e7cf      	b.n	8007624 <__smakebuf_r+0x18>

08007684 <_fstat_r>:
 8007684:	b538      	push	{r3, r4, r5, lr}
 8007686:	4d07      	ldr	r5, [pc, #28]	@ (80076a4 <_fstat_r+0x20>)
 8007688:	2300      	movs	r3, #0
 800768a:	4604      	mov	r4, r0
 800768c:	4608      	mov	r0, r1
 800768e:	4611      	mov	r1, r2
 8007690:	602b      	str	r3, [r5, #0]
 8007692:	f7f9 fe45 	bl	8001320 <_fstat>
 8007696:	1c43      	adds	r3, r0, #1
 8007698:	d102      	bne.n	80076a0 <_fstat_r+0x1c>
 800769a:	682b      	ldr	r3, [r5, #0]
 800769c:	b103      	cbz	r3, 80076a0 <_fstat_r+0x1c>
 800769e:	6023      	str	r3, [r4, #0]
 80076a0:	bd38      	pop	{r3, r4, r5, pc}
 80076a2:	bf00      	nop
 80076a4:	200003d4 	.word	0x200003d4

080076a8 <_isatty_r>:
 80076a8:	b538      	push	{r3, r4, r5, lr}
 80076aa:	4d06      	ldr	r5, [pc, #24]	@ (80076c4 <_isatty_r+0x1c>)
 80076ac:	2300      	movs	r3, #0
 80076ae:	4604      	mov	r4, r0
 80076b0:	4608      	mov	r0, r1
 80076b2:	602b      	str	r3, [r5, #0]
 80076b4:	f7f9 fe44 	bl	8001340 <_isatty>
 80076b8:	1c43      	adds	r3, r0, #1
 80076ba:	d102      	bne.n	80076c2 <_isatty_r+0x1a>
 80076bc:	682b      	ldr	r3, [r5, #0]
 80076be:	b103      	cbz	r3, 80076c2 <_isatty_r+0x1a>
 80076c0:	6023      	str	r3, [r4, #0]
 80076c2:	bd38      	pop	{r3, r4, r5, pc}
 80076c4:	200003d4 	.word	0x200003d4

080076c8 <_init>:
 80076c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ca:	bf00      	nop
 80076cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076ce:	bc08      	pop	{r3}
 80076d0:	469e      	mov	lr, r3
 80076d2:	4770      	bx	lr

080076d4 <_fini>:
 80076d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076d6:	bf00      	nop
 80076d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076da:	bc08      	pop	{r3}
 80076dc:	469e      	mov	lr, r3
 80076de:	4770      	bx	lr
