<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p22" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_22{left:110px;bottom:1129px;}
#t2_22{left:475px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t3_22{left:135px;bottom:1082px;}
#t4_22{left:152px;bottom:1082px;letter-spacing:-0.2px;word-spacing:1.49px;}
#t5_22{left:152px;bottom:1024px;word-spacing:2.44px;}
#t6_22{left:506px;bottom:1024px;letter-spacing:0.11px;}
#t7_22{left:522px;bottom:1024px;}
#t8_22{left:533px;bottom:1024px;letter-spacing:0.11px;}
#t9_22{left:548px;bottom:1024px;letter-spacing:-0.02px;word-spacing:2.47px;}
#ta_22{left:152px;bottom:1006px;letter-spacing:-0.08px;word-spacing:1.99px;}
#tb_22{left:177px;bottom:987px;letter-spacing:-0.04px;word-spacing:2.79px;}
#tc_22{left:152px;bottom:969px;letter-spacing:0.03px;word-spacing:3.98px;}
#td_22{left:152px;bottom:951px;word-spacing:2.92px;}
#te_22{left:152px;bottom:933px;letter-spacing:-0.04px;word-spacing:1.32px;}
#tf_22{left:152px;bottom:914px;letter-spacing:0.03px;word-spacing:1.78px;}
#tg_22{left:177px;bottom:896px;letter-spacing:0.07px;word-spacing:3.05px;}
#th_22{left:152px;bottom:878px;letter-spacing:0.04px;word-spacing:1.83px;}
#ti_22{left:152px;bottom:860px;letter-spacing:-0.03px;word-spacing:1.06px;}
#tj_22{left:152px;bottom:841px;letter-spacing:0.03px;word-spacing:1.33px;}
#tk_22{left:152px;bottom:823px;letter-spacing:0.05px;word-spacing:1.72px;}
#tl_22{left:110px;bottom:752px;letter-spacing:-0.04px;}
#tm_22{left:166px;bottom:752px;letter-spacing:-0.1px;word-spacing:2.84px;}
#tn_22{left:110px;bottom:702px;letter-spacing:-0.19px;word-spacing:0.74px;}
#to_22{left:110px;bottom:682px;letter-spacing:-0.16px;word-spacing:2.61px;}
#tp_22{left:110px;bottom:661px;letter-spacing:-0.16px;word-spacing:2.17px;}
#tq_22{left:110px;bottom:640px;letter-spacing:-0.15px;word-spacing:2.52px;}
#tr_22{left:110px;bottom:619px;letter-spacing:-0.16px;word-spacing:2.41px;}
#ts_22{left:110px;bottom:599px;letter-spacing:-0.19px;word-spacing:1.93px;}
#tt_22{left:110px;bottom:578px;letter-spacing:-0.14px;word-spacing:1.36px;}
#tu_22{left:110px;bottom:542px;letter-spacing:-0.18px;word-spacing:0.85px;}
#tv_22{left:381px;bottom:542px;letter-spacing:-0.14px;}
#tw_22{left:408px;bottom:542px;letter-spacing:-0.15px;word-spacing:0.78px;}
#tx_22{left:110px;bottom:521px;letter-spacing:-0.19px;word-spacing:2.14px;}
#ty_22{left:110px;bottom:501px;letter-spacing:-0.16px;word-spacing:0.2px;}
#tz_22{left:110px;bottom:480px;letter-spacing:-0.25px;word-spacing:2.45px;}
#t10_22{left:110px;bottom:459px;letter-spacing:-0.16px;}
#t11_22{left:183px;bottom:459px;}
#t12_22{left:199px;bottom:459px;letter-spacing:-0.18px;}
#t13_22{left:233px;bottom:459px;}
#t14_22{left:241px;bottom:459px;letter-spacing:-0.2px;word-spacing:3.17px;}
#t15_22{left:700px;bottom:459px;letter-spacing:-0.34px;word-spacing:3.35px;}
#t16_22{left:110px;bottom:439px;letter-spacing:-0.16px;word-spacing:2.56px;}
#t17_22{left:678px;bottom:439px;letter-spacing:-0.17px;}
#t18_22{left:744px;bottom:439px;}
#t19_22{left:759px;bottom:439px;letter-spacing:-0.09px;}
#t1a_22{left:110px;bottom:418px;letter-spacing:-0.23px;word-spacing:3.46px;}
#t1b_22{left:110px;bottom:397px;letter-spacing:-0.17px;word-spacing:2.64px;}
#t1c_22{left:737px;bottom:397px;}
#t1d_22{left:751px;bottom:397px;letter-spacing:-0.28px;word-spacing:2.51px;}
#t1e_22{left:110px;bottom:376px;letter-spacing:-0.2px;word-spacing:2.67px;}
#t1f_22{left:110px;bottom:356px;letter-spacing:-0.18px;word-spacing:1.93px;}
#t1g_22{left:110px;bottom:335px;letter-spacing:-0.26px;word-spacing:1.63px;}
#t1h_22{left:152px;bottom:290px;letter-spacing:-0.02px;word-spacing:2.84px;}
#t1i_22{left:152px;bottom:272px;letter-spacing:-0.01px;word-spacing:1.8px;}
#t1j_22{left:152px;bottom:254px;word-spacing:1.51px;}
#t1k_22{left:152px;bottom:236px;word-spacing:2.65px;}
#t1l_22{left:152px;bottom:217px;letter-spacing:-0.07px;word-spacing:1.99px;}
#t1m_22{left:152px;bottom:172px;word-spacing:2.97px;}
#t1n_22{left:152px;bottom:154px;letter-spacing:0.02px;word-spacing:2.2px;}
#t1o_22{left:152px;bottom:136px;letter-spacing:-0.01px;word-spacing:2.95px;}
#t1p_22{left:152px;bottom:117px;letter-spacing:0.02px;word-spacing:1.78px;}

.s1_22{font-size:17px;font-family:CMR10_270;color:#000;}
.s2_22{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s3_22{font-size:17px;font-family:CMSY10_27j;color:#000;}
.s4_22{font-size:15px;font-family:CMTI10_27t;color:#000;}
.s5_22{font-size:15px;font-family:CMTI10_27t;color:#000080;}
.s6_22{font-size:22px;font-family:CMBX12_26j;color:#000;}
.s7_22{font-size:17px;font-family:CMTI10_27t;color:#000;}
.s8_22{font-size:17px;font-family:CMR10_270;color:#000080;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts22" type="text/css" >

@font-face {
	font-family: CMBX12_26j;
	src: url("fonts/CMBX12_26j.woff") format("woff");
}

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMSY10_27j;
	src: url("fonts/CMSY10_27j.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg22Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg22" style="-webkit-user-select: none;"><object width="935" height="1210" data="22/22.svg" type="image/svg+xml" id="pdf22" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_22" class="t s1_22">4 </span><span id="t2_22" class="t s2_22">Volume I: RISC-V Unprivileged ISA V20191213 </span>
<span id="t3_22" class="t s3_22">• </span><span id="t4_22" class="t s1_22" data-mappings='[[18,"fi"]]'>Any other event deﬁned by an extension to constitute forward progress. </span>
<span id="t5_22" class="t s4_22">The term hart was introduced in the work on Lithe [</span><span id="t6_22" class="t s5_22">13</span><span id="t7_22" class="t s4_22">, </span><span id="t8_22" class="t s5_22">14</span><span id="t9_22" class="t s4_22">] to provide a term to represent an </span>
<span id="ta_22" class="t s4_22">abstract execution resource as opposed to a software thread programming abstraction. </span>
<span id="tb_22" class="t s4_22">The important distinction between a hardware thread (hart) and a software thread context </span>
<span id="tc_22" class="t s4_22">is that the software running inside an execution environment is not responsible for causing </span>
<span id="td_22" class="t s4_22">progress of each of its harts; that is the responsibility of the outer execution environment. So </span>
<span id="te_22" class="t s4_22">the environment’s harts operate like hardware threads from the perspective of the software inside </span>
<span id="tf_22" class="t s4_22">the execution environment. </span>
<span id="tg_22" class="t s4_22">An execution environment implementation might time-multiplex a set of guest harts onto </span>
<span id="th_22" class="t s4_22">fewer host harts provided by its own execution environment but must do so in a way that guest </span>
<span id="ti_22" class="t s4_22">harts operate like independent hardware threads. In particular, if there are more guest harts than </span>
<span id="tj_22" class="t s4_22">host harts then the execution environment must be able to preempt the guest harts and must not </span>
<span id="tk_22" class="t s4_22" data-mappings='[[9,"fi"]]'>wait indeﬁnitely for guest software on a guest hart to ”yield” control of the guest hart. </span>
<span id="tl_22" class="t s6_22">1.3 </span><span id="tm_22" class="t s6_22">RISC-V ISA Overview </span>
<span id="tn_22" class="t s1_22" data-mappings='[[18,"fi"]]'>A RISC-V ISA is deﬁned as a base integer ISA, which must be present in any implementation, plus </span>
<span id="to_22" class="t s1_22">optional extensions to the base ISA. The base integer ISAs are very similar to that of the early </span>
<span id="tp_22" class="t s1_22">RISC processors except with no branch delay slots and with support for optional variable-length </span>
<span id="tq_22" class="t s1_22" data-mappings='[[89,"ffi"]]'>instruction encodings. A base is carefully restricted to a minimal set of instructions suﬃcient to </span>
<span id="tr_22" class="t s1_22">provide a reasonable target for compilers, assemblers, linkers, and operating systems (with addi- </span>
<span id="ts_22" class="t s1_22">tional privileged operations), and so provides a convenient ISA and software toolchain “skeleton” </span>
<span id="tt_22" class="t s1_22">around which more customized processor ISAs can be built. </span>
<span id="tu_22" class="t s1_22">Although it is convenient to speak of </span><span id="tv_22" class="t s7_22">the </span><span id="tw_22" class="t s1_22">RISC-V ISA, RISC-V is actually a family of related ISAs, </span>
<span id="tx_22" class="t s1_22">of which there are currently four base ISAs. Each base integer instruction set is characterized by </span>
<span id="ty_22" class="t s1_22">the width of the integer registers and the corresponding size of the address space and by the number </span>
<span id="tz_22" class="t s1_22">of integer registers. There are two primary base integer variants, RV32I and RV64I, described in </span>
<span id="t10_22" class="t s1_22">Chapters </span><span id="t11_22" class="t s8_22">2 </span><span id="t12_22" class="t s1_22">and </span><span id="t13_22" class="t s8_22">5</span><span id="t14_22" class="t s1_22">, which provide 32-bit or 64-bit address spaces respectively. </span><span id="t15_22" class="t s1_22">We use the term </span>
<span id="t16_22" class="t s1_22">XLEN to refer to the width of an integer register in bits (either 32 or 64). </span><span id="t17_22" class="t s1_22">Chapter </span><span id="t18_22" class="t s8_22">4 </span><span id="t19_22" class="t s1_22">describes </span>
<span id="t1a_22" class="t s1_22">the RV32E subset variant of the RV32I base instruction set, which has been added to support </span>
<span id="t1b_22" class="t s1_22">small microcontrollers, and which has half the number of integer registers. Chapter </span><span id="t1c_22" class="t s8_22">6 </span><span id="t1d_22" class="t s1_22">sketches a </span>
<span id="t1e_22" class="t s1_22" data-mappings='[[71,"fl"]]'>future RV128I variant of the base integer instruction set supporting a ﬂat 128-bit address space </span>
<span id="t1f_22" class="t s1_22">(XLEN=128). The base integer instruction sets use a two’s-complement representation for signed </span>
<span id="t1g_22" class="t s1_22">integer values. </span>
<span id="t1h_22" class="t s4_22">Although 64-bit address spaces are a requirement for larger systems, we believe 32-bit address </span>
<span id="t1i_22" class="t s4_22">spaces will remain adequate for many embedded and client devices for decades to come and will </span>
<span id="t1j_22" class="t s4_22" data-mappings='[[32,"ffi"]]'>be desirable to lower memory traﬃc and energy consumption. In addition, 32-bit address spaces </span>
<span id="t1k_22" class="t s4_22" data-mappings='[[6,"ffi"],[48,"fl"]]'>are suﬃcient for educational purposes. A larger ﬂat 128-bit address space might eventually be </span>
<span id="t1l_22" class="t s4_22">required, so we ensured this could be accommodated within the RISC-V ISA framework. </span>
<span id="t1m_22" class="t s4_22">The four base ISAs in RISC-V are treated as distinct base ISAs. A common question is why </span>
<span id="t1n_22" class="t s4_22">is there not a single ISA, and in particular, why is RV32I not a strict subset of RV64I? Some </span>
<span id="t1o_22" class="t s4_22">earlier ISA designs (SPARC, MIPS) adopted a strict superset policy when increasing address </span>
<span id="t1p_22" class="t s4_22">space size to support running existing 32-bit binaries on new 64-bit hardware. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
