{"vcs1":{"timestamp_begin":1735211155.787290466, "rt":1.71, "ut":0.68, "st":0.26}}
{"vcselab":{"timestamp_begin":1735211157.587282348, "rt":0.95, "ut":0.27, "st":0.14}}
{"link":{"timestamp_begin":1735211158.622530898, "rt":0.38, "ut":0.15, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735211155.064290903}
{"VCS_COMP_START_TIME": 1735211155.064290903}
{"VCS_COMP_END_TIME": 1735211162.008277836}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331892}}
{"stitch_vcselab": {"peak_mem": 223364}}
