$date
	Thu Mar 20 20:18:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module logicOp_tb $end
$var wire 1 ! out $end
$var reg 1 " Ain $end
$var reg 1 # Bin $end
$var reg 2 $ sel [1:0] $end
$scope module meow $end
$var wire 1 " Ai $end
$var wire 1 # Bi $end
$var wire 1 % a0 $end
$var wire 1 & a1 $end
$var wire 1 ' a2 $end
$var wire 1 ( a3 $end
$var wire 2 ) sel [1:0] $end
$var wire 1 ! out $end
$var wire 4 * in [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1110 *
b0 )
1(
1'
1&
0%
b0 $
1#
0"
0!
$end
#5
1%
0'
b11 *
0(
1!
b1 $
b1 )
1"
#10
0%
b110 *
1'
1!
b10 $
b10 )
0#
#15
0&
0'
b1000 *
1(
1!
b11 $
b11 )
0"
#25
