OPT_DESIGN_PATH=D:/RTL_FPGA/SD2/VERILOG/aula8-detector/sim_detector/work/@_opt
