
*** Running vivado
    with args -log blk_mem_gen_5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_5.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_5.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 270.809 ; gain = 46.242
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 370.727 ; gain = 80.754
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_5' [c:/ip_repo/blk_mem_gen_5/synth/blk_mem_gen_5.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_5' (9#1) [c:/ip_repo/blk_mem_gen_5/synth/blk_mem_gen_5.vhd:68]
Finished RTL Elaboration : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 577.168 ; gain = 287.195
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 577.168 ; gain = 287.195
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.517 . Memory (MB): peak = 658.602 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:25 ; elapsed = 00:01:46 . Memory (MB): peak = 658.602 ; gain = 368.629
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:25 ; elapsed = 00:01:46 . Memory (MB): peak = 658.602 ; gain = 368.629
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:46 . Memory (MB): peak = 658.602 ; gain = 368.629
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:46 . Memory (MB): peak = 658.602 ; gain = 368.629
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:47 . Memory (MB): peak = 658.602 ; gain = 368.629
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:02:04 . Memory (MB): peak = 689.926 ; gain = 399.953
Finished Timing Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:02:05 . Memory (MB): peak = 689.926 ; gain = 399.953
Finished Technology Mapping : Time (s): cpu = 00:01:42 ; elapsed = 00:02:05 . Memory (MB): peak = 699.066 ; gain = 409.094
Finished IO Insertion : Time (s): cpu = 00:01:43 ; elapsed = 00:02:06 . Memory (MB): peak = 699.066 ; gain = 409.094
Finished Renaming Generated Instances : Time (s): cpu = 00:01:43 ; elapsed = 00:02:06 . Memory (MB): peak = 699.066 ; gain = 409.094
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:02:06 . Memory (MB): peak = 699.066 ; gain = 409.094
Finished Renaming Generated Ports : Time (s): cpu = 00:01:43 ; elapsed = 00:02:06 . Memory (MB): peak = 699.066 ; gain = 409.094
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:02:06 . Memory (MB): peak = 699.066 ; gain = 409.094
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:02:06 . Memory (MB): peak = 699.066 ; gain = 409.094

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:02:06 . Memory (MB): peak = 699.066 ; gain = 409.094
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:02:10 . Memory (MB): peak = 711.590 ; gain = 421.617
