vendor_name = ModelSim
source_file = 1, SRAM_TEST.vhd
source_file = 1, RAM_control.vhd
source_file = 1, X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd
source_file = 1, X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf
source_file = 1, X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/ECHO_GEN.vhd
source_file = 1, X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/db/SRAM_TEST.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = SRAM_control
instance = comp, \DATA_SRAM[0]~output\, DATA_SRAM[0]~output, SRAM_control, 1
instance = comp, \DATA_SRAM[1]~output\, DATA_SRAM[1]~output, SRAM_control, 1
instance = comp, \DATA_SRAM[2]~output\, DATA_SRAM[2]~output, SRAM_control, 1
instance = comp, \DATA_SRAM[3]~output\, DATA_SRAM[3]~output, SRAM_control, 1
instance = comp, \DATA_SRAM[4]~output\, DATA_SRAM[4]~output, SRAM_control, 1
instance = comp, \DATA_SRAM[5]~output\, DATA_SRAM[5]~output, SRAM_control, 1
instance = comp, \DATA_SRAM[6]~output\, DATA_SRAM[6]~output, SRAM_control, 1
instance = comp, \DATA_SRAM[7]~output\, DATA_SRAM[7]~output, SRAM_control, 1
instance = comp, \DATA_SRAM[8]~output\, DATA_SRAM[8]~output, SRAM_control, 1
instance = comp, \DATA_SRAM[9]~output\, DATA_SRAM[9]~output, SRAM_control, 1
instance = comp, \DATA_SRAM[10]~output\, DATA_SRAM[10]~output, SRAM_control, 1
instance = comp, \DATA_SRAM[11]~output\, DATA_SRAM[11]~output, SRAM_control, 1
instance = comp, \DATA_SRAM[12]~output\, DATA_SRAM[12]~output, SRAM_control, 1
instance = comp, \DATA_SRAM[13]~output\, DATA_SRAM[13]~output, SRAM_control, 1
instance = comp, \DATA_SRAM[14]~output\, DATA_SRAM[14]~output, SRAM_control, 1
instance = comp, \DATA_SRAM[15]~output\, DATA_SRAM[15]~output, SRAM_control, 1
instance = comp, \DATA_ECHO[0]~output\, DATA_ECHO[0]~output, SRAM_control, 1
instance = comp, \DATA_ECHO[1]~output\, DATA_ECHO[1]~output, SRAM_control, 1
instance = comp, \DATA_ECHO[2]~output\, DATA_ECHO[2]~output, SRAM_control, 1
instance = comp, \DATA_ECHO[3]~output\, DATA_ECHO[3]~output, SRAM_control, 1
instance = comp, \DATA_ECHO[4]~output\, DATA_ECHO[4]~output, SRAM_control, 1
instance = comp, \DATA_ECHO[5]~output\, DATA_ECHO[5]~output, SRAM_control, 1
instance = comp, \DATA_ECHO[6]~output\, DATA_ECHO[6]~output, SRAM_control, 1
instance = comp, \DATA_ECHO[7]~output\, DATA_ECHO[7]~output, SRAM_control, 1
instance = comp, \DATA_ECHO[8]~output\, DATA_ECHO[8]~output, SRAM_control, 1
instance = comp, \DATA_ECHO[9]~output\, DATA_ECHO[9]~output, SRAM_control, 1
instance = comp, \DATA_ECHO[10]~output\, DATA_ECHO[10]~output, SRAM_control, 1
instance = comp, \DATA_ECHO[11]~output\, DATA_ECHO[11]~output, SRAM_control, 1
instance = comp, \DATA_ECHO[12]~output\, DATA_ECHO[12]~output, SRAM_control, 1
instance = comp, \DATA_ECHO[13]~output\, DATA_ECHO[13]~output, SRAM_control, 1
instance = comp, \DATA_ECHO[14]~output\, DATA_ECHO[14]~output, SRAM_control, 1
instance = comp, \DATA_ECHO[15]~output\, DATA_ECHO[15]~output, SRAM_control, 1
instance = comp, \ADDR[0]~output\, ADDR[0]~output, SRAM_control, 1
instance = comp, \ADDR[1]~output\, ADDR[1]~output, SRAM_control, 1
instance = comp, \ADDR[2]~output\, ADDR[2]~output, SRAM_control, 1
instance = comp, \ADDR[3]~output\, ADDR[3]~output, SRAM_control, 1
instance = comp, \ADDR[4]~output\, ADDR[4]~output, SRAM_control, 1
instance = comp, \ADDR[5]~output\, ADDR[5]~output, SRAM_control, 1
instance = comp, \ADDR[6]~output\, ADDR[6]~output, SRAM_control, 1
instance = comp, \ADDR[7]~output\, ADDR[7]~output, SRAM_control, 1
instance = comp, \ADDR[8]~output\, ADDR[8]~output, SRAM_control, 1
instance = comp, \ADDR[9]~output\, ADDR[9]~output, SRAM_control, 1
instance = comp, \ADDR[10]~output\, ADDR[10]~output, SRAM_control, 1
instance = comp, \ADDR[11]~output\, ADDR[11]~output, SRAM_control, 1
instance = comp, \ADDR[12]~output\, ADDR[12]~output, SRAM_control, 1
instance = comp, \ADDR[13]~output\, ADDR[13]~output, SRAM_control, 1
instance = comp, \ADDR[14]~output\, ADDR[14]~output, SRAM_control, 1
instance = comp, \ADDR[15]~output\, ADDR[15]~output, SRAM_control, 1
instance = comp, \ADDR[16]~output\, ADDR[16]~output, SRAM_control, 1
instance = comp, \ADDR[17]~output\, ADDR[17]~output, SRAM_control, 1
instance = comp, \ADDR[18]~output\, ADDR[18]~output, SRAM_control, 1
instance = comp, \ADDR[19]~output\, ADDR[19]~output, SRAM_control, 1
instance = comp, \sram_ce~output\, sram_ce~output, SRAM_control, 1
instance = comp, \sram_oe~output\, sram_oe~output, SRAM_control, 1
instance = comp, \sram_we~output\, sram_we~output, SRAM_control, 1
instance = comp, \sram_lb~output\, sram_lb~output, SRAM_control, 1
instance = comp, \sram_ub~output\, sram_ub~output, SRAM_control, 1
instance = comp, \RW~input\, RW~input, SRAM_control, 1
instance = comp, \RW~inputclkctrl\, RW~inputclkctrl, SRAM_control, 1
instance = comp, \DATA_ECHO[0]$latch\, DATA_ECHO[0]$latch, SRAM_control, 1
instance = comp, \DATA_SRAM[0]$latch\, DATA_SRAM[0]$latch, SRAM_control, 1
instance = comp, \DATA_ECHO[1]$latch\, DATA_ECHO[1]$latch, SRAM_control, 1
instance = comp, \DATA_SRAM[1]$latch\, DATA_SRAM[1]$latch, SRAM_control, 1
instance = comp, \DATA_ECHO[2]$latch\, DATA_ECHO[2]$latch, SRAM_control, 1
instance = comp, \DATA_SRAM[2]$latch\, DATA_SRAM[2]$latch, SRAM_control, 1
instance = comp, \DATA_ECHO[3]$latch\, DATA_ECHO[3]$latch, SRAM_control, 1
instance = comp, \DATA_SRAM[3]$latch\, DATA_SRAM[3]$latch, SRAM_control, 1
instance = comp, \DATA_ECHO[4]$latch\, DATA_ECHO[4]$latch, SRAM_control, 1
instance = comp, \DATA_SRAM[4]$latch\, DATA_SRAM[4]$latch, SRAM_control, 1
instance = comp, \DATA_ECHO[5]$latch\, DATA_ECHO[5]$latch, SRAM_control, 1
instance = comp, \DATA_SRAM[5]$latch\, DATA_SRAM[5]$latch, SRAM_control, 1
instance = comp, \DATA_ECHO[6]$latch\, DATA_ECHO[6]$latch, SRAM_control, 1
instance = comp, \DATA_SRAM[6]$latch\, DATA_SRAM[6]$latch, SRAM_control, 1
instance = comp, \DATA_ECHO[7]$latch\, DATA_ECHO[7]$latch, SRAM_control, 1
instance = comp, \DATA_SRAM[7]$latch\, DATA_SRAM[7]$latch, SRAM_control, 1
instance = comp, \DATA_ECHO[8]$latch\, DATA_ECHO[8]$latch, SRAM_control, 1
instance = comp, \DATA_SRAM[8]$latch\, DATA_SRAM[8]$latch, SRAM_control, 1
instance = comp, \DATA_ECHO[9]$latch\, DATA_ECHO[9]$latch, SRAM_control, 1
instance = comp, \DATA_SRAM[9]$latch\, DATA_SRAM[9]$latch, SRAM_control, 1
instance = comp, \DATA_ECHO[10]$latch\, DATA_ECHO[10]$latch, SRAM_control, 1
instance = comp, \DATA_SRAM[10]$latch\, DATA_SRAM[10]$latch, SRAM_control, 1
instance = comp, \DATA_ECHO[11]$latch\, DATA_ECHO[11]$latch, SRAM_control, 1
instance = comp, \DATA_SRAM[11]$latch\, DATA_SRAM[11]$latch, SRAM_control, 1
instance = comp, \DATA_ECHO[12]$latch\, DATA_ECHO[12]$latch, SRAM_control, 1
instance = comp, \DATA_SRAM[12]$latch\, DATA_SRAM[12]$latch, SRAM_control, 1
instance = comp, \DATA_ECHO[13]$latch\, DATA_ECHO[13]$latch, SRAM_control, 1
instance = comp, \DATA_SRAM[13]$latch\, DATA_SRAM[13]$latch, SRAM_control, 1
instance = comp, \DATA_ECHO[14]$latch\, DATA_ECHO[14]$latch, SRAM_control, 1
instance = comp, \DATA_SRAM[14]$latch\, DATA_SRAM[14]$latch, SRAM_control, 1
instance = comp, \DATA_ECHO[15]$latch\, DATA_ECHO[15]$latch, SRAM_control, 1
instance = comp, \DATA_SRAM[15]$latch\, DATA_SRAM[15]$latch, SRAM_control, 1
instance = comp, \offset[0]~input\, offset[0]~input, SRAM_control, 1
instance = comp, \rstn~input\, rstn~input, SRAM_control, 1
instance = comp, \PTR[0]~19\, PTR[0]~19, SRAM_control, 1
instance = comp, \Add1~0\, Add1~0, SRAM_control, 1
instance = comp, \offset[1]~input\, offset[1]~input, SRAM_control, 1
instance = comp, \Add0~1\, Add0~1, SRAM_control, 1
instance = comp, \PTR[1]~20\, PTR[1]~20, SRAM_control, 1
instance = comp, \Add1~2\, Add1~2, SRAM_control, 1
instance = comp, \Add0~3\, Add0~3, SRAM_control, 1
instance = comp, \PTR[2]~21\, PTR[2]~21, SRAM_control, 1
instance = comp, \offset[2]~input\, offset[2]~input, SRAM_control, 1
instance = comp, \Add1~4\, Add1~4, SRAM_control, 1
instance = comp, \offset[3]~input\, offset[3]~input, SRAM_control, 1
instance = comp, \Add0~5\, Add0~5, SRAM_control, 1
instance = comp, \PTR[3]~22\, PTR[3]~22, SRAM_control, 1
instance = comp, \Add1~6\, Add1~6, SRAM_control, 1
instance = comp, \offset[4]~input\, offset[4]~input, SRAM_control, 1
instance = comp, \Add0~7\, Add0~7, SRAM_control, 1
instance = comp, \PTR[4]~23\, PTR[4]~23, SRAM_control, 1
instance = comp, \Add1~8\, Add1~8, SRAM_control, 1
instance = comp, \Add0~9\, Add0~9, SRAM_control, 1
instance = comp, \PTR[5]~24\, PTR[5]~24, SRAM_control, 1
instance = comp, \offset[5]~input\, offset[5]~input, SRAM_control, 1
instance = comp, \Add1~10\, Add1~10, SRAM_control, 1
instance = comp, \offset[6]~input\, offset[6]~input, SRAM_control, 1
instance = comp, \Add0~11\, Add0~11, SRAM_control, 1
instance = comp, \PTR[6]~25\, PTR[6]~25, SRAM_control, 1
instance = comp, \Add1~12\, Add1~12, SRAM_control, 1
instance = comp, \Add0~13\, Add0~13, SRAM_control, 1
instance = comp, \PTR[7]~26\, PTR[7]~26, SRAM_control, 1
instance = comp, \offset[7]~input\, offset[7]~input, SRAM_control, 1
instance = comp, \Add1~14\, Add1~14, SRAM_control, 1
instance = comp, \offset[8]~input\, offset[8]~input, SRAM_control, 1
instance = comp, \Add0~15\, Add0~15, SRAM_control, 1
instance = comp, \PTR[8]~27\, PTR[8]~27, SRAM_control, 1
instance = comp, \Add1~16\, Add1~16, SRAM_control, 1
instance = comp, \Add0~17\, Add0~17, SRAM_control, 1
instance = comp, \PTR[9]~28\, PTR[9]~28, SRAM_control, 1
instance = comp, \offset[9]~input\, offset[9]~input, SRAM_control, 1
instance = comp, \Add1~18\, Add1~18, SRAM_control, 1
instance = comp, \Add0~19\, Add0~19, SRAM_control, 1
instance = comp, \PTR[10]~29\, PTR[10]~29, SRAM_control, 1
instance = comp, \offset[10]~input\, offset[10]~input, SRAM_control, 1
instance = comp, \Add1~20\, Add1~20, SRAM_control, 1
instance = comp, \Add0~21\, Add0~21, SRAM_control, 1
instance = comp, \PTR[11]~30\, PTR[11]~30, SRAM_control, 1
instance = comp, \offset[11]~input\, offset[11]~input, SRAM_control, 1
instance = comp, \Add1~22\, Add1~22, SRAM_control, 1
instance = comp, \offset[12]~input\, offset[12]~input, SRAM_control, 1
instance = comp, \Add0~23\, Add0~23, SRAM_control, 1
instance = comp, \PTR[12]~31\, PTR[12]~31, SRAM_control, 1
instance = comp, \Add1~24\, Add1~24, SRAM_control, 1
instance = comp, \Add0~25\, Add0~25, SRAM_control, 1
instance = comp, \PTR[13]~32\, PTR[13]~32, SRAM_control, 1
instance = comp, \offset[13]~input\, offset[13]~input, SRAM_control, 1
instance = comp, \Add1~26\, Add1~26, SRAM_control, 1
instance = comp, \offset[14]~input\, offset[14]~input, SRAM_control, 1
instance = comp, \Add0~27\, Add0~27, SRAM_control, 1
instance = comp, \PTR[14]~33\, PTR[14]~33, SRAM_control, 1
instance = comp, \Add1~28\, Add1~28, SRAM_control, 1
instance = comp, \offset[15]~input\, offset[15]~input, SRAM_control, 1
instance = comp, \Add0~29\, Add0~29, SRAM_control, 1
instance = comp, \PTR[15]~34\, PTR[15]~34, SRAM_control, 1
instance = comp, \Add1~30\, Add1~30, SRAM_control, 1
instance = comp, \offset[16]~input\, offset[16]~input, SRAM_control, 1
instance = comp, \Add0~31\, Add0~31, SRAM_control, 1
instance = comp, \PTR[16]~35\, PTR[16]~35, SRAM_control, 1
instance = comp, \Add1~32\, Add1~32, SRAM_control, 1
instance = comp, \offset[17]~input\, offset[17]~input, SRAM_control, 1
instance = comp, \Add0~33\, Add0~33, SRAM_control, 1
instance = comp, \PTR[17]~36\, PTR[17]~36, SRAM_control, 1
instance = comp, \Add1~34\, Add1~34, SRAM_control, 1
instance = comp, \offset[18]~input\, offset[18]~input, SRAM_control, 1
instance = comp, \Add0~35\, Add0~35, SRAM_control, 1
instance = comp, \PTR[18]~37\, PTR[18]~37, SRAM_control, 1
instance = comp, \Add1~36\, Add1~36, SRAM_control, 1
instance = comp, \Add0~37\, Add0~37, SRAM_control, 1
instance = comp, \PTR[19]~38\, PTR[19]~38, SRAM_control, 1
instance = comp, \offset[19]~input\, offset[19]~input, SRAM_control, 1
instance = comp, \Add1~38\, Add1~38, SRAM_control, 1
instance = comp, \lrsel~input\, lrsel~input, SRAM_control, 1
instance = comp, \DATA_SRAM[0]~input\, DATA_SRAM[0]~input, SRAM_control, 1
instance = comp, \DATA_SRAM[1]~input\, DATA_SRAM[1]~input, SRAM_control, 1
instance = comp, \DATA_SRAM[2]~input\, DATA_SRAM[2]~input, SRAM_control, 1
instance = comp, \DATA_SRAM[3]~input\, DATA_SRAM[3]~input, SRAM_control, 1
instance = comp, \DATA_SRAM[4]~input\, DATA_SRAM[4]~input, SRAM_control, 1
instance = comp, \DATA_SRAM[5]~input\, DATA_SRAM[5]~input, SRAM_control, 1
instance = comp, \DATA_SRAM[6]~input\, DATA_SRAM[6]~input, SRAM_control, 1
instance = comp, \DATA_SRAM[7]~input\, DATA_SRAM[7]~input, SRAM_control, 1
instance = comp, \DATA_SRAM[8]~input\, DATA_SRAM[8]~input, SRAM_control, 1
instance = comp, \DATA_SRAM[9]~input\, DATA_SRAM[9]~input, SRAM_control, 1
instance = comp, \DATA_SRAM[10]~input\, DATA_SRAM[10]~input, SRAM_control, 1
instance = comp, \DATA_SRAM[11]~input\, DATA_SRAM[11]~input, SRAM_control, 1
instance = comp, \DATA_SRAM[12]~input\, DATA_SRAM[12]~input, SRAM_control, 1
instance = comp, \DATA_SRAM[13]~input\, DATA_SRAM[13]~input, SRAM_control, 1
instance = comp, \DATA_SRAM[14]~input\, DATA_SRAM[14]~input, SRAM_control, 1
instance = comp, \DATA_SRAM[15]~input\, DATA_SRAM[15]~input, SRAM_control, 1
instance = comp, \DATA_ECHO[0]~input\, DATA_ECHO[0]~input, SRAM_control, 1
instance = comp, \DATA_ECHO[1]~input\, DATA_ECHO[1]~input, SRAM_control, 1
instance = comp, \DATA_ECHO[2]~input\, DATA_ECHO[2]~input, SRAM_control, 1
instance = comp, \DATA_ECHO[3]~input\, DATA_ECHO[3]~input, SRAM_control, 1
instance = comp, \DATA_ECHO[4]~input\, DATA_ECHO[4]~input, SRAM_control, 1
instance = comp, \DATA_ECHO[5]~input\, DATA_ECHO[5]~input, SRAM_control, 1
instance = comp, \DATA_ECHO[6]~input\, DATA_ECHO[6]~input, SRAM_control, 1
instance = comp, \DATA_ECHO[7]~input\, DATA_ECHO[7]~input, SRAM_control, 1
instance = comp, \DATA_ECHO[8]~input\, DATA_ECHO[8]~input, SRAM_control, 1
instance = comp, \DATA_ECHO[9]~input\, DATA_ECHO[9]~input, SRAM_control, 1
instance = comp, \DATA_ECHO[10]~input\, DATA_ECHO[10]~input, SRAM_control, 1
instance = comp, \DATA_ECHO[11]~input\, DATA_ECHO[11]~input, SRAM_control, 1
instance = comp, \DATA_ECHO[12]~input\, DATA_ECHO[12]~input, SRAM_control, 1
instance = comp, \DATA_ECHO[13]~input\, DATA_ECHO[13]~input, SRAM_control, 1
instance = comp, \DATA_ECHO[14]~input\, DATA_ECHO[14]~input, SRAM_control, 1
instance = comp, \DATA_ECHO[15]~input\, DATA_ECHO[15]~input, SRAM_control, 1
