# set the working dir, where all compiled verilog goes
vlib work
vlog drop_keys.v
vlog vga_adapter.v
vlog note_register.v
vsim -L altera_mf_ver notes_register -t ns

#log all signals
log {/*}
# add all waves
add wave {/*}


force {address_in} 		00000 0ns
force {clk} 			0 0ns, 1 {5ns} -r 10ns
force {reset} 			1 0ns, 0 20ns
force {shift} 			0 0ns, 1 30ns, 0 350ns
force {FSM_notes} 		11111 0ns
run 360ns

force {address_in} 		00001 0ns
force {clk} 			0 0ns, 1 {5ns} -r 10ns
force {reset} 			1 0ns, 0 20ns
force {shift} 			0 0ns, 1 30ns, 0 350ns
force {FSM_notes} 		11001 0ns
run 450ns


# Stock formats
#force {}  ns, 1 {20ns}
#force {}  ns,  ns
#force {}  ns
#run ns