// Seed: 1386027266
module module_0 (
    output supply0 id_0
);
  logic id_2;
  assign module_1.id_5 = 0;
  logic id_3;
  ;
  logic id_4;
  ;
  wire id_5 = id_2;
  reg  id_6;
  ;
  always id_6 <= -1'b0;
  assign id_6 = id_3[-1];
  logic id_7;
  logic id_8;
  ;
  logic id_9;
  assign id_0 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    output wand id_6,
    input tri id_7[-1  &  -1 : 1]
);
  assign id_0 = id_3;
  module_0 modCall_1 (id_6);
endmodule
