
*** Running vivado
    with args -log finn_design_MVAU_hls_8_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source finn_design_MVAU_hls_8_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source finn_design_MVAU_hls_8_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1002.340 ; gain = 118.227
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_8_0_synth_1/media/clr/XIlinx/finn/finn-rtllib/memstream'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_0_wlfxl4wj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_0_5ojjcg8a/project_StreamingMaxPool_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_6i63ps7x'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_0_c1yl8wwu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_2_ns3a5jn3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_8tlt_04t'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_xcuclu_f'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_pgm__mle'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_lbnaqceg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_5_mrxzdn8q'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_1_2v0axa4u/project_StreamingMaxPool_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_6_0tg6i1t4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_1_eo_ft2zd'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_7_0_5dpxcc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9n0z3xny'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_8__tki43oj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_oywzn2g7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_9_abi4l1b9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_0_quz2zfen/project_StreamingDataWidthConverter_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_10_h0juerdy'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_1_r23awlkq/project_MVAU_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_11_3tv6qxnb'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u3hxulek'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_12_lm1clnxa'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_2_z93d_1rj/project_StreamingMaxPool_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_13_583cxnvb'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_2_oczdtiib'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_14_k4fncn1n'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_de665nz_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_15_1i7_04ny'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_qjg7t3xq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_16_hou74g4l'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_1_s6worver/project_StreamingDataWidthConverter_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_17_cmro96l_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_2_ufu323e_/project_MVAU_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_18_b5raj_ho'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_c3ztzkwv'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_19_enco_dbj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_3_igc1mjk8/project_StreamingMaxPool_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_20_nu4uu0sy'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_3_fpihnftc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_21_086iw6t9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_5t1fuam0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_22_t4n_jkuj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_yajhnku3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_23_y9rnvntt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_05ww9hda'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_24_ylzveoao'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_3_5vl2hbpw/project_MVAU_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_25_5vaibwsp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_ab4eighi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_26_xzg9s7nq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_4_o30d23mp/project_StreamingMaxPool_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_27_ej9wchtr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_4_lasvhgnt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_28_hm6xtqk0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_8__bwffe1d'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_29_oqgwb2ay'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_cq84zytp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_30_c_bk1cl9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_166qp8mj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_31_tt3lfz47'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_4__ok_a9cj/project_MVAU_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_32_59unwooc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_0s7sq3bt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_33_iufu7as2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_5_c0eo27gp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_34_70ldgat7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_l6pn1lgr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_35_5c_fr02n'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_pr473df_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_36_x2yax__b'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_31ouz5n4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_37_iz2r64sq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_5_ol2hz86g/project_MVAU_hls_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_38_68gyno9a'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_2_8vctij35/project_StreamingDataWidthConverter_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_39_711xoee7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_6_y0qmdba0/project_MVAU_hls_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_40_qmte1qgl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_mxe_m8it'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_41_ydah_m51'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_6_59g9igco'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_42_slirpjfi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_4npximp0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_43_4lup8wdo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_t2nz2da6'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_44_3nh99_gf'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_evu11cig'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_45_8stog746'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_46_fggz943t'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_jrps1wlr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_47_imagao10'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_48_eoppwpa1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_17_6dd98hur'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_49_33e6bl_t'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_7_5qrmxzdy'.
INFO: [Common 17-14] Message 'IP_Flow 19-1700' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.219 ; gain = 24.879
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: finn_design_MVAU_hls_8_0
Command: synth_design -top finn_design_MVAU_hls_8_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 44344
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1866.715 ; gain = 415.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_8_0' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_8_0/synth/finn_design_MVAU_hls_8_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8.v:10]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R.v:7]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_97_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_97_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_97_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_97_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_98_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_98_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_98_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_98_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_99_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_99_ROM_AUTO_1R.v:28]
INFO: [Common 17-14] Message 'Synth 8-4445' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_99_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_99_ROM_AUTO_1R.v:7]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:23]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
INFO: [Common 17-14] Message 'Synth 8-4767' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-7129] Port rst in module MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_253_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_252_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_251_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_250_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_249_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_248_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_247_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_246_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_245_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_244_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_243_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_242_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_241_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_240_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_239_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_238_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_237_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_236_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_235_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_234_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_233_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_232_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_231_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_230_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_229_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_228_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_227_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_226_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_225_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_224_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_223_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_222_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_221_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_220_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_219_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_218_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_217_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_216_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_215_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_214_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_213_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_212_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_211_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_210_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_209_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_208_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_207_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_206_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_205_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_204_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_203_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_202_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_201_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_200_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_199_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_198_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_197_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_196_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_195_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_194_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_193_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_192_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_191_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_190_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_189_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_188_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_187_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_186_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_185_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_184_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_183_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_182_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_181_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_180_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_179_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_178_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_177_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_176_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_175_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_174_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_173_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_172_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_171_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_170_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_169_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_168_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_167_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_166_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_165_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_164_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_163_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_162_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_161_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_160_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_159_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_158_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_157_ROM_AUTO_1R is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2051.672 ; gain = 600.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2051.672 ; gain = 600.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2051.672 ; gain = 600.395
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.322 . Memory (MB): peak = 2051.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_8_0/constraints/MVAU_hls_8_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_8_0/constraints/MVAU_hls_8_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_8_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_8_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2145.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 2147.824 ; gain = 2.223
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 2147.824 ; gain = 696.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 2147.824 ; gain = 696.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_8_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 2147.824 ; gain = 696.547
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'idxprom2_i_reg_14639_reg' and it is trimmed from '32' to '5' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch.v:6835]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_14320_pp0_iter4_reg_reg' and it is trimmed from '32' to '5' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch.v:6781]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_14320_pp0_iter3_reg_reg' and it is trimmed from '32' to '5' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch.v:6771]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_14320_pp0_iter2_reg_reg' and it is trimmed from '32' to '5' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch.v:6757]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_14320_pp0_iter1_reg_reg' and it is trimmed from '32' to '5' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch.v:6743]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_14320_reg' and it is trimmed from '32' to '5' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch.v:6727]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter10_fsm_reg' in module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter4_fsm_reg' in module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter5_fsm_reg' in module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter6_fsm_reg' in module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter7_fsm_reg' in module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter8_fsm_reg' in module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter9_fsm_reg' in module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter4_fsm_reg' in module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter5_fsm_reg' in module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
  ap_ST_iter6_fsm_state7 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter6_fsm_reg' in module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter7_fsm_state0 |                               01 |                               01
  ap_ST_iter7_fsm_state8 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter7_fsm_reg' in module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_ST_iter10_fsm_state0 |                               01 |                               01
ap_ST_iter10_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter10_fsm_reg' in module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter8_fsm_state0 |                               01 |                               01
  ap_ST_iter8_fsm_state9 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter8_fsm_reg' in module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter9_fsm_state0 |                               01 |                               01
 ap_ST_iter9_fsm_state10 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter9_fsm_reg' in module 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 2147.824 ; gain = 696.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   19 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 2     
	  11 Input    8 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	  16 Input    6 Bit       Adders := 5     
	   3 Input    6 Bit       Adders := 1     
	  16 Input    5 Bit       Adders := 3     
	   3 Input    5 Bit       Adders := 1     
	   8 Input    4 Bit       Adders := 2     
	   9 Input    4 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 86    
	   3 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 254   
+---Registers : 
	               72 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               27 Bit    Registers := 105   
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 62    
	               17 Bit    Registers := 71    
	               16 Bit    Registers := 53    
	               15 Bit    Registers := 30    
	               14 Bit    Registers := 18    
	               13 Bit    Registers := 14    
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 23    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 90    
	                1 Bit    Registers := 125   
+---Muxes : 
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 104   
	   2 Input   19 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 10    
	   2 Input    2 Bit        Muxes := 32    
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_128_U/q0_reg[0]' (FDE) to 'p_ZL7threshs_128_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_128_U/q0_reg[1]' (FDE) to 'p_ZL7threshs_128_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_128_U/q0_reg[2]' (FDE) to 'p_ZL7threshs_128_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_128_U/q0_reg[3]' (FDE) to 'p_ZL7threshs_128_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_128_U/q0_reg[4]' (FDE) to 'p_ZL7threshs_128_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_128_U/q0_reg[5]' (FDE) to 'p_ZL7threshs_128_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_128_U/q0_reg[6]' (FDE) to 'p_ZL7threshs_128_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_128_U/q0_reg[7]' (FDE) to 'p_ZL7threshs_128_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_128_U/q0_reg[8]' (FDE) to 'p_ZL7threshs_128_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_128_U/q0_reg[9]' (FDE) to 'p_ZL7threshs_128_U/q0_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_128_U/\q0_reg[10] )
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_127_U/q0_reg[0]' (FDE) to 'p_ZL7threshs_127_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_127_U/q0_reg[1]' (FDE) to 'p_ZL7threshs_127_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_127_U/q0_reg[2]' (FDE) to 'p_ZL7threshs_127_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_127_U/q0_reg[3]' (FDE) to 'p_ZL7threshs_127_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_127_U/q0_reg[4]' (FDE) to 'p_ZL7threshs_127_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_127_U/q0_reg[5]' (FDE) to 'p_ZL7threshs_127_U/q0_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_127_U/\q0_reg[6] )
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_129_U/q0_reg[0]' (FDE) to 'p_ZL7threshs_129_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_129_U/q0_reg[1]' (FDE) to 'p_ZL7threshs_129_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_129_U/q0_reg[2]' (FDE) to 'p_ZL7threshs_129_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_129_U/q0_reg[3]' (FDE) to 'p_ZL7threshs_129_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_129_U/q0_reg[4]' (FDE) to 'p_ZL7threshs_129_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_129_U/q0_reg[5]' (FDE) to 'p_ZL7threshs_129_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_129_U/q0_reg[6]' (FDE) to 'p_ZL7threshs_129_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_129_U/q0_reg[7]' (FDE) to 'p_ZL7threshs_129_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_129_U/q0_reg[8]' (FDE) to 'p_ZL7threshs_129_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_129_U/q0_reg[9]' (FDE) to 'p_ZL7threshs_129_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_129_U/q0_reg[10]' (FDE) to 'p_ZL7threshs_129_U/q0_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_129_U/\q0_reg[11] )
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_225_U/q0_reg[0]' (FDE) to 'p_ZL7threshs_225_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_225_U/q0_reg[1]' (FDE) to 'p_ZL7threshs_225_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_225_U/q0_reg[2]' (FDE) to 'p_ZL7threshs_225_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_225_U/q0_reg[3]' (FDE) to 'p_ZL7threshs_225_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_225_U/q0_reg[4]' (FDE) to 'p_ZL7threshs_225_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_225_U/q0_reg[5]' (FDE) to 'p_ZL7threshs_225_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_225_U/q0_reg[6]' (FDE) to 'p_ZL7threshs_225_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_225_U/q0_reg[7]' (FDE) to 'p_ZL7threshs_225_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_225_U/q0_reg[8]' (FDE) to 'p_ZL7threshs_225_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_225_U/q0_reg[9]' (FDE) to 'p_ZL7threshs_225_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_225_U/q0_reg[10]' (FDE) to 'p_ZL7threshs_225_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_225_U/q0_reg[11]' (FDE) to 'p_ZL7threshs_225_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_225_U/q0_reg[12]' (FDE) to 'p_ZL7threshs_225_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_225_U/q0_reg[13]' (FDE) to 'p_ZL7threshs_225_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_225_U/q0_reg[14]' (FDE) to 'p_ZL7threshs_225_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_225_U/q0_reg[15]' (FDE) to 'p_ZL7threshs_225_U/q0_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_225_U/\q0_reg[16] )
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_227_U/q0_reg[0]' (FDE) to 'p_ZL7threshs_227_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_227_U/q0_reg[1]' (FDE) to 'p_ZL7threshs_227_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_227_U/q0_reg[2]' (FDE) to 'p_ZL7threshs_227_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_227_U/q0_reg[3]' (FDE) to 'p_ZL7threshs_227_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_227_U/q0_reg[4]' (FDE) to 'p_ZL7threshs_227_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_227_U/q0_reg[5]' (FDE) to 'p_ZL7threshs_227_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_227_U/q0_reg[6]' (FDE) to 'p_ZL7threshs_227_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_227_U/q0_reg[7]' (FDE) to 'p_ZL7threshs_227_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_227_U/q0_reg[8]' (FDE) to 'p_ZL7threshs_227_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_227_U/q0_reg[9]' (FDE) to 'p_ZL7threshs_227_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_227_U/q0_reg[10]' (FDE) to 'p_ZL7threshs_227_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_227_U/q0_reg[11]' (FDE) to 'p_ZL7threshs_227_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_227_U/q0_reg[12]' (FDE) to 'p_ZL7threshs_227_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_227_U/q0_reg[13]' (FDE) to 'p_ZL7threshs_227_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_227_U/q0_reg[14]' (FDE) to 'p_ZL7threshs_227_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_227_U/q0_reg[15]' (FDE) to 'p_ZL7threshs_227_U/q0_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_227_U/\q0_reg[16] )
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_226_U/q0_reg[0]' (FDE) to 'p_ZL7threshs_226_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_226_U/q0_reg[1]' (FDE) to 'p_ZL7threshs_226_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_226_U/q0_reg[2]' (FDE) to 'p_ZL7threshs_226_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_226_U/q0_reg[3]' (FDE) to 'p_ZL7threshs_226_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_226_U/q0_reg[4]' (FDE) to 'p_ZL7threshs_226_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_226_U/q0_reg[5]' (FDE) to 'p_ZL7threshs_226_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_226_U/q0_reg[6]' (FDE) to 'p_ZL7threshs_226_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_226_U/q0_reg[7]' (FDE) to 'p_ZL7threshs_226_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_226_U/q0_reg[8]' (FDE) to 'p_ZL7threshs_226_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_226_U/q0_reg[9]' (FDE) to 'p_ZL7threshs_226_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_226_U/q0_reg[10]' (FDE) to 'p_ZL7threshs_226_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_226_U/q0_reg[11]' (FDE) to 'p_ZL7threshs_226_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_226_U/q0_reg[12]' (FDE) to 'p_ZL7threshs_226_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_226_U/q0_reg[13]' (FDE) to 'p_ZL7threshs_226_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_226_U/q0_reg[14]' (FDE) to 'p_ZL7threshs_226_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_226_U/q0_reg[15]' (FDE) to 'p_ZL7threshs_226_U/q0_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_226_U/\q0_reg[16] )
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_223_U/q0_reg[0]' (FDE) to 'p_ZL7threshs_223_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_223_U/q0_reg[1]' (FDE) to 'p_ZL7threshs_223_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_223_U/q0_reg[2]' (FDE) to 'p_ZL7threshs_223_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_223_U/q0_reg[3]' (FDE) to 'p_ZL7threshs_223_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_223_U/q0_reg[4]' (FDE) to 'p_ZL7threshs_223_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_223_U/q0_reg[5]' (FDE) to 'p_ZL7threshs_223_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_223_U/q0_reg[6]' (FDE) to 'p_ZL7threshs_223_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_223_U/q0_reg[7]' (FDE) to 'p_ZL7threshs_223_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_223_U/q0_reg[8]' (FDE) to 'p_ZL7threshs_223_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_223_U/q0_reg[9]' (FDE) to 'p_ZL7threshs_223_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_223_U/q0_reg[10]' (FDE) to 'p_ZL7threshs_223_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_223_U/q0_reg[11]' (FDE) to 'p_ZL7threshs_223_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_223_U/q0_reg[12]' (FDE) to 'p_ZL7threshs_223_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_223_U/q0_reg[13]' (FDE) to 'p_ZL7threshs_223_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_223_U/q0_reg[14]' (FDE) to 'p_ZL7threshs_223_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_223_U/q0_reg[15]' (FDE) to 'p_ZL7threshs_223_U/q0_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_223_U/\q0_reg[16] )
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_233_U/q0_reg[0]' (FDE) to 'p_ZL7threshs_233_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_233_U/q0_reg[1]' (FDE) to 'p_ZL7threshs_233_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_233_U/q0_reg[2]' (FDE) to 'p_ZL7threshs_233_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_233_U/q0_reg[3]' (FDE) to 'p_ZL7threshs_233_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_233_U/q0_reg[4]' (FDE) to 'p_ZL7threshs_233_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_233_U/q0_reg[5]' (FDE) to 'p_ZL7threshs_233_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_233_U/q0_reg[6]' (FDE) to 'p_ZL7threshs_233_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_233_U/q0_reg[7]' (FDE) to 'p_ZL7threshs_233_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'p_ZL7threshs_233_U/q0_reg[8]' (FDE) to 'p_ZL7threshs_233_U/q0_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_233_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_234_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_231_U/\q0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_253_U/\q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_229_U/\q0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_228_U/\q0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_175_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_177_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_178_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_179_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_181_U/\q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_185_U/\q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_176_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_187_U/\q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_159_U/\q0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_162_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_163_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_165_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_169_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_160_U/\q0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_173_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_166_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_171_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_164_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_170_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_168_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_150_U/\q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_151_U/\q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_153_U/\q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_157_U/\q0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_152_U/\q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_156_U/\q0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_142_U/\q0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_143_U/\q0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_145_U/\q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_146_U/\q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_149_U/\q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_144_U/\q0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_148_U/\q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_134_U/\q0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_137_U/\q0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_139_U/\q0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_141_U/\q0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_140_U/\q0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_136_U/\q0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_132_U/\q0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_130_U/\q0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_192_U/\q0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_195_U/\q0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_191_U/\q0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_190_U/\q0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_221_U/\q0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_220_U/\q0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_197_U/\q0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_196_U/\q0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_204_U/\q0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_217_U/\q0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_216_U/\q0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_213_U/\q0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_212_U/\q0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_219_U/\q0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_218_U/\q0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_209_U/\q0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_208_U/\q0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_215_U/\q0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_214_U/\q0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\this_V_129_load_reg_15812_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln840_197_reg_17107_reg[0] )
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U8/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U7/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U5/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U5/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U5/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U7/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U7/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U8/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U8/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U8/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U5/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U7/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1.v:31]
DSP Report: Generating DSP mul_8s_3ns_11_1_1_U3/dout, operation Mode is: A*B''.
DSP Report: register mul_8s_3ns_11_1_1_U3/dout is absorbed into DSP mul_8s_3ns_11_1_1_U3/dout.
DSP Report: register mul_8s_3ns_11_1_1_U3/dout is absorbed into DSP mul_8s_3ns_11_1_1_U3/dout.
DSP Report: operator mul_8s_3ns_11_1_1_U3/dout is absorbed into DSP mul_8s_3ns_11_1_1_U3/dout.
DSP Report: Generating DSP mac_muladd_8s_3ns_11s_12_4_1_U5/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U5/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U5/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U5/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U5/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U5/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U5/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U5/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U5/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U5/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U5/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U5/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U5/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U5/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U5/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_8s_3ns_11_1_1_U2/dout, operation Mode is: A*B''.
DSP Report: register mul_8s_3ns_11_1_1_U2/dout is absorbed into DSP mul_8s_3ns_11_1_1_U2/dout.
DSP Report: register mul_8s_3ns_11_1_1_U2/dout is absorbed into DSP mul_8s_3ns_11_1_1_U2/dout.
DSP Report: operator mul_8s_3ns_11_1_1_U2/dout is absorbed into DSP mul_8s_3ns_11_1_1_U2/dout.
DSP Report: Generating DSP mac_muladd_8s_3ns_11s_12_4_1_U7/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U7/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U7/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U7/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U7/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U7/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U7/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U7/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U7/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U7/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U7/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U7/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U7/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U7/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U7/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_3ns_12s_13_4_1_U8/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U8/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U8/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U8/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U8/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U8/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U8/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U8/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U8/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U8/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U8/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_12s_13_4_1_U8/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U8/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_12s_13_4_1_U8/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U8/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_188_U/\q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_180_U/\q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_184_U/\q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_186_U/\q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_189_U/\q0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_182_U/\q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_31_U/\q0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_252_U/\q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_237_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_249_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_251_U/\q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_240_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_242_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_183_U/\q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_174_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_154_U/\q0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_155_U/\q0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_133_U/\q0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_91_U/\q0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_131_U/\q0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_138_U/\q0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_93_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_97_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_104_U/\q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL7threshs_103_U/\q0_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U9/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U9/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U9/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U9/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U6/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U6/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U6/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U6/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1.v:31]
DSP Report: Generating DSP mac_muladd_8s_3ns_11s_12_4_1_U6/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U6/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U6/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U6/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U6/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U6/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U6/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U6/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U6/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U6/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U6/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U6/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U6/MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_3ns_12s_13_4_1_U9/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U9/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U9/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U9/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U9/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U9/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U9/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U9/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U9/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_12s_13_4_1_U9/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U9/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_12s_13_4_1_U9/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U9/MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '19' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/m_reg_reg[18:0]' into 'mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/m_reg_reg[18:0]' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec74/hdl/verilog/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1.v:32]
DSP Report: Generating DSP mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (0 or C)+(A''*B'')'.
DSP Report: register mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_3ns_19s_19_4_1_U10/MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1_DSP48_2_U/p_reg_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:02:09 . Memory (MB): peak = 2147.824 ; gain = 696.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                         | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch__GB2 | A*B''               | 8      | 4      | -      | -      | 12     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch__GB2 | (C+(A2*B'')')'      | 9      | 4      | 11     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch__GB2 | A*B''               | 8      | 4      | -      | -      | 12     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0     | (C+(A''*B2)')'      | 12     | 9      | 11     | -      | 12     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1     | (C+(A''*B2)')'      | 13     | 9      | 12     | -      | 13     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0     | (C+(A2*B2)')'       | 12     | 9      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1     | (C+(A2*B2)')'       | 13     | 9      | 12     | -      | 13     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch__GB5 | (0 or C)+(A''*B'')' | 18     | 9      | 19     | -      | 19     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
+----------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:02:23 . Memory (MB): peak = 2147.824 ; gain = 696.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:02:29 . Memory (MB): peak = 2147.824 ; gain = 696.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:02:32 . Memory (MB): peak = 2147.824 ; gain = 696.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:02:42 . Memory (MB): peak = 2147.824 ; gain = 696.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:02:42 . Memory (MB): peak = 2147.824 ; gain = 696.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:02:43 . Memory (MB): peak = 2147.824 ; gain = 696.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:02:43 . Memory (MB): peak = 2147.824 ; gain = 696.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:02:43 . Memory (MB): peak = 2147.824 ; gain = 696.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:02:43 . Memory (MB): peak = 2147.824 ; gain = 696.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                         | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0     | (C+(A''*B'')')' | 3      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch__GB2 | (C+(A''*B'')')' | 30     | 3      | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0     | (C+(A''*B'')')' | 3      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1     | (C+(A''*B'')')' | 3      | 18     | 48     | -      | 13     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1     | (C+(A''*B'')')' | 3      | 18     | 48     | -      | 13     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch__GB5 | Dynamic         | -      | -      | -      | -      | 19     | -    | -    | -    | -    | -     | 1    | 1    | 
|MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch__GB2 | A''*B''         | 30     | 3      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch__GB2 | A''*B''         | 30     | 3      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
+----------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    43|
|2     |DSP48E1 |     8|
|4     |LUT1    |    12|
|5     |LUT2    |    45|
|6     |LUT3    |   279|
|7     |LUT4    |    76|
|8     |LUT5    |   129|
|9     |LUT6    |   840|
|10    |MUXF7   |   351|
|11    |MUXF8   |   162|
|12    |FDRE    |  3366|
|13    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:02:43 . Memory (MB): peak = 2147.824 ; gain = 696.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 230 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:02:36 . Memory (MB): peak = 2147.824 ; gain = 600.395
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:02:44 . Memory (MB): peak = 2147.824 ; gain = 696.547
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 2147.824 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 564 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2147.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6beb0bc2
INFO: [Common 17-83] Releasing license: Synthesis
557 Infos, 332 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:03:02 . Memory (MB): peak = 2147.824 ; gain = 1103.957
INFO: [Common 17-1381] The checkpoint 'D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_8_0_synth_1/finn_design_MVAU_hls_8_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 22 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_8_0_synth_1/finn_design_MVAU_hls_8_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file finn_design_MVAU_hls_8_0_utilization_synth.rpt -pb finn_design_MVAU_hls_8_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  9 23:03:25 2024...
