

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Oct 19 15:17:46 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      254|      254|  2.540 us|  2.540 us|  255|  255|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_1  |      240|      240|        16|         15|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    445|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   21|    1038|   2008|    -|
|Memory           |        0|    -|      64|     20|    -|
|Multiplexer      |        -|    -|       -|    326|    -|
|Register         |        -|    -|     553|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   21|    1655|   2799|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    9|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_7_max_dsp_1_U10      |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|  342|  586|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U2      |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|  390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U7         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U8         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U9         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fpext_32ns_64_2_no_dsp_1_U6            |fpext_32ns_64_2_no_dsp_1            |        0|   0|    0|    0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U5          |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|    0|    0|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|  21| 1038| 2008|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |  Module | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+
    |Kvalues_U  |Kvalues  |        0|  32|  10|    0|    20|   32|     1|          640|
    |angles_U   |angles   |        0|  32|  10|    0|    20|   32|     1|          640|
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |         |        0|  64|  20|    0|    40|   64|     2|         1280|
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln33_fu_419_p2       |         +|   0|  0|  13|           5|           1|
    |and_ln15_1_fu_263_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln15_2_fu_303_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln15_fu_308_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln20_1_fu_324_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln20_fu_329_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln34_fu_475_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_1_fu_251_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln15_2_fu_285_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln15_3_fu_291_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln15_fu_245_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln33_fu_413_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln34_1_fu_463_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln34_fu_457_p2      |      icmp|   0|  0|  11|           8|           2|
    |or_ln15_1_fu_297_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln15_2_fu_381_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln15_fu_257_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln34_fu_469_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln15_1_fu_387_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln15_fu_373_p3    |    select|   0|  0|  32|           1|          30|
    |select_ln37_fu_481_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln43_fu_490_p3    |    select|   0|  0|  32|           1|          30|
    |x0_5_fu_345_p3           |    select|   0|  0|  32|           1|          32|
    |x0_6_fu_366_p3           |    select|   0|  0|  32|           1|          32|
    |y0_5_fu_352_p3           |    select|   0|  0|  32|           1|          32|
    |y0_6_fu_358_p3           |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln18_fu_314_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln22_fu_335_p2       |       xor|   0|  0|  33|          32|          33|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 445|         186|         346|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  134|         30|    1|         30|
    |ap_enable_reg_pp0_iter1     |    9|          2|    1|          2|
    |ap_sig_allocacmp_y0_2_load  |    9|          2|   32|         64|
    |grp_fu_146_opcode           |   14|          3|    2|          6|
    |grp_fu_146_p0               |   14|          3|   32|         96|
    |grp_fu_146_p1               |   14|          3|   32|         96|
    |grp_fu_154_p0               |   20|          4|   32|        128|
    |grp_fu_154_p1               |   20|          4|   32|        128|
    |grp_fu_158_p0               |   14|          3|   32|         96|
    |grp_fu_158_p1               |   14|          3|   32|         96|
    |grp_fu_168_opcode           |   14|          3|    5|         15|
    |grp_fu_168_p0               |   14|          3|   32|         96|
    |i_fu_90                     |    9|          2|    5|         10|
    |offset_fu_78                |    9|          2|   32|         64|
    |x0_2_fu_82                  |    9|          2|   32|         64|
    |y0_2_fu_86                  |    9|          2|   32|         64|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  326|         71|  366|       1055|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |Kvalues_load_reg_610     |  32|   0|   32|          0|
    |and_ln34_reg_604         |   1|   0|    1|          0|
    |angles_load_reg_616      |  32|   0|   32|          0|
    |ap_CS_fsm                |  29|   0|   29|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |conv1_reg_647            |  64|   0|   64|          0|
    |i_fu_90                  |   5|   0|    5|          0|
    |icmp_ln33_reg_582        |   1|   0|    1|          0|
    |mul1_reg_652             |  64|   0|   64|          0|
    |mul3_reg_632             |  32|   0|   32|          0|
    |offset_fu_78             |  32|   0|   32|          0|
    |reg_200                  |  32|   0|   32|          0|
    |reg_207                  |  32|   0|   32|          0|
    |reg_213                  |  32|   0|   32|          0|
    |reg_219                  |  32|   0|   32|          0|
    |tmp_1_reg_567            |   1|   0|    1|          0|
    |tmp_3_reg_572            |   1|   0|    1|          0|
    |tmp_5_reg_577            |   1|   0|    1|          0|
    |x0_2_fu_82               |  32|   0|   32|          0|
    |y0_2_fu_86               |  32|   0|   32|          0|
    |y0_2_load_reg_586        |  32|   0|   32|          0|
    |y0_3_reg_642             |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 553|   0|  553|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   32|     ap_none|               x|        scalar|
|y             |   in|   32|     ap_none|               y|        scalar|
|r             |  out|   32|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   32|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

