{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713741281895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713741281899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 16:14:41 2024 " "Processing started: Sun Apr 21 16:14:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713741281899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741281899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MC68K -c MC68K " "Command: quartus_map --read_settings_files=on --write_settings_files=off MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741281899 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Restructure Multiplexers Off " "Mode behavior is affected by advanced setting Restructure Multiplexers (default for this mode is Off)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1713741282438 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741282438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713741282701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713741282701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga80x40/losr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga80x40/losr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 losr-arch " "Found design unit 1: losr-arch" {  } { { "vga80x40/losr.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/losr.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295192 ""} { "Info" "ISGN_ENTITY_NAME" "1 losr " "Found entity 1: losr" {  } { { "vga80x40/losr.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/losr.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga80x40/ctrm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga80x40/ctrm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrm-arch " "Found design unit 1: ctrm-arch" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295198 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrm " "Found entity 1: ctrm" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "C:/Tetris_final_AP_v1/lpm_bustri0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295200 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "C:/Tetris_final_AP_v1/lpm_bustri0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295200 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MC68K.v(373) " "Verilog HDL Module Instantiation warning at MC68K.v(373): ignored dangling comma in List of Port Connections" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 373 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1713741295210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc68k.v 1 1 " "Found 1 design units, including 1 entities, in source file mc68k.v" { { "Info" "ISGN_ENTITY_NAME" "1 MC68K " "Found entity 1: MC68K" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latch8Bit-bhvr " "Found design unit 1: Latch8Bit-bhvr" {  } { { "Latch8Bit.vhd" "" { Text "C:/Tetris_final_AP_v1/Latch8Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295217 ""} { "Info" "ISGN_ENTITY_NAME" "1 Latch8Bit " "Found entity 1: Latch8Bit" {  } { { "Latch8Bit.vhd" "" { Text "C:/Tetris_final_AP_v1/Latch8Bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchipio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipIO " "Found entity 1: OnChipIO" {  } { { "OnChipIO.bdf" "" { Schematic "C:/Tetris_final_AP_v1/OnChipIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interruptpriorityencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interruptpriorityencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InterruptPriorityEncoder-bhvr " "Found design unit 1: InterruptPriorityEncoder-bhvr" {  } { { "InterruptPriorityEncoder.vhd" "" { Text "C:/Tetris_final_AP_v1/InterruptPriorityEncoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295221 ""} { "Info" "ISGN_ENTITY_NAME" "1 InterruptPriorityEncoder " "Found entity 1: InterruptPriorityEncoder" {  } { { "InterruptPriorityEncoder.vhd" "" { Text "C:/Tetris_final_AP_v1/InterruptPriorityEncoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iodecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iodecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IODecoder-bhvr " "Found design unit 1: IODecoder-bhvr" {  } { { "IODecoder.vhd" "" { Text "C:/Tetris_final_AP_v1/IODecoder.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295228 ""} { "Info" "ISGN_ENTITY_NAME" "1 IODecoder " "Found entity 1: IODecoder" {  } { { "IODecoder.vhd" "" { Text "C:/Tetris_final_AP_v1/IODecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Controller-bhvr " "Found design unit 1: LCD_Controller-bhvr" {  } { { "LCD_Controller.vhd" "" { Text "C:/Tetris_final_AP_v1/LCD_Controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295235 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.vhd" "" { Text "C:/Tetris_final_AP_v1/LCD_Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7segmentdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexto7segmentdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexTo7SegmentDisplay-bhvr " "Found design unit 1: HexTo7SegmentDisplay-bhvr" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "C:/Tetris_final_AP_v1/HexTo7SegmentDisplay.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295240 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexTo7SegmentDisplay " "Found entity 1: HexTo7SegmentDisplay" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "C:/Tetris_final_AP_v1/HexTo7SegmentDisplay.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-bhvr " "Found design unit 1: Timer-bhvr" {  } { { "Timer.vhd" "" { Text "C:/Tetris_final_AP_v1/Timer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295247 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Tetris_final_AP_v1/Timer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Dram " "Found entity 1: Dram" {  } { { "Dram.bdf" "" { Schematic "C:/Tetris_final_AP_v1/Dram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_bustri2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri2-SYN " "Found design unit 1: lpm_bustri2-SYN" {  } { { "lpm_bustri2.vhd" "" { Text "C:/Tetris_final_AP_v1/lpm_bustri2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295251 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri2 " "Found entity 1: lpm_bustri2" {  } { { "lpm_bustri2.vhd" "" { Text "C:/Tetris_final_AP_v1/lpm_bustri2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tg68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tg68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68-logic " "Found design unit 1: TG68-logic" {  } { { "TG68.vhd" "" { Text "C:/Tetris_final_AP_v1/TG68.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295257 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68 " "Found entity 1: TG68" {  } { { "TG68.vhd" "" { Text "C:/Tetris_final_AP_v1/TG68.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamapper68k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamapper68k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMapper68k-a " "Found design unit 1: DataMapper68k-a" {  } { { "DataMapper68k.vhd" "" { Text "C:/Tetris_final_AP_v1/DataMapper68k.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295264 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMapper68k " "Found entity 1: DataMapper68k" {  } { { "DataMapper68k.vhd" "" { Text "C:/Tetris_final_AP_v1/DataMapper68k.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_6850.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acia_6850.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACIA_6850-rtl " "Found design unit 1: ACIA_6850-rtl" {  } { { "ACIA_6850.vhd" "" { Text "C:/Tetris_final_AP_v1/ACIA_6850.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295270 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_6850 " "Found entity 1: ACIA_6850" {  } { { "ACIA_6850.vhd" "" { Text "C:/Tetris_final_AP_v1/ACIA_6850.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acia_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACIA_RX-rtl " "Found design unit 1: ACIA_RX-rtl" {  } { { "ACIA_RX.vhd" "" { Text "C:/Tetris_final_AP_v1/ACIA_RX.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295276 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_RX " "Found entity 1: ACIA_RX" {  } { { "ACIA_RX.vhd" "" { Text "C:/Tetris_final_AP_v1/ACIA_RX.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acia_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACIA_TX-rtl " "Found design unit 1: ACIA_TX-rtl" {  } { { "ACIA_TX.vhd" "" { Text "C:/Tetris_final_AP_v1/ACIA_TX.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295284 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_TX " "Found entity 1: ACIA_TX" {  } { { "ACIA_TX.vhd" "" { Text "C:/Tetris_final_AP_v1/ACIA_TX.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68xxiodecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file m68xxiodecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M68xxIODecoder-bhvr " "Found design unit 1: M68xxIODecoder-bhvr" {  } { { "M68xxIODecoder.vhd" "" { Text "C:/Tetris_final_AP_v1/M68xxIODecoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295291 ""} { "Info" "ISGN_ENTITY_NAME" "1 M68xxIODecoder " "Found entity 1: M68xxIODecoder" {  } { { "M68xxIODecoder.vhd" "" { Text "C:/Tetris_final_AP_v1/M68xxIODecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latch3Bit-bhvr " "Found design unit 1: Latch3Bit-bhvr" {  } { { "Latch3Bit.vhd" "" { Text "C:/Tetris_final_AP_v1/Latch3Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295297 ""} { "Info" "ISGN_ENTITY_NAME" "1 Latch3Bit " "Found entity 1: Latch3Bit" {  } { { "Latch3Bit.vhd" "" { Text "C:/Tetris_final_AP_v1/Latch3Bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipm68xxio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchipm68xxio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipM68xxIO " "Found entity 1: OnChipM68xxIO" {  } { { "OnChipM68xxIO.bdf" "" { Schematic "C:/Tetris_final_AP_v1/OnChipM68xxIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_baudrate_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file acia_baudrate_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACIA_BaudRate_Generator " "Found entity 1: ACIA_BaudRate_Generator" {  } { { "ACIA_BaudRate_Generator.bdf" "" { Schematic "C:/Tetris_final_AP_v1/ACIA_BaudRate_Generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_clock.vhd 4 1 " "Found 4 design units, including 1 entities, in source file acia_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_funcs " "Found design unit 1: bit_funcs" {  } { { "ACIA_Clock.vhd" "" { Text "C:/Tetris_final_AP_v1/ACIA_Clock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295315 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bit_funcs-body " "Found design unit 2: bit_funcs-body" {  } { { "ACIA_Clock.vhd" "" { Text "C:/Tetris_final_AP_v1/ACIA_Clock.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295315 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ACIA_Clock-rtl " "Found design unit 3: ACIA_Clock-rtl" {  } { { "ACIA_Clock.vhd" "" { Text "C:/Tetris_final_AP_v1/ACIA_Clock.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295315 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_Clock " "Found entity 1: ACIA_Clock" {  } { { "ACIA_Clock.vhd" "" { Text "C:/Tetris_final_AP_v1/ACIA_Clock.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tg68_fast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tg68_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68_fast-logic " "Found design unit 1: TG68_fast-logic" {  } { { "TG68_fast.vhd" "" { Text "C:/Tetris_final_AP_v1/TG68_fast.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295324 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68_fast " "Found entity 1: TG68_fast" {  } { { "TG68_fast.vhd" "" { Text "C:/Tetris_final_AP_v1/TG68_fast.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traceexceptiongenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traceexceptiongenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TraceExceptionGenerator-bhvr " "Found design unit 1: TraceExceptionGenerator-bhvr" {  } { { "TraceExceptionGenerator.vhd" "" { Text "C:/Tetris_final_AP_v1/TraceExceptionGenerator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295326 ""} { "Info" "ISGN_ENTITY_NAME" "1 TraceExceptionGenerator " "Found entity 1: TraceExceptionGenerator" {  } { { "TraceExceptionGenerator.vhd" "" { Text "C:/Tetris_final_AP_v1/TraceExceptionGenerator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traceexceptioncontrolbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traceexceptioncontrolbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TraceExceptionControlBit-bhvr " "Found design unit 1: TraceExceptionControlBit-bhvr" {  } { { "TraceExceptionControlBit.vhd" "" { Text "C:/Tetris_final_AP_v1/TraceExceptionControlBit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295332 ""} { "Info" "ISGN_ENTITY_NAME" "1 TraceExceptionControlBit " "Found entity 1: TraceExceptionControlBit" {  } { { "TraceExceptionControlBit.vhd" "" { Text "C:/Tetris_final_AP_v1/TraceExceptionControlBit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68000cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m68000cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M68000CPU " "Found entity 1: M68000CPU" {  } { { "M68000CPU.bdf" "" { Schematic "C:/Tetris_final_AP_v1/M68000CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busrequestlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file busrequestlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusRequestLogic-fsm " "Found design unit 1: BusRequestLogic-fsm" {  } { { "BusRequestLogic.vhd" "" { Text "C:/Tetris_final_AP_v1/BusRequestLogic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295340 ""} { "Info" "ISGN_ENTITY_NAME" "1 BusRequestLogic " "Found entity 1: BusRequestLogic" {  } { { "BusRequestLogic.vhd" "" { Text "C:/Tetris_final_AP_v1/BusRequestLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlebittristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlebittristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singlebittristate-SYN " "Found design unit 1: singlebittristate-SYN" {  } { { "SingleBitTriState.vhd" "" { Text "C:/Tetris_final_AP_v1/SingleBitTriState.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295342 ""} { "Info" "ISGN_ENTITY_NAME" "1 SingleBitTriState " "Found entity 1: SingleBitTriState" {  } { { "SingleBitTriState.vhd" "" { Text "C:/Tetris_final_AP_v1/SingleBitTriState.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmacontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dmacontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DMAController " "Found entity 1: DMAController" {  } { { "DMAController.bdf" "" { Schematic "C:/Tetris_final_AP_v1/DMAController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_dma_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_dma_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_DMA_Mux-bhvr " "Found design unit 1: CPU_DMA_Mux-bhvr" {  } { { "CPU_DMA_Mux.vhd" "" { Text "C:/Tetris_final_AP_v1/CPU_DMA_Mux.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295354 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_DMA_Mux " "Found entity 1: CPU_DMA_Mux" {  } { { "CPU_DMA_Mux.vhd" "" { Text "C:/Tetris_final_AP_v1/CPU_DMA_Mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchiprom16kwords.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchiprom16kwords.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipROM16KWords " "Found entity 1: OnChipROM16KWords" {  } { { "OnChipROM16KWords.bdf" "" { Schematic "C:/Tetris_final_AP_v1/OnChipROM16KWords.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipram256kbyte.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchipram256kbyte.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipRam256kbyte " "Found entity 1: OnChipRam256kbyte" {  } { { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Tetris_final_AP_v1/OnChipRam256kbyte.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockGen-rtl " "Found design unit 1: ClockGen-rtl" {  } { { "ClockGen.vhd" "" { Text "C:/Tetris_final_AP_v1/ClockGen.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295359 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockGen " "Found entity 1: ClockGen" {  } { { "ClockGen.vhd" "" { Text "C:/Tetris_final_AP_v1/ClockGen.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen/clockgen_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgen/clockgen_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGen_0002 " "Found entity 1: ClockGen_0002" {  } { { "ClockGen/ClockGen_0002.v" "" { Text "C:/Tetris_final_AP_v1/ClockGen/ClockGen_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295367 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "OnChip32KWord.vhd " "Can't analyze file -- file OnChip32KWord.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1713741295370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramaddressmapper_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file ramaddressmapper_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamAddressMapper_Verilog " "Found entity 1: RamAddressMapper_Verilog" {  } { { "RamAddressMapper_Verilog.v" "" { Text "C:/Tetris_final_AP_v1/RamAddressMapper_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32kbyte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram32kbyte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram32kbyte-SYN " "Found design unit 1: ram32kbyte-SYN" {  } { { "Ram32kByte.vhd" "" { Text "C:/Tetris_final_AP_v1/Ram32kByte.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295378 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram32kByte " "Found entity 1: Ram32kByte" {  } { { "Ram32kByte.vhd" "" { Text "C:/Tetris_final_AP_v1/Ram32kByte.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramblock_32kword.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sramblock_32kword.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SramBlock_32KWord " "Found entity 1: SramBlock_32KWord" {  } { { "SramBlock_32KWord.bdf" "" { Schematic "C:/Tetris_final_AP_v1/SramBlock_32KWord.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramblockdecoder_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file sramblockdecoder_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 SramBlockDecoder_Verilog " "Found entity 1: SramBlockDecoder_Verilog" {  } { { "SramBlockDecoder_Verilog.v" "" { Text "C:/Tetris_final_AP_v1/SramBlockDecoder_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressdecoder_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file addressdecoder_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddressDecoder_Verilog " "Found entity 1: AddressDecoder_Verilog" {  } { { "AddressDecoder_Verilog.v" "" { Text "C:/Tetris_final_AP_v1/AddressDecoder_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtack_generator_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file dtack_generator_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dtack_Generator_Verilog " "Found entity 1: Dtack_Generator_Verilog" {  } { { "Dtack_Generator_Verilog.v" "" { Text "C:/Tetris_final_AP_v1/Dtack_Generator_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68kdramcontroller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file m68kdramcontroller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 M68kDramController_Verilog " "Found entity 1: M68kDramController_Verilog" {  } { { "M68kDramController.qxp" "" { Text "C:/Tetris_final_AP_v1/M68kDramController.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config_encrypted.qxp 1 1 " "Found 1 design units, including 1 entities, in source file i2c_av_config_encrypted.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config_encrypted.qxp" "" { Text "C:/Tetris_final_AP_v1/I2C_AV_Config_encrypted.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speech_subsystem_encrypted.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speech_subsystem_encrypted.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speech_subsystem " "Found entity 1: speech_subsystem" {  } { { "speech_subsystem_encrypted.qxp" "" { Text "C:/Tetris_final_AP_v1/speech_subsystem_encrypted.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speech_synthesizer_wrapper_encrypted.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speech_synthesizer_wrapper_encrypted.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speech_synthesizer_wrapper " "Found entity 1: speech_synthesizer_wrapper" {  } { { "speech_synthesizer_wrapper_encrypted.qxp" "" { Text "C:/Tetris_final_AP_v1/speech_synthesizer_wrapper_encrypted.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga80x40/vga80x40.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga80x40/vga80x40.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga80x40-rtl " "Found design unit 1: vga80x40-rtl" {  } { { "vga80x40/vga80x40.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/vga80x40.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295734 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga80x40 " "Found entity 1: vga80x40" {  } { { "vga80x40/vga80x40.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/vga80x40.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_font.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_font.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_font " "Found entity 1: mem_font" {  } { { "mem_font.v" "" { Text "C:/Tetris_final_AP_v1/mem_font.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_text.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_text.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_text " "Found entity 1: mem_text" {  } { { "mem_text.v" "" { Text "C:/Tetris_final_AP_v1/mem_text.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.bdf" "" { Schematic "C:/Tetris_final_AP_v1/vga_adapter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295742 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "extend_bits.v " "Can't analyze file -- file extend_bits.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1713741295744 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_decoder.v " "Can't analyze file -- file vga_decoder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1713741295747 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_sm.v " "Can't analyze file -- file vga_sm.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1713741295749 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "speech_user\[.v " "Can't analyze file -- file speech_user\[.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1713741295752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controlloer_select.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controlloer_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controlloer_select " "Found entity 1: vga_controlloer_select" {  } { { "vga_controlloer_select.v" "" { Text "C:/Tetris_final_AP_v1/vga_controlloer_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741295758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MC68K " "Elaborating entity \"MC68K\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713741295816 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST MC68K.v(58) " "Output port \"ADC_CONVST\" at MC68K.v(58) has no driver" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713741295820 "|MC68K"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN MC68K.v(59) " "Output port \"ADC_DIN\" at MC68K.v(59) has no driver" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713741295820 "|MC68K"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK MC68K.v(61) " "Output port \"ADC_SCLK\" at MC68K.v(61) has no driver" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713741295820 "|MC68K"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipM68xxIO OnChipM68xxIO:b2v_inst11 " "Elaborating entity \"OnChipM68xxIO\" for hierarchy \"OnChipM68xxIO:b2v_inst11\"" {  } { { "MC68K.v" "b2v_inst11" { Text "C:/Tetris_final_AP_v1/MC68K.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741295836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_6850 OnChipM68xxIO:b2v_inst11\|ACIA_6850:inst16 " "Elaborating entity \"ACIA_6850\" for hierarchy \"OnChipM68xxIO:b2v_inst11\|ACIA_6850:inst16\"" {  } { { "OnChipM68xxIO.bdf" "inst16" { Schematic "C:/Tetris_final_AP_v1/OnChipM68xxIO.bdf" { { 224 824 1008 448 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741295846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_RX OnChipM68xxIO:b2v_inst11\|ACIA_6850:inst16\|ACIA_RX:RxDev " "Elaborating entity \"ACIA_RX\" for hierarchy \"OnChipM68xxIO:b2v_inst11\|ACIA_6850:inst16\|ACIA_RX:RxDev\"" {  } { { "ACIA_6850.vhd" "RxDev" { Text "C:/Tetris_final_AP_v1/ACIA_6850.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741295854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_TX OnChipM68xxIO:b2v_inst11\|ACIA_6850:inst16\|ACIA_TX:TxDev " "Elaborating entity \"ACIA_TX\" for hierarchy \"OnChipM68xxIO:b2v_inst11\|ACIA_6850:inst16\|ACIA_TX:TxDev\"" {  } { { "ACIA_6850.vhd" "TxDev" { Text "C:/Tetris_final_AP_v1/ACIA_6850.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741295862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M68xxIODecoder OnChipM68xxIO:b2v_inst11\|M68xxIODecoder:inst " "Elaborating entity \"M68xxIODecoder\" for hierarchy \"OnChipM68xxIO:b2v_inst11\|M68xxIODecoder:inst\"" {  } { { "OnChipM68xxIO.bdf" "inst" { Schematic "C:/Tetris_final_AP_v1/OnChipM68xxIO.bdf" { { -64 376 624 48 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741295868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_BaudRate_Generator OnChipM68xxIO:b2v_inst11\|ACIA_BaudRate_Generator:inst1 " "Elaborating entity \"ACIA_BaudRate_Generator\" for hierarchy \"OnChipM68xxIO:b2v_inst11\|ACIA_BaudRate_Generator:inst1\"" {  } { { "OnChipM68xxIO.bdf" "inst1" { Schematic "C:/Tetris_final_AP_v1/OnChipM68xxIO.bdf" { { -320 792 976 -192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741295872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_Clock OnChipM68xxIO:b2v_inst11\|ACIA_BaudRate_Generator:inst1\|ACIA_Clock:inst20 " "Elaborating entity \"ACIA_Clock\" for hierarchy \"OnChipM68xxIO:b2v_inst11\|ACIA_BaudRate_Generator:inst1\|ACIA_Clock:inst20\"" {  } { { "ACIA_BaudRate_Generator.bdf" "inst20" { Schematic "C:/Tetris_final_AP_v1/ACIA_BaudRate_Generator.bdf" { { 128 736 944 224 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741295876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch3Bit OnChipM68xxIO:b2v_inst11\|ACIA_BaudRate_Generator:inst1\|Latch3Bit:inst1 " "Elaborating entity \"Latch3Bit\" for hierarchy \"OnChipM68xxIO:b2v_inst11\|ACIA_BaudRate_Generator:inst1\|Latch3Bit:inst1\"" {  } { { "ACIA_BaudRate_Generator.bdf" "inst1" { Schematic "C:/Tetris_final_AP_v1/ACIA_BaudRate_Generator.bdf" { { 144 528 672 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741295881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_DMA_Mux CPU_DMA_Mux:b2v_inst14 " "Elaborating entity \"CPU_DMA_Mux\" for hierarchy \"CPU_DMA_Mux:b2v_inst14\"" {  } { { "MC68K.v" "b2v_inst14" { Text "C:/Tetris_final_AP_v1/MC68K.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741295886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipROM16KWords OnChipROM16KWords:b2v_inst16 " "Elaborating entity \"OnChipROM16KWords\" for hierarchy \"OnChipROM16KWords:b2v_inst16\"" {  } { { "MC68K.v" "b2v_inst16" { Text "C:/Tetris_final_AP_v1/MC68K.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741295891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst " "Elaborating entity \"lpm_bustri0\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\"" {  } { { "OnChipROM16KWords.bdf" "inst" { Schematic "C:/Tetris_final_AP_v1/OnChipROM16KWords.bdf" { { 112 752 832 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741295895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "C:/Tetris_final_AP_v1/lpm_bustri0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741295915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "C:/Tetris_final_AP_v1/lpm_bustri0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741295918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741295919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741295919 ""}  } { { "lpm_bustri0.vhd" "" { Text "C:/Tetris_final_AP_v1/lpm_bustri0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713741295919 ""}
{ "Warning" "WSGN_SEARCH_FILE" "onchiprom16kword.v 1 1 " "Using design file onchiprom16kword.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipRom16KWord " "Found entity 1: OnChipRom16KWord" {  } { { "onchiprom16kword.v" "" { Text "C:/Tetris_final_AP_v1/onchiprom16kword.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741295930 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713741295930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipRom16KWord OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3 " "Elaborating entity \"OnChipRom16KWord\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\"" {  } { { "OnChipROM16KWords.bdf" "inst3" { Schematic "C:/Tetris_final_AP_v1/OnChipROM16KWords.bdf" { { 96 416 632 224 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741295931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\"" {  } { { "onchiprom16kword.v" "altsyncram_component" { Text "C:/Tetris_final_AP_v1/onchiprom16kword.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741296044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\"" {  } { { "onchiprom16kword.v" "" { Text "C:/Tetris_final_AP_v1/onchiprom16kword.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741296051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file M68kdebugmonitor.mif " "Parameter \"init_file\" = \"M68kdebugmonitor.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296051 ""}  } { { "onchiprom16kword.v" "" { Text "C:/Tetris_final_AP_v1/onchiprom16kword.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713741296051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v8j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v8j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v8j1 " "Found entity 1: altsyncram_v8j1" {  } { { "db/altsyncram_v8j1.tdf" "" { Text "C:/Tetris_final_AP_v1/db/altsyncram_v8j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741296120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741296120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v8j1 OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_v8j1:auto_generated " "Elaborating entity \"altsyncram_v8j1\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_v8j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741296123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_htk2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_htk2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_htk2 " "Found entity 1: altsyncram_htk2" {  } { { "db/altsyncram_htk2.tdf" "" { Text "C:/Tetris_final_AP_v1/db/altsyncram_htk2.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741296170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741296170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_htk2 OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_v8j1:auto_generated\|altsyncram_htk2:altsyncram1 " "Elaborating entity \"altsyncram_htk2\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_v8j1:auto_generated\|altsyncram_htk2:altsyncram1\"" {  } { { "db/altsyncram_v8j1.tdf" "altsyncram1" { Text "C:/Tetris_final_AP_v1/db/altsyncram_v8j1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741296172 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Tetris_final_AP_v1/M68kdebugmonitor.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Tetris_final_AP_v1/M68kdebugmonitor.mif -- setting all initial values to 0" {  } { { "onchiprom16kword.v" "" { Text "C:/Tetris_final_AP_v1/onchiprom16kword.v" 81 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1713741296179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Tetris_final_AP_v1/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741296289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741296289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_v8j1:auto_generated\|altsyncram_htk2:altsyncram1\|decode_5la:decode4 " "Elaborating entity \"decode_5la\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_v8j1:auto_generated\|altsyncram_htk2:altsyncram1\|decode_5la:decode4\"" {  } { { "db/altsyncram_htk2.tdf" "decode4" { Text "C:/Tetris_final_AP_v1/db/altsyncram_htk2.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741296292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "C:/Tetris_final_AP_v1/db/mux_4hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741296333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741296333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_v8j1:auto_generated\|altsyncram_htk2:altsyncram1\|mux_4hb:mux6 " "Elaborating entity \"mux_4hb\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_v8j1:auto_generated\|altsyncram_htk2:altsyncram1\|mux_4hb:mux6\"" {  } { { "db/altsyncram_htk2.tdf" "mux6" { Text "C:/Tetris_final_AP_v1/db/altsyncram_htk2.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741296336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_v8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_v8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_v8j1.tdf" "mgl_prim2" { Text "C:/Tetris_final_AP_v1/db/altsyncram_v8j1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741296476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_v8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_v8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_v8j1.tdf" "" { Text "C:/Tetris_final_AP_v1/db/altsyncram_v8j1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741296485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_v8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_v8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928817 " "Parameter \"NODE_NAME\" = \"1380928817\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16384 " "Parameter \"NUMWORDS\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 14 " "Parameter \"WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741296485 ""}  } { { "db/altsyncram_v8j1.tdf" "" { Text "C:/Tetris_final_AP_v1/db/altsyncram_v8j1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713741296485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_v8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_v8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741296603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_v8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_v8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741296717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_v8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_v8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741296829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M68000CPU M68000CPU:b2v_inst17 " "Elaborating entity \"M68000CPU\" for hierarchy \"M68000CPU:b2v_inst17\"" {  } { { "MC68K.v" "b2v_inst17" { Text "C:/Tetris_final_AP_v1/MC68K.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741296870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68 M68000CPU:b2v_inst17\|TG68:inst " "Elaborating entity \"TG68\" for hierarchy \"M68000CPU:b2v_inst17\|TG68:inst\"" {  } { { "M68000CPU.bdf" "inst" { Schematic "C:/Tetris_final_AP_v1/M68000CPU.bdf" { { 104 408 600 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741296875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68_fast M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst " "Elaborating entity \"TG68_fast\" for hierarchy \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\"" {  } { { "TG68.vhd" "TG68_fast_inst" { Text "C:/Tetris_final_AP_v1/TG68.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741296883 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_write_mode TG68_fast.vhd(335) " "Verilog HDL or VHDL warning at TG68_fast.vhd(335): object \"illegal_write_mode\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/Tetris_final_AP_v1/TG68_fast.vhd" 335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713741296885 "|MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_read_mode TG68_fast.vhd(336) " "Verilog HDL or VHDL warning at TG68_fast.vhd(336): object \"illegal_read_mode\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/Tetris_final_AP_v1/TG68_fast.vhd" 336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713741296885 "|MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_byteaddr TG68_fast.vhd(337) " "Verilog HDL or VHDL warning at TG68_fast.vhd(337): object \"illegal_byteaddr\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/Tetris_final_AP_v1/TG68_fast.vhd" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713741296885 "|MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trap_chk TG68_fast.vhd(345) " "Verilog HDL or VHDL warning at TG68_fast.vhd(345): object \"trap_chk\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/Tetris_final_AP_v1/TG68_fast.vhd" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713741296885 "|MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusRequestLogic M68000CPU:b2v_inst17\|BusRequestLogic:inst1 " "Elaborating entity \"BusRequestLogic\" for hierarchy \"M68000CPU:b2v_inst17\|BusRequestLogic:inst1\"" {  } { { "M68000CPU.bdf" "inst1" { Schematic "C:/Tetris_final_AP_v1/M68000CPU.bdf" { { 448 424 576 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741296990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dram Dram:b2v_inst2 " "Elaborating entity \"Dram\" for hierarchy \"Dram:b2v_inst2\"" {  } { { "MC68K.v" "b2v_inst2" { Text "C:/Tetris_final_AP_v1/MC68K.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741296996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M68kDramController_Verilog Dram:b2v_inst2\|M68kDramController_Verilog:inst1 " "Elaborating entity \"M68kDramController_Verilog\" for hierarchy \"Dram:b2v_inst2\|M68kDramController_Verilog:inst1\"" {  } { { "Dram.bdf" "inst1" { Schematic "C:/Tetris_final_AP_v1/Dram.bdf" { { 304 576 816 544 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressDecoder_Verilog AddressDecoder_Verilog:b2v_inst20 " "Elaborating entity \"AddressDecoder_Verilog\" for hierarchy \"AddressDecoder_Verilog:b2v_inst20\"" {  } { { "MC68K.v" "b2v_inst20" { Text "C:/Tetris_final_AP_v1/MC68K.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dtack_Generator_Verilog Dtack_Generator_Verilog:b2v_inst21 " "Elaborating entity \"Dtack_Generator_Verilog\" for hierarchy \"Dtack_Generator_Verilog:b2v_inst21\"" {  } { { "MC68K.v" "b2v_inst21" { Text "C:/Tetris_final_AP_v1/MC68K.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterruptPriorityEncoder InterruptPriorityEncoder:b2v_inst28 " "Elaborating entity \"InterruptPriorityEncoder\" for hierarchy \"InterruptPriorityEncoder:b2v_inst28\"" {  } { { "MC68K.v" "b2v_inst28" { Text "C:/Tetris_final_AP_v1/MC68K.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TraceExceptionGenerator TraceExceptionGenerator:b2v_inst30 " "Elaborating entity \"TraceExceptionGenerator\" for hierarchy \"TraceExceptionGenerator:b2v_inst30\"" {  } { { "MC68K.v" "b2v_inst30" { Text "C:/Tetris_final_AP_v1/MC68K.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipRam256kbyte OnChipRam256kbyte:b2v_inst6 " "Elaborating entity \"OnChipRam256kbyte\" for hierarchy \"OnChipRam256kbyte:b2v_inst6\"" {  } { { "MC68K.v" "b2v_inst6" { Text "C:/Tetris_final_AP_v1/MC68K.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SramBlock_32KWord OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst " "Elaborating entity \"SramBlock_32KWord\" for hierarchy \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\"" {  } { { "OnChipRam256kbyte.bdf" "inst" { Schematic "C:/Tetris_final_AP_v1/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri2 OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1 " "Elaborating entity \"lpm_bustri2\" for hierarchy \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\"" {  } { { "SramBlock_32KWord.bdf" "inst1" { Schematic "C:/Tetris_final_AP_v1/SramBlock_32KWord.bdf" { { 656 1336 1416 696 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri2.vhd" "lpm_bustri_component" { Text "C:/Tetris_final_AP_v1/lpm_bustri2.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri2.vhd" "" { Text "C:/Tetris_final_AP_v1/lpm_bustri2.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297069 ""}  } { { "lpm_bustri2.vhd" "" { Text "C:/Tetris_final_AP_v1/lpm_bustri2.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713741297069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram32kByte OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3 " "Elaborating entity \"Ram32kByte\" for hierarchy \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\"" {  } { { "SramBlock_32KWord.bdf" "inst3" { Schematic "C:/Tetris_final_AP_v1/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\"" {  } { { "Ram32kByte.vhd" "altsyncram_component" { Text "C:/Tetris_final_AP_v1/Ram32kByte.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\"" {  } { { "Ram32kByte.vhd" "" { Text "C:/Tetris_final_AP_v1/Ram32kByte.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297098 ""}  } { { "Ram32kByte.vhd" "" { Text "C:/Tetris_final_AP_v1/Ram32kByte.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713741297098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2a04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2a04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2a04 " "Found entity 1: altsyncram_2a04" {  } { { "db/altsyncram_2a04.tdf" "" { Text "C:/Tetris_final_AP_v1/db/altsyncram_2a04.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741297132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741297132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2a04 OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_2a04:auto_generated " "Elaborating entity \"altsyncram_2a04\" for hierarchy \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_2a04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Tetris_final_AP_v1/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741297173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741297173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_2a04:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_2a04:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_2a04.tdf" "decode3" { Text "C:/Tetris_final_AP_v1/db/altsyncram_2a04.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/Tetris_final_AP_v1/db/mux_ofb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741297228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741297228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_2a04:auto_generated\|mux_ofb:mux2 " "Elaborating entity \"mux_ofb\" for hierarchy \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_2a04:auto_generated\|mux_ofb:mux2\"" {  } { { "db/altsyncram_2a04.tdf" "mux2" { Text "C:/Tetris_final_AP_v1/db/altsyncram_2a04.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SramBlockDecoder_Verilog OnChipRam256kbyte:b2v_inst6\|SramBlockDecoder_Verilog:inst1 " "Elaborating entity \"SramBlockDecoder_Verilog\" for hierarchy \"OnChipRam256kbyte:b2v_inst6\|SramBlockDecoder_Verilog:inst1\"" {  } { { "OnChipRam256kbyte.bdf" "inst1" { Schematic "C:/Tetris_final_AP_v1/OnChipRam256kbyte.bdf" { { 104 464 664 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGen ClockGen:b2v_inst7 " "Elaborating entity \"ClockGen\" for hierarchy \"ClockGen:b2v_inst7\"" {  } { { "MC68K.v" "b2v_inst7" { Text "C:/Tetris_final_AP_v1/MC68K.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGen_0002 ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst " "Elaborating entity \"ClockGen_0002\" for hierarchy \"ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\"" {  } { { "ClockGen.vhd" "clockgen_inst" { Text "C:/Tetris_final_AP_v1/ClockGen.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockGen/ClockGen_0002.v" "altera_pll_i" { Text "C:/Tetris_final_AP_v1/ClockGen/ClockGen_0002.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297541 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713741297557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockGen/ClockGen_0002.v" "" { Text "C:/Tetris_final_AP_v1/ClockGen/ClockGen_0002.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 30.000000 MHz " "Parameter \"output_clock_frequency1\" = \"30.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 50.000000 MHz " "Parameter \"output_clock_frequency2\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 50.000000 MHz " "Parameter \"output_clock_frequency3\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 10000 ps " "Parameter \"phase_shift3\" = \"10000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297569 ""}  } { { "ClockGen/ClockGen_0002.v" "" { Text "C:/Tetris_final_AP_v1/ClockGen/ClockGen_0002.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713741297569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipIO OnChipIO:b2v_inst8 " "Elaborating entity \"OnChipIO\" for hierarchy \"OnChipIO:b2v_inst8\"" {  } { { "MC68K.v" "b2v_inst8" { Text "C:/Tetris_final_AP_v1/MC68K.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer OnChipIO:b2v_inst8\|Timer:Timer1 " "Elaborating entity \"Timer\" for hierarchy \"OnChipIO:b2v_inst8\|Timer:Timer1\"" {  } { { "OnChipIO.bdf" "Timer1" { Schematic "C:/Tetris_final_AP_v1/OnChipIO.bdf" { { 880 928 1160 1040 "Timer1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IODecoder OnChipIO:b2v_inst8\|IODecoder:inst1 " "Elaborating entity \"IODecoder\" for hierarchy \"OnChipIO:b2v_inst8\|IODecoder:inst1\"" {  } { { "OnChipIO.bdf" "inst1" { Schematic "C:/Tetris_final_AP_v1/OnChipIO.bdf" { { -360 24 296 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller OnChipIO:b2v_inst8\|LCD_Controller:inst2 " "Elaborating entity \"LCD_Controller\" for hierarchy \"OnChipIO:b2v_inst8\|LCD_Controller:inst2\"" {  } { { "OnChipIO.bdf" "inst2" { Schematic "C:/Tetris_final_AP_v1/OnChipIO.bdf" { { 696 928 1216 824 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TraceExceptionControlBit OnChipIO:b2v_inst8\|TraceExceptionControlBit:inst16 " "Elaborating entity \"TraceExceptionControlBit\" for hierarchy \"OnChipIO:b2v_inst8\|TraceExceptionControlBit:inst16\"" {  } { { "OnChipIO.bdf" "inst16" { Schematic "C:/Tetris_final_AP_v1/OnChipIO.bdf" { { 560 1024 1120 688 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexTo7SegmentDisplay OnChipIO:b2v_inst8\|HexTo7SegmentDisplay:inst11 " "Elaborating entity \"HexTo7SegmentDisplay\" for hierarchy \"OnChipIO:b2v_inst8\|HexTo7SegmentDisplay:inst11\"" {  } { { "OnChipIO.bdf" "inst11" { Schematic "C:/Tetris_final_AP_v1/OnChipIO.bdf" { { -688 1192 1368 -592 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch8Bit OnChipIO:b2v_inst8\|Latch8Bit:inst3 " "Elaborating entity \"Latch8Bit\" for hierarchy \"OnChipIO:b2v_inst8\|Latch8Bit:inst3\"" {  } { { "OnChipIO.bdf" "inst3" { Schematic "C:/Tetris_final_AP_v1/OnChipIO.bdf" { { -688 1008 1152 -560 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:vga_adapter_inst " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:vga_adapter_inst\"" {  } { { "MC68K.v" "vga_adapter_inst" { Text "C:/Tetris_final_AP_v1/MC68K.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297657 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_output.v 1 1 " "Using design file vga_output.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_output " "Found entity 1: vga_output" {  } { { "vga_output.v" "" { Text "C:/Tetris_final_AP_v1/vga_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741297676 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713741297676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_output vga_adapter:vga_adapter_inst\|vga_output:inst5 " "Elaborating entity \"vga_output\" for hierarchy \"vga_adapter:vga_adapter_inst\|vga_output:inst5\"" {  } { { "vga_adapter.bdf" "inst5" { Schematic "C:/Tetris_final_AP_v1/vga_adapter.bdf" { { 328 1848 2008 504 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga80x40 vga_adapter:vga_adapter_inst\|vga80x40:inst " "Elaborating entity \"vga80x40\" for hierarchy \"vga_adapter:vga_adapter_inst\|vga80x40:inst\"" {  } { { "vga_adapter.bdf" "inst" { Schematic "C:/Tetris_final_AP_v1/vga_adapter.bdf" { { 296 1448 1672 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297682 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scrx_079 vga80x40.vhd(205) " "Verilog HDL or VHDL warning at vga80x40.vhd(205): object \"scrx_079\" assigned a value but never read" {  } { { "vga80x40/vga80x40.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/vga80x40.vhd" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713741297683 "|MC68K|vga_adapter:vga_adapter_inst|vga80x40:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrm vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_HCTR " "Elaborating entity \"ctrm\" for hierarchy \"vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_HCTR\"" {  } { { "vga80x40/vga80x40.vhd" "\\counters:U_HCTR" { Text "C:/Tetris_final_AP_v1/vga80x40/vga80x40.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrm vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_VCTR " "Elaborating entity \"ctrm\" for hierarchy \"vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_VCTR\"" {  } { { "vga80x40/vga80x40.vhd" "\\counters:U_VCTR" { Text "C:/Tetris_final_AP_v1/vga80x40/vga80x40.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrm vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_CHRX " "Elaborating entity \"ctrm\" for hierarchy \"vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_CHRX\"" {  } { { "vga80x40/vga80x40.vhd" "\\counters:U_CHRX" { Text "C:/Tetris_final_AP_v1/vga80x40/vga80x40.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrm vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_CHRY " "Elaborating entity \"ctrm\" for hierarchy \"vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_CHRY\"" {  } { { "vga80x40/vga80x40.vhd" "\\counters:U_CHRY" { Text "C:/Tetris_final_AP_v1/vga80x40/vga80x40.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrm vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRX " "Elaborating entity \"ctrm\" for hierarchy \"vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRX\"" {  } { { "vga80x40/vga80x40.vhd" "\\counters:U_SCRX" { Text "C:/Tetris_final_AP_v1/vga80x40/vga80x40.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrm vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRY " "Elaborating entity \"ctrm\" for hierarchy \"vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRY\"" {  } { { "vga80x40/vga80x40.vhd" "\\counters:U_SCRY" { Text "C:/Tetris_final_AP_v1/vga80x40/vga80x40.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "losr vga_adapter:vga_adapter_inst\|vga80x40:inst\|losr:U_LOSR " "Elaborating entity \"losr\" for hierarchy \"vga_adapter:vga_adapter_inst\|vga80x40:inst\|losr:U_LOSR\"" {  } { { "vga80x40/vga80x40.vhd" "U_LOSR" { Text "C:/Tetris_final_AP_v1/vga80x40/vga80x40.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_font vga_adapter:vga_adapter_inst\|mem_font:inst2 " "Elaborating entity \"mem_font\" for hierarchy \"vga_adapter:vga_adapter_inst\|mem_font:inst2\"" {  } { { "vga_adapter.bdf" "inst2" { Schematic "C:/Tetris_final_AP_v1/vga_adapter.bdf" { { 344 840 1056 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:vga_adapter_inst\|mem_font:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:vga_adapter_inst\|mem_font:inst2\|altsyncram:altsyncram_component\"" {  } { { "mem_font.v" "altsyncram_component" { Text "C:/Tetris_final_AP_v1/mem_font.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:vga_adapter_inst\|mem_font:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_adapter:vga_adapter_inst\|mem_font:inst2\|altsyncram:altsyncram_component\"" {  } { { "mem_font.v" "" { Text "C:/Tetris_final_AP_v1/mem_font.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:vga_adapter_inst\|mem_font:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_adapter:vga_adapter_inst\|mem_font:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./vga80x40/lat0-12.mif " "Parameter \"init_file\" = \"./vga80x40/lat0-12.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297743 ""}  } { { "mem_font.v" "" { Text "C:/Tetris_final_AP_v1/mem_font.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713741297743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_csg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_csg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_csg1 " "Found entity 1: altsyncram_csg1" {  } { { "db/altsyncram_csg1.tdf" "" { Text "C:/Tetris_final_AP_v1/db/altsyncram_csg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741297776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741297776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_csg1 vga_adapter:vga_adapter_inst\|mem_font:inst2\|altsyncram:altsyncram_component\|altsyncram_csg1:auto_generated " "Elaborating entity \"altsyncram_csg1\" for hierarchy \"vga_adapter:vga_adapter_inst\|mem_font:inst2\|altsyncram:altsyncram_component\|altsyncram_csg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297778 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "vga_controller.v" "" { Text "C:/Tetris_final_AP_v1/vga_controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741297841 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713741297841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller vga_adapter:vga_adapter_inst\|VGA_controller:inst11 " "Elaborating entity \"VGA_controller\" for hierarchy \"vga_adapter:vga_adapter_inst\|VGA_controller:inst11\"" {  } { { "vga_adapter.bdf" "inst11" { Schematic "C:/Tetris_final_AP_v1/vga_adapter.bdf" { { 784 1128 1344 928 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297843 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg vga_controller.v(29) " "Verilog HDL Always Construct warning at vga_controller.v(29): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_controller.v" "" { Text "C:/Tetris_final_AP_v1/vga_controller.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713741297844 "|MC68K|vga_adapter:vga_adapter_inst|VGA_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[0\] vga_controller.v(29) " "Inferred latch for \"data_reg\[0\]\" at vga_controller.v(29)" {  } { { "vga_controller.v" "" { Text "C:/Tetris_final_AP_v1/vga_controller.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741297844 "|MC68K|vga_adapter:vga_adapter_inst|VGA_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[1\] vga_controller.v(29) " "Inferred latch for \"data_reg\[1\]\" at vga_controller.v(29)" {  } { { "vga_controller.v" "" { Text "C:/Tetris_final_AP_v1/vga_controller.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741297844 "|MC68K|vga_adapter:vga_adapter_inst|VGA_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[2\] vga_controller.v(29) " "Inferred latch for \"data_reg\[2\]\" at vga_controller.v(29)" {  } { { "vga_controller.v" "" { Text "C:/Tetris_final_AP_v1/vga_controller.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741297844 "|MC68K|vga_adapter:vga_adapter_inst|VGA_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[3\] vga_controller.v(29) " "Inferred latch for \"data_reg\[3\]\" at vga_controller.v(29)" {  } { { "vga_controller.v" "" { Text "C:/Tetris_final_AP_v1/vga_controller.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741297844 "|MC68K|vga_adapter:vga_adapter_inst|VGA_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[4\] vga_controller.v(29) " "Inferred latch for \"data_reg\[4\]\" at vga_controller.v(29)" {  } { { "vga_controller.v" "" { Text "C:/Tetris_final_AP_v1/vga_controller.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741297844 "|MC68K|vga_adapter:vga_adapter_inst|VGA_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[5\] vga_controller.v(29) " "Inferred latch for \"data_reg\[5\]\" at vga_controller.v(29)" {  } { { "vga_controller.v" "" { Text "C:/Tetris_final_AP_v1/vga_controller.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741297844 "|MC68K|vga_adapter:vga_adapter_inst|VGA_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[6\] vga_controller.v(29) " "Inferred latch for \"data_reg\[6\]\" at vga_controller.v(29)" {  } { { "vga_controller.v" "" { Text "C:/Tetris_final_AP_v1/vga_controller.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741297844 "|MC68K|vga_adapter:vga_adapter_inst|VGA_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[7\] vga_controller.v(29) " "Inferred latch for \"data_reg\[7\]\" at vga_controller.v(29)" {  } { { "vga_controller.v" "" { Text "C:/Tetris_final_AP_v1/vga_controller.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741297844 "|MC68K|vga_adapter:vga_adapter_inst|VGA_controller:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controlloer_select vga_adapter:vga_adapter_inst\|vga_controlloer_select:inst14 " "Elaborating entity \"vga_controlloer_select\" for hierarchy \"vga_adapter:vga_adapter_inst\|vga_controlloer_select:inst14\"" {  } { { "vga_adapter.bdf" "inst14" { Schematic "C:/Tetris_final_AP_v1/vga_adapter.bdf" { { 800 352 552 912 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_text vga_adapter:vga_adapter_inst\|mem_text:inst1 " "Elaborating entity \"mem_text\" for hierarchy \"vga_adapter:vga_adapter_inst\|mem_text:inst1\"" {  } { { "vga_adapter.bdf" "inst1" { Schematic "C:/Tetris_final_AP_v1/vga_adapter.bdf" { { 536 800 1056 720 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:vga_adapter_inst\|mem_text:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:vga_adapter_inst\|mem_text:inst1\|altsyncram:altsyncram_component\"" {  } { { "mem_text.v" "altsyncram_component" { Text "C:/Tetris_final_AP_v1/mem_text.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:vga_adapter_inst\|mem_text:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_adapter:vga_adapter_inst\|mem_text:inst1\|altsyncram:altsyncram_component\"" {  } { { "mem_text.v" "" { Text "C:/Tetris_final_AP_v1/mem_text.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:vga_adapter_inst\|mem_text:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_adapter:vga_adapter_inst\|mem_text:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./vga80x40/ram.mif " "Parameter \"init_file\" = \"./vga80x40/ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741297885 ""}  } { { "mem_text.v" "" { Text "C:/Tetris_final_AP_v1/mem_text.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713741297885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_45q2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_45q2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_45q2 " "Found entity 1: altsyncram_45q2" {  } { { "db/altsyncram_45q2.tdf" "" { Text "C:/Tetris_final_AP_v1/db/altsyncram_45q2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741297920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741297920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_45q2 vga_adapter:vga_adapter_inst\|mem_text:inst1\|altsyncram:altsyncram_component\|altsyncram_45q2:auto_generated " "Elaborating entity \"altsyncram_45q2\" for hierarchy \"vga_adapter:vga_adapter_inst\|mem_text:inst1\|altsyncram:altsyncram_component\|altsyncram_45q2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297922 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Tetris_final_AP_v1/vga80x40/ram.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Tetris_final_AP_v1/vga80x40/ram.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "mem_text.v" "" { Text "C:/Tetris_final_AP_v1/mem_text.v" 97 0 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1713741297939 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Tetris_final_AP_v1/vga80x40/ram.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Tetris_final_AP_v1/vga80x40/ram.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "mem_text.v" "" { Text "C:/Tetris_final_AP_v1/mem_text.v" 97 0 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1713741297942 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "Idle_state vga_controller.v 3 speech_user.v(2) " "Verilog HDL macro warning at speech_user.v(2): overriding existing definition for macro \"Idle_state\", which was defined in \"vga_controller.v\", line 3" {  } { { "speech_user.v" "" { Text "C:/Tetris_final_AP_v1/speech_user.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1713741297987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "speech_user.v(58) " "Verilog HDL warning at speech_user.v(58): extended using \"x\" or \"z\"" {  } { { "speech_user.v" "" { Text "C:/Tetris_final_AP_v1/speech_user.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713741297987 ""}
{ "Warning" "WSGN_SEARCH_FILE" "speech_user.v 1 1 " "Using design file speech_user.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 speech_user " "Found entity 1: speech_user" {  } { { "speech_user.v" "" { Text "C:/Tetris_final_AP_v1/speech_user.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741297990 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713741297990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speech_user speech_user:speech_userinst " "Elaborating entity \"speech_user\" for hierarchy \"speech_user:speech_userinst\"" {  } { { "MC68K.v" "speech_userinst" { Text "C:/Tetris_final_AP_v1/MC68K.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741297995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speech_subsystem speech_subsystem:speech_subsystem_inst " "Elaborating entity \"speech_subsystem\" for hierarchy \"speech_subsystem:speech_subsystem_inst\"" {  } { { "MC68K.v" "speech_subsystem_inst" { Text "C:/Tetris_final_AP_v1/MC68K.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741298003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:I2C_Configure_Audio_Chip " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:I2C_Configure_Audio_Chip\"" {  } { { "MC68K.v" "I2C_Configure_Audio_Chip" { Text "C:/Tetris_final_AP_v1/MC68K.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741298023 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1713741298378 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.21.16:15:00 Progress: Loading sldbe7d4d23/alt_sld_fab_wrapper_hw.tcl " "2024.04.21.16:15:00 Progress: Loading sldbe7d4d23/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741300572 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741302547 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741302652 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741305502 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741305592 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741305682 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741305786 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741305808 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741305808 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1713741306493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbe7d4d23/alt_sld_fab.v" "" { Text "C:/Tetris_final_AP_v1/db/ip/sldbe7d4d23/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741306675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741306675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Tetris_final_AP_v1/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741306737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741306737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Tetris_final_AP_v1/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741306749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741306749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Tetris_final_AP_v1/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741306798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741306798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Tetris_final_AP_v1/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741306860 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Tetris_final_AP_v1/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741306860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741306860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Tetris_final_AP_v1/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741306908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741306908 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "ClockGen/ClockGen_0002.v" "" { Text "C:/Tetris_final_AP_v1/ClockGen/ClockGen_0002.v" 94 0 0 } } { "ClockGen.vhd" "" { Text "C:/Tetris_final_AP_v1/ClockGen.vhd" 38 0 0 } } { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 297 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741307687 "|MC68K|ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1713741307687 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1713741307687 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1713741307694 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0 " "Inferred dual-clock RAM node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1713741308095 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1 " "Inferred dual-clock RAM node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1713741308095 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0 " "Inferred dual-clock RAM node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1713741308096 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1 " "Inferred dual-clock RAM node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1713741308096 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713741311269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1713741311269 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1713741311269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0 " "Elaborated megafunction instantiation \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741311296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0 " "Instantiated megafunction \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 17 " "Parameter \"NUMWORDS_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 17 " "Parameter \"NUMWORDS_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311296 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713741311296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lvj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lvj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lvj1 " "Found entity 1: altsyncram_lvj1" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Tetris_final_AP_v1/db/altsyncram_lvj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713741311328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741311328 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713741311797 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[0\] DataBusIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[0\]\" to the node \"DataBusIn\[0\]\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311861 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[1\] DataBusIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[1\]\" to the node \"DataBusIn\[1\]\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311861 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[2\] DataBusIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[2\]\" to the node \"DataBusIn\[2\]\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311861 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[3\] DataBusIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[3\]\" to the node \"DataBusIn\[3\]\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311861 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[4\] DataBusIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[4\]\" to the node \"DataBusIn\[4\]\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311861 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[5\] DataBusIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[5\]\" to the node \"DataBusIn\[5\]\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311861 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[6\] DataBusIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[6\]\" to the node \"DataBusIn\[6\]\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311861 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[7\] DataBusIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[7\]\" to the node \"DataBusIn\[7\]\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311861 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[8\] DataBusIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[8\]\" to the node \"DataBusIn\[8\]\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311861 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[9\] DataBusIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[9\]\" to the node \"DataBusIn\[9\]\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311861 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[10\] DataBusIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[10\]\" to the node \"DataBusIn\[10\]\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311861 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[11\] DataBusIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[11\]\" to the node \"DataBusIn\[11\]\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311861 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[12\] DataBusIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[12\]\" to the node \"DataBusIn\[12\]\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311861 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[13\] DataBusIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[13\]\" to the node \"DataBusIn\[13\]\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311861 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[14\] DataBusIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[14\]\" to the node \"DataBusIn\[14\]\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311861 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[15\] DataBusIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[15\]\" to the node \"DataBusIn\[15\]\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1713741311861 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1713741311861 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "speech_user:speech_userinst\|dataout\[0\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[0\] " "Converted the fan-out from the tri-state buffer \"speech_user:speech_userinst\|dataout\[0\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[0\]\" into an OR gate" {  } { { "speech_user.v" "" { Text "C:/Tetris_final_AP_v1/speech_user.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713741311866 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "speech_user:speech_userinst\|dataout\[1\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[1\] " "Converted the fan-out from the tri-state buffer \"speech_user:speech_userinst\|dataout\[1\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[1\]\" into an OR gate" {  } { { "speech_user.v" "" { Text "C:/Tetris_final_AP_v1/speech_user.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713741311866 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "speech_user:speech_userinst\|dataout\[2\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[2\] " "Converted the fan-out from the tri-state buffer \"speech_user:speech_userinst\|dataout\[2\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[2\]\" into an OR gate" {  } { { "speech_user.v" "" { Text "C:/Tetris_final_AP_v1/speech_user.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713741311866 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "speech_user:speech_userinst\|dataout\[3\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[3\] " "Converted the fan-out from the tri-state buffer \"speech_user:speech_userinst\|dataout\[3\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[3\]\" into an OR gate" {  } { { "speech_user.v" "" { Text "C:/Tetris_final_AP_v1/speech_user.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713741311866 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "speech_user:speech_userinst\|dataout\[4\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[4\] " "Converted the fan-out from the tri-state buffer \"speech_user:speech_userinst\|dataout\[4\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[4\]\" into an OR gate" {  } { { "speech_user.v" "" { Text "C:/Tetris_final_AP_v1/speech_user.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713741311866 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "speech_user:speech_userinst\|dataout\[5\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[5\] " "Converted the fan-out from the tri-state buffer \"speech_user:speech_userinst\|dataout\[5\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[5\]\" into an OR gate" {  } { { "speech_user.v" "" { Text "C:/Tetris_final_AP_v1/speech_user.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713741311866 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "speech_user:speech_userinst\|dataout\[6\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[6\] " "Converted the fan-out from the tri-state buffer \"speech_user:speech_userinst\|dataout\[6\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[6\]\" into an OR gate" {  } { { "speech_user.v" "" { Text "C:/Tetris_final_AP_v1/speech_user.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713741311866 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "speech_user:speech_userinst\|dataout\[7\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[7\] " "Converted the fan-out from the tri-state buffer \"speech_user:speech_userinst\|dataout\[7\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[7\]\" into an OR gate" {  } { { "speech_user.v" "" { Text "C:/Tetris_final_AP_v1/speech_user.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713741311866 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "speech_user:speech_userinst\|dataout\[8\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[8\] " "Converted the fan-out from the tri-state buffer \"speech_user:speech_userinst\|dataout\[8\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[8\]\" into an OR gate" {  } { { "speech_user.v" "" { Text "C:/Tetris_final_AP_v1/speech_user.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713741311866 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "speech_user:speech_userinst\|dataout\[9\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[9\] " "Converted the fan-out from the tri-state buffer \"speech_user:speech_userinst\|dataout\[9\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[9\]\" into an OR gate" {  } { { "speech_user.v" "" { Text "C:/Tetris_final_AP_v1/speech_user.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713741311866 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "speech_user:speech_userinst\|dataout\[10\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[10\] " "Converted the fan-out from the tri-state buffer \"speech_user:speech_userinst\|dataout\[10\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[10\]\" into an OR gate" {  } { { "speech_user.v" "" { Text "C:/Tetris_final_AP_v1/speech_user.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713741311866 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "speech_user:speech_userinst\|dataout\[11\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[11\] " "Converted the fan-out from the tri-state buffer \"speech_user:speech_userinst\|dataout\[11\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[11\]\" into an OR gate" {  } { { "speech_user.v" "" { Text "C:/Tetris_final_AP_v1/speech_user.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713741311866 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "speech_user:speech_userinst\|dataout\[12\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[12\] " "Converted the fan-out from the tri-state buffer \"speech_user:speech_userinst\|dataout\[12\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[12\]\" into an OR gate" {  } { { "speech_user.v" "" { Text "C:/Tetris_final_AP_v1/speech_user.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713741311866 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "speech_user:speech_userinst\|dataout\[13\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[13\] " "Converted the fan-out from the tri-state buffer \"speech_user:speech_userinst\|dataout\[13\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[13\]\" into an OR gate" {  } { { "speech_user.v" "" { Text "C:/Tetris_final_AP_v1/speech_user.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713741311866 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "speech_user:speech_userinst\|dataout\[14\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[14\] " "Converted the fan-out from the tri-state buffer \"speech_user:speech_userinst\|dataout\[14\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[14\]\" into an OR gate" {  } { { "speech_user.v" "" { Text "C:/Tetris_final_AP_v1/speech_user.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713741311866 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "speech_user:speech_userinst\|dataout\[15\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[15\] " "Converted the fan-out from the tri-state buffer \"speech_user:speech_userinst\|dataout\[15\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[15\]\" into an OR gate" {  } { { "speech_user.v" "" { Text "C:/Tetris_final_AP_v1/speech_user.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713741311866 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1713741311866 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[0\]~synth " "Node \"DRAM_DQ\[0\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741353680 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[1\]~synth " "Node \"DRAM_DQ\[1\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741353680 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[2\]~synth " "Node \"DRAM_DQ\[2\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741353680 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[3\]~synth " "Node \"DRAM_DQ\[3\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741353680 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[4\]~synth " "Node \"DRAM_DQ\[4\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741353680 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[5\]~synth " "Node \"DRAM_DQ\[5\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741353680 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[6\]~synth " "Node \"DRAM_DQ\[6\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741353680 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[7\]~synth " "Node \"DRAM_DQ\[7\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741353680 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[8\]~synth " "Node \"DRAM_DQ\[8\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741353680 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[9\]~synth " "Node \"DRAM_DQ\[9\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741353680 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[10\]~synth " "Node \"DRAM_DQ\[10\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741353680 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[11\]~synth " "Node \"DRAM_DQ\[11\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741353680 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[12\]~synth " "Node \"DRAM_DQ\[12\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741353680 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[13\]~synth " "Node \"DRAM_DQ\[13\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741353680 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[14\]~synth " "Node \"DRAM_DQ\[14\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741353680 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[15\]~synth " "Node \"DRAM_DQ\[15\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741353680 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741353680 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741353680 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741353680 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_I2C_SDAT~synth " "Node \"FPGA_I2C_SDAT~synth\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741353680 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713741353680 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713741353680 "|MC68K|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713741353680 "|MC68K|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713741353680 "|MC68K|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713741353680 "|MC68K|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713741353680 "|MC68K|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713741353680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741353838 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state\[5\] High " "Register M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state\[5\] will power up to High" {  } { { "TG68_fast.vhd" "" { Text "C:/Tetris_final_AP_v1/TG68_fast.vhd" 2525 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state\[1\] High " "Register M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state\[1\] will power up to High" {  } { { "TG68_fast.vhd" "" { Text "C:/Tetris_final_AP_v1/TG68_fast.vhd" 2525 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state\[2\] High " "Register M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state\[2\] will power up to High" {  } { { "TG68_fast.vhd" "" { Text "C:/Tetris_final_AP_v1/TG68_fast.vhd" 2525 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRY\|c\[0\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRY\|c\[0\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRY\|c\[1\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRY\|c\[1\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRY\|c\[2\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRY\|c\[2\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRY\|c\[5\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRY\|c\[5\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRX\|c\[0\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRX\|c\[0\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRX\|c\[1\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRX\|c\[1\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRX\|c\[2\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRX\|c\[2\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRX\|c\[3\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRX\|c\[3\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRX\|c\[6\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_SCRX\|c\[6\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_CHRY\|c\[3\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_CHRY\|c\[3\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_CHRY\|c\[1\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_CHRY\|c\[1\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_CHRY\|c\[0\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_CHRY\|c\[0\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_VCTR\|c\[9\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_VCTR\|c\[9\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_HCTR\|c\[9\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_HCTR\|c\[9\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_HCTR\|c\[8\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_HCTR\|c\[8\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_HCTR\|c\[4\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_HCTR\|c\[4\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_HCTR\|c\[3\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_HCTR\|c\[3\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_HCTR\|c\[0\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_HCTR\|c\[0\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_VCTR\|c\[3\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_VCTR\|c\[3\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_VCTR\|c\[2\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_VCTR\|c\[2\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_CHRX\|c\[2\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_CHRX\|c\[2\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_CHRX\|c\[1\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_CHRX\|c\[1\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_CHRX\|c\[0\] Low " "Register vga_adapter:vga_adapter_inst\|vga80x40:inst\|ctrm:\\counters:U_CHRX\|c\[0\] will power up to Low" {  } { { "vga80x40/ctrm.vhd" "" { Text "C:/Tetris_final_AP_v1/vga80x40/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713741355627 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1713741355627 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713741361225 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741361442 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Tetris_final_AP_v1/MC68K.map.smsg " "Generated suppressed messages file C:/Tetris_final_AP_v1/MC68K.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741361826 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "22 0 3 0 0 " "Adding 22 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713741362885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713741362885 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "16 " "Optimize away 16 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|DramState\[0\] " "Node: \"Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|DramState\[0\]\"" {  } { { "M68kDramController.qxp" "" { Text "C:/Tetris_final_AP_v1/M68kDramController.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741362960 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|DramState\[1\] " "Node: \"Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|DramState\[1\]\"" {  } { { "M68kDramController.qxp" "" { Text "C:/Tetris_final_AP_v1/M68kDramController.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741362960 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|DramState\[2\] " "Node: \"Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|DramState\[2\]\"" {  } { { "M68kDramController.qxp" "" { Text "C:/Tetris_final_AP_v1/M68kDramController.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741362960 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|DramState\[3\] " "Node: \"Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|DramState\[3\]\"" {  } { { "M68kDramController.qxp" "" { Text "C:/Tetris_final_AP_v1/M68kDramController.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741362960 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|DramState\[4\] " "Node: \"Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|DramState\[4\]\"" {  } { { "M68kDramController.qxp" "" { Text "C:/Tetris_final_AP_v1/M68kDramController.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741362960 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|SDram_CS_L " "Node: \"Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|SDram_CS_L\"" {  } { { "M68kDramController.qxp" "" { Text "C:/Tetris_final_AP_v1/M68kDramController.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741362960 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speech_subsystem:speech_subsystem_inst\|phoneme_speech_finish " "Node: \"speech_subsystem:speech_subsystem_inst\|phoneme_speech_finish\"" {  } { { "speech_subsystem_encrypted.qxp" "" { Text "C:/Tetris_final_AP_v1/speech_subsystem_encrypted.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741362960 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1713741362960 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741363335 "|MC68K|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741363335 "|MC68K|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "MC68K.v" "" { Text "C:/Tetris_final_AP_v1/MC68K.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713741363335 "|MC68K|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713741363335 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5558 " "Implemented 5558 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713741363344 ""} { "Info" "ICUT_CUT_TM_OPINS" "187 " "Implemented 187 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713741363344 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1713741363344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4894 " "Implemented 4894 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713741363344 ""} { "Info" "ICUT_CUT_TM_RAMS" "432 " "Implemented 432 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1713741363344 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1713741363344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713741363344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5021 " "Peak virtual memory: 5021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713741363377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 21 16:16:03 2024 " "Processing ended: Sun Apr 21 16:16:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713741363377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713741363377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713741363377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713741363377 ""}
