-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel0_U_drain_IO_L1_out_boundary_3_3_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fifo_U_drain_out_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_U_drain_out_V_full_n : IN STD_LOGIC;
    fifo_U_drain_out_V_write : OUT STD_LOGIC;
    fifo_U_drain_local_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifo_U_drain_local_in_V_empty_n : IN STD_LOGIC;
    fifo_U_drain_local_in_V_read : OUT STD_LOGIC );
end;


architecture behav of kernel0_U_drain_IO_L1_out_boundary_3_3_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fifo_U_drain_out_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal icmp_ln637_reg_577 : STD_LOGIC_VECTOR (0 downto 0);
    signal fifo_U_drain_local_in_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_02_0_i_reg_157 : STD_LOGIC_VECTOR (4 downto 0);
    signal c3_0_i_reg_169 : STD_LOGIC_VECTOR (4 downto 0);
    signal local_U_0_0_064_load_reg_483 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_135_load_reg_488 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_136_load_reg_493 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_137_load_reg_498 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_138_load_reg_503 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_139_load_reg_508 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_140_load_reg_513 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_141_load_reg_518 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_142_load_reg_523 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_143_load_reg_528 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_144_load_reg_533 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_145_load_reg_538 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_146_load_reg_543 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_147_load_reg_548 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_148_load_reg_553 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_149_load_reg_558 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_150_load_reg_563 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln587_fu_272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_568 : STD_LOGIC_VECTOR (0 downto 0);
    signal c2_V_fu_278_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal c2_V_reg_572 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln637_fu_369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state5_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal c3_fu_375_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal c3_reg_581 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state5 : STD_LOGIC;
    signal ap_phi_mux_p_02_0_i_phi_fu_161_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_c3_0_i_phi_fu_173_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp1_iter0_fifo_data_reg_181 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter1_fifo_data_reg_181 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_76 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_local_U_0_0_064_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_135_fu_80 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_135_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_136_fu_84 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_136_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_137_fu_88 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_137_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_138_fu_92 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_138_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_139_fu_96 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_139_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_140_fu_100 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_140_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_141_fu_104 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_141_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_142_fu_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_142_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_143_fu_112 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_143_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_144_fu_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_144_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_145_fu_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_145_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_146_fu_124 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_146_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_147_fu_128 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_147_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_148_fu_132 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_148_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_149_fu_136 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_149_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_150_fu_140 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_150_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_condition_276 : BOOLEAN;
    signal ap_condition_139 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state5) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state5) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state5);
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp1_iter1_fifo_data_reg_181_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_139)) then
                if (((icmp_ln637_fu_369_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_0))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_181 <= local_U_0_0_064_load_reg_483;
                elsif ((ap_const_boolean_1 = ap_condition_276)) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_181 <= tmp_150_load_reg_563;
                elsif (((icmp_ln637_fu_369_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_F))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_181 <= tmp_149_load_reg_558;
                elsif (((icmp_ln637_fu_369_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_E))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_181 <= tmp_148_load_reg_553;
                elsif (((icmp_ln637_fu_369_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_D))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_181 <= tmp_147_load_reg_548;
                elsif (((icmp_ln637_fu_369_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_C))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_181 <= tmp_146_load_reg_543;
                elsif (((icmp_ln637_fu_369_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_B))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_181 <= tmp_145_load_reg_538;
                elsif (((icmp_ln637_fu_369_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_A))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_181 <= tmp_144_load_reg_533;
                elsif (((icmp_ln637_fu_369_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_9))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_181 <= tmp_143_load_reg_528;
                elsif (((icmp_ln637_fu_369_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_8))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_181 <= tmp_142_load_reg_523;
                elsif (((icmp_ln637_fu_369_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_7))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_181 <= tmp_141_load_reg_518;
                elsif (((icmp_ln637_fu_369_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_6))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_181 <= tmp_140_load_reg_513;
                elsif (((icmp_ln637_fu_369_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_5))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_181 <= tmp_139_load_reg_508;
                elsif (((icmp_ln637_fu_369_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_4))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_181 <= tmp_138_load_reg_503;
                elsif (((icmp_ln637_fu_369_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_3))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_181 <= tmp_137_load_reg_498;
                elsif (((icmp_ln637_fu_369_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_2))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_181 <= tmp_136_load_reg_493;
                elsif (((icmp_ln637_fu_369_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_1))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_181 <= tmp_135_load_reg_488;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_181 <= ap_phi_reg_pp1_iter0_fifo_data_reg_181;
                end if;
            end if; 
        end if;
    end process;

    c3_0_i_reg_169_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                c3_0_i_reg_169 <= ap_const_lv5_0;
            elsif (((icmp_ln637_reg_577 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                c3_0_i_reg_169 <= c3_reg_581;
            end if; 
        end if;
    end process;

    p_02_0_i_reg_157_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_568 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_02_0_i_reg_157 <= c2_V_reg_572;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_02_0_i_reg_157 <= ap_const_lv5_3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_fu_272_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                c2_V_reg_572 <= c2_V_fu_278_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                c3_reg_581 <= c3_fu_375_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln587_reg_568 <= icmp_ln587_fu_272_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                icmp_ln637_reg_577 <= icmp_ln637_fu_369_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                local_U_0_0_064_load_reg_483 <= ap_sig_allocacmp_local_U_0_0_064_load;
                tmp_135_load_reg_488 <= ap_sig_allocacmp_tmp_135_load;
                tmp_136_load_reg_493 <= ap_sig_allocacmp_tmp_136_load;
                tmp_137_load_reg_498 <= ap_sig_allocacmp_tmp_137_load;
                tmp_138_load_reg_503 <= ap_sig_allocacmp_tmp_138_load;
                tmp_139_load_reg_508 <= ap_sig_allocacmp_tmp_139_load;
                tmp_140_load_reg_513 <= ap_sig_allocacmp_tmp_140_load;
                tmp_141_load_reg_518 <= ap_sig_allocacmp_tmp_141_load;
                tmp_142_load_reg_523 <= ap_sig_allocacmp_tmp_142_load;
                tmp_143_load_reg_528 <= ap_sig_allocacmp_tmp_143_load;
                tmp_144_load_reg_533 <= ap_sig_allocacmp_tmp_144_load;
                tmp_145_load_reg_538 <= ap_sig_allocacmp_tmp_145_load;
                tmp_146_load_reg_543 <= ap_sig_allocacmp_tmp_146_load;
                tmp_147_load_reg_548 <= ap_sig_allocacmp_tmp_147_load;
                tmp_148_load_reg_553 <= ap_sig_allocacmp_tmp_148_load;
                tmp_149_load_reg_558 <= ap_sig_allocacmp_tmp_149_load;
                tmp_150_load_reg_563 <= ap_sig_allocacmp_tmp_150_load;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_157 = ap_const_lv5_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_135_fu_80 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_157 = ap_const_lv5_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_136_fu_84 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_157 = ap_const_lv5_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_137_fu_88 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_157 = ap_const_lv5_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_138_fu_92 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_157 = ap_const_lv5_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_139_fu_96 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_157 = ap_const_lv5_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_140_fu_100 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_157 = ap_const_lv5_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_141_fu_104 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_157 = ap_const_lv5_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_142_fu_108 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_157 = ap_const_lv5_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_143_fu_112 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_157 = ap_const_lv5_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_144_fu_116 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_157 = ap_const_lv5_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_145_fu_120 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_157 = ap_const_lv5_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_146_fu_124 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_157 = ap_const_lv5_10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_147_fu_128 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_157 = ap_const_lv5_11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_148_fu_132 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_157 = ap_const_lv5_12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_149_fu_136 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_02_0_i_reg_157 = ap_const_lv5_12)) and not((p_02_0_i_reg_157 = ap_const_lv5_11)) and not((p_02_0_i_reg_157 = ap_const_lv5_10)) and not((p_02_0_i_reg_157 = ap_const_lv5_F)) and not((p_02_0_i_reg_157 = ap_const_lv5_E)) and not((p_02_0_i_reg_157 = ap_const_lv5_D)) and not((p_02_0_i_reg_157 = ap_const_lv5_C)) and not((p_02_0_i_reg_157 = ap_const_lv5_B)) and not((p_02_0_i_reg_157 = ap_const_lv5_A)) and not((p_02_0_i_reg_157 = ap_const_lv5_9)) and not((p_02_0_i_reg_157 = ap_const_lv5_8)) and not((p_02_0_i_reg_157 = ap_const_lv5_7)) and not((p_02_0_i_reg_157 = ap_const_lv5_6)) and not((p_02_0_i_reg_157 = ap_const_lv5_5)) and not((p_02_0_i_reg_157 = ap_const_lv5_4)) and not((p_02_0_i_reg_157 = ap_const_lv5_3)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_150_fu_140 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_157 = ap_const_lv5_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_fu_76 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, icmp_ln587_fu_272_p2, icmp_ln637_fu_369_p2, ap_enable_reg_pp1_iter0, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln587_fu_272_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln587_fu_272_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln637_fu_369_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln637_fu_369_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state4 <= ap_CS_fsm(2);
    ap_CS_fsm_state7 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(fifo_U_drain_local_in_V_empty_n, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= ((fifo_U_drain_local_in_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(fifo_U_drain_local_in_V_empty_n, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= ((fifo_U_drain_local_in_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_01001_assign_proc : process(fifo_U_drain_out_V_full_n, ap_enable_reg_pp1_iter1, icmp_ln637_reg_577)
    begin
                ap_block_pp1_stage0_01001 <= ((icmp_ln637_reg_577 = ap_const_lv1_0) and (fifo_U_drain_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage0_11001_assign_proc : process(fifo_U_drain_out_V_full_n, ap_enable_reg_pp1_iter1, icmp_ln637_reg_577)
    begin
                ap_block_pp1_stage0_11001 <= ((icmp_ln637_reg_577 = ap_const_lv1_0) and (fifo_U_drain_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(fifo_U_drain_out_V_full_n, ap_enable_reg_pp1_iter1, icmp_ln637_reg_577)
    begin
                ap_block_pp1_stage0_subdone <= ((icmp_ln637_reg_577 = ap_const_lv1_0) and (fifo_U_drain_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(fifo_U_drain_local_in_V_empty_n)
    begin
                ap_block_state3_pp0_stage0_iter1 <= (fifo_U_drain_local_in_V_empty_n = ap_const_logic_0);
    end process;

        ap_block_state5_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp1_stage0_iter1_assign_proc : process(fifo_U_drain_out_V_full_n, icmp_ln637_reg_577)
    begin
                ap_block_state6_pp1_stage0_iter1 <= ((icmp_ln637_reg_577 = ap_const_lv1_0) and (fifo_U_drain_out_V_full_n = ap_const_logic_0));
    end process;


    ap_condition_139_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
                ap_condition_139 <= ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001));
    end process;


    ap_condition_276_assign_proc : process(icmp_ln637_fu_369_p2, ap_phi_mux_c3_0_i_phi_fu_173_p4)
    begin
                ap_condition_276 <= (not((ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_0)) and not((ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_F)) and not((ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_E)) and not((ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_D)) and not((ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_C)) and not((ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_B)) and not((ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_A)) and not((ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_9)) and not((ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_8)) and not((ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_7)) and not((ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_6)) and not((ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_5)) and not((ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_4)) and not((ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_3)) and not((ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_2)) and not((ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_1)) and (icmp_ln637_fu_369_p2 = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln587_fu_272_p2)
    begin
        if ((icmp_ln587_fu_272_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state5_assign_proc : process(icmp_ln637_fu_369_p2)
    begin
        if ((icmp_ln637_fu_369_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_c3_0_i_phi_fu_173_p4_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln637_reg_577, c3_0_i_reg_169, c3_reg_581)
    begin
        if (((icmp_ln637_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_c3_0_i_phi_fu_173_p4 <= c3_reg_581;
        else 
            ap_phi_mux_c3_0_i_phi_fu_173_p4 <= c3_0_i_reg_169;
        end if; 
    end process;


    ap_phi_mux_p_02_0_i_phi_fu_161_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_157, icmp_ln587_reg_568, c2_V_reg_572)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln587_reg_568 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_p_02_0_i_phi_fu_161_p4 <= c2_V_reg_572;
        else 
            ap_phi_mux_p_02_0_i_phi_fu_161_p4 <= p_02_0_i_reg_157;
        end if; 
    end process;

    ap_phi_reg_pp1_iter0_fifo_data_reg_181 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_local_U_0_0_064_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_157, tmp_fu_76)
    begin
        if (((p_02_0_i_reg_157 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_local_U_0_0_064_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_local_U_0_0_064_load <= tmp_fu_76;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_135_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_157, tmp_135_fu_80)
    begin
        if (((p_02_0_i_reg_157 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_135_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_135_load <= tmp_135_fu_80;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_136_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_157, tmp_136_fu_84)
    begin
        if (((p_02_0_i_reg_157 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_136_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_136_load <= tmp_136_fu_84;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_137_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_157, tmp_137_fu_88)
    begin
        if (((p_02_0_i_reg_157 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_137_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_137_load <= tmp_137_fu_88;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_138_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_157, tmp_138_fu_92)
    begin
        if (((p_02_0_i_reg_157 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_138_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_138_load <= tmp_138_fu_92;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_139_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_157, tmp_139_fu_96)
    begin
        if (((p_02_0_i_reg_157 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_139_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_139_load <= tmp_139_fu_96;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_140_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_157, tmp_140_fu_100)
    begin
        if (((p_02_0_i_reg_157 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_140_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_140_load <= tmp_140_fu_100;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_141_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_157, tmp_141_fu_104)
    begin
        if (((p_02_0_i_reg_157 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_141_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_141_load <= tmp_141_fu_104;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_142_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_157, tmp_142_fu_108)
    begin
        if (((p_02_0_i_reg_157 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_142_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_142_load <= tmp_142_fu_108;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_143_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_157, tmp_143_fu_112)
    begin
        if (((p_02_0_i_reg_157 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_143_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_143_load <= tmp_143_fu_112;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_144_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_157, tmp_144_fu_116)
    begin
        if (((p_02_0_i_reg_157 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_144_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_144_load <= tmp_144_fu_116;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_145_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_157, tmp_145_fu_120)
    begin
        if (((p_02_0_i_reg_157 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_145_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_145_load <= tmp_145_fu_120;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_146_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_157, tmp_146_fu_124)
    begin
        if (((p_02_0_i_reg_157 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_146_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_146_load <= tmp_146_fu_124;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_147_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_157, tmp_147_fu_128)
    begin
        if (((p_02_0_i_reg_157 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_147_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_147_load <= tmp_147_fu_128;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_148_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_157, tmp_148_fu_132)
    begin
        if (((p_02_0_i_reg_157 = ap_const_lv5_11) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_148_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_148_load <= tmp_148_fu_132;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_149_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_157, tmp_149_fu_136)
    begin
        if (((p_02_0_i_reg_157 = ap_const_lv5_12) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_149_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_149_load <= tmp_149_fu_136;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_150_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_157, tmp_150_fu_140)
    begin
        if ((not((p_02_0_i_reg_157 = ap_const_lv5_12)) and not((p_02_0_i_reg_157 = ap_const_lv5_11)) and not((p_02_0_i_reg_157 = ap_const_lv5_10)) and not((p_02_0_i_reg_157 = ap_const_lv5_F)) and not((p_02_0_i_reg_157 = ap_const_lv5_E)) and not((p_02_0_i_reg_157 = ap_const_lv5_D)) and not((p_02_0_i_reg_157 = ap_const_lv5_C)) and not((p_02_0_i_reg_157 = ap_const_lv5_B)) and not((p_02_0_i_reg_157 = ap_const_lv5_A)) and not((p_02_0_i_reg_157 = ap_const_lv5_9)) and not((p_02_0_i_reg_157 = ap_const_lv5_8)) and not((p_02_0_i_reg_157 = ap_const_lv5_7)) and not((p_02_0_i_reg_157 = ap_const_lv5_6)) and not((p_02_0_i_reg_157 = ap_const_lv5_5)) and not((p_02_0_i_reg_157 = ap_const_lv5_4)) and not((p_02_0_i_reg_157 = ap_const_lv5_3)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_150_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_150_load <= tmp_150_fu_140;
        end if; 
    end process;

    c2_V_fu_278_p2 <= std_logic_vector(unsigned(ap_phi_mux_p_02_0_i_phi_fu_161_p4) + unsigned(ap_const_lv5_1));
    c3_fu_375_p2 <= std_logic_vector(unsigned(ap_phi_mux_c3_0_i_phi_fu_173_p4) + unsigned(ap_const_lv5_1));

    fifo_U_drain_local_in_V_blk_n_assign_proc : process(fifo_U_drain_local_in_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_U_drain_local_in_V_blk_n <= fifo_U_drain_local_in_V_empty_n;
        else 
            fifo_U_drain_local_in_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_U_drain_local_in_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_U_drain_local_in_V_read <= ap_const_logic_1;
        else 
            fifo_U_drain_local_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_U_drain_out_V_blk_n_assign_proc : process(fifo_U_drain_out_V_full_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln637_reg_577)
    begin
        if (((icmp_ln637_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            fifo_U_drain_out_V_blk_n <= fifo_U_drain_out_V_full_n;
        else 
            fifo_U_drain_out_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifo_U_drain_out_V_din <= ap_phi_reg_pp1_iter1_fifo_data_reg_181;

    fifo_U_drain_out_V_write_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln637_reg_577, ap_block_pp1_stage0_11001)
    begin
        if (((icmp_ln637_reg_577 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            fifo_U_drain_out_V_write <= ap_const_logic_1;
        else 
            fifo_U_drain_out_V_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln587_fu_272_p2 <= "1" when (ap_phi_mux_p_02_0_i_phi_fu_161_p4 = ap_const_lv5_14) else "0";
    icmp_ln637_fu_369_p2 <= "1" when (ap_phi_mux_c3_0_i_phi_fu_173_p4 = ap_const_lv5_11) else "0";
end behav;
