pgcc -I../common -fast -mp -Minfo -o laplace2d_omp laplace2d.c
GetTimer:
     30, include "timer.h"
          73, FMA (fused multiply-add) instruction(s) generated
main:
     49, Loop not fused: dependence chain to sibling loop
         Generated vector simd code for the loop
     55, Loop not fused: function call before adjacent loop
         Generated vector simd code for the loop
     64, StartTimer inlined, size=2 (inline) file laplace2d.c (48)
     68, Parallel region activated
         Parallel loop activated with static block schedule
         Generated vector simd code for the loop
     73, Barrier
         Parallel region terminated
     74, Parallel region activated
         Parallel loop activated with static block schedule
         Generated vector simd code for the loop
         Generated a prefetch instruction for the loop
         Generated 2 prefetches in scalar loop
     80, Barrier
         Parallel region terminated
     86, Parallel region activated
         Parallel loop activated with static block schedule
     88, Generated vector simd code for the loop containing reductions
         Generated 5 prefetch instructions for the loop
     96, Barrier
         Parallel region terminated
     98, Parallel region activated
         Parallel loop activated with static block schedule
    100, Memory copy idiom, loop replaced by call to __c_mcopy4
    106, Barrier
         Parallel region terminated
    111, GetTimer inlined, size=10 (inline) file laplace2d.c (65)
          74, FMA (fused multiply-add) instruction(s) generated
pgcc -I../common -acc -ta=nvidia,time -Minfo=accel -o laplace2d_acc laplace2d.c
main:
     85, Generating implicit copyin(A[:4096][:4096])
         Generating implicit copyout(Anew[1:4094][1:4094])
     86, Loop is parallelizable
     88, Loop is parallelizable
         Accelerator kernel generated
         Generating Tesla code
         86, #pragma acc loop gang, vector(4) /* blockIdx.y threadIdx.y */
         88, #pragma acc loop gang, vector(32) /* blockIdx.x threadIdx.x */
         92, Generating implicit reduction(max:error)
     97, Generating implicit copyin(Anew[1:4094][1:4094])
         Generating implicit copyout(A[1:4094][1:4094])
     98, Loop is parallelizable
    100, Loop is parallelizable
         Accelerator kernel generated
         Generating Tesla code
         98, #pragma acc loop gang, vector(4) /* blockIdx.y threadIdx.y */
        100, #pragma acc loop gang, vector(32) /* blockIdx.x threadIdx.x */

