INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alicemare/Documents/HDL/lab10/lab10_1_1/lab10_1_1.srcs/sources_1/new/mod3checck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod3check
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alicemare/Documents/HDL/lab10/lab10_1_1/lab10_1_1.srcs/sim_1/new/mod3tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod3tb
