//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// DAG Instruction Selector for the ARM target
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/     OPC_SwitchOpcode /*146 cases */, 52|128,90/*11572*/,  TARGET_VAL(ISD::OR),// ->11577
/*5*/       OPC_Scope, 93|128,62/*8029*/, /*->8037*/ // 15 children in Scope
/*8*/         OPC_MoveChild, 0,
/*10*/        OPC_Scope, 118|128,8/*1142*/, /*->1155*/ // 13 children in Scope
/*13*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*16*/          OPC_MoveChild, 0,
/*18*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*21*/          OPC_RecordChild0, // #0 = $Rm
/*22*/          OPC_MoveChild, 1,
/*24*/          OPC_CheckInteger, 8, 
/*26*/          OPC_CheckType, MVT::i32,
/*28*/          OPC_MoveParent,
/*29*/          OPC_MoveParent,
/*30*/          OPC_MoveParent,
/*31*/          OPC_MoveChild, 1,
/*33*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*36*/          OPC_MoveChild, 0,
/*38*/          OPC_Scope, 16|128,1/*144*/, /*->185*/ // 5 children in Scope
/*41*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*45*/            OPC_MoveChild, 0,
/*47*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*50*/            OPC_MoveChild, 0,
/*52*/            OPC_CheckSame, 0,
/*54*/            OPC_MoveParent,
/*55*/            OPC_MoveChild, 1,
/*57*/            OPC_CheckInteger, 8, 
/*59*/            OPC_CheckType, MVT::i32,
/*61*/            OPC_MoveParent,
/*62*/            OPC_MoveParent,
/*63*/            OPC_MoveParent,
/*64*/            OPC_MoveChild, 1,
/*66*/            OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*69*/            OPC_MoveChild, 0,
/*71*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*76*/            OPC_MoveChild, 0,
/*78*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*81*/            OPC_MoveChild, 0,
/*83*/            OPC_CheckSame, 0,
/*85*/            OPC_MoveParent,
/*86*/            OPC_MoveChild, 1,
/*88*/            OPC_CheckInteger, 8, 
/*90*/            OPC_CheckType, MVT::i32,
/*92*/            OPC_MoveParent,
/*93*/            OPC_MoveParent,
/*94*/            OPC_MoveParent,
/*95*/            OPC_MoveChild, 1,
/*97*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*103*/           OPC_MoveChild, 0,
/*105*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*108*/           OPC_MoveChild, 0,
/*110*/           OPC_CheckSame, 0,
/*112*/           OPC_MoveParent,
/*113*/           OPC_MoveChild, 1,
/*115*/           OPC_CheckInteger, 8, 
/*117*/           OPC_CheckType, MVT::i32,
/*119*/           OPC_MoveParent,
/*120*/           OPC_MoveParent,
/*121*/           OPC_MoveParent,
/*122*/           OPC_MoveParent,
/*123*/           OPC_MoveParent,
/*124*/           OPC_CheckType, MVT::i32,
/*126*/           OPC_Scope, 18, /*->146*/ // 3 children in Scope
/*128*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*130*/             OPC_EmitInteger, MVT::i32, 14, 
/*133*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*136*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*146*/           /*Scope*/ 18, /*->165*/
/*147*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*149*/             OPC_EmitInteger, MVT::i32, 14, 
/*152*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*155*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*165*/           /*Scope*/ 18, /*->184*/
/*166*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*168*/             OPC_EmitInteger, MVT::i32, 14, 
/*171*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*174*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*184*/           0, /*End of Scope*/
/*185*/         /*Scope*/ 118|128,3/*502*/, /*->689*/
/*187*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*190*/           OPC_MoveChild, 0,
/*192*/           OPC_Scope, 98, /*->292*/ // 5 children in Scope
/*194*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*199*/             OPC_MoveChild, 0,
/*201*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*204*/             OPC_MoveChild, 0,
/*206*/             OPC_CheckSame, 0,
/*208*/             OPC_MoveParent,
/*209*/             OPC_MoveChild, 1,
/*211*/             OPC_CheckInteger, 8, 
/*213*/             OPC_CheckType, MVT::i32,
/*215*/             OPC_MoveParent,
/*216*/             OPC_MoveParent,
/*217*/             OPC_MoveParent,
/*218*/             OPC_MoveChild, 1,
/*220*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*224*/             OPC_MoveChild, 0,
/*226*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*229*/             OPC_MoveChild, 0,
/*231*/             OPC_CheckSame, 0,
/*233*/             OPC_MoveParent,
/*234*/             OPC_MoveChild, 1,
/*236*/             OPC_CheckInteger, 8, 
/*238*/             OPC_CheckType, MVT::i32,
/*240*/             OPC_MoveParent,
/*241*/             OPC_MoveParent,
/*242*/             OPC_MoveParent,
/*243*/             OPC_MoveParent,
/*244*/             OPC_MoveChild, 1,
/*246*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*252*/             OPC_MoveChild, 0,
/*254*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*257*/             OPC_MoveChild, 0,
/*259*/             OPC_CheckSame, 0,
/*261*/             OPC_MoveParent,
/*262*/             OPC_MoveChild, 1,
/*264*/             OPC_CheckInteger, 8, 
/*266*/             OPC_CheckType, MVT::i32,
/*268*/             OPC_MoveParent,
/*269*/             OPC_MoveParent,
/*270*/             OPC_MoveParent,
/*271*/             OPC_MoveParent,
/*272*/             OPC_CheckType, MVT::i32,
/*274*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*276*/             OPC_EmitInteger, MVT::i32, 14, 
/*279*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*282*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*292*/           /*Scope*/ 98, /*->391*/
/*293*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*297*/             OPC_MoveChild, 0,
/*299*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*302*/             OPC_MoveChild, 0,
/*304*/             OPC_CheckSame, 0,
/*306*/             OPC_MoveParent,
/*307*/             OPC_MoveChild, 1,
/*309*/             OPC_CheckInteger, 8, 
/*311*/             OPC_CheckType, MVT::i32,
/*313*/             OPC_MoveParent,
/*314*/             OPC_MoveParent,
/*315*/             OPC_MoveParent,
/*316*/             OPC_MoveChild, 1,
/*318*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*324*/             OPC_MoveChild, 0,
/*326*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*329*/             OPC_MoveChild, 0,
/*331*/             OPC_CheckSame, 0,
/*333*/             OPC_MoveParent,
/*334*/             OPC_MoveChild, 1,
/*336*/             OPC_CheckInteger, 8, 
/*338*/             OPC_CheckType, MVT::i32,
/*340*/             OPC_MoveParent,
/*341*/             OPC_MoveParent,
/*342*/             OPC_MoveParent,
/*343*/             OPC_MoveParent,
/*344*/             OPC_MoveChild, 1,
/*346*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*351*/             OPC_MoveChild, 0,
/*353*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*356*/             OPC_MoveChild, 0,
/*358*/             OPC_CheckSame, 0,
/*360*/             OPC_MoveParent,
/*361*/             OPC_MoveChild, 1,
/*363*/             OPC_CheckInteger, 8, 
/*365*/             OPC_CheckType, MVT::i32,
/*367*/             OPC_MoveParent,
/*368*/             OPC_MoveParent,
/*369*/             OPC_MoveParent,
/*370*/             OPC_MoveParent,
/*371*/             OPC_CheckType, MVT::i32,
/*373*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*375*/             OPC_EmitInteger, MVT::i32, 14, 
/*378*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*381*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*391*/           /*Scope*/ 98, /*->490*/
/*392*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*398*/             OPC_MoveChild, 0,
/*400*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*403*/             OPC_MoveChild, 0,
/*405*/             OPC_CheckSame, 0,
/*407*/             OPC_MoveParent,
/*408*/             OPC_MoveChild, 1,
/*410*/             OPC_CheckInteger, 8, 
/*412*/             OPC_CheckType, MVT::i32,
/*414*/             OPC_MoveParent,
/*415*/             OPC_MoveParent,
/*416*/             OPC_MoveParent,
/*417*/             OPC_MoveChild, 1,
/*419*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*423*/             OPC_MoveChild, 0,
/*425*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*428*/             OPC_MoveChild, 0,
/*430*/             OPC_CheckSame, 0,
/*432*/             OPC_MoveParent,
/*433*/             OPC_MoveChild, 1,
/*435*/             OPC_CheckInteger, 8, 
/*437*/             OPC_CheckType, MVT::i32,
/*439*/             OPC_MoveParent,
/*440*/             OPC_MoveParent,
/*441*/             OPC_MoveParent,
/*442*/             OPC_MoveParent,
/*443*/             OPC_MoveChild, 1,
/*445*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*450*/             OPC_MoveChild, 0,
/*452*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*455*/             OPC_MoveChild, 0,
/*457*/             OPC_CheckSame, 0,
/*459*/             OPC_MoveParent,
/*460*/             OPC_MoveChild, 1,
/*462*/             OPC_CheckInteger, 8, 
/*464*/             OPC_CheckType, MVT::i32,
/*466*/             OPC_MoveParent,
/*467*/             OPC_MoveParent,
/*468*/             OPC_MoveParent,
/*469*/             OPC_MoveParent,
/*470*/             OPC_CheckType, MVT::i32,
/*472*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*474*/             OPC_EmitInteger, MVT::i32, 14, 
/*477*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*480*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*490*/           /*Scope*/ 98, /*->589*/
/*491*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*496*/             OPC_MoveChild, 0,
/*498*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*501*/             OPC_MoveChild, 0,
/*503*/             OPC_CheckSame, 0,
/*505*/             OPC_MoveParent,
/*506*/             OPC_MoveChild, 1,
/*508*/             OPC_CheckInteger, 8, 
/*510*/             OPC_CheckType, MVT::i32,
/*512*/             OPC_MoveParent,
/*513*/             OPC_MoveParent,
/*514*/             OPC_MoveParent,
/*515*/             OPC_MoveChild, 1,
/*517*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*523*/             OPC_MoveChild, 0,
/*525*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*528*/             OPC_MoveChild, 0,
/*530*/             OPC_CheckSame, 0,
/*532*/             OPC_MoveParent,
/*533*/             OPC_MoveChild, 1,
/*535*/             OPC_CheckInteger, 8, 
/*537*/             OPC_CheckType, MVT::i32,
/*539*/             OPC_MoveParent,
/*540*/             OPC_MoveParent,
/*541*/             OPC_MoveParent,
/*542*/             OPC_MoveParent,
/*543*/             OPC_MoveChild, 1,
/*545*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*549*/             OPC_MoveChild, 0,
/*551*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*554*/             OPC_MoveChild, 0,
/*556*/             OPC_CheckSame, 0,
/*558*/             OPC_MoveParent,
/*559*/             OPC_MoveChild, 1,
/*561*/             OPC_CheckInteger, 8, 
/*563*/             OPC_CheckType, MVT::i32,
/*565*/             OPC_MoveParent,
/*566*/             OPC_MoveParent,
/*567*/             OPC_MoveParent,
/*568*/             OPC_MoveParent,
/*569*/             OPC_CheckType, MVT::i32,
/*571*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*573*/             OPC_EmitInteger, MVT::i32, 14, 
/*576*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*579*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*589*/           /*Scope*/ 98, /*->688*/
/*590*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*596*/             OPC_MoveChild, 0,
/*598*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*601*/             OPC_MoveChild, 0,
/*603*/             OPC_CheckSame, 0,
/*605*/             OPC_MoveParent,
/*606*/             OPC_MoveChild, 1,
/*608*/             OPC_CheckInteger, 8, 
/*610*/             OPC_CheckType, MVT::i32,
/*612*/             OPC_MoveParent,
/*613*/             OPC_MoveParent,
/*614*/             OPC_MoveParent,
/*615*/             OPC_MoveChild, 1,
/*617*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*622*/             OPC_MoveChild, 0,
/*624*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*627*/             OPC_MoveChild, 0,
/*629*/             OPC_CheckSame, 0,
/*631*/             OPC_MoveParent,
/*632*/             OPC_MoveChild, 1,
/*634*/             OPC_CheckInteger, 8, 
/*636*/             OPC_CheckType, MVT::i32,
/*638*/             OPC_MoveParent,
/*639*/             OPC_MoveParent,
/*640*/             OPC_MoveParent,
/*641*/             OPC_MoveParent,
/*642*/             OPC_MoveChild, 1,
/*644*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*648*/             OPC_MoveChild, 0,
/*650*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*653*/             OPC_MoveChild, 0,
/*655*/             OPC_CheckSame, 0,
/*657*/             OPC_MoveParent,
/*658*/             OPC_MoveChild, 1,
/*660*/             OPC_CheckInteger, 8, 
/*662*/             OPC_CheckType, MVT::i32,
/*664*/             OPC_MoveParent,
/*665*/             OPC_MoveParent,
/*666*/             OPC_MoveParent,
/*667*/             OPC_MoveParent,
/*668*/             OPC_CheckType, MVT::i32,
/*670*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*672*/             OPC_EmitInteger, MVT::i32, 14, 
/*675*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*678*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*688*/           0, /*End of Scope*/
/*689*/         /*Scope*/ 50|128,1/*178*/, /*->869*/
/*691*/           OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*697*/           OPC_MoveChild, 0,
/*699*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*702*/           OPC_MoveChild, 0,
/*704*/           OPC_CheckSame, 0,
/*706*/           OPC_MoveParent,
/*707*/           OPC_MoveChild, 1,
/*709*/           OPC_CheckInteger, 8, 
/*711*/           OPC_CheckType, MVT::i32,
/*713*/           OPC_MoveParent,
/*714*/           OPC_MoveParent,
/*715*/           OPC_MoveParent,
/*716*/           OPC_MoveChild, 1,
/*718*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*721*/           OPC_MoveChild, 0,
/*723*/           OPC_Scope, 71, /*->796*/ // 2 children in Scope
/*725*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*729*/             OPC_MoveChild, 0,
/*731*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*734*/             OPC_MoveChild, 0,
/*736*/             OPC_CheckSame, 0,
/*738*/             OPC_MoveParent,
/*739*/             OPC_MoveChild, 1,
/*741*/             OPC_CheckInteger, 8, 
/*743*/             OPC_CheckType, MVT::i32,
/*745*/             OPC_MoveParent,
/*746*/             OPC_MoveParent,
/*747*/             OPC_MoveParent,
/*748*/             OPC_MoveChild, 1,
/*750*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*755*/             OPC_MoveChild, 0,
/*757*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*760*/             OPC_MoveChild, 0,
/*762*/             OPC_CheckSame, 0,
/*764*/             OPC_MoveParent,
/*765*/             OPC_MoveChild, 1,
/*767*/             OPC_CheckInteger, 8, 
/*769*/             OPC_CheckType, MVT::i32,
/*771*/             OPC_MoveParent,
/*772*/             OPC_MoveParent,
/*773*/             OPC_MoveParent,
/*774*/             OPC_MoveParent,
/*775*/             OPC_MoveParent,
/*776*/             OPC_CheckType, MVT::i32,
/*778*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*780*/             OPC_EmitInteger, MVT::i32, 14, 
/*783*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*786*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*796*/           /*Scope*/ 71, /*->868*/
/*797*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*802*/             OPC_MoveChild, 0,
/*804*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*807*/             OPC_MoveChild, 0,
/*809*/             OPC_CheckSame, 0,
/*811*/             OPC_MoveParent,
/*812*/             OPC_MoveChild, 1,
/*814*/             OPC_CheckInteger, 8, 
/*816*/             OPC_CheckType, MVT::i32,
/*818*/             OPC_MoveParent,
/*819*/             OPC_MoveParent,
/*820*/             OPC_MoveParent,
/*821*/             OPC_MoveChild, 1,
/*823*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*827*/             OPC_MoveChild, 0,
/*829*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*832*/             OPC_MoveChild, 0,
/*834*/             OPC_CheckSame, 0,
/*836*/             OPC_MoveParent,
/*837*/             OPC_MoveChild, 1,
/*839*/             OPC_CheckInteger, 8, 
/*841*/             OPC_CheckType, MVT::i32,
/*843*/             OPC_MoveParent,
/*844*/             OPC_MoveParent,
/*845*/             OPC_MoveParent,
/*846*/             OPC_MoveParent,
/*847*/             OPC_MoveParent,
/*848*/             OPC_CheckType, MVT::i32,
/*850*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*852*/             OPC_EmitInteger, MVT::i32, 14, 
/*855*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*858*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*868*/           0, /*End of Scope*/
/*869*/         /*Scope*/ 51|128,1/*179*/, /*->1050*/
/*871*/           OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*876*/           OPC_MoveChild, 0,
/*878*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*881*/           OPC_MoveChild, 0,
/*883*/           OPC_CheckSame, 0,
/*885*/           OPC_MoveParent,
/*886*/           OPC_MoveChild, 1,
/*888*/           OPC_CheckInteger, 8, 
/*890*/           OPC_CheckType, MVT::i32,
/*892*/           OPC_MoveParent,
/*893*/           OPC_MoveParent,
/*894*/           OPC_MoveParent,
/*895*/           OPC_MoveChild, 1,
/*897*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*900*/           OPC_MoveChild, 0,
/*902*/           OPC_Scope, 72, /*->976*/ // 2 children in Scope
/*904*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*908*/             OPC_MoveChild, 0,
/*910*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*913*/             OPC_MoveChild, 0,
/*915*/             OPC_CheckSame, 0,
/*917*/             OPC_MoveParent,
/*918*/             OPC_MoveChild, 1,
/*920*/             OPC_CheckInteger, 8, 
/*922*/             OPC_CheckType, MVT::i32,
/*924*/             OPC_MoveParent,
/*925*/             OPC_MoveParent,
/*926*/             OPC_MoveParent,
/*927*/             OPC_MoveChild, 1,
/*929*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*935*/             OPC_MoveChild, 0,
/*937*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*940*/             OPC_MoveChild, 0,
/*942*/             OPC_CheckSame, 0,
/*944*/             OPC_MoveParent,
/*945*/             OPC_MoveChild, 1,
/*947*/             OPC_CheckInteger, 8, 
/*949*/             OPC_CheckType, MVT::i32,
/*951*/             OPC_MoveParent,
/*952*/             OPC_MoveParent,
/*953*/             OPC_MoveParent,
/*954*/             OPC_MoveParent,
/*955*/             OPC_MoveParent,
/*956*/             OPC_CheckType, MVT::i32,
/*958*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*960*/             OPC_EmitInteger, MVT::i32, 14, 
/*963*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*966*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*976*/           /*Scope*/ 72, /*->1049*/
/*977*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*983*/             OPC_MoveChild, 0,
/*985*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*988*/             OPC_MoveChild, 0,
/*990*/             OPC_CheckSame, 0,
/*992*/             OPC_MoveParent,
/*993*/             OPC_MoveChild, 1,
/*995*/             OPC_CheckInteger, 8, 
/*997*/             OPC_CheckType, MVT::i32,
/*999*/             OPC_MoveParent,
/*1000*/            OPC_MoveParent,
/*1001*/            OPC_MoveParent,
/*1002*/            OPC_MoveChild, 1,
/*1004*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1008*/            OPC_MoveChild, 0,
/*1010*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1013*/            OPC_MoveChild, 0,
/*1015*/            OPC_CheckSame, 0,
/*1017*/            OPC_MoveParent,
/*1018*/            OPC_MoveChild, 1,
/*1020*/            OPC_CheckInteger, 8, 
/*1022*/            OPC_CheckType, MVT::i32,
/*1024*/            OPC_MoveParent,
/*1025*/            OPC_MoveParent,
/*1026*/            OPC_MoveParent,
/*1027*/            OPC_MoveParent,
/*1028*/            OPC_MoveParent,
/*1029*/            OPC_CheckType, MVT::i32,
/*1031*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1033*/            OPC_EmitInteger, MVT::i32, 14, 
/*1036*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1039*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1049*/          0, /*End of Scope*/
/*1050*/        /*Scope*/ 103, /*->1154*/
/*1051*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1055*/          OPC_MoveChild, 0,
/*1057*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1060*/          OPC_MoveChild, 0,
/*1062*/          OPC_CheckSame, 0,
/*1064*/          OPC_MoveParent,
/*1065*/          OPC_MoveChild, 1,
/*1067*/          OPC_CheckInteger, 8, 
/*1069*/          OPC_CheckType, MVT::i32,
/*1071*/          OPC_MoveParent,
/*1072*/          OPC_MoveParent,
/*1073*/          OPC_MoveParent,
/*1074*/          OPC_MoveChild, 1,
/*1076*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*1079*/          OPC_MoveChild, 0,
/*1081*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1087*/          OPC_MoveChild, 0,
/*1089*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1092*/          OPC_MoveChild, 0,
/*1094*/          OPC_CheckSame, 0,
/*1096*/          OPC_MoveParent,
/*1097*/          OPC_MoveChild, 1,
/*1099*/          OPC_CheckInteger, 8, 
/*1101*/          OPC_CheckType, MVT::i32,
/*1103*/          OPC_MoveParent,
/*1104*/          OPC_MoveParent,
/*1105*/          OPC_MoveParent,
/*1106*/          OPC_MoveChild, 1,
/*1108*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1113*/          OPC_MoveChild, 0,
/*1115*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1118*/          OPC_MoveChild, 0,
/*1120*/          OPC_CheckSame, 0,
/*1122*/          OPC_MoveParent,
/*1123*/          OPC_MoveChild, 1,
/*1125*/          OPC_CheckInteger, 8, 
/*1127*/          OPC_CheckType, MVT::i32,
/*1129*/          OPC_MoveParent,
/*1130*/          OPC_MoveParent,
/*1131*/          OPC_MoveParent,
/*1132*/          OPC_MoveParent,
/*1133*/          OPC_MoveParent,
/*1134*/          OPC_CheckType, MVT::i32,
/*1136*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1138*/          OPC_EmitInteger, MVT::i32, 14, 
/*1141*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1144*/          OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                  // Dst: (REV16:i32 GPR:i32:$Rm)
/*1154*/        0, /*End of Scope*/
/*1155*/      /*Scope*/ 125|128,10/*1405*/, /*->2562*/
/*1157*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*1160*/        OPC_MoveChild, 0,
/*1162*/        OPC_Scope, 81|128,5/*721*/, /*->1886*/ // 4 children in Scope
/*1165*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*1168*/          OPC_MoveChild, 0,
/*1170*/          OPC_Scope, 118, /*->1290*/ // 6 children in Scope
/*1172*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1176*/            OPC_MoveChild, 0,
/*1178*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1181*/            OPC_RecordChild0, // #0 = $Rm
/*1182*/            OPC_MoveChild, 1,
/*1184*/            OPC_CheckInteger, 8, 
/*1186*/            OPC_CheckType, MVT::i32,
/*1188*/            OPC_MoveParent,
/*1189*/            OPC_MoveParent,
/*1190*/            OPC_MoveParent,
/*1191*/            OPC_MoveChild, 1,
/*1193*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1198*/            OPC_MoveChild, 0,
/*1200*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1203*/            OPC_MoveChild, 0,
/*1205*/            OPC_CheckSame, 0,
/*1207*/            OPC_MoveParent,
/*1208*/            OPC_MoveChild, 1,
/*1210*/            OPC_CheckInteger, 8, 
/*1212*/            OPC_CheckType, MVT::i32,
/*1214*/            OPC_MoveParent,
/*1215*/            OPC_MoveParent,
/*1216*/            OPC_MoveParent,
/*1217*/            OPC_MoveParent,
/*1218*/            OPC_MoveChild, 1,
/*1220*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1226*/            OPC_MoveChild, 0,
/*1228*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1231*/            OPC_MoveChild, 0,
/*1233*/            OPC_CheckSame, 0,
/*1235*/            OPC_MoveParent,
/*1236*/            OPC_MoveChild, 1,
/*1238*/            OPC_CheckInteger, 8, 
/*1240*/            OPC_CheckType, MVT::i32,
/*1242*/            OPC_MoveParent,
/*1243*/            OPC_MoveParent,
/*1244*/            OPC_MoveParent,
/*1245*/            OPC_MoveParent,
/*1246*/            OPC_MoveChild, 1,
/*1248*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1251*/            OPC_MoveChild, 0,
/*1253*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1256*/            OPC_MoveChild, 0,
/*1258*/            OPC_CheckSame, 0,
/*1260*/            OPC_MoveParent,
/*1261*/            OPC_MoveChild, 1,
/*1263*/            OPC_CheckInteger, 8, 
/*1265*/            OPC_CheckType, MVT::i32,
/*1267*/            OPC_MoveParent,
/*1268*/            OPC_MoveParent,
/*1269*/            OPC_MoveParent,
/*1270*/            OPC_CheckType, MVT::i32,
/*1272*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1274*/            OPC_EmitInteger, MVT::i32, 14, 
/*1277*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1280*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1290*/          /*Scope*/ 118, /*->1409*/
/*1291*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1296*/            OPC_MoveChild, 0,
/*1298*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1301*/            OPC_RecordChild0, // #0 = $Rm
/*1302*/            OPC_MoveChild, 1,
/*1304*/            OPC_CheckInteger, 8, 
/*1306*/            OPC_CheckType, MVT::i32,
/*1308*/            OPC_MoveParent,
/*1309*/            OPC_MoveParent,
/*1310*/            OPC_MoveParent,
/*1311*/            OPC_MoveChild, 1,
/*1313*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1317*/            OPC_MoveChild, 0,
/*1319*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1322*/            OPC_MoveChild, 0,
/*1324*/            OPC_CheckSame, 0,
/*1326*/            OPC_MoveParent,
/*1327*/            OPC_MoveChild, 1,
/*1329*/            OPC_CheckInteger, 8, 
/*1331*/            OPC_CheckType, MVT::i32,
/*1333*/            OPC_MoveParent,
/*1334*/            OPC_MoveParent,
/*1335*/            OPC_MoveParent,
/*1336*/            OPC_MoveParent,
/*1337*/            OPC_MoveChild, 1,
/*1339*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1345*/            OPC_MoveChild, 0,
/*1347*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1350*/            OPC_MoveChild, 0,
/*1352*/            OPC_CheckSame, 0,
/*1354*/            OPC_MoveParent,
/*1355*/            OPC_MoveChild, 1,
/*1357*/            OPC_CheckInteger, 8, 
/*1359*/            OPC_CheckType, MVT::i32,
/*1361*/            OPC_MoveParent,
/*1362*/            OPC_MoveParent,
/*1363*/            OPC_MoveParent,
/*1364*/            OPC_MoveParent,
/*1365*/            OPC_MoveChild, 1,
/*1367*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1370*/            OPC_MoveChild, 0,
/*1372*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1375*/            OPC_MoveChild, 0,
/*1377*/            OPC_CheckSame, 0,
/*1379*/            OPC_MoveParent,
/*1380*/            OPC_MoveChild, 1,
/*1382*/            OPC_CheckInteger, 8, 
/*1384*/            OPC_CheckType, MVT::i32,
/*1386*/            OPC_MoveParent,
/*1387*/            OPC_MoveParent,
/*1388*/            OPC_MoveParent,
/*1389*/            OPC_CheckType, MVT::i32,
/*1391*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1393*/            OPC_EmitInteger, MVT::i32, 14, 
/*1396*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1399*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1409*/          /*Scope*/ 118, /*->1528*/
/*1410*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1414*/            OPC_MoveChild, 0,
/*1416*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1419*/            OPC_RecordChild0, // #0 = $Rm
/*1420*/            OPC_MoveChild, 1,
/*1422*/            OPC_CheckInteger, 8, 
/*1424*/            OPC_CheckType, MVT::i32,
/*1426*/            OPC_MoveParent,
/*1427*/            OPC_MoveParent,
/*1428*/            OPC_MoveParent,
/*1429*/            OPC_MoveChild, 1,
/*1431*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1437*/            OPC_MoveChild, 0,
/*1439*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1442*/            OPC_MoveChild, 0,
/*1444*/            OPC_CheckSame, 0,
/*1446*/            OPC_MoveParent,
/*1447*/            OPC_MoveChild, 1,
/*1449*/            OPC_CheckInteger, 8, 
/*1451*/            OPC_CheckType, MVT::i32,
/*1453*/            OPC_MoveParent,
/*1454*/            OPC_MoveParent,
/*1455*/            OPC_MoveParent,
/*1456*/            OPC_MoveParent,
/*1457*/            OPC_MoveChild, 1,
/*1459*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1464*/            OPC_MoveChild, 0,
/*1466*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1469*/            OPC_MoveChild, 0,
/*1471*/            OPC_CheckSame, 0,
/*1473*/            OPC_MoveParent,
/*1474*/            OPC_MoveChild, 1,
/*1476*/            OPC_CheckInteger, 8, 
/*1478*/            OPC_CheckType, MVT::i32,
/*1480*/            OPC_MoveParent,
/*1481*/            OPC_MoveParent,
/*1482*/            OPC_MoveParent,
/*1483*/            OPC_MoveParent,
/*1484*/            OPC_MoveChild, 1,
/*1486*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1489*/            OPC_MoveChild, 0,
/*1491*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1494*/            OPC_MoveChild, 0,
/*1496*/            OPC_CheckSame, 0,
/*1498*/            OPC_MoveParent,
/*1499*/            OPC_MoveChild, 1,
/*1501*/            OPC_CheckInteger, 8, 
/*1503*/            OPC_CheckType, MVT::i32,
/*1505*/            OPC_MoveParent,
/*1506*/            OPC_MoveParent,
/*1507*/            OPC_MoveParent,
/*1508*/            OPC_CheckType, MVT::i32,
/*1510*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1512*/            OPC_EmitInteger, MVT::i32, 14, 
/*1515*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1518*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1528*/          /*Scope*/ 118, /*->1647*/
/*1529*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1535*/            OPC_MoveChild, 0,
/*1537*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1540*/            OPC_RecordChild0, // #0 = $Rm
/*1541*/            OPC_MoveChild, 1,
/*1543*/            OPC_CheckInteger, 8, 
/*1545*/            OPC_CheckType, MVT::i32,
/*1547*/            OPC_MoveParent,
/*1548*/            OPC_MoveParent,
/*1549*/            OPC_MoveParent,
/*1550*/            OPC_MoveChild, 1,
/*1552*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1556*/            OPC_MoveChild, 0,
/*1558*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1561*/            OPC_MoveChild, 0,
/*1563*/            OPC_CheckSame, 0,
/*1565*/            OPC_MoveParent,
/*1566*/            OPC_MoveChild, 1,
/*1568*/            OPC_CheckInteger, 8, 
/*1570*/            OPC_CheckType, MVT::i32,
/*1572*/            OPC_MoveParent,
/*1573*/            OPC_MoveParent,
/*1574*/            OPC_MoveParent,
/*1575*/            OPC_MoveParent,
/*1576*/            OPC_MoveChild, 1,
/*1578*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1583*/            OPC_MoveChild, 0,
/*1585*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1588*/            OPC_MoveChild, 0,
/*1590*/            OPC_CheckSame, 0,
/*1592*/            OPC_MoveParent,
/*1593*/            OPC_MoveChild, 1,
/*1595*/            OPC_CheckInteger, 8, 
/*1597*/            OPC_CheckType, MVT::i32,
/*1599*/            OPC_MoveParent,
/*1600*/            OPC_MoveParent,
/*1601*/            OPC_MoveParent,
/*1602*/            OPC_MoveParent,
/*1603*/            OPC_MoveChild, 1,
/*1605*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1608*/            OPC_MoveChild, 0,
/*1610*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1613*/            OPC_MoveChild, 0,
/*1615*/            OPC_CheckSame, 0,
/*1617*/            OPC_MoveParent,
/*1618*/            OPC_MoveChild, 1,
/*1620*/            OPC_CheckInteger, 8, 
/*1622*/            OPC_CheckType, MVT::i32,
/*1624*/            OPC_MoveParent,
/*1625*/            OPC_MoveParent,
/*1626*/            OPC_MoveParent,
/*1627*/            OPC_CheckType, MVT::i32,
/*1629*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1631*/            OPC_EmitInteger, MVT::i32, 14, 
/*1634*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1637*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1647*/          /*Scope*/ 118, /*->1766*/
/*1648*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1653*/            OPC_MoveChild, 0,
/*1655*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1658*/            OPC_RecordChild0, // #0 = $Rm
/*1659*/            OPC_MoveChild, 1,
/*1661*/            OPC_CheckInteger, 8, 
/*1663*/            OPC_CheckType, MVT::i32,
/*1665*/            OPC_MoveParent,
/*1666*/            OPC_MoveParent,
/*1667*/            OPC_MoveParent,
/*1668*/            OPC_MoveChild, 1,
/*1670*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1676*/            OPC_MoveChild, 0,
/*1678*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1681*/            OPC_MoveChild, 0,
/*1683*/            OPC_CheckSame, 0,
/*1685*/            OPC_MoveParent,
/*1686*/            OPC_MoveChild, 1,
/*1688*/            OPC_CheckInteger, 8, 
/*1690*/            OPC_CheckType, MVT::i32,
/*1692*/            OPC_MoveParent,
/*1693*/            OPC_MoveParent,
/*1694*/            OPC_MoveParent,
/*1695*/            OPC_MoveParent,
/*1696*/            OPC_MoveChild, 1,
/*1698*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1702*/            OPC_MoveChild, 0,
/*1704*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1707*/            OPC_MoveChild, 0,
/*1709*/            OPC_CheckSame, 0,
/*1711*/            OPC_MoveParent,
/*1712*/            OPC_MoveChild, 1,
/*1714*/            OPC_CheckInteger, 8, 
/*1716*/            OPC_CheckType, MVT::i32,
/*1718*/            OPC_MoveParent,
/*1719*/            OPC_MoveParent,
/*1720*/            OPC_MoveParent,
/*1721*/            OPC_MoveParent,
/*1722*/            OPC_MoveChild, 1,
/*1724*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1727*/            OPC_MoveChild, 0,
/*1729*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1732*/            OPC_MoveChild, 0,
/*1734*/            OPC_CheckSame, 0,
/*1736*/            OPC_MoveParent,
/*1737*/            OPC_MoveChild, 1,
/*1739*/            OPC_CheckInteger, 8, 
/*1741*/            OPC_CheckType, MVT::i32,
/*1743*/            OPC_MoveParent,
/*1744*/            OPC_MoveParent,
/*1745*/            OPC_MoveParent,
/*1746*/            OPC_CheckType, MVT::i32,
/*1748*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1750*/            OPC_EmitInteger, MVT::i32, 14, 
/*1753*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1756*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1766*/          /*Scope*/ 118, /*->1885*/
/*1767*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1773*/            OPC_MoveChild, 0,
/*1775*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1778*/            OPC_RecordChild0, // #0 = $Rm
/*1779*/            OPC_MoveChild, 1,
/*1781*/            OPC_CheckInteger, 8, 
/*1783*/            OPC_CheckType, MVT::i32,
/*1785*/            OPC_MoveParent,
/*1786*/            OPC_MoveParent,
/*1787*/            OPC_MoveParent,
/*1788*/            OPC_MoveChild, 1,
/*1790*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1795*/            OPC_MoveChild, 0,
/*1797*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1800*/            OPC_MoveChild, 0,
/*1802*/            OPC_CheckSame, 0,
/*1804*/            OPC_MoveParent,
/*1805*/            OPC_MoveChild, 1,
/*1807*/            OPC_CheckInteger, 8, 
/*1809*/            OPC_CheckType, MVT::i32,
/*1811*/            OPC_MoveParent,
/*1812*/            OPC_MoveParent,
/*1813*/            OPC_MoveParent,
/*1814*/            OPC_MoveParent,
/*1815*/            OPC_MoveChild, 1,
/*1817*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1821*/            OPC_MoveChild, 0,
/*1823*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1826*/            OPC_MoveChild, 0,
/*1828*/            OPC_CheckSame, 0,
/*1830*/            OPC_MoveParent,
/*1831*/            OPC_MoveChild, 1,
/*1833*/            OPC_CheckInteger, 8, 
/*1835*/            OPC_CheckType, MVT::i32,
/*1837*/            OPC_MoveParent,
/*1838*/            OPC_MoveParent,
/*1839*/            OPC_MoveParent,
/*1840*/            OPC_MoveParent,
/*1841*/            OPC_MoveChild, 1,
/*1843*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1846*/            OPC_MoveChild, 0,
/*1848*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1851*/            OPC_MoveChild, 0,
/*1853*/            OPC_CheckSame, 0,
/*1855*/            OPC_MoveParent,
/*1856*/            OPC_MoveChild, 1,
/*1858*/            OPC_CheckInteger, 8, 
/*1860*/            OPC_CheckType, MVT::i32,
/*1862*/            OPC_MoveParent,
/*1863*/            OPC_MoveParent,
/*1864*/            OPC_MoveParent,
/*1865*/            OPC_CheckType, MVT::i32,
/*1867*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1869*/            OPC_EmitInteger, MVT::i32, 14, 
/*1872*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1875*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1885*/          0, /*End of Scope*/
/*1886*/        /*Scope*/ 94|128,1/*222*/, /*->2110*/
/*1888*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1894*/          OPC_MoveChild, 0,
/*1896*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1899*/          OPC_RecordChild0, // #0 = $Rm
/*1900*/          OPC_MoveChild, 1,
/*1902*/          OPC_CheckInteger, 8, 
/*1904*/          OPC_CheckType, MVT::i32,
/*1906*/          OPC_MoveParent,
/*1907*/          OPC_MoveParent,
/*1908*/          OPC_MoveParent,
/*1909*/          OPC_MoveChild, 1,
/*1911*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*1914*/          OPC_MoveChild, 0,
/*1916*/          OPC_Scope, 95, /*->2013*/ // 2 children in Scope
/*1918*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1922*/            OPC_MoveChild, 0,
/*1924*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1927*/            OPC_MoveChild, 0,
/*1929*/            OPC_CheckSame, 0,
/*1931*/            OPC_MoveParent,
/*1932*/            OPC_MoveChild, 1,
/*1934*/            OPC_CheckInteger, 8, 
/*1936*/            OPC_CheckType, MVT::i32,
/*1938*/            OPC_MoveParent,
/*1939*/            OPC_MoveParent,
/*1940*/            OPC_MoveParent,
/*1941*/            OPC_MoveChild, 1,
/*1943*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1948*/            OPC_MoveChild, 0,
/*1950*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1953*/            OPC_MoveChild, 0,
/*1955*/            OPC_CheckSame, 0,
/*1957*/            OPC_MoveParent,
/*1958*/            OPC_MoveChild, 1,
/*1960*/            OPC_CheckInteger, 8, 
/*1962*/            OPC_CheckType, MVT::i32,
/*1964*/            OPC_MoveParent,
/*1965*/            OPC_MoveParent,
/*1966*/            OPC_MoveParent,
/*1967*/            OPC_MoveParent,
/*1968*/            OPC_MoveParent,
/*1969*/            OPC_MoveChild, 1,
/*1971*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1974*/            OPC_MoveChild, 0,
/*1976*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1979*/            OPC_MoveChild, 0,
/*1981*/            OPC_CheckSame, 0,
/*1983*/            OPC_MoveParent,
/*1984*/            OPC_MoveChild, 1,
/*1986*/            OPC_CheckInteger, 8, 
/*1988*/            OPC_CheckType, MVT::i32,
/*1990*/            OPC_MoveParent,
/*1991*/            OPC_MoveParent,
/*1992*/            OPC_MoveParent,
/*1993*/            OPC_CheckType, MVT::i32,
/*1995*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1997*/            OPC_EmitInteger, MVT::i32, 14, 
/*2000*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2003*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2013*/          /*Scope*/ 95, /*->2109*/
/*2014*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2019*/            OPC_MoveChild, 0,
/*2021*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2024*/            OPC_MoveChild, 0,
/*2026*/            OPC_CheckSame, 0,
/*2028*/            OPC_MoveParent,
/*2029*/            OPC_MoveChild, 1,
/*2031*/            OPC_CheckInteger, 8, 
/*2033*/            OPC_CheckType, MVT::i32,
/*2035*/            OPC_MoveParent,
/*2036*/            OPC_MoveParent,
/*2037*/            OPC_MoveParent,
/*2038*/            OPC_MoveChild, 1,
/*2040*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2044*/            OPC_MoveChild, 0,
/*2046*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2049*/            OPC_MoveChild, 0,
/*2051*/            OPC_CheckSame, 0,
/*2053*/            OPC_MoveParent,
/*2054*/            OPC_MoveChild, 1,
/*2056*/            OPC_CheckInteger, 8, 
/*2058*/            OPC_CheckType, MVT::i32,
/*2060*/            OPC_MoveParent,
/*2061*/            OPC_MoveParent,
/*2062*/            OPC_MoveParent,
/*2063*/            OPC_MoveParent,
/*2064*/            OPC_MoveParent,
/*2065*/            OPC_MoveChild, 1,
/*2067*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2070*/            OPC_MoveChild, 0,
/*2072*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2075*/            OPC_MoveChild, 0,
/*2077*/            OPC_CheckSame, 0,
/*2079*/            OPC_MoveParent,
/*2080*/            OPC_MoveChild, 1,
/*2082*/            OPC_CheckInteger, 8, 
/*2084*/            OPC_CheckType, MVT::i32,
/*2086*/            OPC_MoveParent,
/*2087*/            OPC_MoveParent,
/*2088*/            OPC_MoveParent,
/*2089*/            OPC_CheckType, MVT::i32,
/*2091*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2093*/            OPC_EmitInteger, MVT::i32, 14, 
/*2096*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2099*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2109*/          0, /*End of Scope*/
/*2110*/        /*Scope*/ 95|128,1/*223*/, /*->2335*/
/*2112*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2117*/          OPC_MoveChild, 0,
/*2119*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2122*/          OPC_RecordChild0, // #0 = $Rm
/*2123*/          OPC_MoveChild, 1,
/*2125*/          OPC_CheckInteger, 8, 
/*2127*/          OPC_CheckType, MVT::i32,
/*2129*/          OPC_MoveParent,
/*2130*/          OPC_MoveParent,
/*2131*/          OPC_MoveParent,
/*2132*/          OPC_MoveChild, 1,
/*2134*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*2137*/          OPC_MoveChild, 0,
/*2139*/          OPC_Scope, 96, /*->2237*/ // 2 children in Scope
/*2141*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2145*/            OPC_MoveChild, 0,
/*2147*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2150*/            OPC_MoveChild, 0,
/*2152*/            OPC_CheckSame, 0,
/*2154*/            OPC_MoveParent,
/*2155*/            OPC_MoveChild, 1,
/*2157*/            OPC_CheckInteger, 8, 
/*2159*/            OPC_CheckType, MVT::i32,
/*2161*/            OPC_MoveParent,
/*2162*/            OPC_MoveParent,
/*2163*/            OPC_MoveParent,
/*2164*/            OPC_MoveChild, 1,
/*2166*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2172*/            OPC_MoveChild, 0,
/*2174*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2177*/            OPC_MoveChild, 0,
/*2179*/            OPC_CheckSame, 0,
/*2181*/            OPC_MoveParent,
/*2182*/            OPC_MoveChild, 1,
/*2184*/            OPC_CheckInteger, 8, 
/*2186*/            OPC_CheckType, MVT::i32,
/*2188*/            OPC_MoveParent,
/*2189*/            OPC_MoveParent,
/*2190*/            OPC_MoveParent,
/*2191*/            OPC_MoveParent,
/*2192*/            OPC_MoveParent,
/*2193*/            OPC_MoveChild, 1,
/*2195*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2198*/            OPC_MoveChild, 0,
/*2200*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2203*/            OPC_MoveChild, 0,
/*2205*/            OPC_CheckSame, 0,
/*2207*/            OPC_MoveParent,
/*2208*/            OPC_MoveChild, 1,
/*2210*/            OPC_CheckInteger, 8, 
/*2212*/            OPC_CheckType, MVT::i32,
/*2214*/            OPC_MoveParent,
/*2215*/            OPC_MoveParent,
/*2216*/            OPC_MoveParent,
/*2217*/            OPC_CheckType, MVT::i32,
/*2219*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2221*/            OPC_EmitInteger, MVT::i32, 14, 
/*2224*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2227*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2237*/          /*Scope*/ 96, /*->2334*/
/*2238*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2244*/            OPC_MoveChild, 0,
/*2246*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2249*/            OPC_MoveChild, 0,
/*2251*/            OPC_CheckSame, 0,
/*2253*/            OPC_MoveParent,
/*2254*/            OPC_MoveChild, 1,
/*2256*/            OPC_CheckInteger, 8, 
/*2258*/            OPC_CheckType, MVT::i32,
/*2260*/            OPC_MoveParent,
/*2261*/            OPC_MoveParent,
/*2262*/            OPC_MoveParent,
/*2263*/            OPC_MoveChild, 1,
/*2265*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2269*/            OPC_MoveChild, 0,
/*2271*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2274*/            OPC_MoveChild, 0,
/*2276*/            OPC_CheckSame, 0,
/*2278*/            OPC_MoveParent,
/*2279*/            OPC_MoveChild, 1,
/*2281*/            OPC_CheckInteger, 8, 
/*2283*/            OPC_CheckType, MVT::i32,
/*2285*/            OPC_MoveParent,
/*2286*/            OPC_MoveParent,
/*2287*/            OPC_MoveParent,
/*2288*/            OPC_MoveParent,
/*2289*/            OPC_MoveParent,
/*2290*/            OPC_MoveChild, 1,
/*2292*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2295*/            OPC_MoveChild, 0,
/*2297*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2300*/            OPC_MoveChild, 0,
/*2302*/            OPC_CheckSame, 0,
/*2304*/            OPC_MoveParent,
/*2305*/            OPC_MoveChild, 1,
/*2307*/            OPC_CheckInteger, 8, 
/*2309*/            OPC_CheckType, MVT::i32,
/*2311*/            OPC_MoveParent,
/*2312*/            OPC_MoveParent,
/*2313*/            OPC_MoveParent,
/*2314*/            OPC_CheckType, MVT::i32,
/*2316*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2318*/            OPC_EmitInteger, MVT::i32, 14, 
/*2321*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2324*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2334*/          0, /*End of Scope*/
/*2335*/        /*Scope*/ 96|128,1/*224*/, /*->2561*/
/*2337*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2341*/          OPC_MoveChild, 0,
/*2343*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2346*/          OPC_RecordChild0, // #0 = $Rm
/*2347*/          OPC_MoveChild, 1,
/*2349*/          OPC_CheckInteger, 8, 
/*2351*/          OPC_CheckType, MVT::i32,
/*2353*/          OPC_MoveParent,
/*2354*/          OPC_MoveParent,
/*2355*/          OPC_MoveParent,
/*2356*/          OPC_MoveChild, 1,
/*2358*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*2361*/          OPC_MoveChild, 0,
/*2363*/          OPC_Scope, 97, /*->2462*/ // 2 children in Scope
/*2365*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2370*/            OPC_MoveChild, 0,
/*2372*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2375*/            OPC_MoveChild, 0,
/*2377*/            OPC_CheckSame, 0,
/*2379*/            OPC_MoveParent,
/*2380*/            OPC_MoveChild, 1,
/*2382*/            OPC_CheckInteger, 8, 
/*2384*/            OPC_CheckType, MVT::i32,
/*2386*/            OPC_MoveParent,
/*2387*/            OPC_MoveParent,
/*2388*/            OPC_MoveParent,
/*2389*/            OPC_MoveChild, 1,
/*2391*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2397*/            OPC_MoveChild, 0,
/*2399*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2402*/            OPC_MoveChild, 0,
/*2404*/            OPC_CheckSame, 0,
/*2406*/            OPC_MoveParent,
/*2407*/            OPC_MoveChild, 1,
/*2409*/            OPC_CheckInteger, 8, 
/*2411*/            OPC_CheckType, MVT::i32,
/*2413*/            OPC_MoveParent,
/*2414*/            OPC_MoveParent,
/*2415*/            OPC_MoveParent,
/*2416*/            OPC_MoveParent,
/*2417*/            OPC_MoveParent,
/*2418*/            OPC_MoveChild, 1,
/*2420*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2423*/            OPC_MoveChild, 0,
/*2425*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2428*/            OPC_MoveChild, 0,
/*2430*/            OPC_CheckSame, 0,
/*2432*/            OPC_MoveParent,
/*2433*/            OPC_MoveChild, 1,
/*2435*/            OPC_CheckInteger, 8, 
/*2437*/            OPC_CheckType, MVT::i32,
/*2439*/            OPC_MoveParent,
/*2440*/            OPC_MoveParent,
/*2441*/            OPC_MoveParent,
/*2442*/            OPC_CheckType, MVT::i32,
/*2444*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2446*/            OPC_EmitInteger, MVT::i32, 14, 
/*2449*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2452*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2462*/          /*Scope*/ 97, /*->2560*/
/*2463*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2469*/            OPC_MoveChild, 0,
/*2471*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2474*/            OPC_MoveChild, 0,
/*2476*/            OPC_CheckSame, 0,
/*2478*/            OPC_MoveParent,
/*2479*/            OPC_MoveChild, 1,
/*2481*/            OPC_CheckInteger, 8, 
/*2483*/            OPC_CheckType, MVT::i32,
/*2485*/            OPC_MoveParent,
/*2486*/            OPC_MoveParent,
/*2487*/            OPC_MoveParent,
/*2488*/            OPC_MoveChild, 1,
/*2490*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2495*/            OPC_MoveChild, 0,
/*2497*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2500*/            OPC_MoveChild, 0,
/*2502*/            OPC_CheckSame, 0,
/*2504*/            OPC_MoveParent,
/*2505*/            OPC_MoveChild, 1,
/*2507*/            OPC_CheckInteger, 8, 
/*2509*/            OPC_CheckType, MVT::i32,
/*2511*/            OPC_MoveParent,
/*2512*/            OPC_MoveParent,
/*2513*/            OPC_MoveParent,
/*2514*/            OPC_MoveParent,
/*2515*/            OPC_MoveParent,
/*2516*/            OPC_MoveChild, 1,
/*2518*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2521*/            OPC_MoveChild, 0,
/*2523*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2526*/            OPC_MoveChild, 0,
/*2528*/            OPC_CheckSame, 0,
/*2530*/            OPC_MoveParent,
/*2531*/            OPC_MoveChild, 1,
/*2533*/            OPC_CheckInteger, 8, 
/*2535*/            OPC_CheckType, MVT::i32,
/*2537*/            OPC_MoveParent,
/*2538*/            OPC_MoveParent,
/*2539*/            OPC_MoveParent,
/*2540*/            OPC_CheckType, MVT::i32,
/*2542*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2544*/            OPC_EmitInteger, MVT::i32, 14, 
/*2547*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2560*/          0, /*End of Scope*/
/*2561*/        0, /*End of Scope*/
/*2562*/      /*Scope*/ 100|128,7/*996*/, /*->3560*/
/*2564*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*2567*/        OPC_MoveChild, 0,
/*2569*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2572*/        OPC_RecordChild0, // #0 = $Rm
/*2573*/        OPC_MoveChild, 1,
/*2575*/        OPC_CheckInteger, 8, 
/*2577*/        OPC_CheckType, MVT::i32,
/*2579*/        OPC_MoveParent,
/*2580*/        OPC_MoveParent,
/*2581*/        OPC_MoveParent,
/*2582*/        OPC_MoveChild, 1,
/*2584*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*2587*/        OPC_MoveChild, 0,
/*2589*/        OPC_Scope, 118|128,3/*502*/, /*->3094*/ // 4 children in Scope
/*2592*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*2595*/          OPC_MoveChild, 0,
/*2597*/          OPC_Scope, 98, /*->2697*/ // 5 children in Scope
/*2599*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2604*/            OPC_MoveChild, 0,
/*2606*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2609*/            OPC_MoveChild, 0,
/*2611*/            OPC_CheckSame, 0,
/*2613*/            OPC_MoveParent,
/*2614*/            OPC_MoveChild, 1,
/*2616*/            OPC_CheckInteger, 8, 
/*2618*/            OPC_CheckType, MVT::i32,
/*2620*/            OPC_MoveParent,
/*2621*/            OPC_MoveParent,
/*2622*/            OPC_MoveParent,
/*2623*/            OPC_MoveChild, 1,
/*2625*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2629*/            OPC_MoveChild, 0,
/*2631*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2634*/            OPC_MoveChild, 0,
/*2636*/            OPC_CheckSame, 0,
/*2638*/            OPC_MoveParent,
/*2639*/            OPC_MoveChild, 1,
/*2641*/            OPC_CheckInteger, 8, 
/*2643*/            OPC_CheckType, MVT::i32,
/*2645*/            OPC_MoveParent,
/*2646*/            OPC_MoveParent,
/*2647*/            OPC_MoveParent,
/*2648*/            OPC_MoveParent,
/*2649*/            OPC_MoveChild, 1,
/*2651*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2657*/            OPC_MoveChild, 0,
/*2659*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2662*/            OPC_MoveChild, 0,
/*2664*/            OPC_CheckSame, 0,
/*2666*/            OPC_MoveParent,
/*2667*/            OPC_MoveChild, 1,
/*2669*/            OPC_CheckInteger, 8, 
/*2671*/            OPC_CheckType, MVT::i32,
/*2673*/            OPC_MoveParent,
/*2674*/            OPC_MoveParent,
/*2675*/            OPC_MoveParent,
/*2676*/            OPC_MoveParent,
/*2677*/            OPC_CheckType, MVT::i32,
/*2679*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*2681*/            OPC_EmitInteger, MVT::i32, 14, 
/*2684*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2687*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*2697*/          /*Scope*/ 98, /*->2796*/
/*2698*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2702*/            OPC_MoveChild, 0,
/*2704*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2707*/            OPC_MoveChild, 0,
/*2709*/            OPC_CheckSame, 0,
/*2711*/            OPC_MoveParent,
/*2712*/            OPC_MoveChild, 1,
/*2714*/            OPC_CheckInteger, 8, 
/*2716*/            OPC_CheckType, MVT::i32,
/*2718*/            OPC_MoveParent,
/*2719*/            OPC_MoveParent,
/*2720*/            OPC_MoveParent,
/*2721*/            OPC_MoveChild, 1,
/*2723*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2729*/            OPC_MoveChild, 0,
/*2731*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2734*/            OPC_MoveChild, 0,
/*2736*/            OPC_CheckSame, 0,
/*2738*/            OPC_MoveParent,
/*2739*/            OPC_MoveChild, 1,
/*2741*/            OPC_CheckInteger, 8, 
/*2743*/            OPC_CheckType, MVT::i32,
/*2745*/            OPC_MoveParent,
/*2746*/            OPC_MoveParent,
/*2747*/            OPC_MoveParent,
/*2748*/            OPC_MoveParent,
/*2749*/            OPC_MoveChild, 1,
/*2751*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2756*/            OPC_MoveChild, 0,
/*2758*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2761*/            OPC_MoveChild, 0,
/*2763*/            OPC_CheckSame, 0,
/*2765*/            OPC_MoveParent,
/*2766*/            OPC_MoveChild, 1,
/*2768*/            OPC_CheckInteger, 8, 
/*2770*/            OPC_CheckType, MVT::i32,
/*2772*/            OPC_MoveParent,
/*2773*/            OPC_MoveParent,
/*2774*/            OPC_MoveParent,
/*2775*/            OPC_MoveParent,
/*2776*/            OPC_CheckType, MVT::i32,
/*2778*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*2780*/            OPC_EmitInteger, MVT::i32, 14, 
/*2783*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2786*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*2796*/          /*Scope*/ 98, /*->2895*/
/*2797*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2803*/            OPC_MoveChild, 0,
/*2805*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2808*/            OPC_MoveChild, 0,
/*2810*/            OPC_CheckSame, 0,
/*2812*/            OPC_MoveParent,
/*2813*/            OPC_MoveChild, 1,
/*2815*/            OPC_CheckInteger, 8, 
/*2817*/            OPC_CheckType, MVT::i32,
/*2819*/            OPC_MoveParent,
/*2820*/            OPC_MoveParent,
/*2821*/            OPC_MoveParent,
/*2822*/            OPC_MoveChild, 1,
/*2824*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2828*/            OPC_MoveChild, 0,
/*2830*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2833*/            OPC_MoveChild, 0,
/*2835*/            OPC_CheckSame, 0,
/*2837*/            OPC_MoveParent,
/*2838*/            OPC_MoveChild, 1,
/*2840*/            OPC_CheckInteger, 8, 
/*2842*/            OPC_CheckType, MVT::i32,
/*2844*/            OPC_MoveParent,
/*2845*/            OPC_MoveParent,
/*2846*/            OPC_MoveParent,
/*2847*/            OPC_MoveParent,
/*2848*/            OPC_MoveChild, 1,
/*2850*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2855*/            OPC_MoveChild, 0,
/*2857*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2860*/            OPC_MoveChild, 0,
/*2862*/            OPC_CheckSame, 0,
/*2864*/            OPC_MoveParent,
/*2865*/            OPC_MoveChild, 1,
/*2867*/            OPC_CheckInteger, 8, 
/*2869*/            OPC_CheckType, MVT::i32,
/*2871*/            OPC_MoveParent,
/*2872*/            OPC_MoveParent,
/*2873*/            OPC_MoveParent,
/*2874*/            OPC_MoveParent,
/*2875*/            OPC_CheckType, MVT::i32,
/*2877*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*2879*/            OPC_EmitInteger, MVT::i32, 14, 
/*2882*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2885*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*2895*/          /*Scope*/ 98, /*->2994*/
/*2896*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2901*/            OPC_MoveChild, 0,
/*2903*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2906*/            OPC_MoveChild, 0,
/*2908*/            OPC_CheckSame, 0,
/*2910*/            OPC_MoveParent,
/*2911*/            OPC_MoveChild, 1,
/*2913*/            OPC_CheckInteger, 8, 
/*2915*/            OPC_CheckType, MVT::i32,
/*2917*/            OPC_MoveParent,
/*2918*/            OPC_MoveParent,
/*2919*/            OPC_MoveParent,
/*2920*/            OPC_MoveChild, 1,
/*2922*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2928*/            OPC_MoveChild, 0,
/*2930*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2933*/            OPC_MoveChild, 0,
/*2935*/            OPC_CheckSame, 0,
/*2937*/            OPC_MoveParent,
/*2938*/            OPC_MoveChild, 1,
/*2940*/            OPC_CheckInteger, 8, 
/*2942*/            OPC_CheckType, MVT::i32,
/*2944*/            OPC_MoveParent,
/*2945*/            OPC_MoveParent,
/*2946*/            OPC_MoveParent,
/*2947*/            OPC_MoveParent,
/*2948*/            OPC_MoveChild, 1,
/*2950*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2954*/            OPC_MoveChild, 0,
/*2956*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2959*/            OPC_MoveChild, 0,
/*2961*/            OPC_CheckSame, 0,
/*2963*/            OPC_MoveParent,
/*2964*/            OPC_MoveChild, 1,
/*2966*/            OPC_CheckInteger, 8, 
/*2968*/            OPC_CheckType, MVT::i32,
/*2970*/            OPC_MoveParent,
/*2971*/            OPC_MoveParent,
/*2972*/            OPC_MoveParent,
/*2973*/            OPC_MoveParent,
/*2974*/            OPC_CheckType, MVT::i32,
/*2976*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*2978*/            OPC_EmitInteger, MVT::i32, 14, 
/*2981*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2984*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*2994*/          /*Scope*/ 98, /*->3093*/
/*2995*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3001*/            OPC_MoveChild, 0,
/*3003*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3006*/            OPC_MoveChild, 0,
/*3008*/            OPC_CheckSame, 0,
/*3010*/            OPC_MoveParent,
/*3011*/            OPC_MoveChild, 1,
/*3013*/            OPC_CheckInteger, 8, 
/*3015*/            OPC_CheckType, MVT::i32,
/*3017*/            OPC_MoveParent,
/*3018*/            OPC_MoveParent,
/*3019*/            OPC_MoveParent,
/*3020*/            OPC_MoveChild, 1,
/*3022*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3027*/            OPC_MoveChild, 0,
/*3029*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3032*/            OPC_MoveChild, 0,
/*3034*/            OPC_CheckSame, 0,
/*3036*/            OPC_MoveParent,
/*3037*/            OPC_MoveChild, 1,
/*3039*/            OPC_CheckInteger, 8, 
/*3041*/            OPC_CheckType, MVT::i32,
/*3043*/            OPC_MoveParent,
/*3044*/            OPC_MoveParent,
/*3045*/            OPC_MoveParent,
/*3046*/            OPC_MoveParent,
/*3047*/            OPC_MoveChild, 1,
/*3049*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3053*/            OPC_MoveChild, 0,
/*3055*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3058*/            OPC_MoveChild, 0,
/*3060*/            OPC_CheckSame, 0,
/*3062*/            OPC_MoveParent,
/*3063*/            OPC_MoveChild, 1,
/*3065*/            OPC_CheckInteger, 8, 
/*3067*/            OPC_CheckType, MVT::i32,
/*3069*/            OPC_MoveParent,
/*3070*/            OPC_MoveParent,
/*3071*/            OPC_MoveParent,
/*3072*/            OPC_MoveParent,
/*3073*/            OPC_CheckType, MVT::i32,
/*3075*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3077*/            OPC_EmitInteger, MVT::i32, 14, 
/*3080*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3083*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3093*/          0, /*End of Scope*/
/*3094*/        /*Scope*/ 50|128,1/*178*/, /*->3274*/
/*3096*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3102*/          OPC_MoveChild, 0,
/*3104*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3107*/          OPC_MoveChild, 0,
/*3109*/          OPC_CheckSame, 0,
/*3111*/          OPC_MoveParent,
/*3112*/          OPC_MoveChild, 1,
/*3114*/          OPC_CheckInteger, 8, 
/*3116*/          OPC_CheckType, MVT::i32,
/*3118*/          OPC_MoveParent,
/*3119*/          OPC_MoveParent,
/*3120*/          OPC_MoveParent,
/*3121*/          OPC_MoveChild, 1,
/*3123*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3126*/          OPC_MoveChild, 0,
/*3128*/          OPC_Scope, 71, /*->3201*/ // 2 children in Scope
/*3130*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3134*/            OPC_MoveChild, 0,
/*3136*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3139*/            OPC_MoveChild, 0,
/*3141*/            OPC_CheckSame, 0,
/*3143*/            OPC_MoveParent,
/*3144*/            OPC_MoveChild, 1,
/*3146*/            OPC_CheckInteger, 8, 
/*3148*/            OPC_CheckType, MVT::i32,
/*3150*/            OPC_MoveParent,
/*3151*/            OPC_MoveParent,
/*3152*/            OPC_MoveParent,
/*3153*/            OPC_MoveChild, 1,
/*3155*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3160*/            OPC_MoveChild, 0,
/*3162*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3165*/            OPC_MoveChild, 0,
/*3167*/            OPC_CheckSame, 0,
/*3169*/            OPC_MoveParent,
/*3170*/            OPC_MoveChild, 1,
/*3172*/            OPC_CheckInteger, 8, 
/*3174*/            OPC_CheckType, MVT::i32,
/*3176*/            OPC_MoveParent,
/*3177*/            OPC_MoveParent,
/*3178*/            OPC_MoveParent,
/*3179*/            OPC_MoveParent,
/*3180*/            OPC_MoveParent,
/*3181*/            OPC_CheckType, MVT::i32,
/*3183*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3185*/            OPC_EmitInteger, MVT::i32, 14, 
/*3188*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3191*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3201*/          /*Scope*/ 71, /*->3273*/
/*3202*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3207*/            OPC_MoveChild, 0,
/*3209*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3212*/            OPC_MoveChild, 0,
/*3214*/            OPC_CheckSame, 0,
/*3216*/            OPC_MoveParent,
/*3217*/            OPC_MoveChild, 1,
/*3219*/            OPC_CheckInteger, 8, 
/*3221*/            OPC_CheckType, MVT::i32,
/*3223*/            OPC_MoveParent,
/*3224*/            OPC_MoveParent,
/*3225*/            OPC_MoveParent,
/*3226*/            OPC_MoveChild, 1,
/*3228*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3232*/            OPC_MoveChild, 0,
/*3234*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3237*/            OPC_MoveChild, 0,
/*3239*/            OPC_CheckSame, 0,
/*3241*/            OPC_MoveParent,
/*3242*/            OPC_MoveChild, 1,
/*3244*/            OPC_CheckInteger, 8, 
/*3246*/            OPC_CheckType, MVT::i32,
/*3248*/            OPC_MoveParent,
/*3249*/            OPC_MoveParent,
/*3250*/            OPC_MoveParent,
/*3251*/            OPC_MoveParent,
/*3252*/            OPC_MoveParent,
/*3253*/            OPC_CheckType, MVT::i32,
/*3255*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3257*/            OPC_EmitInteger, MVT::i32, 14, 
/*3260*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3263*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3273*/          0, /*End of Scope*/
/*3274*/        /*Scope*/ 51|128,1/*179*/, /*->3455*/
/*3276*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3281*/          OPC_MoveChild, 0,
/*3283*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3286*/          OPC_MoveChild, 0,
/*3288*/          OPC_CheckSame, 0,
/*3290*/          OPC_MoveParent,
/*3291*/          OPC_MoveChild, 1,
/*3293*/          OPC_CheckInteger, 8, 
/*3295*/          OPC_CheckType, MVT::i32,
/*3297*/          OPC_MoveParent,
/*3298*/          OPC_MoveParent,
/*3299*/          OPC_MoveParent,
/*3300*/          OPC_MoveChild, 1,
/*3302*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3305*/          OPC_MoveChild, 0,
/*3307*/          OPC_Scope, 72, /*->3381*/ // 2 children in Scope
/*3309*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3313*/            OPC_MoveChild, 0,
/*3315*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3318*/            OPC_MoveChild, 0,
/*3320*/            OPC_CheckSame, 0,
/*3322*/            OPC_MoveParent,
/*3323*/            OPC_MoveChild, 1,
/*3325*/            OPC_CheckInteger, 8, 
/*3327*/            OPC_CheckType, MVT::i32,
/*3329*/            OPC_MoveParent,
/*3330*/            OPC_MoveParent,
/*3331*/            OPC_MoveParent,
/*3332*/            OPC_MoveChild, 1,
/*3334*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3340*/            OPC_MoveChild, 0,
/*3342*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3345*/            OPC_MoveChild, 0,
/*3347*/            OPC_CheckSame, 0,
/*3349*/            OPC_MoveParent,
/*3350*/            OPC_MoveChild, 1,
/*3352*/            OPC_CheckInteger, 8, 
/*3354*/            OPC_CheckType, MVT::i32,
/*3356*/            OPC_MoveParent,
/*3357*/            OPC_MoveParent,
/*3358*/            OPC_MoveParent,
/*3359*/            OPC_MoveParent,
/*3360*/            OPC_MoveParent,
/*3361*/            OPC_CheckType, MVT::i32,
/*3363*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3365*/            OPC_EmitInteger, MVT::i32, 14, 
/*3368*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3371*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3381*/          /*Scope*/ 72, /*->3454*/
/*3382*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3388*/            OPC_MoveChild, 0,
/*3390*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3393*/            OPC_MoveChild, 0,
/*3395*/            OPC_CheckSame, 0,
/*3397*/            OPC_MoveParent,
/*3398*/            OPC_MoveChild, 1,
/*3400*/            OPC_CheckInteger, 8, 
/*3402*/            OPC_CheckType, MVT::i32,
/*3404*/            OPC_MoveParent,
/*3405*/            OPC_MoveParent,
/*3406*/            OPC_MoveParent,
/*3407*/            OPC_MoveChild, 1,
/*3409*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3413*/            OPC_MoveChild, 0,
/*3415*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3418*/            OPC_MoveChild, 0,
/*3420*/            OPC_CheckSame, 0,
/*3422*/            OPC_MoveParent,
/*3423*/            OPC_MoveChild, 1,
/*3425*/            OPC_CheckInteger, 8, 
/*3427*/            OPC_CheckType, MVT::i32,
/*3429*/            OPC_MoveParent,
/*3430*/            OPC_MoveParent,
/*3431*/            OPC_MoveParent,
/*3432*/            OPC_MoveParent,
/*3433*/            OPC_MoveParent,
/*3434*/            OPC_CheckType, MVT::i32,
/*3436*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3438*/            OPC_EmitInteger, MVT::i32, 14, 
/*3441*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3444*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3454*/          0, /*End of Scope*/
/*3455*/        /*Scope*/ 103, /*->3559*/
/*3456*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3460*/          OPC_MoveChild, 0,
/*3462*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3465*/          OPC_MoveChild, 0,
/*3467*/          OPC_CheckSame, 0,
/*3469*/          OPC_MoveParent,
/*3470*/          OPC_MoveChild, 1,
/*3472*/          OPC_CheckInteger, 8, 
/*3474*/          OPC_CheckType, MVT::i32,
/*3476*/          OPC_MoveParent,
/*3477*/          OPC_MoveParent,
/*3478*/          OPC_MoveParent,
/*3479*/          OPC_MoveChild, 1,
/*3481*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3484*/          OPC_MoveChild, 0,
/*3486*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3492*/          OPC_MoveChild, 0,
/*3494*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3497*/          OPC_MoveChild, 0,
/*3499*/          OPC_CheckSame, 0,
/*3501*/          OPC_MoveParent,
/*3502*/          OPC_MoveChild, 1,
/*3504*/          OPC_CheckInteger, 8, 
/*3506*/          OPC_CheckType, MVT::i32,
/*3508*/          OPC_MoveParent,
/*3509*/          OPC_MoveParent,
/*3510*/          OPC_MoveParent,
/*3511*/          OPC_MoveChild, 1,
/*3513*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3518*/          OPC_MoveChild, 0,
/*3520*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3523*/          OPC_MoveChild, 0,
/*3525*/          OPC_CheckSame, 0,
/*3527*/          OPC_MoveParent,
/*3528*/          OPC_MoveChild, 1,
/*3530*/          OPC_CheckInteger, 8, 
/*3532*/          OPC_CheckType, MVT::i32,
/*3534*/          OPC_MoveParent,
/*3535*/          OPC_MoveParent,
/*3536*/          OPC_MoveParent,
/*3537*/          OPC_MoveParent,
/*3538*/          OPC_MoveParent,
/*3539*/          OPC_CheckType, MVT::i32,
/*3541*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3543*/          OPC_EmitInteger, MVT::i32, 14, 
/*3546*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3549*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                  // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3559*/        0, /*End of Scope*/
/*3560*/      /*Scope*/ 125|128,10/*1405*/, /*->4967*/
/*3562*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3565*/        OPC_MoveChild, 0,
/*3567*/        OPC_Scope, 81|128,5/*721*/, /*->4291*/ // 4 children in Scope
/*3570*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3573*/          OPC_MoveChild, 0,
/*3575*/          OPC_Scope, 118, /*->3695*/ // 6 children in Scope
/*3577*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3581*/            OPC_MoveChild, 0,
/*3583*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3586*/            OPC_RecordChild0, // #0 = $Rm
/*3587*/            OPC_MoveChild, 1,
/*3589*/            OPC_CheckInteger, 8, 
/*3591*/            OPC_CheckType, MVT::i32,
/*3593*/            OPC_MoveParent,
/*3594*/            OPC_MoveParent,
/*3595*/            OPC_MoveParent,
/*3596*/            OPC_MoveChild, 1,
/*3598*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3603*/            OPC_MoveChild, 0,
/*3605*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3608*/            OPC_MoveChild, 0,
/*3610*/            OPC_CheckSame, 0,
/*3612*/            OPC_MoveParent,
/*3613*/            OPC_MoveChild, 1,
/*3615*/            OPC_CheckInteger, 8, 
/*3617*/            OPC_CheckType, MVT::i32,
/*3619*/            OPC_MoveParent,
/*3620*/            OPC_MoveParent,
/*3621*/            OPC_MoveParent,
/*3622*/            OPC_MoveParent,
/*3623*/            OPC_MoveChild, 1,
/*3625*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3631*/            OPC_MoveChild, 0,
/*3633*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3636*/            OPC_MoveChild, 0,
/*3638*/            OPC_CheckSame, 0,
/*3640*/            OPC_MoveParent,
/*3641*/            OPC_MoveChild, 1,
/*3643*/            OPC_CheckInteger, 8, 
/*3645*/            OPC_CheckType, MVT::i32,
/*3647*/            OPC_MoveParent,
/*3648*/            OPC_MoveParent,
/*3649*/            OPC_MoveParent,
/*3650*/            OPC_MoveParent,
/*3651*/            OPC_MoveChild, 1,
/*3653*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*3656*/            OPC_MoveChild, 0,
/*3658*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3661*/            OPC_MoveChild, 0,
/*3663*/            OPC_CheckSame, 0,
/*3665*/            OPC_MoveParent,
/*3666*/            OPC_MoveChild, 1,
/*3668*/            OPC_CheckInteger, 8, 
/*3670*/            OPC_CheckType, MVT::i32,
/*3672*/            OPC_MoveParent,
/*3673*/            OPC_MoveParent,
/*3674*/            OPC_MoveParent,
/*3675*/            OPC_CheckType, MVT::i32,
/*3677*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3679*/            OPC_EmitInteger, MVT::i32, 14, 
/*3682*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3685*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3695*/          /*Scope*/ 118, /*->3814*/
/*3696*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3701*/            OPC_MoveChild, 0,
/*3703*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3706*/            OPC_RecordChild0, // #0 = $Rm
/*3707*/            OPC_MoveChild, 1,
/*3709*/            OPC_CheckInteger, 8, 
/*3711*/            OPC_CheckType, MVT::i32,
/*3713*/            OPC_MoveParent,
/*3714*/            OPC_MoveParent,
/*3715*/            OPC_MoveParent,
/*3716*/            OPC_MoveChild, 1,
/*3718*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3722*/            OPC_MoveChild, 0,
/*3724*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3727*/            OPC_MoveChild, 0,
/*3729*/            OPC_CheckSame, 0,
/*3731*/            OPC_MoveParent,
/*3732*/            OPC_MoveChild, 1,
/*3734*/            OPC_CheckInteger, 8, 
/*3736*/            OPC_CheckType, MVT::i32,
/*3738*/            OPC_MoveParent,
/*3739*/            OPC_MoveParent,
/*3740*/            OPC_MoveParent,
/*3741*/            OPC_MoveParent,
/*3742*/            OPC_MoveChild, 1,
/*3744*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3750*/            OPC_MoveChild, 0,
/*3752*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3755*/            OPC_MoveChild, 0,
/*3757*/            OPC_CheckSame, 0,
/*3759*/            OPC_MoveParent,
/*3760*/            OPC_MoveChild, 1,
/*3762*/            OPC_CheckInteger, 8, 
/*3764*/            OPC_CheckType, MVT::i32,
/*3766*/            OPC_MoveParent,
/*3767*/            OPC_MoveParent,
/*3768*/            OPC_MoveParent,
/*3769*/            OPC_MoveParent,
/*3770*/            OPC_MoveChild, 1,
/*3772*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*3775*/            OPC_MoveChild, 0,
/*3777*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3780*/            OPC_MoveChild, 0,
/*3782*/            OPC_CheckSame, 0,
/*3784*/            OPC_MoveParent,
/*3785*/            OPC_MoveChild, 1,
/*3787*/            OPC_CheckInteger, 8, 
/*3789*/            OPC_CheckType, MVT::i32,
/*3791*/            OPC_MoveParent,
/*3792*/            OPC_MoveParent,
/*3793*/            OPC_MoveParent,
/*3794*/            OPC_CheckType, MVT::i32,
/*3796*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3798*/            OPC_EmitInteger, MVT::i32, 14, 
/*3801*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3804*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3814*/          /*Scope*/ 118, /*->3933*/
/*3815*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3819*/            OPC_MoveChild, 0,
/*3821*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3824*/            OPC_RecordChild0, // #0 = $Rm
/*3825*/            OPC_MoveChild, 1,
/*3827*/            OPC_CheckInteger, 8, 
/*3829*/            OPC_CheckType, MVT::i32,
/*3831*/            OPC_MoveParent,
/*3832*/            OPC_MoveParent,
/*3833*/            OPC_MoveParent,
/*3834*/            OPC_MoveChild, 1,
/*3836*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3842*/            OPC_MoveChild, 0,
/*3844*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3847*/            OPC_MoveChild, 0,
/*3849*/            OPC_CheckSame, 0,
/*3851*/            OPC_MoveParent,
/*3852*/            OPC_MoveChild, 1,
/*3854*/            OPC_CheckInteger, 8, 
/*3856*/            OPC_CheckType, MVT::i32,
/*3858*/            OPC_MoveParent,
/*3859*/            OPC_MoveParent,
/*3860*/            OPC_MoveParent,
/*3861*/            OPC_MoveParent,
/*3862*/            OPC_MoveChild, 1,
/*3864*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3869*/            OPC_MoveChild, 0,
/*3871*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3874*/            OPC_MoveChild, 0,
/*3876*/            OPC_CheckSame, 0,
/*3878*/            OPC_MoveParent,
/*3879*/            OPC_MoveChild, 1,
/*3881*/            OPC_CheckInteger, 8, 
/*3883*/            OPC_CheckType, MVT::i32,
/*3885*/            OPC_MoveParent,
/*3886*/            OPC_MoveParent,
/*3887*/            OPC_MoveParent,
/*3888*/            OPC_MoveParent,
/*3889*/            OPC_MoveChild, 1,
/*3891*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*3894*/            OPC_MoveChild, 0,
/*3896*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3899*/            OPC_MoveChild, 0,
/*3901*/            OPC_CheckSame, 0,
/*3903*/            OPC_MoveParent,
/*3904*/            OPC_MoveChild, 1,
/*3906*/            OPC_CheckInteger, 8, 
/*3908*/            OPC_CheckType, MVT::i32,
/*3910*/            OPC_MoveParent,
/*3911*/            OPC_MoveParent,
/*3912*/            OPC_MoveParent,
/*3913*/            OPC_CheckType, MVT::i32,
/*3915*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3917*/            OPC_EmitInteger, MVT::i32, 14, 
/*3920*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3923*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3933*/          /*Scope*/ 118, /*->4052*/
/*3934*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3940*/            OPC_MoveChild, 0,
/*3942*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3945*/            OPC_RecordChild0, // #0 = $Rm
/*3946*/            OPC_MoveChild, 1,
/*3948*/            OPC_CheckInteger, 8, 
/*3950*/            OPC_CheckType, MVT::i32,
/*3952*/            OPC_MoveParent,
/*3953*/            OPC_MoveParent,
/*3954*/            OPC_MoveParent,
/*3955*/            OPC_MoveChild, 1,
/*3957*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3961*/            OPC_MoveChild, 0,
/*3963*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3966*/            OPC_MoveChild, 0,
/*3968*/            OPC_CheckSame, 0,
/*3970*/            OPC_MoveParent,
/*3971*/            OPC_MoveChild, 1,
/*3973*/            OPC_CheckInteger, 8, 
/*3975*/            OPC_CheckType, MVT::i32,
/*3977*/            OPC_MoveParent,
/*3978*/            OPC_MoveParent,
/*3979*/            OPC_MoveParent,
/*3980*/            OPC_MoveParent,
/*3981*/            OPC_MoveChild, 1,
/*3983*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3988*/            OPC_MoveChild, 0,
/*3990*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3993*/            OPC_MoveChild, 0,
/*3995*/            OPC_CheckSame, 0,
/*3997*/            OPC_MoveParent,
/*3998*/            OPC_MoveChild, 1,
/*4000*/            OPC_CheckInteger, 8, 
/*4002*/            OPC_CheckType, MVT::i32,
/*4004*/            OPC_MoveParent,
/*4005*/            OPC_MoveParent,
/*4006*/            OPC_MoveParent,
/*4007*/            OPC_MoveParent,
/*4008*/            OPC_MoveChild, 1,
/*4010*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4013*/            OPC_MoveChild, 0,
/*4015*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4018*/            OPC_MoveChild, 0,
/*4020*/            OPC_CheckSame, 0,
/*4022*/            OPC_MoveParent,
/*4023*/            OPC_MoveChild, 1,
/*4025*/            OPC_CheckInteger, 8, 
/*4027*/            OPC_CheckType, MVT::i32,
/*4029*/            OPC_MoveParent,
/*4030*/            OPC_MoveParent,
/*4031*/            OPC_MoveParent,
/*4032*/            OPC_CheckType, MVT::i32,
/*4034*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4036*/            OPC_EmitInteger, MVT::i32, 14, 
/*4039*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4042*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4052*/          /*Scope*/ 118, /*->4171*/
/*4053*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4058*/            OPC_MoveChild, 0,
/*4060*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4063*/            OPC_RecordChild0, // #0 = $Rm
/*4064*/            OPC_MoveChild, 1,
/*4066*/            OPC_CheckInteger, 8, 
/*4068*/            OPC_CheckType, MVT::i32,
/*4070*/            OPC_MoveParent,
/*4071*/            OPC_MoveParent,
/*4072*/            OPC_MoveParent,
/*4073*/            OPC_MoveChild, 1,
/*4075*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4081*/            OPC_MoveChild, 0,
/*4083*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4086*/            OPC_MoveChild, 0,
/*4088*/            OPC_CheckSame, 0,
/*4090*/            OPC_MoveParent,
/*4091*/            OPC_MoveChild, 1,
/*4093*/            OPC_CheckInteger, 8, 
/*4095*/            OPC_CheckType, MVT::i32,
/*4097*/            OPC_MoveParent,
/*4098*/            OPC_MoveParent,
/*4099*/            OPC_MoveParent,
/*4100*/            OPC_MoveParent,
/*4101*/            OPC_MoveChild, 1,
/*4103*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4107*/            OPC_MoveChild, 0,
/*4109*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4112*/            OPC_MoveChild, 0,
/*4114*/            OPC_CheckSame, 0,
/*4116*/            OPC_MoveParent,
/*4117*/            OPC_MoveChild, 1,
/*4119*/            OPC_CheckInteger, 8, 
/*4121*/            OPC_CheckType, MVT::i32,
/*4123*/            OPC_MoveParent,
/*4124*/            OPC_MoveParent,
/*4125*/            OPC_MoveParent,
/*4126*/            OPC_MoveParent,
/*4127*/            OPC_MoveChild, 1,
/*4129*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4132*/            OPC_MoveChild, 0,
/*4134*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4137*/            OPC_MoveChild, 0,
/*4139*/            OPC_CheckSame, 0,
/*4141*/            OPC_MoveParent,
/*4142*/            OPC_MoveChild, 1,
/*4144*/            OPC_CheckInteger, 8, 
/*4146*/            OPC_CheckType, MVT::i32,
/*4148*/            OPC_MoveParent,
/*4149*/            OPC_MoveParent,
/*4150*/            OPC_MoveParent,
/*4151*/            OPC_CheckType, MVT::i32,
/*4153*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4155*/            OPC_EmitInteger, MVT::i32, 14, 
/*4158*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4161*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4171*/          /*Scope*/ 118, /*->4290*/
/*4172*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4178*/            OPC_MoveChild, 0,
/*4180*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4183*/            OPC_RecordChild0, // #0 = $Rm
/*4184*/            OPC_MoveChild, 1,
/*4186*/            OPC_CheckInteger, 8, 
/*4188*/            OPC_CheckType, MVT::i32,
/*4190*/            OPC_MoveParent,
/*4191*/            OPC_MoveParent,
/*4192*/            OPC_MoveParent,
/*4193*/            OPC_MoveChild, 1,
/*4195*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4200*/            OPC_MoveChild, 0,
/*4202*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4205*/            OPC_MoveChild, 0,
/*4207*/            OPC_CheckSame, 0,
/*4209*/            OPC_MoveParent,
/*4210*/            OPC_MoveChild, 1,
/*4212*/            OPC_CheckInteger, 8, 
/*4214*/            OPC_CheckType, MVT::i32,
/*4216*/            OPC_MoveParent,
/*4217*/            OPC_MoveParent,
/*4218*/            OPC_MoveParent,
/*4219*/            OPC_MoveParent,
/*4220*/            OPC_MoveChild, 1,
/*4222*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4226*/            OPC_MoveChild, 0,
/*4228*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4231*/            OPC_MoveChild, 0,
/*4233*/            OPC_CheckSame, 0,
/*4235*/            OPC_MoveParent,
/*4236*/            OPC_MoveChild, 1,
/*4238*/            OPC_CheckInteger, 8, 
/*4240*/            OPC_CheckType, MVT::i32,
/*4242*/            OPC_MoveParent,
/*4243*/            OPC_MoveParent,
/*4244*/            OPC_MoveParent,
/*4245*/            OPC_MoveParent,
/*4246*/            OPC_MoveChild, 1,
/*4248*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4251*/            OPC_MoveChild, 0,
/*4253*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4256*/            OPC_MoveChild, 0,
/*4258*/            OPC_CheckSame, 0,
/*4260*/            OPC_MoveParent,
/*4261*/            OPC_MoveChild, 1,
/*4263*/            OPC_CheckInteger, 8, 
/*4265*/            OPC_CheckType, MVT::i32,
/*4267*/            OPC_MoveParent,
/*4268*/            OPC_MoveParent,
/*4269*/            OPC_MoveParent,
/*4270*/            OPC_CheckType, MVT::i32,
/*4272*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4274*/            OPC_EmitInteger, MVT::i32, 14, 
/*4277*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4280*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4290*/          0, /*End of Scope*/
/*4291*/        /*Scope*/ 94|128,1/*222*/, /*->4515*/
/*4293*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4299*/          OPC_MoveChild, 0,
/*4301*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4304*/          OPC_RecordChild0, // #0 = $Rm
/*4305*/          OPC_MoveChild, 1,
/*4307*/          OPC_CheckInteger, 8, 
/*4309*/          OPC_CheckType, MVT::i32,
/*4311*/          OPC_MoveParent,
/*4312*/          OPC_MoveParent,
/*4313*/          OPC_MoveParent,
/*4314*/          OPC_MoveChild, 1,
/*4316*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*4319*/          OPC_MoveChild, 0,
/*4321*/          OPC_Scope, 95, /*->4418*/ // 2 children in Scope
/*4323*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4327*/            OPC_MoveChild, 0,
/*4329*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4332*/            OPC_MoveChild, 0,
/*4334*/            OPC_CheckSame, 0,
/*4336*/            OPC_MoveParent,
/*4337*/            OPC_MoveChild, 1,
/*4339*/            OPC_CheckInteger, 8, 
/*4341*/            OPC_CheckType, MVT::i32,
/*4343*/            OPC_MoveParent,
/*4344*/            OPC_MoveParent,
/*4345*/            OPC_MoveParent,
/*4346*/            OPC_MoveChild, 1,
/*4348*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4353*/            OPC_MoveChild, 0,
/*4355*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4358*/            OPC_MoveChild, 0,
/*4360*/            OPC_CheckSame, 0,
/*4362*/            OPC_MoveParent,
/*4363*/            OPC_MoveChild, 1,
/*4365*/            OPC_CheckInteger, 8, 
/*4367*/            OPC_CheckType, MVT::i32,
/*4369*/            OPC_MoveParent,
/*4370*/            OPC_MoveParent,
/*4371*/            OPC_MoveParent,
/*4372*/            OPC_MoveParent,
/*4373*/            OPC_MoveParent,
/*4374*/            OPC_MoveChild, 1,
/*4376*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4379*/            OPC_MoveChild, 0,
/*4381*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4384*/            OPC_MoveChild, 0,
/*4386*/            OPC_CheckSame, 0,
/*4388*/            OPC_MoveParent,
/*4389*/            OPC_MoveChild, 1,
/*4391*/            OPC_CheckInteger, 8, 
/*4393*/            OPC_CheckType, MVT::i32,
/*4395*/            OPC_MoveParent,
/*4396*/            OPC_MoveParent,
/*4397*/            OPC_MoveParent,
/*4398*/            OPC_CheckType, MVT::i32,
/*4400*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4402*/            OPC_EmitInteger, MVT::i32, 14, 
/*4405*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4408*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4418*/          /*Scope*/ 95, /*->4514*/
/*4419*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4424*/            OPC_MoveChild, 0,
/*4426*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4429*/            OPC_MoveChild, 0,
/*4431*/            OPC_CheckSame, 0,
/*4433*/            OPC_MoveParent,
/*4434*/            OPC_MoveChild, 1,
/*4436*/            OPC_CheckInteger, 8, 
/*4438*/            OPC_CheckType, MVT::i32,
/*4440*/            OPC_MoveParent,
/*4441*/            OPC_MoveParent,
/*4442*/            OPC_MoveParent,
/*4443*/            OPC_MoveChild, 1,
/*4445*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4449*/            OPC_MoveChild, 0,
/*4451*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4454*/            OPC_MoveChild, 0,
/*4456*/            OPC_CheckSame, 0,
/*4458*/            OPC_MoveParent,
/*4459*/            OPC_MoveChild, 1,
/*4461*/            OPC_CheckInteger, 8, 
/*4463*/            OPC_CheckType, MVT::i32,
/*4465*/            OPC_MoveParent,
/*4466*/            OPC_MoveParent,
/*4467*/            OPC_MoveParent,
/*4468*/            OPC_MoveParent,
/*4469*/            OPC_MoveParent,
/*4470*/            OPC_MoveChild, 1,
/*4472*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4475*/            OPC_MoveChild, 0,
/*4477*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4480*/            OPC_MoveChild, 0,
/*4482*/            OPC_CheckSame, 0,
/*4484*/            OPC_MoveParent,
/*4485*/            OPC_MoveChild, 1,
/*4487*/            OPC_CheckInteger, 8, 
/*4489*/            OPC_CheckType, MVT::i32,
/*4491*/            OPC_MoveParent,
/*4492*/            OPC_MoveParent,
/*4493*/            OPC_MoveParent,
/*4494*/            OPC_CheckType, MVT::i32,
/*4496*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4498*/            OPC_EmitInteger, MVT::i32, 14, 
/*4501*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4504*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4514*/          0, /*End of Scope*/
/*4515*/        /*Scope*/ 95|128,1/*223*/, /*->4740*/
/*4517*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4522*/          OPC_MoveChild, 0,
/*4524*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4527*/          OPC_RecordChild0, // #0 = $Rm
/*4528*/          OPC_MoveChild, 1,
/*4530*/          OPC_CheckInteger, 8, 
/*4532*/          OPC_CheckType, MVT::i32,
/*4534*/          OPC_MoveParent,
/*4535*/          OPC_MoveParent,
/*4536*/          OPC_MoveParent,
/*4537*/          OPC_MoveChild, 1,
/*4539*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*4542*/          OPC_MoveChild, 0,
/*4544*/          OPC_Scope, 96, /*->4642*/ // 2 children in Scope
/*4546*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4550*/            OPC_MoveChild, 0,
/*4552*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4555*/            OPC_MoveChild, 0,
/*4557*/            OPC_CheckSame, 0,
/*4559*/            OPC_MoveParent,
/*4560*/            OPC_MoveChild, 1,
/*4562*/            OPC_CheckInteger, 8, 
/*4564*/            OPC_CheckType, MVT::i32,
/*4566*/            OPC_MoveParent,
/*4567*/            OPC_MoveParent,
/*4568*/            OPC_MoveParent,
/*4569*/            OPC_MoveChild, 1,
/*4571*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4577*/            OPC_MoveChild, 0,
/*4579*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4582*/            OPC_MoveChild, 0,
/*4584*/            OPC_CheckSame, 0,
/*4586*/            OPC_MoveParent,
/*4587*/            OPC_MoveChild, 1,
/*4589*/            OPC_CheckInteger, 8, 
/*4591*/            OPC_CheckType, MVT::i32,
/*4593*/            OPC_MoveParent,
/*4594*/            OPC_MoveParent,
/*4595*/            OPC_MoveParent,
/*4596*/            OPC_MoveParent,
/*4597*/            OPC_MoveParent,
/*4598*/            OPC_MoveChild, 1,
/*4600*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4603*/            OPC_MoveChild, 0,
/*4605*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4608*/            OPC_MoveChild, 0,
/*4610*/            OPC_CheckSame, 0,
/*4612*/            OPC_MoveParent,
/*4613*/            OPC_MoveChild, 1,
/*4615*/            OPC_CheckInteger, 8, 
/*4617*/            OPC_CheckType, MVT::i32,
/*4619*/            OPC_MoveParent,
/*4620*/            OPC_MoveParent,
/*4621*/            OPC_MoveParent,
/*4622*/            OPC_CheckType, MVT::i32,
/*4624*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4626*/            OPC_EmitInteger, MVT::i32, 14, 
/*4629*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4632*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4642*/          /*Scope*/ 96, /*->4739*/
/*4643*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4649*/            OPC_MoveChild, 0,
/*4651*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4654*/            OPC_MoveChild, 0,
/*4656*/            OPC_CheckSame, 0,
/*4658*/            OPC_MoveParent,
/*4659*/            OPC_MoveChild, 1,
/*4661*/            OPC_CheckInteger, 8, 
/*4663*/            OPC_CheckType, MVT::i32,
/*4665*/            OPC_MoveParent,
/*4666*/            OPC_MoveParent,
/*4667*/            OPC_MoveParent,
/*4668*/            OPC_MoveChild, 1,
/*4670*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4674*/            OPC_MoveChild, 0,
/*4676*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4679*/            OPC_MoveChild, 0,
/*4681*/            OPC_CheckSame, 0,
/*4683*/            OPC_MoveParent,
/*4684*/            OPC_MoveChild, 1,
/*4686*/            OPC_CheckInteger, 8, 
/*4688*/            OPC_CheckType, MVT::i32,
/*4690*/            OPC_MoveParent,
/*4691*/            OPC_MoveParent,
/*4692*/            OPC_MoveParent,
/*4693*/            OPC_MoveParent,
/*4694*/            OPC_MoveParent,
/*4695*/            OPC_MoveChild, 1,
/*4697*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4700*/            OPC_MoveChild, 0,
/*4702*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4705*/            OPC_MoveChild, 0,
/*4707*/            OPC_CheckSame, 0,
/*4709*/            OPC_MoveParent,
/*4710*/            OPC_MoveChild, 1,
/*4712*/            OPC_CheckInteger, 8, 
/*4714*/            OPC_CheckType, MVT::i32,
/*4716*/            OPC_MoveParent,
/*4717*/            OPC_MoveParent,
/*4718*/            OPC_MoveParent,
/*4719*/            OPC_CheckType, MVT::i32,
/*4721*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4723*/            OPC_EmitInteger, MVT::i32, 14, 
/*4726*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4729*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4739*/          0, /*End of Scope*/
/*4740*/        /*Scope*/ 96|128,1/*224*/, /*->4966*/
/*4742*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4746*/          OPC_MoveChild, 0,
/*4748*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4751*/          OPC_RecordChild0, // #0 = $Rm
/*4752*/          OPC_MoveChild, 1,
/*4754*/          OPC_CheckInteger, 8, 
/*4756*/          OPC_CheckType, MVT::i32,
/*4758*/          OPC_MoveParent,
/*4759*/          OPC_MoveParent,
/*4760*/          OPC_MoveParent,
/*4761*/          OPC_MoveChild, 1,
/*4763*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*4766*/          OPC_MoveChild, 0,
/*4768*/          OPC_Scope, 97, /*->4867*/ // 2 children in Scope
/*4770*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4775*/            OPC_MoveChild, 0,
/*4777*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4780*/            OPC_MoveChild, 0,
/*4782*/            OPC_CheckSame, 0,
/*4784*/            OPC_MoveParent,
/*4785*/            OPC_MoveChild, 1,
/*4787*/            OPC_CheckInteger, 8, 
/*4789*/            OPC_CheckType, MVT::i32,
/*4791*/            OPC_MoveParent,
/*4792*/            OPC_MoveParent,
/*4793*/            OPC_MoveParent,
/*4794*/            OPC_MoveChild, 1,
/*4796*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4802*/            OPC_MoveChild, 0,
/*4804*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4807*/            OPC_MoveChild, 0,
/*4809*/            OPC_CheckSame, 0,
/*4811*/            OPC_MoveParent,
/*4812*/            OPC_MoveChild, 1,
/*4814*/            OPC_CheckInteger, 8, 
/*4816*/            OPC_CheckType, MVT::i32,
/*4818*/            OPC_MoveParent,
/*4819*/            OPC_MoveParent,
/*4820*/            OPC_MoveParent,
/*4821*/            OPC_MoveParent,
/*4822*/            OPC_MoveParent,
/*4823*/            OPC_MoveChild, 1,
/*4825*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4828*/            OPC_MoveChild, 0,
/*4830*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4833*/            OPC_MoveChild, 0,
/*4835*/            OPC_CheckSame, 0,
/*4837*/            OPC_MoveParent,
/*4838*/            OPC_MoveChild, 1,
/*4840*/            OPC_CheckInteger, 8, 
/*4842*/            OPC_CheckType, MVT::i32,
/*4844*/            OPC_MoveParent,
/*4845*/            OPC_MoveParent,
/*4846*/            OPC_MoveParent,
/*4847*/            OPC_CheckType, MVT::i32,
/*4849*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4851*/            OPC_EmitInteger, MVT::i32, 14, 
/*4854*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4857*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4867*/          /*Scope*/ 97, /*->4965*/
/*4868*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4874*/            OPC_MoveChild, 0,
/*4876*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4879*/            OPC_MoveChild, 0,
/*4881*/            OPC_CheckSame, 0,
/*4883*/            OPC_MoveParent,
/*4884*/            OPC_MoveChild, 1,
/*4886*/            OPC_CheckInteger, 8, 
/*4888*/            OPC_CheckType, MVT::i32,
/*4890*/            OPC_MoveParent,
/*4891*/            OPC_MoveParent,
/*4892*/            OPC_MoveParent,
/*4893*/            OPC_MoveChild, 1,
/*4895*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4900*/            OPC_MoveChild, 0,
/*4902*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4905*/            OPC_MoveChild, 0,
/*4907*/            OPC_CheckSame, 0,
/*4909*/            OPC_MoveParent,
/*4910*/            OPC_MoveChild, 1,
/*4912*/            OPC_CheckInteger, 8, 
/*4914*/            OPC_CheckType, MVT::i32,
/*4916*/            OPC_MoveParent,
/*4917*/            OPC_MoveParent,
/*4918*/            OPC_MoveParent,
/*4919*/            OPC_MoveParent,
/*4920*/            OPC_MoveParent,
/*4921*/            OPC_MoveChild, 1,
/*4923*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4926*/            OPC_MoveChild, 0,
/*4928*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4931*/            OPC_MoveChild, 0,
/*4933*/            OPC_CheckSame, 0,
/*4935*/            OPC_MoveParent,
/*4936*/            OPC_MoveChild, 1,
/*4938*/            OPC_CheckInteger, 8, 
/*4940*/            OPC_CheckType, MVT::i32,
/*4942*/            OPC_MoveParent,
/*4943*/            OPC_MoveParent,
/*4944*/            OPC_MoveParent,
/*4945*/            OPC_CheckType, MVT::i32,
/*4947*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4949*/            OPC_EmitInteger, MVT::i32, 14, 
/*4952*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4955*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4965*/          0, /*End of Scope*/
/*4966*/        0, /*End of Scope*/
/*4967*/      /*Scope*/ 100|128,7/*996*/, /*->5965*/
/*4969*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*4972*/        OPC_MoveChild, 0,
/*4974*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4977*/        OPC_RecordChild0, // #0 = $Rm
/*4978*/        OPC_MoveChild, 1,
/*4980*/        OPC_CheckInteger, 8, 
/*4982*/        OPC_CheckType, MVT::i32,
/*4984*/        OPC_MoveParent,
/*4985*/        OPC_MoveParent,
/*4986*/        OPC_MoveParent,
/*4987*/        OPC_MoveChild, 1,
/*4989*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*4992*/        OPC_MoveChild, 0,
/*4994*/        OPC_Scope, 118|128,3/*502*/, /*->5499*/ // 4 children in Scope
/*4997*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5000*/          OPC_MoveChild, 0,
/*5002*/          OPC_Scope, 98, /*->5102*/ // 5 children in Scope
/*5004*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5009*/            OPC_MoveChild, 0,
/*5011*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5014*/            OPC_MoveChild, 0,
/*5016*/            OPC_CheckSame, 0,
/*5018*/            OPC_MoveParent,
/*5019*/            OPC_MoveChild, 1,
/*5021*/            OPC_CheckInteger, 8, 
/*5023*/            OPC_CheckType, MVT::i32,
/*5025*/            OPC_MoveParent,
/*5026*/            OPC_MoveParent,
/*5027*/            OPC_MoveParent,
/*5028*/            OPC_MoveChild, 1,
/*5030*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5034*/            OPC_MoveChild, 0,
/*5036*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5039*/            OPC_MoveChild, 0,
/*5041*/            OPC_CheckSame, 0,
/*5043*/            OPC_MoveParent,
/*5044*/            OPC_MoveChild, 1,
/*5046*/            OPC_CheckInteger, 8, 
/*5048*/            OPC_CheckType, MVT::i32,
/*5050*/            OPC_MoveParent,
/*5051*/            OPC_MoveParent,
/*5052*/            OPC_MoveParent,
/*5053*/            OPC_MoveParent,
/*5054*/            OPC_MoveChild, 1,
/*5056*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5062*/            OPC_MoveChild, 0,
/*5064*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5067*/            OPC_MoveChild, 0,
/*5069*/            OPC_CheckSame, 0,
/*5071*/            OPC_MoveParent,
/*5072*/            OPC_MoveChild, 1,
/*5074*/            OPC_CheckInteger, 8, 
/*5076*/            OPC_CheckType, MVT::i32,
/*5078*/            OPC_MoveParent,
/*5079*/            OPC_MoveParent,
/*5080*/            OPC_MoveParent,
/*5081*/            OPC_MoveParent,
/*5082*/            OPC_CheckType, MVT::i32,
/*5084*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5086*/            OPC_EmitInteger, MVT::i32, 14, 
/*5089*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5092*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5102*/          /*Scope*/ 98, /*->5201*/
/*5103*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5107*/            OPC_MoveChild, 0,
/*5109*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5112*/            OPC_MoveChild, 0,
/*5114*/            OPC_CheckSame, 0,
/*5116*/            OPC_MoveParent,
/*5117*/            OPC_MoveChild, 1,
/*5119*/            OPC_CheckInteger, 8, 
/*5121*/            OPC_CheckType, MVT::i32,
/*5123*/            OPC_MoveParent,
/*5124*/            OPC_MoveParent,
/*5125*/            OPC_MoveParent,
/*5126*/            OPC_MoveChild, 1,
/*5128*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5134*/            OPC_MoveChild, 0,
/*5136*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5139*/            OPC_MoveChild, 0,
/*5141*/            OPC_CheckSame, 0,
/*5143*/            OPC_MoveParent,
/*5144*/            OPC_MoveChild, 1,
/*5146*/            OPC_CheckInteger, 8, 
/*5148*/            OPC_CheckType, MVT::i32,
/*5150*/            OPC_MoveParent,
/*5151*/            OPC_MoveParent,
/*5152*/            OPC_MoveParent,
/*5153*/            OPC_MoveParent,
/*5154*/            OPC_MoveChild, 1,
/*5156*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5161*/            OPC_MoveChild, 0,
/*5163*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5166*/            OPC_MoveChild, 0,
/*5168*/            OPC_CheckSame, 0,
/*5170*/            OPC_MoveParent,
/*5171*/            OPC_MoveChild, 1,
/*5173*/            OPC_CheckInteger, 8, 
/*5175*/            OPC_CheckType, MVT::i32,
/*5177*/            OPC_MoveParent,
/*5178*/            OPC_MoveParent,
/*5179*/            OPC_MoveParent,
/*5180*/            OPC_MoveParent,
/*5181*/            OPC_CheckType, MVT::i32,
/*5183*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5185*/            OPC_EmitInteger, MVT::i32, 14, 
/*5188*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5191*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5201*/          /*Scope*/ 98, /*->5300*/
/*5202*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5208*/            OPC_MoveChild, 0,
/*5210*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5213*/            OPC_MoveChild, 0,
/*5215*/            OPC_CheckSame, 0,
/*5217*/            OPC_MoveParent,
/*5218*/            OPC_MoveChild, 1,
/*5220*/            OPC_CheckInteger, 8, 
/*5222*/            OPC_CheckType, MVT::i32,
/*5224*/            OPC_MoveParent,
/*5225*/            OPC_MoveParent,
/*5226*/            OPC_MoveParent,
/*5227*/            OPC_MoveChild, 1,
/*5229*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5233*/            OPC_MoveChild, 0,
/*5235*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5238*/            OPC_MoveChild, 0,
/*5240*/            OPC_CheckSame, 0,
/*5242*/            OPC_MoveParent,
/*5243*/            OPC_MoveChild, 1,
/*5245*/            OPC_CheckInteger, 8, 
/*5247*/            OPC_CheckType, MVT::i32,
/*5249*/            OPC_MoveParent,
/*5250*/            OPC_MoveParent,
/*5251*/            OPC_MoveParent,
/*5252*/            OPC_MoveParent,
/*5253*/            OPC_MoveChild, 1,
/*5255*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5260*/            OPC_MoveChild, 0,
/*5262*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5265*/            OPC_MoveChild, 0,
/*5267*/            OPC_CheckSame, 0,
/*5269*/            OPC_MoveParent,
/*5270*/            OPC_MoveChild, 1,
/*5272*/            OPC_CheckInteger, 8, 
/*5274*/            OPC_CheckType, MVT::i32,
/*5276*/            OPC_MoveParent,
/*5277*/            OPC_MoveParent,
/*5278*/            OPC_MoveParent,
/*5279*/            OPC_MoveParent,
/*5280*/            OPC_CheckType, MVT::i32,
/*5282*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5284*/            OPC_EmitInteger, MVT::i32, 14, 
/*5287*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5290*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5300*/          /*Scope*/ 98, /*->5399*/
/*5301*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5306*/            OPC_MoveChild, 0,
/*5308*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5311*/            OPC_MoveChild, 0,
/*5313*/            OPC_CheckSame, 0,
/*5315*/            OPC_MoveParent,
/*5316*/            OPC_MoveChild, 1,
/*5318*/            OPC_CheckInteger, 8, 
/*5320*/            OPC_CheckType, MVT::i32,
/*5322*/            OPC_MoveParent,
/*5323*/            OPC_MoveParent,
/*5324*/            OPC_MoveParent,
/*5325*/            OPC_MoveChild, 1,
/*5327*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5333*/            OPC_MoveChild, 0,
/*5335*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5338*/            OPC_MoveChild, 0,
/*5340*/            OPC_CheckSame, 0,
/*5342*/            OPC_MoveParent,
/*5343*/            OPC_MoveChild, 1,
/*5345*/            OPC_CheckInteger, 8, 
/*5347*/            OPC_CheckType, MVT::i32,
/*5349*/            OPC_MoveParent,
/*5350*/            OPC_MoveParent,
/*5351*/            OPC_MoveParent,
/*5352*/            OPC_MoveParent,
/*5353*/            OPC_MoveChild, 1,
/*5355*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5359*/            OPC_MoveChild, 0,
/*5361*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5364*/            OPC_MoveChild, 0,
/*5366*/            OPC_CheckSame, 0,
/*5368*/            OPC_MoveParent,
/*5369*/            OPC_MoveChild, 1,
/*5371*/            OPC_CheckInteger, 8, 
/*5373*/            OPC_CheckType, MVT::i32,
/*5375*/            OPC_MoveParent,
/*5376*/            OPC_MoveParent,
/*5377*/            OPC_MoveParent,
/*5378*/            OPC_MoveParent,
/*5379*/            OPC_CheckType, MVT::i32,
/*5381*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5383*/            OPC_EmitInteger, MVT::i32, 14, 
/*5386*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5389*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5399*/          /*Scope*/ 98, /*->5498*/
/*5400*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5406*/            OPC_MoveChild, 0,
/*5408*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5411*/            OPC_MoveChild, 0,
/*5413*/            OPC_CheckSame, 0,
/*5415*/            OPC_MoveParent,
/*5416*/            OPC_MoveChild, 1,
/*5418*/            OPC_CheckInteger, 8, 
/*5420*/            OPC_CheckType, MVT::i32,
/*5422*/            OPC_MoveParent,
/*5423*/            OPC_MoveParent,
/*5424*/            OPC_MoveParent,
/*5425*/            OPC_MoveChild, 1,
/*5427*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5432*/            OPC_MoveChild, 0,
/*5434*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5437*/            OPC_MoveChild, 0,
/*5439*/            OPC_CheckSame, 0,
/*5441*/            OPC_MoveParent,
/*5442*/            OPC_MoveChild, 1,
/*5444*/            OPC_CheckInteger, 8, 
/*5446*/            OPC_CheckType, MVT::i32,
/*5448*/            OPC_MoveParent,
/*5449*/            OPC_MoveParent,
/*5450*/            OPC_MoveParent,
/*5451*/            OPC_MoveParent,
/*5452*/            OPC_MoveChild, 1,
/*5454*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5458*/            OPC_MoveChild, 0,
/*5460*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5463*/            OPC_MoveChild, 0,
/*5465*/            OPC_CheckSame, 0,
/*5467*/            OPC_MoveParent,
/*5468*/            OPC_MoveChild, 1,
/*5470*/            OPC_CheckInteger, 8, 
/*5472*/            OPC_CheckType, MVT::i32,
/*5474*/            OPC_MoveParent,
/*5475*/            OPC_MoveParent,
/*5476*/            OPC_MoveParent,
/*5477*/            OPC_MoveParent,
/*5478*/            OPC_CheckType, MVT::i32,
/*5480*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5482*/            OPC_EmitInteger, MVT::i32, 14, 
/*5485*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5488*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5498*/          0, /*End of Scope*/
/*5499*/        /*Scope*/ 50|128,1/*178*/, /*->5679*/
/*5501*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5507*/          OPC_MoveChild, 0,
/*5509*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5512*/          OPC_MoveChild, 0,
/*5514*/          OPC_CheckSame, 0,
/*5516*/          OPC_MoveParent,
/*5517*/          OPC_MoveChild, 1,
/*5519*/          OPC_CheckInteger, 8, 
/*5521*/          OPC_CheckType, MVT::i32,
/*5523*/          OPC_MoveParent,
/*5524*/          OPC_MoveParent,
/*5525*/          OPC_MoveParent,
/*5526*/          OPC_MoveChild, 1,
/*5528*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5531*/          OPC_MoveChild, 0,
/*5533*/          OPC_Scope, 71, /*->5606*/ // 2 children in Scope
/*5535*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5539*/            OPC_MoveChild, 0,
/*5541*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5544*/            OPC_MoveChild, 0,
/*5546*/            OPC_CheckSame, 0,
/*5548*/            OPC_MoveParent,
/*5549*/            OPC_MoveChild, 1,
/*5551*/            OPC_CheckInteger, 8, 
/*5553*/            OPC_CheckType, MVT::i32,
/*5555*/            OPC_MoveParent,
/*5556*/            OPC_MoveParent,
/*5557*/            OPC_MoveParent,
/*5558*/            OPC_MoveChild, 1,
/*5560*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5565*/            OPC_MoveChild, 0,
/*5567*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5570*/            OPC_MoveChild, 0,
/*5572*/            OPC_CheckSame, 0,
/*5574*/            OPC_MoveParent,
/*5575*/            OPC_MoveChild, 1,
/*5577*/            OPC_CheckInteger, 8, 
/*5579*/            OPC_CheckType, MVT::i32,
/*5581*/            OPC_MoveParent,
/*5582*/            OPC_MoveParent,
/*5583*/            OPC_MoveParent,
/*5584*/            OPC_MoveParent,
/*5585*/            OPC_MoveParent,
/*5586*/            OPC_CheckType, MVT::i32,
/*5588*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5590*/            OPC_EmitInteger, MVT::i32, 14, 
/*5593*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5596*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5606*/          /*Scope*/ 71, /*->5678*/
/*5607*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5612*/            OPC_MoveChild, 0,
/*5614*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5617*/            OPC_MoveChild, 0,
/*5619*/            OPC_CheckSame, 0,
/*5621*/            OPC_MoveParent,
/*5622*/            OPC_MoveChild, 1,
/*5624*/            OPC_CheckInteger, 8, 
/*5626*/            OPC_CheckType, MVT::i32,
/*5628*/            OPC_MoveParent,
/*5629*/            OPC_MoveParent,
/*5630*/            OPC_MoveParent,
/*5631*/            OPC_MoveChild, 1,
/*5633*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5637*/            OPC_MoveChild, 0,
/*5639*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5642*/            OPC_MoveChild, 0,
/*5644*/            OPC_CheckSame, 0,
/*5646*/            OPC_MoveParent,
/*5647*/            OPC_MoveChild, 1,
/*5649*/            OPC_CheckInteger, 8, 
/*5651*/            OPC_CheckType, MVT::i32,
/*5653*/            OPC_MoveParent,
/*5654*/            OPC_MoveParent,
/*5655*/            OPC_MoveParent,
/*5656*/            OPC_MoveParent,
/*5657*/            OPC_MoveParent,
/*5658*/            OPC_CheckType, MVT::i32,
/*5660*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5662*/            OPC_EmitInteger, MVT::i32, 14, 
/*5665*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5668*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5678*/          0, /*End of Scope*/
/*5679*/        /*Scope*/ 51|128,1/*179*/, /*->5860*/
/*5681*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5686*/          OPC_MoveChild, 0,
/*5688*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5691*/          OPC_MoveChild, 0,
/*5693*/          OPC_CheckSame, 0,
/*5695*/          OPC_MoveParent,
/*5696*/          OPC_MoveChild, 1,
/*5698*/          OPC_CheckInteger, 8, 
/*5700*/          OPC_CheckType, MVT::i32,
/*5702*/          OPC_MoveParent,
/*5703*/          OPC_MoveParent,
/*5704*/          OPC_MoveParent,
/*5705*/          OPC_MoveChild, 1,
/*5707*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5710*/          OPC_MoveChild, 0,
/*5712*/          OPC_Scope, 72, /*->5786*/ // 2 children in Scope
/*5714*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5718*/            OPC_MoveChild, 0,
/*5720*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5723*/            OPC_MoveChild, 0,
/*5725*/            OPC_CheckSame, 0,
/*5727*/            OPC_MoveParent,
/*5728*/            OPC_MoveChild, 1,
/*5730*/            OPC_CheckInteger, 8, 
/*5732*/            OPC_CheckType, MVT::i32,
/*5734*/            OPC_MoveParent,
/*5735*/            OPC_MoveParent,
/*5736*/            OPC_MoveParent,
/*5737*/            OPC_MoveChild, 1,
/*5739*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5745*/            OPC_MoveChild, 0,
/*5747*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5750*/            OPC_MoveChild, 0,
/*5752*/            OPC_CheckSame, 0,
/*5754*/            OPC_MoveParent,
/*5755*/            OPC_MoveChild, 1,
/*5757*/            OPC_CheckInteger, 8, 
/*5759*/            OPC_CheckType, MVT::i32,
/*5761*/            OPC_MoveParent,
/*5762*/            OPC_MoveParent,
/*5763*/            OPC_MoveParent,
/*5764*/            OPC_MoveParent,
/*5765*/            OPC_MoveParent,
/*5766*/            OPC_CheckType, MVT::i32,
/*5768*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5770*/            OPC_EmitInteger, MVT::i32, 14, 
/*5773*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5776*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5786*/          /*Scope*/ 72, /*->5859*/
/*5787*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5793*/            OPC_MoveChild, 0,
/*5795*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5798*/            OPC_MoveChild, 0,
/*5800*/            OPC_CheckSame, 0,
/*5802*/            OPC_MoveParent,
/*5803*/            OPC_MoveChild, 1,
/*5805*/            OPC_CheckInteger, 8, 
/*5807*/            OPC_CheckType, MVT::i32,
/*5809*/            OPC_MoveParent,
/*5810*/            OPC_MoveParent,
/*5811*/            OPC_MoveParent,
/*5812*/            OPC_MoveChild, 1,
/*5814*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5818*/            OPC_MoveChild, 0,
/*5820*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5823*/            OPC_MoveChild, 0,
/*5825*/            OPC_CheckSame, 0,
/*5827*/            OPC_MoveParent,
/*5828*/            OPC_MoveChild, 1,
/*5830*/            OPC_CheckInteger, 8, 
/*5832*/            OPC_CheckType, MVT::i32,
/*5834*/            OPC_MoveParent,
/*5835*/            OPC_MoveParent,
/*5836*/            OPC_MoveParent,
/*5837*/            OPC_MoveParent,
/*5838*/            OPC_MoveParent,
/*5839*/            OPC_CheckType, MVT::i32,
/*5841*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5843*/            OPC_EmitInteger, MVT::i32, 14, 
/*5846*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5849*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5859*/          0, /*End of Scope*/
/*5860*/        /*Scope*/ 103, /*->5964*/
/*5861*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5865*/          OPC_MoveChild, 0,
/*5867*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5870*/          OPC_MoveChild, 0,
/*5872*/          OPC_CheckSame, 0,
/*5874*/          OPC_MoveParent,
/*5875*/          OPC_MoveChild, 1,
/*5877*/          OPC_CheckInteger, 8, 
/*5879*/          OPC_CheckType, MVT::i32,
/*5881*/          OPC_MoveParent,
/*5882*/          OPC_MoveParent,
/*5883*/          OPC_MoveParent,
/*5884*/          OPC_MoveChild, 1,
/*5886*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5889*/          OPC_MoveChild, 0,
/*5891*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5897*/          OPC_MoveChild, 0,
/*5899*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5902*/          OPC_MoveChild, 0,
/*5904*/          OPC_CheckSame, 0,
/*5906*/          OPC_MoveParent,
/*5907*/          OPC_MoveChild, 1,
/*5909*/          OPC_CheckInteger, 8, 
/*5911*/          OPC_CheckType, MVT::i32,
/*5913*/          OPC_MoveParent,
/*5914*/          OPC_MoveParent,
/*5915*/          OPC_MoveParent,
/*5916*/          OPC_MoveChild, 1,
/*5918*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5923*/          OPC_MoveChild, 0,
/*5925*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5928*/          OPC_MoveChild, 0,
/*5930*/          OPC_CheckSame, 0,
/*5932*/          OPC_MoveParent,
/*5933*/          OPC_MoveChild, 1,
/*5935*/          OPC_CheckInteger, 8, 
/*5937*/          OPC_CheckType, MVT::i32,
/*5939*/          OPC_MoveParent,
/*5940*/          OPC_MoveParent,
/*5941*/          OPC_MoveParent,
/*5942*/          OPC_MoveParent,
/*5943*/          OPC_MoveParent,
/*5944*/          OPC_CheckType, MVT::i32,
/*5946*/          OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5948*/          OPC_EmitInteger, MVT::i32, 14, 
/*5951*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5954*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                  // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5964*/        0, /*End of Scope*/
/*5965*/      /*Scope*/ 125|128,10/*1405*/, /*->7372*/
/*5967*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5970*/        OPC_MoveChild, 0,
/*5972*/        OPC_Scope, 81|128,5/*721*/, /*->6696*/ // 4 children in Scope
/*5975*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5978*/          OPC_MoveChild, 0,
/*5980*/          OPC_Scope, 118, /*->6100*/ // 6 children in Scope
/*5982*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5986*/            OPC_MoveChild, 0,
/*5988*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5991*/            OPC_RecordChild0, // #0 = $Rm
/*5992*/            OPC_MoveChild, 1,
/*5994*/            OPC_CheckInteger, 8, 
/*5996*/            OPC_CheckType, MVT::i32,
/*5998*/            OPC_MoveParent,
/*5999*/            OPC_MoveParent,
/*6000*/            OPC_MoveParent,
/*6001*/            OPC_MoveChild, 1,
/*6003*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6008*/            OPC_MoveChild, 0,
/*6010*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6013*/            OPC_MoveChild, 0,
/*6015*/            OPC_CheckSame, 0,
/*6017*/            OPC_MoveParent,
/*6018*/            OPC_MoveChild, 1,
/*6020*/            OPC_CheckInteger, 8, 
/*6022*/            OPC_CheckType, MVT::i32,
/*6024*/            OPC_MoveParent,
/*6025*/            OPC_MoveParent,
/*6026*/            OPC_MoveParent,
/*6027*/            OPC_MoveParent,
/*6028*/            OPC_MoveChild, 1,
/*6030*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6036*/            OPC_MoveChild, 0,
/*6038*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6041*/            OPC_MoveChild, 0,
/*6043*/            OPC_CheckSame, 0,
/*6045*/            OPC_MoveParent,
/*6046*/            OPC_MoveChild, 1,
/*6048*/            OPC_CheckInteger, 8, 
/*6050*/            OPC_CheckType, MVT::i32,
/*6052*/            OPC_MoveParent,
/*6053*/            OPC_MoveParent,
/*6054*/            OPC_MoveParent,
/*6055*/            OPC_MoveParent,
/*6056*/            OPC_MoveChild, 1,
/*6058*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6061*/            OPC_MoveChild, 0,
/*6063*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6066*/            OPC_MoveChild, 0,
/*6068*/            OPC_CheckSame, 0,
/*6070*/            OPC_MoveParent,
/*6071*/            OPC_MoveChild, 1,
/*6073*/            OPC_CheckInteger, 8, 
/*6075*/            OPC_CheckType, MVT::i32,
/*6077*/            OPC_MoveParent,
/*6078*/            OPC_MoveParent,
/*6079*/            OPC_MoveParent,
/*6080*/            OPC_CheckType, MVT::i32,
/*6082*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6084*/            OPC_EmitInteger, MVT::i32, 14, 
/*6087*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6090*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6100*/          /*Scope*/ 118, /*->6219*/
/*6101*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6106*/            OPC_MoveChild, 0,
/*6108*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6111*/            OPC_RecordChild0, // #0 = $Rm
/*6112*/            OPC_MoveChild, 1,
/*6114*/            OPC_CheckInteger, 8, 
/*6116*/            OPC_CheckType, MVT::i32,
/*6118*/            OPC_MoveParent,
/*6119*/            OPC_MoveParent,
/*6120*/            OPC_MoveParent,
/*6121*/            OPC_MoveChild, 1,
/*6123*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6127*/            OPC_MoveChild, 0,
/*6129*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6132*/            OPC_MoveChild, 0,
/*6134*/            OPC_CheckSame, 0,
/*6136*/            OPC_MoveParent,
/*6137*/            OPC_MoveChild, 1,
/*6139*/            OPC_CheckInteger, 8, 
/*6141*/            OPC_CheckType, MVT::i32,
/*6143*/            OPC_MoveParent,
/*6144*/            OPC_MoveParent,
/*6145*/            OPC_MoveParent,
/*6146*/            OPC_MoveParent,
/*6147*/            OPC_MoveChild, 1,
/*6149*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6155*/            OPC_MoveChild, 0,
/*6157*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6160*/            OPC_MoveChild, 0,
/*6162*/            OPC_CheckSame, 0,
/*6164*/            OPC_MoveParent,
/*6165*/            OPC_MoveChild, 1,
/*6167*/            OPC_CheckInteger, 8, 
/*6169*/            OPC_CheckType, MVT::i32,
/*6171*/            OPC_MoveParent,
/*6172*/            OPC_MoveParent,
/*6173*/            OPC_MoveParent,
/*6174*/            OPC_MoveParent,
/*6175*/            OPC_MoveChild, 1,
/*6177*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6180*/            OPC_MoveChild, 0,
/*6182*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6185*/            OPC_MoveChild, 0,
/*6187*/            OPC_CheckSame, 0,
/*6189*/            OPC_MoveParent,
/*6190*/            OPC_MoveChild, 1,
/*6192*/            OPC_CheckInteger, 8, 
/*6194*/            OPC_CheckType, MVT::i32,
/*6196*/            OPC_MoveParent,
/*6197*/            OPC_MoveParent,
/*6198*/            OPC_MoveParent,
/*6199*/            OPC_CheckType, MVT::i32,
/*6201*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6203*/            OPC_EmitInteger, MVT::i32, 14, 
/*6206*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6209*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6219*/          /*Scope*/ 118, /*->6338*/
/*6220*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6224*/            OPC_MoveChild, 0,
/*6226*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6229*/            OPC_RecordChild0, // #0 = $Rm
/*6230*/            OPC_MoveChild, 1,
/*6232*/            OPC_CheckInteger, 8, 
/*6234*/            OPC_CheckType, MVT::i32,
/*6236*/            OPC_MoveParent,
/*6237*/            OPC_MoveParent,
/*6238*/            OPC_MoveParent,
/*6239*/            OPC_MoveChild, 1,
/*6241*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6247*/            OPC_MoveChild, 0,
/*6249*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6252*/            OPC_MoveChild, 0,
/*6254*/            OPC_CheckSame, 0,
/*6256*/            OPC_MoveParent,
/*6257*/            OPC_MoveChild, 1,
/*6259*/            OPC_CheckInteger, 8, 
/*6261*/            OPC_CheckType, MVT::i32,
/*6263*/            OPC_MoveParent,
/*6264*/            OPC_MoveParent,
/*6265*/            OPC_MoveParent,
/*6266*/            OPC_MoveParent,
/*6267*/            OPC_MoveChild, 1,
/*6269*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6274*/            OPC_MoveChild, 0,
/*6276*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6279*/            OPC_MoveChild, 0,
/*6281*/            OPC_CheckSame, 0,
/*6283*/            OPC_MoveParent,
/*6284*/            OPC_MoveChild, 1,
/*6286*/            OPC_CheckInteger, 8, 
/*6288*/            OPC_CheckType, MVT::i32,
/*6290*/            OPC_MoveParent,
/*6291*/            OPC_MoveParent,
/*6292*/            OPC_MoveParent,
/*6293*/            OPC_MoveParent,
/*6294*/            OPC_MoveChild, 1,
/*6296*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6299*/            OPC_MoveChild, 0,
/*6301*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6304*/            OPC_MoveChild, 0,
/*6306*/            OPC_CheckSame, 0,
/*6308*/            OPC_MoveParent,
/*6309*/            OPC_MoveChild, 1,
/*6311*/            OPC_CheckInteger, 8, 
/*6313*/            OPC_CheckType, MVT::i32,
/*6315*/            OPC_MoveParent,
/*6316*/            OPC_MoveParent,
/*6317*/            OPC_MoveParent,
/*6318*/            OPC_CheckType, MVT::i32,
/*6320*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6322*/            OPC_EmitInteger, MVT::i32, 14, 
/*6325*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6328*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6338*/          /*Scope*/ 118, /*->6457*/
/*6339*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6345*/            OPC_MoveChild, 0,
/*6347*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6350*/            OPC_RecordChild0, // #0 = $Rm
/*6351*/            OPC_MoveChild, 1,
/*6353*/            OPC_CheckInteger, 8, 
/*6355*/            OPC_CheckType, MVT::i32,
/*6357*/            OPC_MoveParent,
/*6358*/            OPC_MoveParent,
/*6359*/            OPC_MoveParent,
/*6360*/            OPC_MoveChild, 1,
/*6362*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6366*/            OPC_MoveChild, 0,
/*6368*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6371*/            OPC_MoveChild, 0,
/*6373*/            OPC_CheckSame, 0,
/*6375*/            OPC_MoveParent,
/*6376*/            OPC_MoveChild, 1,
/*6378*/            OPC_CheckInteger, 8, 
/*6380*/            OPC_CheckType, MVT::i32,
/*6382*/            OPC_MoveParent,
/*6383*/            OPC_MoveParent,
/*6384*/            OPC_MoveParent,
/*6385*/            OPC_MoveParent,
/*6386*/            OPC_MoveChild, 1,
/*6388*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6393*/            OPC_MoveChild, 0,
/*6395*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6398*/            OPC_MoveChild, 0,
/*6400*/            OPC_CheckSame, 0,
/*6402*/            OPC_MoveParent,
/*6403*/            OPC_MoveChild, 1,
/*6405*/            OPC_CheckInteger, 8, 
/*6407*/            OPC_CheckType, MVT::i32,
/*6409*/            OPC_MoveParent,
/*6410*/            OPC_MoveParent,
/*6411*/            OPC_MoveParent,
/*6412*/            OPC_MoveParent,
/*6413*/            OPC_MoveChild, 1,
/*6415*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6418*/            OPC_MoveChild, 0,
/*6420*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6423*/            OPC_MoveChild, 0,
/*6425*/            OPC_CheckSame, 0,
/*6427*/            OPC_MoveParent,
/*6428*/            OPC_MoveChild, 1,
/*6430*/            OPC_CheckInteger, 8, 
/*6432*/            OPC_CheckType, MVT::i32,
/*6434*/            OPC_MoveParent,
/*6435*/            OPC_MoveParent,
/*6436*/            OPC_MoveParent,
/*6437*/            OPC_CheckType, MVT::i32,
/*6439*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6441*/            OPC_EmitInteger, MVT::i32, 14, 
/*6444*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6447*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6457*/          /*Scope*/ 118, /*->6576*/
/*6458*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6463*/            OPC_MoveChild, 0,
/*6465*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6468*/            OPC_RecordChild0, // #0 = $Rm
/*6469*/            OPC_MoveChild, 1,
/*6471*/            OPC_CheckInteger, 8, 
/*6473*/            OPC_CheckType, MVT::i32,
/*6475*/            OPC_MoveParent,
/*6476*/            OPC_MoveParent,
/*6477*/            OPC_MoveParent,
/*6478*/            OPC_MoveChild, 1,
/*6480*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6486*/            OPC_MoveChild, 0,
/*6488*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6491*/            OPC_MoveChild, 0,
/*6493*/            OPC_CheckSame, 0,
/*6495*/            OPC_MoveParent,
/*6496*/            OPC_MoveChild, 1,
/*6498*/            OPC_CheckInteger, 8, 
/*6500*/            OPC_CheckType, MVT::i32,
/*6502*/            OPC_MoveParent,
/*6503*/            OPC_MoveParent,
/*6504*/            OPC_MoveParent,
/*6505*/            OPC_MoveParent,
/*6506*/            OPC_MoveChild, 1,
/*6508*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6512*/            OPC_MoveChild, 0,
/*6514*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6517*/            OPC_MoveChild, 0,
/*6519*/            OPC_CheckSame, 0,
/*6521*/            OPC_MoveParent,
/*6522*/            OPC_MoveChild, 1,
/*6524*/            OPC_CheckInteger, 8, 
/*6526*/            OPC_CheckType, MVT::i32,
/*6528*/            OPC_MoveParent,
/*6529*/            OPC_MoveParent,
/*6530*/            OPC_MoveParent,
/*6531*/            OPC_MoveParent,
/*6532*/            OPC_MoveChild, 1,
/*6534*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6537*/            OPC_MoveChild, 0,
/*6539*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6542*/            OPC_MoveChild, 0,
/*6544*/            OPC_CheckSame, 0,
/*6546*/            OPC_MoveParent,
/*6547*/            OPC_MoveChild, 1,
/*6549*/            OPC_CheckInteger, 8, 
/*6551*/            OPC_CheckType, MVT::i32,
/*6553*/            OPC_MoveParent,
/*6554*/            OPC_MoveParent,
/*6555*/            OPC_MoveParent,
/*6556*/            OPC_CheckType, MVT::i32,
/*6558*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6560*/            OPC_EmitInteger, MVT::i32, 14, 
/*6563*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6566*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6576*/          /*Scope*/ 118, /*->6695*/
/*6577*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6583*/            OPC_MoveChild, 0,
/*6585*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6588*/            OPC_RecordChild0, // #0 = $Rm
/*6589*/            OPC_MoveChild, 1,
/*6591*/            OPC_CheckInteger, 8, 
/*6593*/            OPC_CheckType, MVT::i32,
/*6595*/            OPC_MoveParent,
/*6596*/            OPC_MoveParent,
/*6597*/            OPC_MoveParent,
/*6598*/            OPC_MoveChild, 1,
/*6600*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6605*/            OPC_MoveChild, 0,
/*6607*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6610*/            OPC_MoveChild, 0,
/*6612*/            OPC_CheckSame, 0,
/*6614*/            OPC_MoveParent,
/*6615*/            OPC_MoveChild, 1,
/*6617*/            OPC_CheckInteger, 8, 
/*6619*/            OPC_CheckType, MVT::i32,
/*6621*/            OPC_MoveParent,
/*6622*/            OPC_MoveParent,
/*6623*/            OPC_MoveParent,
/*6624*/            OPC_MoveParent,
/*6625*/            OPC_MoveChild, 1,
/*6627*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6631*/            OPC_MoveChild, 0,
/*6633*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6636*/            OPC_MoveChild, 0,
/*6638*/            OPC_CheckSame, 0,
/*6640*/            OPC_MoveParent,
/*6641*/            OPC_MoveChild, 1,
/*6643*/            OPC_CheckInteger, 8, 
/*6645*/            OPC_CheckType, MVT::i32,
/*6647*/            OPC_MoveParent,
/*6648*/            OPC_MoveParent,
/*6649*/            OPC_MoveParent,
/*6650*/            OPC_MoveParent,
/*6651*/            OPC_MoveChild, 1,
/*6653*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6656*/            OPC_MoveChild, 0,
/*6658*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6661*/            OPC_MoveChild, 0,
/*6663*/            OPC_CheckSame, 0,
/*6665*/            OPC_MoveParent,
/*6666*/            OPC_MoveChild, 1,
/*6668*/            OPC_CheckInteger, 8, 
/*6670*/            OPC_CheckType, MVT::i32,
/*6672*/            OPC_MoveParent,
/*6673*/            OPC_MoveParent,
/*6674*/            OPC_MoveParent,
/*6675*/            OPC_CheckType, MVT::i32,
/*6677*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6679*/            OPC_EmitInteger, MVT::i32, 14, 
/*6682*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6685*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6695*/          0, /*End of Scope*/
/*6696*/        /*Scope*/ 94|128,1/*222*/, /*->6920*/
/*6698*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6704*/          OPC_MoveChild, 0,
/*6706*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6709*/          OPC_RecordChild0, // #0 = $Rm
/*6710*/          OPC_MoveChild, 1,
/*6712*/          OPC_CheckInteger, 8, 
/*6714*/          OPC_CheckType, MVT::i32,
/*6716*/          OPC_MoveParent,
/*6717*/          OPC_MoveParent,
/*6718*/          OPC_MoveParent,
/*6719*/          OPC_MoveChild, 1,
/*6721*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*6724*/          OPC_MoveChild, 0,
/*6726*/          OPC_Scope, 95, /*->6823*/ // 2 children in Scope
/*6728*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6732*/            OPC_MoveChild, 0,
/*6734*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6737*/            OPC_MoveChild, 0,
/*6739*/            OPC_CheckSame, 0,
/*6741*/            OPC_MoveParent,
/*6742*/            OPC_MoveChild, 1,
/*6744*/            OPC_CheckInteger, 8, 
/*6746*/            OPC_CheckType, MVT::i32,
/*6748*/            OPC_MoveParent,
/*6749*/            OPC_MoveParent,
/*6750*/            OPC_MoveParent,
/*6751*/            OPC_MoveChild, 1,
/*6753*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6758*/            OPC_MoveChild, 0,
/*6760*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6763*/            OPC_MoveChild, 0,
/*6765*/            OPC_CheckSame, 0,
/*6767*/            OPC_MoveParent,
/*6768*/            OPC_MoveChild, 1,
/*6770*/            OPC_CheckInteger, 8, 
/*6772*/            OPC_CheckType, MVT::i32,
/*6774*/            OPC_MoveParent,
/*6775*/            OPC_MoveParent,
/*6776*/            OPC_MoveParent,
/*6777*/            OPC_MoveParent,
/*6778*/            OPC_MoveParent,
/*6779*/            OPC_MoveChild, 1,
/*6781*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6784*/            OPC_MoveChild, 0,
/*6786*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6789*/            OPC_MoveChild, 0,
/*6791*/            OPC_CheckSame, 0,
/*6793*/            OPC_MoveParent,
/*6794*/            OPC_MoveChild, 1,
/*6796*/            OPC_CheckInteger, 8, 
/*6798*/            OPC_CheckType, MVT::i32,
/*6800*/            OPC_MoveParent,
/*6801*/            OPC_MoveParent,
/*6802*/            OPC_MoveParent,
/*6803*/            OPC_CheckType, MVT::i32,
/*6805*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6807*/            OPC_EmitInteger, MVT::i32, 14, 
/*6810*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6813*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6823*/          /*Scope*/ 95, /*->6919*/
/*6824*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6829*/            OPC_MoveChild, 0,
/*6831*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6834*/            OPC_MoveChild, 0,
/*6836*/            OPC_CheckSame, 0,
/*6838*/            OPC_MoveParent,
/*6839*/            OPC_MoveChild, 1,
/*6841*/            OPC_CheckInteger, 8, 
/*6843*/            OPC_CheckType, MVT::i32,
/*6845*/            OPC_MoveParent,
/*6846*/            OPC_MoveParent,
/*6847*/            OPC_MoveParent,
/*6848*/            OPC_MoveChild, 1,
/*6850*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6854*/            OPC_MoveChild, 0,
/*6856*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6859*/            OPC_MoveChild, 0,
/*6861*/            OPC_CheckSame, 0,
/*6863*/            OPC_MoveParent,
/*6864*/            OPC_MoveChild, 1,
/*6866*/            OPC_CheckInteger, 8, 
/*6868*/            OPC_CheckType, MVT::i32,
/*6870*/            OPC_MoveParent,
/*6871*/            OPC_MoveParent,
/*6872*/            OPC_MoveParent,
/*6873*/            OPC_MoveParent,
/*6874*/            OPC_MoveParent,
/*6875*/            OPC_MoveChild, 1,
/*6877*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6880*/            OPC_MoveChild, 0,
/*6882*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6885*/            OPC_MoveChild, 0,
/*6887*/            OPC_CheckSame, 0,
/*6889*/            OPC_MoveParent,
/*6890*/            OPC_MoveChild, 1,
/*6892*/            OPC_CheckInteger, 8, 
/*6894*/            OPC_CheckType, MVT::i32,
/*6896*/            OPC_MoveParent,
/*6897*/            OPC_MoveParent,
/*6898*/            OPC_MoveParent,
/*6899*/            OPC_CheckType, MVT::i32,
/*6901*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6903*/            OPC_EmitInteger, MVT::i32, 14, 
/*6906*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6909*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6919*/          0, /*End of Scope*/
/*6920*/        /*Scope*/ 95|128,1/*223*/, /*->7145*/
/*6922*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6927*/          OPC_MoveChild, 0,
/*6929*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6932*/          OPC_RecordChild0, // #0 = $Rm
/*6933*/          OPC_MoveChild, 1,
/*6935*/          OPC_CheckInteger, 8, 
/*6937*/          OPC_CheckType, MVT::i32,
/*6939*/          OPC_MoveParent,
/*6940*/          OPC_MoveParent,
/*6941*/          OPC_MoveParent,
/*6942*/          OPC_MoveChild, 1,
/*6944*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*6947*/          OPC_MoveChild, 0,
/*6949*/          OPC_Scope, 96, /*->7047*/ // 2 children in Scope
/*6951*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6955*/            OPC_MoveChild, 0,
/*6957*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6960*/            OPC_MoveChild, 0,
/*6962*/            OPC_CheckSame, 0,
/*6964*/            OPC_MoveParent,
/*6965*/            OPC_MoveChild, 1,
/*6967*/            OPC_CheckInteger, 8, 
/*6969*/            OPC_CheckType, MVT::i32,
/*6971*/            OPC_MoveParent,
/*6972*/            OPC_MoveParent,
/*6973*/            OPC_MoveParent,
/*6974*/            OPC_MoveChild, 1,
/*6976*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6982*/            OPC_MoveChild, 0,
/*6984*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6987*/            OPC_MoveChild, 0,
/*6989*/            OPC_CheckSame, 0,
/*6991*/            OPC_MoveParent,
/*6992*/            OPC_MoveChild, 1,
/*6994*/            OPC_CheckInteger, 8, 
/*6996*/            OPC_CheckType, MVT::i32,
/*6998*/            OPC_MoveParent,
/*6999*/            OPC_MoveParent,
/*7000*/            OPC_MoveParent,
/*7001*/            OPC_MoveParent,
/*7002*/            OPC_MoveParent,
/*7003*/            OPC_MoveChild, 1,
/*7005*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*7008*/            OPC_MoveChild, 0,
/*7010*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7013*/            OPC_MoveChild, 0,
/*7015*/            OPC_CheckSame, 0,
/*7017*/            OPC_MoveParent,
/*7018*/            OPC_MoveChild, 1,
/*7020*/            OPC_CheckInteger, 8, 
/*7022*/            OPC_CheckType, MVT::i32,
/*7024*/            OPC_MoveParent,
/*7025*/            OPC_MoveParent,
/*7026*/            OPC_MoveParent,
/*7027*/            OPC_CheckType, MVT::i32,
/*7029*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*7031*/            OPC_EmitInteger, MVT::i32, 14, 
/*7034*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7037*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*7047*/          /*Scope*/ 96, /*->7144*/
/*7048*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*7054*/            OPC_MoveChild, 0,
/*7056*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7059*/            OPC_MoveChild, 0,
/*7061*/            OPC_CheckSame, 0,
/*7063*/            OPC_MoveParent,
/*7064*/            OPC_MoveChild, 1,
/*7066*/            OPC_CheckInteger, 8, 
/*7068*/            OPC_CheckType, MVT::i32,
/*7070*/            OPC_MoveParent,
/*7071*/            OPC_MoveParent,
/*7072*/            OPC_MoveParent,
/*7073*/            OPC_MoveChild, 1,
/*7075*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*7079*/            OPC_MoveChild, 0,
/*7081*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7084*/            OPC_MoveChild, 0,
/*7086*/            OPC_CheckSame, 0,
/*7088*/            OPC_MoveParent,
/*7089*/            OPC_MoveChild, 1,
/*7091*/            OPC_CheckInteger, 8, 
/*7093*/            OPC_CheckType, MVT::i32,
/*7095*/            OPC_MoveParent,
/*7096*/            OPC_MoveParent,
/*7097*/            OPC_MoveParent,
/*7098*/            OPC_MoveParent,
/*7099*/            OPC_MoveParent,
/*7100*/            OPC_MoveChild, 1,
/*7102*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*7105*/            OPC_MoveChild, 0,
/*7107*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7110*/            OPC_MoveChild, 0,
/*7112*/            OPC_CheckSame, 0,
/*7114*/            OPC_MoveParent,
/*7115*/            OPC_MoveChild, 1,
/*7117*/            OPC_CheckInteger, 8, 
/*7119*/            OPC_CheckType, MVT::i32,
/*7121*/            OPC_MoveParent,
/*7122*/            OPC_MoveParent,
/*7123*/            OPC_MoveParent,
/*7124*/            OPC_CheckType, MVT::i32,
/*7126*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*7128*/            OPC_EmitInteger, MVT::i32, 14, 
/*7131*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7134*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*7144*/          0, /*End of Scope*/
/*7145*/        /*Scope*/ 96|128,1/*224*/, /*->7371*/
/*7147*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*7151*/          OPC_MoveChild, 0,
/*7153*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7156*/          OPC_RecordChild0, // #0 = $Rm
/*7157*/          OPC_MoveChild, 1,
/*7159*/          OPC_CheckInteger, 8, 
/*7161*/          OPC_CheckType, MVT::i32,
/*7163*/          OPC_MoveParent,
/*7164*/          OPC_MoveParent,
/*7165*/          OPC_MoveParent,
/*7166*/          OPC_MoveChild, 1,
/*7168*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*7171*/          OPC_MoveChild, 0,
/*7173*/          OPC_Scope, 97, /*->7272*/ // 2 children in Scope
/*7175*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*7180*/            OPC_MoveChild, 0,
/*7182*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7185*/            OPC_MoveChild, 0,
/*7187*/            OPC_CheckSame, 0,
/*7189*/            OPC_MoveParent,
/*7190*/            OPC_MoveChild, 1,
/*7192*/            OPC_CheckInteger, 8, 
/*7194*/            OPC_CheckType, MVT::i32,
/*7196*/            OPC_MoveParent,
/*7197*/            OPC_MoveParent,
/*7198*/            OPC_MoveParent,
/*7199*/            OPC_MoveChild, 1,
/*7201*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*7207*/            OPC_MoveChild, 0,
/*7209*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7212*/            OPC_MoveChild, 0,
/*7214*/            OPC_CheckSame, 0,
/*7216*/            OPC_MoveParent,
/*7217*/            OPC_MoveChild, 1,
/*7219*/            OPC_CheckInteger, 8, 
/*7221*/            OPC_CheckType, MVT::i32,
/*7223*/            OPC_MoveParent,
/*7224*/            OPC_MoveParent,
/*7225*/            OPC_MoveParent,
/*7226*/            OPC_MoveParent,
/*7227*/            OPC_MoveParent,
/*7228*/            OPC_MoveChild, 1,
/*7230*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*7233*/            OPC_MoveChild, 0,
/*7235*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7238*/            OPC_MoveChild, 0,
/*7240*/            OPC_CheckSame, 0,
/*7242*/            OPC_MoveParent,
/*7243*/            OPC_MoveChild, 1,
/*7245*/            OPC_CheckInteger, 8, 
/*7247*/            OPC_CheckType, MVT::i32,
/*7249*/            OPC_MoveParent,
/*7250*/            OPC_MoveParent,
/*7251*/            OPC_MoveParent,
/*7252*/            OPC_CheckType, MVT::i32,
/*7254*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*7256*/            OPC_EmitInteger, MVT::i32, 14, 
/*7259*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7262*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*7272*/          /*Scope*/ 97, /*->7370*/
/*7273*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*7279*/            OPC_MoveChild, 0,
/*7281*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7284*/            OPC_MoveChild, 0,
/*7286*/            OPC_CheckSame, 0,
/*7288*/            OPC_MoveParent,
/*7289*/            OPC_MoveChild, 1,
/*7291*/            OPC_CheckInteger, 8, 
/*7293*/            OPC_CheckType, MVT::i32,
/*7295*/            OPC_MoveParent,
/*7296*/            OPC_MoveParent,
/*7297*/            OPC_MoveParent,
/*7298*/            OPC_MoveChild, 1,
/*7300*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*7305*/            OPC_MoveChild, 0,
/*7307*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7310*/            OPC_MoveChild, 0,
/*7312*/            OPC_CheckSame, 0,
/*7314*/            OPC_MoveParent,
/*7315*/            OPC_MoveChild, 1,
/*7317*/            OPC_CheckInteger, 8, 
/*7319*/            OPC_CheckType, MVT::i32,
/*7321*/            OPC_MoveParent,
/*7322*/            OPC_MoveParent,
/*7323*/            OPC_MoveParent,
/*7324*/            OPC_MoveParent,
/*7325*/            OPC_MoveParent,
/*7326*/            OPC_MoveChild, 1,
/*7328*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*7331*/            OPC_MoveChild, 0,
/*7333*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7336*/            OPC_MoveChild, 0,
/*7338*/            OPC_CheckSame, 0,
/*7340*/            OPC_MoveParent,
/*7341*/            OPC_MoveChild, 1,
/*7343*/            OPC_CheckInteger, 8, 
/*7345*/            OPC_CheckType, MVT::i32,
/*7347*/            OPC_MoveParent,
/*7348*/            OPC_MoveParent,
/*7349*/            OPC_MoveParent,
/*7350*/            OPC_CheckType, MVT::i32,
/*7352*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*7354*/            OPC_EmitInteger, MVT::i32, 14, 
/*7357*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7360*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*7370*/          0, /*End of Scope*/
/*7371*/        0, /*End of Scope*/
/*7372*/      /*Scope*/ 60, /*->7433*/
/*7373*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7377*/        OPC_RecordChild0, // #0 = $Rn
/*7378*/        OPC_MoveParent,
/*7379*/        OPC_MoveChild, 1,
/*7381*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7387*/        OPC_MoveChild, 0,
/*7389*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7392*/        OPC_RecordChild0, // #1 = $Rm
/*7393*/        OPC_RecordChild1, // #2 = $sh
/*7394*/        OPC_MoveChild, 1,
/*7396*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7399*/        OPC_CheckPredicate, 0, // Predicate_lsl_amt
/*7401*/        OPC_CheckType, MVT::i32,
/*7403*/        OPC_MoveParent,
/*7404*/        OPC_MoveParent,
/*7405*/        OPC_MoveParent,
/*7406*/        OPC_CheckType, MVT::i32,
/*7408*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7410*/        OPC_EmitConvertToTarget, 2,
/*7412*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*7415*/        OPC_EmitInteger, MVT::i32, 14, 
/*7418*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7421*/        OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 GPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_lsl_amt>><<X:lsl_shift_imm>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32):$sh))
/*7433*/      /*Scope*/ 106, /*->7540*/
/*7434*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7440*/        OPC_RecordChild0, // #0 = $Rn
/*7441*/        OPC_MoveParent,
/*7442*/        OPC_MoveChild, 1,
/*7444*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7448*/        OPC_MoveChild, 0,
/*7450*/        OPC_SwitchOpcode /*2 cases */, 41,  TARGET_VAL(ISD::SRA),// ->7495
/*7454*/          OPC_RecordChild0, // #1 = $Rm
/*7455*/          OPC_RecordChild1, // #2 = $sh
/*7456*/          OPC_MoveChild, 1,
/*7458*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7461*/          OPC_CheckPredicate, 1, // Predicate_asr_amt
/*7463*/          OPC_CheckType, MVT::i32,
/*7465*/          OPC_MoveParent,
/*7466*/          OPC_MoveParent,
/*7467*/          OPC_MoveParent,
/*7468*/          OPC_CheckType, MVT::i32,
/*7470*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7472*/          OPC_EmitConvertToTarget, 2,
/*7474*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7477*/          OPC_EmitInteger, MVT::i32, 14, 
/*7480*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7483*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (or:i32 (and:i32 GPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_asr_amt>><<X:asr_shift_imm>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPR:i32:$Rn, GPR:i32:$Rm, (asr_shift_imm:i32 (imm:i32):$sh))
                /*SwitchOpcode*/ 41,  TARGET_VAL(ISD::SRL),// ->7539
/*7498*/          OPC_RecordChild0, // #1 = $src2
/*7499*/          OPC_RecordChild1, // #2 = $sh
/*7500*/          OPC_MoveChild, 1,
/*7502*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7505*/          OPC_CheckPredicate, 2, // Predicate_imm1_15
/*7507*/          OPC_CheckType, MVT::i32,
/*7509*/          OPC_MoveParent,
/*7510*/          OPC_MoveParent,
/*7511*/          OPC_MoveParent,
/*7512*/          OPC_CheckType, MVT::i32,
/*7514*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7516*/          OPC_EmitConvertToTarget, 2,
/*7518*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7521*/          OPC_EmitInteger, MVT::i32, 14, 
/*7524*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7527*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm1_15>>:$sh))
                0, // EndSwitchOpcode
/*7540*/      /*Scope*/ 60, /*->7601*/
/*7541*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7545*/        OPC_RecordChild0, // #0 = $Rn
/*7546*/        OPC_MoveParent,
/*7547*/        OPC_MoveChild, 1,
/*7549*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7555*/        OPC_MoveChild, 0,
/*7557*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7560*/        OPC_RecordChild0, // #1 = $Rm
/*7561*/        OPC_RecordChild1, // #2 = $sh
/*7562*/        OPC_MoveChild, 1,
/*7564*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7567*/        OPC_CheckPredicate, 0, // Predicate_lsl_amt
/*7569*/        OPC_CheckType, MVT::i32,
/*7571*/        OPC_MoveParent,
/*7572*/        OPC_MoveParent,
/*7573*/        OPC_MoveParent,
/*7574*/        OPC_CheckType, MVT::i32,
/*7576*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7578*/        OPC_EmitConvertToTarget, 2,
/*7580*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*7583*/        OPC_EmitInteger, MVT::i32, 14, 
/*7586*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7589*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_lsl_amt>><<X:lsl_shift_imm>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32):$sh))
/*7601*/      /*Scope*/ 36|128,1/*164*/, /*->7767*/
/*7603*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7609*/        OPC_Scope, 100, /*->7711*/ // 2 children in Scope
/*7611*/          OPC_RecordChild0, // #0 = $Rn
/*7612*/          OPC_MoveParent,
/*7613*/          OPC_MoveChild, 1,
/*7615*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7619*/          OPC_MoveChild, 0,
/*7621*/          OPC_SwitchOpcode /*2 cases */, 41,  TARGET_VAL(ISD::SRA),// ->7666
/*7625*/            OPC_RecordChild0, // #1 = $Rm
/*7626*/            OPC_RecordChild1, // #2 = $sh
/*7627*/            OPC_MoveChild, 1,
/*7629*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7632*/            OPC_CheckPredicate, 1, // Predicate_asr_amt
/*7634*/            OPC_CheckType, MVT::i32,
/*7636*/            OPC_MoveParent,
/*7637*/            OPC_MoveParent,
/*7638*/            OPC_MoveParent,
/*7639*/            OPC_CheckType, MVT::i32,
/*7641*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7643*/            OPC_EmitConvertToTarget, 2,
/*7645*/            OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7648*/            OPC_EmitInteger, MVT::i32, 14, 
/*7651*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7654*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_asr_amt>><<X:asr_shift_imm>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (asr_shift_imm:i32 (imm:i32):$sh))
                  /*SwitchOpcode*/ 41,  TARGET_VAL(ISD::SRL),// ->7710
/*7669*/            OPC_RecordChild0, // #1 = $src2
/*7670*/            OPC_RecordChild1, // #2 = $sh
/*7671*/            OPC_MoveChild, 1,
/*7673*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7676*/            OPC_CheckPredicate, 2, // Predicate_imm1_15
/*7678*/            OPC_CheckType, MVT::i32,
/*7680*/            OPC_MoveParent,
/*7681*/            OPC_MoveParent,
/*7682*/            OPC_MoveParent,
/*7683*/            OPC_CheckType, MVT::i32,
/*7685*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7687*/            OPC_EmitConvertToTarget, 2,
/*7689*/            OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7692*/            OPC_EmitInteger, MVT::i32, 14, 
/*7695*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7698*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm1_15>>:$sh))
                  0, // EndSwitchOpcode
/*7711*/        /*Scope*/ 54, /*->7766*/
/*7712*/          OPC_MoveChild, 0,
/*7714*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7717*/          OPC_RecordChild0, // #0 = $Rm
/*7718*/          OPC_RecordChild1, // #1 = $sh
/*7719*/          OPC_MoveChild, 1,
/*7721*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7724*/          OPC_CheckPredicate, 0, // Predicate_lsl_amt
/*7726*/          OPC_CheckType, MVT::i32,
/*7728*/          OPC_MoveParent,
/*7729*/          OPC_MoveParent,
/*7730*/          OPC_MoveParent,
/*7731*/          OPC_MoveChild, 1,
/*7733*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7737*/          OPC_RecordChild0, // #2 = $Rn
/*7738*/          OPC_MoveParent,
/*7739*/          OPC_CheckType, MVT::i32,
/*7741*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7743*/          OPC_EmitConvertToTarget, 1,
/*7745*/          OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*7748*/          OPC_EmitInteger, MVT::i32, 14, 
/*7751*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7754*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_lsl_amt>><<X:lsl_shift_imm>>:$sh), 4294901760:i32), (and:i32 GPR:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32):$sh))
/*7766*/        0, /*End of Scope*/
/*7767*/      /*Scope*/ 60, /*->7828*/
/*7768*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7772*/        OPC_MoveChild, 0,
/*7774*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7777*/        OPC_RecordChild0, // #0 = $Rm
/*7778*/        OPC_RecordChild1, // #1 = $sh
/*7779*/        OPC_MoveChild, 1,
/*7781*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7784*/        OPC_CheckPredicate, 1, // Predicate_asr_amt
/*7786*/        OPC_CheckType, MVT::i32,
/*7788*/        OPC_MoveParent,
/*7789*/        OPC_MoveParent,
/*7790*/        OPC_MoveParent,
/*7791*/        OPC_MoveChild, 1,
/*7793*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7799*/        OPC_RecordChild0, // #2 = $Rn
/*7800*/        OPC_MoveParent,
/*7801*/        OPC_CheckType, MVT::i32,
/*7803*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7805*/        OPC_EmitConvertToTarget, 1,
/*7807*/        OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7810*/        OPC_EmitInteger, MVT::i32, 14, 
/*7813*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7816*/        OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (or:i32 (and:i32 (sra:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_asr_amt>><<X:asr_shift_imm>>:$sh), 65535:i32), (and:i32 GPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                // Dst: (PKHTB:i32 GPR:i32:$Rn, GPR:i32:$Rm, (asr_shift_imm:i32 (imm:i32):$sh))
/*7828*/      /*Scope*/ 60, /*->7889*/
/*7829*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7835*/        OPC_MoveChild, 0,
/*7837*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7840*/        OPC_RecordChild0, // #0 = $Rm
/*7841*/        OPC_RecordChild1, // #1 = $sh
/*7842*/        OPC_MoveChild, 1,
/*7844*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7847*/        OPC_CheckPredicate, 0, // Predicate_lsl_amt
/*7849*/        OPC_CheckType, MVT::i32,
/*7851*/        OPC_MoveParent,
/*7852*/        OPC_MoveParent,
/*7853*/        OPC_MoveParent,
/*7854*/        OPC_MoveChild, 1,
/*7856*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7860*/        OPC_RecordChild0, // #2 = $Rn
/*7861*/        OPC_MoveParent,
/*7862*/        OPC_CheckType, MVT::i32,
/*7864*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7866*/        OPC_EmitConvertToTarget, 1,
/*7868*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*7871*/        OPC_EmitInteger, MVT::i32, 14, 
/*7874*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7877*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_lsl_amt>><<X:lsl_shift_imm>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32):$sh))
/*7889*/      /*Scope*/ 17|128,1/*145*/, /*->8036*/
/*7891*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7895*/        OPC_MoveChild, 0,
/*7897*/        OPC_SwitchOpcode /*2 cases */, 51,  TARGET_VAL(ISD::SRA),// ->7952
/*7901*/          OPC_RecordChild0, // #0 = $Rm
/*7902*/          OPC_RecordChild1, // #1 = $sh
/*7903*/          OPC_MoveChild, 1,
/*7905*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7908*/          OPC_CheckPredicate, 1, // Predicate_asr_amt
/*7910*/          OPC_CheckType, MVT::i32,
/*7912*/          OPC_MoveParent,
/*7913*/          OPC_MoveParent,
/*7914*/          OPC_MoveParent,
/*7915*/          OPC_MoveChild, 1,
/*7917*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7923*/          OPC_RecordChild0, // #2 = $Rn
/*7924*/          OPC_MoveParent,
/*7925*/          OPC_CheckType, MVT::i32,
/*7927*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7929*/          OPC_EmitConvertToTarget, 1,
/*7931*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7934*/          OPC_EmitInteger, MVT::i32, 14, 
/*7937*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7940*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_asr_amt>><<X:asr_shift_imm>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (asr_shift_imm:i32 (imm:i32):$sh))
                /*SwitchOpcode*/ 80,  TARGET_VAL(ISD::SRL),// ->8035
/*7955*/          OPC_RecordChild0, // #0 = $src2
/*7956*/          OPC_RecordChild1, // #1 = $sh
/*7957*/          OPC_MoveChild, 1,
/*7959*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7962*/          OPC_CheckPredicate, 2, // Predicate_imm1_15
/*7964*/          OPC_CheckType, MVT::i32,
/*7966*/          OPC_MoveParent,
/*7967*/          OPC_MoveParent,
/*7968*/          OPC_MoveParent,
/*7969*/          OPC_MoveChild, 1,
/*7971*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7977*/          OPC_RecordChild0, // #2 = $src1
/*7978*/          OPC_MoveParent,
/*7979*/          OPC_CheckType, MVT::i32,
/*7981*/          OPC_Scope, 25, /*->8008*/ // 2 children in Scope
/*7983*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7985*/            OPC_EmitConvertToTarget, 1,
/*7987*/            OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7990*/            OPC_EmitInteger, MVT::i32, 14, 
/*7993*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7996*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm1_15>>:$sh))
/*8008*/          /*Scope*/ 25, /*->8034*/
/*8009*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8011*/            OPC_EmitConvertToTarget, 1,
/*8013*/            OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8016*/            OPC_EmitInteger, MVT::i32, 14, 
/*8019*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8022*/            OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm1_15>>:$sh))
/*8034*/          0, /*End of Scope*/
                0, // EndSwitchOpcode
/*8036*/      0, /*End of Scope*/
/*8037*/    /*Scope*/ 51, /*->8089*/
/*8038*/      OPC_RecordChild0, // #0 = $Rn
/*8039*/      OPC_MoveChild, 1,
/*8041*/      OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8044*/      OPC_RecordChild0, // #1 = $ShiftedRm
/*8045*/      OPC_MoveChild, 1,
/*8047*/      OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8058*/      OPC_MoveParent,
/*8059*/      OPC_MoveParent,
/*8060*/      OPC_CheckType, MVT::i32,
/*8062*/      OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8064*/      OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*8067*/      OPC_EmitInteger, MVT::i32, 14, 
/*8070*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8073*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8076*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
              // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*8089*/    /*Scope*/ 98|128,4/*610*/, /*->8701*/
/*8091*/      OPC_MoveChild, 0,
/*8093*/      OPC_Scope, 49, /*->8144*/ // 10 children in Scope
/*8095*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8098*/        OPC_RecordChild0, // #0 = $ShiftedRm
/*8099*/        OPC_MoveChild, 1,
/*8101*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8112*/        OPC_MoveParent,
/*8113*/        OPC_MoveParent,
/*8114*/        OPC_RecordChild1, // #1 = $Rn
/*8115*/        OPC_CheckType, MVT::i32,
/*8117*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8119*/        OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*8122*/        OPC_EmitInteger, MVT::i32, 14, 
/*8125*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8128*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8131*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*8144*/      /*Scope*/ 68, /*->8213*/
/*8145*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8149*/        OPC_RecordChild0, // #0 = $Rn
/*8150*/        OPC_MoveParent,
/*8151*/        OPC_MoveChild, 1,
/*8153*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8159*/        OPC_RecordChild0, // #1 = $Rm
/*8160*/        OPC_MoveParent,
/*8161*/        OPC_CheckType, MVT::i32,
/*8163*/        OPC_Scope, 23, /*->8188*/ // 2 children in Scope
/*8165*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8167*/          OPC_EmitInteger, MVT::i32, 0, 
/*8170*/          OPC_EmitInteger, MVT::i32, 14, 
/*8173*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8176*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPR:i32:$Rn, 65535:i32), (and:i32 GPR:i32:$Rm, 4294901760:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*8188*/        /*Scope*/ 23, /*->8212*/
/*8189*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8191*/          OPC_EmitInteger, MVT::i32, 0, 
/*8194*/          OPC_EmitInteger, MVT::i32, 14, 
/*8197*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8200*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*8212*/        0, /*End of Scope*/
/*8213*/      /*Scope*/ 68, /*->8282*/
/*8214*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8220*/        OPC_RecordChild0, // #0 = $src2
/*8221*/        OPC_MoveParent,
/*8222*/        OPC_MoveChild, 1,
/*8224*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8228*/        OPC_RecordChild0, // #1 = $src1
/*8229*/        OPC_MoveParent,
/*8230*/        OPC_CheckType, MVT::i32,
/*8232*/        OPC_Scope, 23, /*->8257*/ // 2 children in Scope
/*8234*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8236*/          OPC_EmitInteger, MVT::i32, 0, 
/*8239*/          OPC_EmitInteger, MVT::i32, 14, 
/*8242*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8245*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*8257*/        /*Scope*/ 23, /*->8281*/
/*8258*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8260*/          OPC_EmitInteger, MVT::i32, 0, 
/*8263*/          OPC_EmitInteger, MVT::i32, 14, 
/*8266*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8269*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPR:i32:$Rm, 4294901760:i32), (and:i32 GPR:i32:$Rn, 65535:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*8281*/        0, /*End of Scope*/
/*8282*/      /*Scope*/ 51, /*->8334*/
/*8283*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8287*/        OPC_RecordChild0, // #0 = $Rn
/*8288*/        OPC_MoveParent,
/*8289*/        OPC_MoveChild, 1,
/*8291*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*8294*/        OPC_RecordChild0, // #1 = $Rm
/*8295*/        OPC_RecordChild1, // #2 = $sh
/*8296*/        OPC_MoveChild, 1,
/*8298*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8301*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8303*/        OPC_CheckType, MVT::i32,
/*8305*/        OPC_MoveParent,
/*8306*/        OPC_MoveParent,
/*8307*/        OPC_CheckType, MVT::i32,
/*8309*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8311*/        OPC_EmitConvertToTarget, 2,
/*8313*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*8316*/        OPC_EmitInteger, MVT::i32, 14, 
/*8319*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8322*/        OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 GPR:i32:$Rn, 65535:i32), (shl:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8334*/      /*Scope*/ 53, /*->8388*/
/*8335*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8341*/        OPC_RecordChild0, // #0 = $src1
/*8342*/        OPC_MoveParent,
/*8343*/        OPC_MoveChild, 1,
/*8345*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*8348*/        OPC_RecordChild0, // #1 = $src2
/*8349*/        OPC_RecordChild1, // #2 = $sh
/*8350*/        OPC_MoveChild, 1,
/*8352*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8355*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8357*/        OPC_CheckType, MVT::i32,
/*8359*/        OPC_MoveParent,
/*8360*/        OPC_MoveParent,
/*8361*/        OPC_CheckType, MVT::i32,
/*8363*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8365*/        OPC_EmitConvertToTarget, 2,
/*8367*/        OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8370*/        OPC_EmitInteger, MVT::i32, 14, 
/*8373*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8376*/        OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 GPR:i32:$src1, 4294901760:i32), (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8388*/      /*Scope*/ 51, /*->8440*/
/*8389*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8393*/        OPC_RecordChild0, // #0 = $src1
/*8394*/        OPC_MoveParent,
/*8395*/        OPC_MoveChild, 1,
/*8397*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*8400*/        OPC_RecordChild0, // #1 = $src2
/*8401*/        OPC_RecordChild1, // #2 = $sh
/*8402*/        OPC_MoveChild, 1,
/*8404*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8407*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8409*/        OPC_CheckType, MVT::i32,
/*8411*/        OPC_MoveParent,
/*8412*/        OPC_MoveParent,
/*8413*/        OPC_CheckType, MVT::i32,
/*8415*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8417*/        OPC_EmitConvertToTarget, 2,
/*8419*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*8422*/        OPC_EmitInteger, MVT::i32, 14, 
/*8425*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8428*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (lsl_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8440*/      /*Scope*/ 53, /*->8494*/
/*8441*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8447*/        OPC_RecordChild0, // #0 = $src1
/*8448*/        OPC_MoveParent,
/*8449*/        OPC_MoveChild, 1,
/*8451*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*8454*/        OPC_RecordChild0, // #1 = $src2
/*8455*/        OPC_RecordChild1, // #2 = $sh
/*8456*/        OPC_MoveChild, 1,
/*8458*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8461*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8463*/        OPC_CheckType, MVT::i32,
/*8465*/        OPC_MoveParent,
/*8466*/        OPC_MoveParent,
/*8467*/        OPC_CheckType, MVT::i32,
/*8469*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8471*/        OPC_EmitConvertToTarget, 2,
/*8473*/        OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8476*/        OPC_EmitInteger, MVT::i32, 14, 
/*8479*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8482*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8494*/      /*Scope*/ 80, /*->8575*/
/*8495*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*8498*/        OPC_RecordChild0, // #0 = $src2
/*8499*/        OPC_RecordChild1, // #1 = $sh
/*8500*/        OPC_MoveChild, 1,
/*8502*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8505*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8507*/        OPC_CheckType, MVT::i32,
/*8509*/        OPC_MoveParent,
/*8510*/        OPC_MoveParent,
/*8511*/        OPC_MoveChild, 1,
/*8513*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8517*/        OPC_RecordChild0, // #2 = $src1
/*8518*/        OPC_MoveParent,
/*8519*/        OPC_CheckType, MVT::i32,
/*8521*/        OPC_Scope, 25, /*->8548*/ // 2 children in Scope
/*8523*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8525*/          OPC_EmitConvertToTarget, 1,
/*8527*/          OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*8530*/          OPC_EmitInteger, MVT::i32, 14, 
/*8533*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8536*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (lsl_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8548*/        /*Scope*/ 25, /*->8574*/
/*8549*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8551*/          OPC_EmitConvertToTarget, 1,
/*8553*/          OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*8556*/          OPC_EmitInteger, MVT::i32, 14, 
/*8559*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8562*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (shl:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPR:i32:$Rn, 65535:i32)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8574*/        0, /*End of Scope*/
/*8575*/      /*Scope*/ 82, /*->8658*/
/*8576*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*8579*/        OPC_RecordChild0, // #0 = $src2
/*8580*/        OPC_RecordChild1, // #1 = $sh
/*8581*/        OPC_MoveChild, 1,
/*8583*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8586*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8588*/        OPC_CheckType, MVT::i32,
/*8590*/        OPC_MoveParent,
/*8591*/        OPC_MoveParent,
/*8592*/        OPC_MoveChild, 1,
/*8594*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8600*/        OPC_RecordChild0, // #2 = $src1
/*8601*/        OPC_MoveParent,
/*8602*/        OPC_CheckType, MVT::i32,
/*8604*/        OPC_Scope, 25, /*->8631*/ // 2 children in Scope
/*8606*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8608*/          OPC_EmitConvertToTarget, 1,
/*8610*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8613*/          OPC_EmitInteger, MVT::i32, 14, 
/*8616*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8619*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8631*/        /*Scope*/ 25, /*->8657*/
/*8632*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8634*/          OPC_EmitConvertToTarget, 1,
/*8636*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8639*/          OPC_EmitInteger, MVT::i32, 14, 
/*8642*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8645*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8657*/        0, /*End of Scope*/
/*8658*/      /*Scope*/ 41, /*->8700*/
/*8659*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8663*/        OPC_RecordChild0, // #0 = $src
/*8664*/        OPC_MoveParent,
/*8665*/        OPC_RecordChild1, // #1 = $imm
/*8666*/        OPC_MoveChild, 1,
/*8668*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8671*/        OPC_CheckPredicate, 4, // Predicate_lo16AllZero
/*8673*/        OPC_MoveParent,
/*8674*/        OPC_CheckType, MVT::i32,
/*8676*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*8678*/        OPC_EmitConvertToTarget, 1,
/*8680*/        OPC_EmitNodeXForm, 2, 2, // hi16
/*8683*/        OPC_EmitInteger, MVT::i32, 14, 
/*8686*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8689*/        OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*8700*/      0, /*End of Scope*/
/*8701*/    /*Scope*/ 32, /*->8734*/
/*8702*/      OPC_RecordChild0, // #0 = $Rn
/*8703*/      OPC_RecordChild1, // #1 = $shift
/*8704*/      OPC_CheckType, MVT::i32,
/*8706*/      OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*8708*/      OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*8711*/      OPC_EmitInteger, MVT::i32, 14, 
/*8714*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8717*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8720*/      OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrs), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (or:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
              // Dst: (ORRrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*8734*/    /*Scope*/ 43, /*->8778*/
/*8735*/      OPC_MoveChild, 0,
/*8737*/      OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8741*/      OPC_RecordChild0, // #0 = $src
/*8742*/      OPC_MoveParent,
/*8743*/      OPC_RecordChild1, // #1 = $imm
/*8744*/      OPC_MoveChild, 1,
/*8746*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8749*/      OPC_CheckPredicate, 4, // Predicate_lo16AllZero
/*8751*/      OPC_MoveParent,
/*8752*/      OPC_CheckType, MVT::i32,
/*8754*/      OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8756*/      OPC_EmitConvertToTarget, 1,
/*8758*/      OPC_EmitNodeXForm, 2, 2, // hi16
/*8761*/      OPC_EmitInteger, MVT::i32, 14, 
/*8764*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8767*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
              // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*8778*/    /*Scope*/ 21|128,1/*149*/, /*->8929*/
/*8780*/      OPC_RecordChild0, // #0 = $Rn
/*8781*/      OPC_Scope, 56, /*->8839*/ // 3 children in Scope
/*8783*/        OPC_MoveChild, 1,
/*8785*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8788*/        OPC_RecordChild0, // #1 = $imm
/*8789*/        OPC_MoveChild, 0,
/*8791*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8794*/        OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*8796*/        OPC_MoveParent,
/*8797*/        OPC_MoveChild, 1,
/*8799*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8810*/        OPC_MoveParent,
/*8811*/        OPC_MoveParent,
/*8812*/        OPC_CheckType, MVT::i32,
/*8814*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8816*/        OPC_EmitConvertToTarget, 1,
/*8818*/        OPC_EmitInteger, MVT::i32, 14, 
/*8821*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8824*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8827*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*8839*/      /*Scope*/ 31, /*->8871*/
/*8840*/        OPC_RecordChild1, // #1 = $Rn
/*8841*/        OPC_CheckType, MVT::i32,
/*8843*/        OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*8845*/        OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*8848*/        OPC_EmitInteger, MVT::i32, 14, 
/*8851*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8854*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8857*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ORRrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*8871*/      /*Scope*/ 56, /*->8928*/
/*8872*/        OPC_MoveChild, 1,
/*8874*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8877*/        OPC_MoveChild, 0,
/*8879*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8890*/        OPC_MoveParent,
/*8891*/        OPC_RecordChild1, // #1 = $imm
/*8892*/        OPC_MoveChild, 1,
/*8894*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8897*/        OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*8899*/        OPC_MoveParent,
/*8900*/        OPC_MoveParent,
/*8901*/        OPC_CheckType, MVT::i32,
/*8903*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8905*/        OPC_EmitConvertToTarget, 1,
/*8907*/        OPC_EmitInteger, MVT::i32, 14, 
/*8910*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8913*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8916*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*8928*/      0, /*End of Scope*/
/*8929*/    /*Scope*/ 113, /*->9043*/
/*8930*/      OPC_MoveChild, 0,
/*8932*/      OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8935*/      OPC_Scope, 52, /*->8989*/ // 2 children in Scope
/*8937*/        OPC_RecordChild0, // #0 = $imm
/*8938*/        OPC_MoveChild, 0,
/*8940*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8943*/        OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*8945*/        OPC_MoveParent,
/*8946*/        OPC_MoveChild, 1,
/*8948*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8959*/        OPC_MoveParent,
/*8960*/        OPC_MoveParent,
/*8961*/        OPC_RecordChild1, // #1 = $Rn
/*8962*/        OPC_CheckType, MVT::i32,
/*8964*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8966*/        OPC_EmitConvertToTarget, 0,
/*8968*/        OPC_EmitInteger, MVT::i32, 14, 
/*8971*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8974*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8977*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*8989*/      /*Scope*/ 52, /*->9042*/
/*8990*/        OPC_MoveChild, 0,
/*8992*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9003*/        OPC_MoveParent,
/*9004*/        OPC_RecordChild1, // #0 = $imm
/*9005*/        OPC_MoveChild, 1,
/*9007*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9010*/        OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*9012*/        OPC_MoveParent,
/*9013*/        OPC_MoveParent,
/*9014*/        OPC_RecordChild1, // #1 = $Rn
/*9015*/        OPC_CheckType, MVT::i32,
/*9017*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9019*/        OPC_EmitConvertToTarget, 0,
/*9021*/        OPC_EmitInteger, MVT::i32, 14, 
/*9024*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9027*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9030*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*9042*/      0, /*End of Scope*/
/*9043*/    /*Scope*/ 110, /*->9154*/
/*9044*/      OPC_RecordChild0, // #0 = $Rn
/*9045*/      OPC_Scope, 59, /*->9106*/ // 2 children in Scope
/*9047*/        OPC_RecordChild1, // #1 = $ShiftedRm
/*9048*/        OPC_CheckType, MVT::i32,
/*9050*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9052*/        OPC_Scope, 25, /*->9079*/ // 2 children in Scope
/*9054*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*9057*/          OPC_EmitInteger, MVT::i32, 14, 
/*9060*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9063*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9066*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*9079*/        /*Scope*/ 25, /*->9105*/
/*9080*/          OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*9083*/          OPC_EmitInteger, MVT::i32, 14, 
/*9086*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9089*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9092*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*9105*/        0, /*End of Scope*/
/*9106*/      /*Scope*/ 46, /*->9153*/
/*9107*/        OPC_MoveChild, 1,
/*9109*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9112*/        OPC_RecordChild0, // #1 = $Rm
/*9113*/        OPC_MoveChild, 1,
/*9115*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9126*/        OPC_MoveParent,
/*9127*/        OPC_MoveParent,
/*9128*/        OPC_CheckType, MVT::i32,
/*9130*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9132*/        OPC_EmitInteger, MVT::i32, 14, 
/*9135*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9138*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9141*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*9153*/      0, /*End of Scope*/
/*9154*/    /*Scope*/ 77|128,13/*1741*/, /*->10897*/
/*9156*/      OPC_MoveChild, 0,
/*9158*/      OPC_SwitchOpcode /*2 cases */, 42,  TARGET_VAL(ISD::XOR),// ->9204
/*9162*/        OPC_RecordChild0, // #0 = $Rm
/*9163*/        OPC_MoveChild, 1,
/*9165*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9176*/        OPC_MoveParent,
/*9177*/        OPC_MoveParent,
/*9178*/        OPC_RecordChild1, // #1 = $Rn
/*9179*/        OPC_CheckType, MVT::i32,
/*9181*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9183*/        OPC_EmitInteger, MVT::i32, 14, 
/*9186*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9189*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9192*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
              /*SwitchOpcode*/ 24|128,13/*1688*/,  TARGET_VAL(ISD::AND),// ->10896
/*9208*/        OPC_Scope, 46|128,5/*686*/, /*->9897*/ // 4 children in Scope
/*9211*/          OPC_RecordChild0, // #0 = $Vn
/*9212*/          OPC_Scope, 102|128,3/*486*/, /*->9701*/ // 2 children in Scope
/*9215*/            OPC_RecordChild1, // #1 = $src1
/*9216*/            OPC_MoveParent,
/*9217*/            OPC_MoveChild, 1,
/*9219*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9222*/            OPC_Scope, 12|128,1/*140*/, /*->9365*/ // 4 children in Scope
/*9225*/              OPC_RecordChild0, // #2 = $Vm
/*9226*/              OPC_MoveChild, 1,
/*9228*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9231*/              OPC_MoveChild, 0,
/*9233*/              OPC_Scope, 79, /*->9314*/ // 2 children in Scope
/*9235*/                OPC_CheckSame, 1,
/*9237*/                OPC_MoveParent,
/*9238*/                OPC_MoveChild, 1,
/*9240*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9243*/                OPC_MoveChild, 0,
/*9245*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9248*/                OPC_MoveChild, 0,
/*9250*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9253*/                OPC_MoveParent,
/*9254*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9256*/                OPC_SwitchType /*2 cases */, 26,  MVT::v8i8,// ->9285
/*9259*/                  OPC_MoveParent,
/*9260*/                  OPC_MoveParent,
/*9261*/                  OPC_MoveParent,
/*9262*/                  OPC_MoveParent,
/*9263*/                  OPC_CheckType, MVT::v2i32,
/*9265*/                  OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9267*/                  OPC_EmitInteger, MVT::i32, 14, 
/*9270*/                  OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9273*/                  OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                              1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                        /*SwitchType*/ 26,  MVT::v16i8,// ->9313
/*9287*/                  OPC_MoveParent,
/*9288*/                  OPC_MoveParent,
/*9289*/                  OPC_MoveParent,
/*9290*/                  OPC_MoveParent,
/*9291*/                  OPC_CheckType, MVT::v4i32,
/*9293*/                  OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9295*/                  OPC_EmitInteger, MVT::i32, 14, 
/*9298*/                  OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9301*/                  OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                              1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                        0, // EndSwitchType
/*9314*/              /*Scope*/ 49, /*->9364*/
/*9315*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9318*/                OPC_MoveChild, 0,
/*9320*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9323*/                OPC_MoveChild, 0,
/*9325*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9328*/                OPC_MoveParent,
/*9329*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9331*/                OPC_CheckType, MVT::v8i8,
/*9333*/                OPC_MoveParent,
/*9334*/                OPC_MoveParent,
/*9335*/                OPC_MoveChild, 1,
/*9337*/                OPC_CheckSame, 1,
/*9339*/                OPC_MoveParent,
/*9340*/                OPC_MoveParent,
/*9341*/                OPC_MoveParent,
/*9342*/                OPC_CheckType, MVT::v2i32,
/*9344*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9346*/                OPC_EmitInteger, MVT::i32, 14, 
/*9349*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9352*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9364*/              0, /*End of Scope*/
/*9365*/            /*Scope*/ 111, /*->9477*/
/*9366*/              OPC_MoveChild, 0,
/*9368*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9371*/              OPC_MoveChild, 0,
/*9373*/              OPC_Scope, 50, /*->9425*/ // 2 children in Scope
/*9375*/                OPC_CheckSame, 1,
/*9377*/                OPC_MoveParent,
/*9378*/                OPC_MoveChild, 1,
/*9380*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9383*/                OPC_MoveChild, 0,
/*9385*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9388*/                OPC_MoveChild, 0,
/*9390*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9393*/                OPC_MoveParent,
/*9394*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9396*/                OPC_CheckType, MVT::v8i8,
/*9398*/                OPC_MoveParent,
/*9399*/                OPC_MoveParent,
/*9400*/                OPC_MoveParent,
/*9401*/                OPC_RecordChild1, // #2 = $Vm
/*9402*/                OPC_MoveParent,
/*9403*/                OPC_CheckType, MVT::v2i32,
/*9405*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9407*/                OPC_EmitInteger, MVT::i32, 14, 
/*9410*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9413*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1), (and:v2i32 (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9425*/              /*Scope*/ 50, /*->9476*/
/*9426*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9429*/                OPC_MoveChild, 0,
/*9431*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9434*/                OPC_MoveChild, 0,
/*9436*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9439*/                OPC_MoveParent,
/*9440*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9442*/                OPC_CheckType, MVT::v8i8,
/*9444*/                OPC_MoveParent,
/*9445*/                OPC_MoveParent,
/*9446*/                OPC_MoveChild, 1,
/*9448*/                OPC_CheckSame, 1,
/*9450*/                OPC_MoveParent,
/*9451*/                OPC_MoveParent,
/*9452*/                OPC_RecordChild1, // #2 = $Vm
/*9453*/                OPC_MoveParent,
/*9454*/                OPC_CheckType, MVT::v2i32,
/*9456*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9458*/                OPC_EmitInteger, MVT::i32, 14, 
/*9461*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9464*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9476*/              0, /*End of Scope*/
/*9477*/            /*Scope*/ 110, /*->9588*/
/*9478*/              OPC_RecordChild0, // #2 = $Vm
/*9479*/              OPC_MoveChild, 1,
/*9481*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9484*/              OPC_MoveChild, 0,
/*9486*/              OPC_Scope, 49, /*->9537*/ // 2 children in Scope
/*9488*/                OPC_CheckSame, 0,
/*9490*/                OPC_MoveParent,
/*9491*/                OPC_MoveChild, 1,
/*9493*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9496*/                OPC_MoveChild, 0,
/*9498*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9501*/                OPC_MoveChild, 0,
/*9503*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9506*/                OPC_MoveParent,
/*9507*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9509*/                OPC_CheckType, MVT::v8i8,
/*9511*/                OPC_MoveParent,
/*9512*/                OPC_MoveParent,
/*9513*/                OPC_MoveParent,
/*9514*/                OPC_MoveParent,
/*9515*/                OPC_CheckType, MVT::v2i32,
/*9517*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9519*/                OPC_EmitInteger, MVT::i32, 14, 
/*9522*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9525*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9537*/              /*Scope*/ 49, /*->9587*/
/*9538*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9541*/                OPC_MoveChild, 0,
/*9543*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9546*/                OPC_MoveChild, 0,
/*9548*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9551*/                OPC_MoveParent,
/*9552*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9554*/                OPC_CheckType, MVT::v8i8,
/*9556*/                OPC_MoveParent,
/*9557*/                OPC_MoveParent,
/*9558*/                OPC_MoveChild, 1,
/*9560*/                OPC_CheckSame, 0,
/*9562*/                OPC_MoveParent,
/*9563*/                OPC_MoveParent,
/*9564*/                OPC_MoveParent,
/*9565*/                OPC_CheckType, MVT::v2i32,
/*9567*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9569*/                OPC_EmitInteger, MVT::i32, 14, 
/*9572*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9575*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9587*/              0, /*End of Scope*/
/*9588*/            /*Scope*/ 111, /*->9700*/
/*9589*/              OPC_MoveChild, 0,
/*9591*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9594*/              OPC_MoveChild, 0,
/*9596*/              OPC_Scope, 50, /*->9648*/ // 2 children in Scope
/*9598*/                OPC_CheckSame, 0,
/*9600*/                OPC_MoveParent,
/*9601*/                OPC_MoveChild, 1,
/*9603*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9606*/                OPC_MoveChild, 0,
/*9608*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9611*/                OPC_MoveChild, 0,
/*9613*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9616*/                OPC_MoveParent,
/*9617*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9619*/                OPC_CheckType, MVT::v8i8,
/*9621*/                OPC_MoveParent,
/*9622*/                OPC_MoveParent,
/*9623*/                OPC_MoveParent,
/*9624*/                OPC_RecordChild1, // #2 = $Vm
/*9625*/                OPC_MoveParent,
/*9626*/                OPC_CheckType, MVT::v2i32,
/*9628*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9630*/                OPC_EmitInteger, MVT::i32, 14, 
/*9633*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9636*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9648*/              /*Scope*/ 50, /*->9699*/
/*9649*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9652*/                OPC_MoveChild, 0,
/*9654*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9657*/                OPC_MoveChild, 0,
/*9659*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9662*/                OPC_MoveParent,
/*9663*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9665*/                OPC_CheckType, MVT::v8i8,
/*9667*/                OPC_MoveParent,
/*9668*/                OPC_MoveParent,
/*9669*/                OPC_MoveChild, 1,
/*9671*/                OPC_CheckSame, 0,
/*9673*/                OPC_MoveParent,
/*9674*/                OPC_MoveParent,
/*9675*/                OPC_RecordChild1, // #2 = $Vm
/*9676*/                OPC_MoveParent,
/*9677*/                OPC_CheckType, MVT::v2i32,
/*9679*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9681*/                OPC_EmitInteger, MVT::i32, 14, 
/*9684*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9687*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9699*/              0, /*End of Scope*/
/*9700*/            0, /*End of Scope*/
/*9701*/          /*Scope*/ 65|128,1/*193*/, /*->9896*/
/*9703*/            OPC_MoveChild, 1,
/*9705*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9708*/            OPC_Scope, 92, /*->9802*/ // 2 children in Scope
/*9710*/              OPC_RecordChild0, // #1 = $src1
/*9711*/              OPC_MoveChild, 1,
/*9713*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9716*/              OPC_MoveChild, 0,
/*9718*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9721*/              OPC_MoveChild, 0,
/*9723*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9726*/              OPC_MoveParent,
/*9727*/              OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9729*/              OPC_CheckType, MVT::v8i8,
/*9731*/              OPC_MoveParent,
/*9732*/              OPC_MoveParent,
/*9733*/              OPC_MoveParent,
/*9734*/              OPC_MoveParent,
/*9735*/              OPC_MoveChild, 1,
/*9737*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9740*/              OPC_Scope, 29, /*->9771*/ // 2 children in Scope
/*9742*/                OPC_RecordChild0, // #2 = $Vn
/*9743*/                OPC_MoveChild, 1,
/*9745*/                OPC_CheckSame, 1,
/*9747*/                OPC_MoveParent,
/*9748*/                OPC_MoveParent,
/*9749*/                OPC_CheckType, MVT::v2i32,
/*9751*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9753*/                OPC_EmitInteger, MVT::i32, 14, 
/*9756*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9759*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9771*/              /*Scope*/ 29, /*->9801*/
/*9772*/                OPC_MoveChild, 0,
/*9774*/                OPC_CheckSame, 1,
/*9776*/                OPC_MoveParent,
/*9777*/                OPC_RecordChild1, // #2 = $Vn
/*9778*/                OPC_MoveParent,
/*9779*/                OPC_CheckType, MVT::v2i32,
/*9781*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9783*/                OPC_EmitInteger, MVT::i32, 14, 
/*9786*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9789*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9801*/              0, /*End of Scope*/
/*9802*/            /*Scope*/ 92, /*->9895*/
/*9803*/              OPC_MoveChild, 0,
/*9805*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9808*/              OPC_MoveChild, 0,
/*9810*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9813*/              OPC_MoveChild, 0,
/*9815*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9818*/              OPC_MoveParent,
/*9819*/              OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9821*/              OPC_CheckType, MVT::v8i8,
/*9823*/              OPC_MoveParent,
/*9824*/              OPC_MoveParent,
/*9825*/              OPC_RecordChild1, // #1 = $src1
/*9826*/              OPC_MoveParent,
/*9827*/              OPC_MoveParent,
/*9828*/              OPC_MoveChild, 1,
/*9830*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9833*/              OPC_Scope, 29, /*->9864*/ // 2 children in Scope
/*9835*/                OPC_RecordChild0, // #2 = $Vn
/*9836*/                OPC_MoveChild, 1,
/*9838*/                OPC_CheckSame, 1,
/*9840*/                OPC_MoveParent,
/*9841*/                OPC_MoveParent,
/*9842*/                OPC_CheckType, MVT::v2i32,
/*9844*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9846*/                OPC_EmitInteger, MVT::i32, 14, 
/*9849*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9852*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9864*/              /*Scope*/ 29, /*->9894*/
/*9865*/                OPC_MoveChild, 0,
/*9867*/                OPC_CheckSame, 1,
/*9869*/                OPC_MoveParent,
/*9870*/                OPC_RecordChild1, // #2 = $Vn
/*9871*/                OPC_MoveParent,
/*9872*/                OPC_CheckType, MVT::v2i32,
/*9874*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9876*/                OPC_EmitInteger, MVT::i32, 14, 
/*9879*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9882*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1)), (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9894*/              0, /*End of Scope*/
/*9895*/            0, /*End of Scope*/
/*9896*/          0, /*End of Scope*/
/*9897*/        /*Scope*/ 67|128,1/*195*/, /*->10094*/
/*9899*/          OPC_MoveChild, 0,
/*9901*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9904*/          OPC_Scope, 93, /*->9999*/ // 2 children in Scope
/*9906*/            OPC_RecordChild0, // #0 = $src1
/*9907*/            OPC_MoveChild, 1,
/*9909*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9912*/            OPC_MoveChild, 0,
/*9914*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9917*/            OPC_MoveChild, 0,
/*9919*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9922*/            OPC_MoveParent,
/*9923*/            OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9925*/            OPC_CheckType, MVT::v8i8,
/*9927*/            OPC_MoveParent,
/*9928*/            OPC_MoveParent,
/*9929*/            OPC_MoveParent,
/*9930*/            OPC_RecordChild1, // #1 = $Vm
/*9931*/            OPC_MoveParent,
/*9932*/            OPC_MoveChild, 1,
/*9934*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9937*/            OPC_Scope, 29, /*->9968*/ // 2 children in Scope
/*9939*/              OPC_RecordChild0, // #2 = $Vn
/*9940*/              OPC_MoveChild, 1,
/*9942*/              OPC_CheckSame, 0,
/*9944*/              OPC_MoveParent,
/*9945*/              OPC_MoveParent,
/*9946*/              OPC_CheckType, MVT::v2i32,
/*9948*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9950*/              OPC_EmitInteger, MVT::i32, 14, 
/*9953*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9956*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9968*/            /*Scope*/ 29, /*->9998*/
/*9969*/              OPC_MoveChild, 0,
/*9971*/              OPC_CheckSame, 0,
/*9973*/              OPC_MoveParent,
/*9974*/              OPC_RecordChild1, // #2 = $Vn
/*9975*/              OPC_MoveParent,
/*9976*/              OPC_CheckType, MVT::v2i32,
/*9978*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9980*/              OPC_EmitInteger, MVT::i32, 14, 
/*9983*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9986*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9998*/            0, /*End of Scope*/
/*9999*/          /*Scope*/ 93, /*->10093*/
/*10000*/           OPC_MoveChild, 0,
/*10002*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10005*/           OPC_MoveChild, 0,
/*10007*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10010*/           OPC_MoveChild, 0,
/*10012*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10015*/           OPC_MoveParent,
/*10016*/           OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10018*/           OPC_CheckType, MVT::v8i8,
/*10020*/           OPC_MoveParent,
/*10021*/           OPC_MoveParent,
/*10022*/           OPC_RecordChild1, // #0 = $src1
/*10023*/           OPC_MoveParent,
/*10024*/           OPC_RecordChild1, // #1 = $Vm
/*10025*/           OPC_MoveParent,
/*10026*/           OPC_MoveChild, 1,
/*10028*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10031*/           OPC_Scope, 29, /*->10062*/ // 2 children in Scope
/*10033*/             OPC_RecordChild0, // #2 = $Vn
/*10034*/             OPC_MoveChild, 1,
/*10036*/             OPC_CheckSame, 0,
/*10038*/             OPC_MoveParent,
/*10039*/             OPC_MoveParent,
/*10040*/             OPC_CheckType, MVT::v2i32,
/*10042*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10044*/             OPC_EmitInteger, MVT::i32, 14, 
/*10047*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10050*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10062*/           /*Scope*/ 29, /*->10092*/
/*10063*/             OPC_MoveChild, 0,
/*10065*/             OPC_CheckSame, 0,
/*10067*/             OPC_MoveParent,
/*10068*/             OPC_RecordChild1, // #2 = $Vn
/*10069*/             OPC_MoveParent,
/*10070*/             OPC_CheckType, MVT::v2i32,
/*10072*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10074*/             OPC_EmitInteger, MVT::i32, 14, 
/*10077*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10080*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10092*/           0, /*End of Scope*/
/*10093*/         0, /*End of Scope*/
/*10094*/       /*Scope*/ 90|128,4/*602*/, /*->10698*/
/*10096*/         OPC_RecordChild0, // #0 = $Vn
/*10097*/         OPC_Scope, 18|128,3/*402*/, /*->10502*/ // 2 children in Scope
/*10100*/           OPC_RecordChild1, // #1 = $src1
/*10101*/           OPC_MoveParent,
/*10102*/           OPC_MoveChild, 1,
/*10104*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10107*/           OPC_Scope, 57, /*->10166*/ // 4 children in Scope
/*10109*/             OPC_RecordChild0, // #2 = $Vm
/*10110*/             OPC_MoveChild, 1,
/*10112*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10115*/             OPC_MoveChild, 0,
/*10117*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10120*/             OPC_MoveChild, 0,
/*10122*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10125*/             OPC_MoveChild, 0,
/*10127*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10130*/             OPC_MoveParent,
/*10131*/             OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10133*/             OPC_CheckType, MVT::v16i8,
/*10135*/             OPC_MoveParent,
/*10136*/             OPC_MoveParent,
/*10137*/             OPC_MoveChild, 1,
/*10139*/             OPC_CheckSame, 1,
/*10141*/             OPC_MoveParent,
/*10142*/             OPC_MoveParent,
/*10143*/             OPC_MoveParent,
/*10144*/             OPC_CheckType, MVT::v4i32,
/*10146*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10148*/             OPC_EmitInteger, MVT::i32, 14, 
/*10151*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10154*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10166*/           /*Scope*/ 111, /*->10278*/
/*10167*/             OPC_MoveChild, 0,
/*10169*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10172*/             OPC_MoveChild, 0,
/*10174*/             OPC_Scope, 50, /*->10226*/ // 2 children in Scope
/*10176*/               OPC_CheckSame, 1,
/*10178*/               OPC_MoveParent,
/*10179*/               OPC_MoveChild, 1,
/*10181*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10184*/               OPC_MoveChild, 0,
/*10186*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10189*/               OPC_MoveChild, 0,
/*10191*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10194*/               OPC_MoveParent,
/*10195*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10197*/               OPC_CheckType, MVT::v16i8,
/*10199*/               OPC_MoveParent,
/*10200*/               OPC_MoveParent,
/*10201*/               OPC_MoveParent,
/*10202*/               OPC_RecordChild1, // #2 = $Vm
/*10203*/               OPC_MoveParent,
/*10204*/               OPC_CheckType, MVT::v4i32,
/*10206*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10208*/               OPC_EmitInteger, MVT::i32, 14, 
/*10211*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10214*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1), (and:v4i32 (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10226*/             /*Scope*/ 50, /*->10277*/
/*10227*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10230*/               OPC_MoveChild, 0,
/*10232*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10235*/               OPC_MoveChild, 0,
/*10237*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10240*/               OPC_MoveParent,
/*10241*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10243*/               OPC_CheckType, MVT::v16i8,
/*10245*/               OPC_MoveParent,
/*10246*/               OPC_MoveParent,
/*10247*/               OPC_MoveChild, 1,
/*10249*/               OPC_CheckSame, 1,
/*10251*/               OPC_MoveParent,
/*10252*/               OPC_MoveParent,
/*10253*/               OPC_RecordChild1, // #2 = $Vm
/*10254*/               OPC_MoveParent,
/*10255*/               OPC_CheckType, MVT::v4i32,
/*10257*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10259*/               OPC_EmitInteger, MVT::i32, 14, 
/*10262*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10265*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10277*/             0, /*End of Scope*/
/*10278*/           /*Scope*/ 110, /*->10389*/
/*10279*/             OPC_RecordChild0, // #2 = $Vm
/*10280*/             OPC_MoveChild, 1,
/*10282*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10285*/             OPC_MoveChild, 0,
/*10287*/             OPC_Scope, 49, /*->10338*/ // 2 children in Scope
/*10289*/               OPC_CheckSame, 0,
/*10291*/               OPC_MoveParent,
/*10292*/               OPC_MoveChild, 1,
/*10294*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10297*/               OPC_MoveChild, 0,
/*10299*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10302*/               OPC_MoveChild, 0,
/*10304*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10307*/               OPC_MoveParent,
/*10308*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10310*/               OPC_CheckType, MVT::v16i8,
/*10312*/               OPC_MoveParent,
/*10313*/               OPC_MoveParent,
/*10314*/               OPC_MoveParent,
/*10315*/               OPC_MoveParent,
/*10316*/               OPC_CheckType, MVT::v4i32,
/*10318*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10320*/               OPC_EmitInteger, MVT::i32, 14, 
/*10323*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10326*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10338*/             /*Scope*/ 49, /*->10388*/
/*10339*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10342*/               OPC_MoveChild, 0,
/*10344*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10347*/               OPC_MoveChild, 0,
/*10349*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10352*/               OPC_MoveParent,
/*10353*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10355*/               OPC_CheckType, MVT::v16i8,
/*10357*/               OPC_MoveParent,
/*10358*/               OPC_MoveParent,
/*10359*/               OPC_MoveChild, 1,
/*10361*/               OPC_CheckSame, 0,
/*10363*/               OPC_MoveParent,
/*10364*/               OPC_MoveParent,
/*10365*/               OPC_MoveParent,
/*10366*/               OPC_CheckType, MVT::v4i32,
/*10368*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10370*/               OPC_EmitInteger, MVT::i32, 14, 
/*10373*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10376*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10388*/             0, /*End of Scope*/
/*10389*/           /*Scope*/ 111, /*->10501*/
/*10390*/             OPC_MoveChild, 0,
/*10392*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10395*/             OPC_MoveChild, 0,
/*10397*/             OPC_Scope, 50, /*->10449*/ // 2 children in Scope
/*10399*/               OPC_CheckSame, 0,
/*10401*/               OPC_MoveParent,
/*10402*/               OPC_MoveChild, 1,
/*10404*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10407*/               OPC_MoveChild, 0,
/*10409*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10412*/               OPC_MoveChild, 0,
/*10414*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10417*/               OPC_MoveParent,
/*10418*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10420*/               OPC_CheckType, MVT::v16i8,
/*10422*/               OPC_MoveParent,
/*10423*/               OPC_MoveParent,
/*10424*/               OPC_MoveParent,
/*10425*/               OPC_RecordChild1, // #2 = $Vm
/*10426*/               OPC_MoveParent,
/*10427*/               OPC_CheckType, MVT::v4i32,
/*10429*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10431*/               OPC_EmitInteger, MVT::i32, 14, 
/*10434*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10437*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10449*/             /*Scope*/ 50, /*->10500*/
/*10450*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10453*/               OPC_MoveChild, 0,
/*10455*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10458*/               OPC_MoveChild, 0,
/*10460*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10463*/               OPC_MoveParent,
/*10464*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10466*/               OPC_CheckType, MVT::v16i8,
/*10468*/               OPC_MoveParent,
/*10469*/               OPC_MoveParent,
/*10470*/               OPC_MoveChild, 1,
/*10472*/               OPC_CheckSame, 0,
/*10474*/               OPC_MoveParent,
/*10475*/               OPC_MoveParent,
/*10476*/               OPC_RecordChild1, // #2 = $Vm
/*10477*/               OPC_MoveParent,
/*10478*/               OPC_CheckType, MVT::v4i32,
/*10480*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10482*/               OPC_EmitInteger, MVT::i32, 14, 
/*10485*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10488*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10500*/             0, /*End of Scope*/
/*10501*/           0, /*End of Scope*/
/*10502*/         /*Scope*/ 65|128,1/*193*/, /*->10697*/
/*10504*/           OPC_MoveChild, 1,
/*10506*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10509*/           OPC_Scope, 92, /*->10603*/ // 2 children in Scope
/*10511*/             OPC_RecordChild0, // #1 = $src1
/*10512*/             OPC_MoveChild, 1,
/*10514*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10517*/             OPC_MoveChild, 0,
/*10519*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10522*/             OPC_MoveChild, 0,
/*10524*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10527*/             OPC_MoveParent,
/*10528*/             OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10530*/             OPC_CheckType, MVT::v16i8,
/*10532*/             OPC_MoveParent,
/*10533*/             OPC_MoveParent,
/*10534*/             OPC_MoveParent,
/*10535*/             OPC_MoveParent,
/*10536*/             OPC_MoveChild, 1,
/*10538*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10541*/             OPC_Scope, 29, /*->10572*/ // 2 children in Scope
/*10543*/               OPC_RecordChild0, // #2 = $Vn
/*10544*/               OPC_MoveChild, 1,
/*10546*/               OPC_CheckSame, 1,
/*10548*/               OPC_MoveParent,
/*10549*/               OPC_MoveParent,
/*10550*/               OPC_CheckType, MVT::v4i32,
/*10552*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10554*/               OPC_EmitInteger, MVT::i32, 14, 
/*10557*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10560*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10572*/             /*Scope*/ 29, /*->10602*/
/*10573*/               OPC_MoveChild, 0,
/*10575*/               OPC_CheckSame, 1,
/*10577*/               OPC_MoveParent,
/*10578*/               OPC_RecordChild1, // #2 = $Vn
/*10579*/               OPC_MoveParent,
/*10580*/               OPC_CheckType, MVT::v4i32,
/*10582*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10584*/               OPC_EmitInteger, MVT::i32, 14, 
/*10587*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10590*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10602*/             0, /*End of Scope*/
/*10603*/           /*Scope*/ 92, /*->10696*/
/*10604*/             OPC_MoveChild, 0,
/*10606*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10609*/             OPC_MoveChild, 0,
/*10611*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10614*/             OPC_MoveChild, 0,
/*10616*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10619*/             OPC_MoveParent,
/*10620*/             OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10622*/             OPC_CheckType, MVT::v16i8,
/*10624*/             OPC_MoveParent,
/*10625*/             OPC_MoveParent,
/*10626*/             OPC_RecordChild1, // #1 = $src1
/*10627*/             OPC_MoveParent,
/*10628*/             OPC_MoveParent,
/*10629*/             OPC_MoveChild, 1,
/*10631*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10634*/             OPC_Scope, 29, /*->10665*/ // 2 children in Scope
/*10636*/               OPC_RecordChild0, // #2 = $Vn
/*10637*/               OPC_MoveChild, 1,
/*10639*/               OPC_CheckSame, 1,
/*10641*/               OPC_MoveParent,
/*10642*/               OPC_MoveParent,
/*10643*/               OPC_CheckType, MVT::v4i32,
/*10645*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10647*/               OPC_EmitInteger, MVT::i32, 14, 
/*10650*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10653*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10665*/             /*Scope*/ 29, /*->10695*/
/*10666*/               OPC_MoveChild, 0,
/*10668*/               OPC_CheckSame, 1,
/*10670*/               OPC_MoveParent,
/*10671*/               OPC_RecordChild1, // #2 = $Vn
/*10672*/               OPC_MoveParent,
/*10673*/               OPC_CheckType, MVT::v4i32,
/*10675*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10677*/               OPC_EmitInteger, MVT::i32, 14, 
/*10680*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10683*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1)), (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10695*/             0, /*End of Scope*/
/*10696*/           0, /*End of Scope*/
/*10697*/         0, /*End of Scope*/
/*10698*/       /*Scope*/ 67|128,1/*195*/, /*->10895*/
/*10700*/         OPC_MoveChild, 0,
/*10702*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10705*/         OPC_Scope, 93, /*->10800*/ // 2 children in Scope
/*10707*/           OPC_RecordChild0, // #0 = $src1
/*10708*/           OPC_MoveChild, 1,
/*10710*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10713*/           OPC_MoveChild, 0,
/*10715*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10718*/           OPC_MoveChild, 0,
/*10720*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10723*/           OPC_MoveParent,
/*10724*/           OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10726*/           OPC_CheckType, MVT::v16i8,
/*10728*/           OPC_MoveParent,
/*10729*/           OPC_MoveParent,
/*10730*/           OPC_MoveParent,
/*10731*/           OPC_RecordChild1, // #1 = $Vm
/*10732*/           OPC_MoveParent,
/*10733*/           OPC_MoveChild, 1,
/*10735*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10738*/           OPC_Scope, 29, /*->10769*/ // 2 children in Scope
/*10740*/             OPC_RecordChild0, // #2 = $Vn
/*10741*/             OPC_MoveChild, 1,
/*10743*/             OPC_CheckSame, 0,
/*10745*/             OPC_MoveParent,
/*10746*/             OPC_MoveParent,
/*10747*/             OPC_CheckType, MVT::v4i32,
/*10749*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10751*/             OPC_EmitInteger, MVT::i32, 14, 
/*10754*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10757*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10769*/           /*Scope*/ 29, /*->10799*/
/*10770*/             OPC_MoveChild, 0,
/*10772*/             OPC_CheckSame, 0,
/*10774*/             OPC_MoveParent,
/*10775*/             OPC_RecordChild1, // #2 = $Vn
/*10776*/             OPC_MoveParent,
/*10777*/             OPC_CheckType, MVT::v4i32,
/*10779*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10781*/             OPC_EmitInteger, MVT::i32, 14, 
/*10784*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10787*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10799*/           0, /*End of Scope*/
/*10800*/         /*Scope*/ 93, /*->10894*/
/*10801*/           OPC_MoveChild, 0,
/*10803*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10806*/           OPC_MoveChild, 0,
/*10808*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10811*/           OPC_MoveChild, 0,
/*10813*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10816*/           OPC_MoveParent,
/*10817*/           OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10819*/           OPC_CheckType, MVT::v16i8,
/*10821*/           OPC_MoveParent,
/*10822*/           OPC_MoveParent,
/*10823*/           OPC_RecordChild1, // #0 = $src1
/*10824*/           OPC_MoveParent,
/*10825*/           OPC_RecordChild1, // #1 = $Vm
/*10826*/           OPC_MoveParent,
/*10827*/           OPC_MoveChild, 1,
/*10829*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10832*/           OPC_Scope, 29, /*->10863*/ // 2 children in Scope
/*10834*/             OPC_RecordChild0, // #2 = $Vn
/*10835*/             OPC_MoveChild, 1,
/*10837*/             OPC_CheckSame, 0,
/*10839*/             OPC_MoveParent,
/*10840*/             OPC_MoveParent,
/*10841*/             OPC_CheckType, MVT::v4i32,
/*10843*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10845*/             OPC_EmitInteger, MVT::i32, 14, 
/*10848*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10851*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10863*/           /*Scope*/ 29, /*->10893*/
/*10864*/             OPC_MoveChild, 0,
/*10866*/             OPC_CheckSame, 0,
/*10868*/             OPC_MoveParent,
/*10869*/             OPC_RecordChild1, // #2 = $Vn
/*10870*/             OPC_MoveParent,
/*10871*/             OPC_CheckType, MVT::v4i32,
/*10873*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10875*/             OPC_EmitInteger, MVT::i32, 14, 
/*10878*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10881*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10893*/           0, /*End of Scope*/
/*10894*/         0, /*End of Scope*/
/*10895*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10897*/   /*Scope*/ 0|128,1/*128*/, /*->11027*/
/*10899*/     OPC_RecordChild0, // #0 = $Vn
/*10900*/     OPC_MoveChild, 1,
/*10902*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10905*/     OPC_Scope, 73, /*->10980*/ // 2 children in Scope
/*10907*/       OPC_RecordChild0, // #1 = $Vm
/*10908*/       OPC_MoveChild, 1,
/*10910*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10913*/       OPC_MoveChild, 0,
/*10915*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10918*/       OPC_MoveChild, 0,
/*10920*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10923*/       OPC_MoveParent,
/*10924*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10926*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->10953
/*10929*/         OPC_MoveParent,
/*10930*/         OPC_MoveParent,
/*10931*/         OPC_MoveParent,
/*10932*/         OPC_CheckType, MVT::v2i32,
/*10934*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10936*/         OPC_EmitInteger, MVT::i32, 14, 
/*10939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10942*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->10979
/*10955*/         OPC_MoveParent,
/*10956*/         OPC_MoveParent,
/*10957*/         OPC_MoveParent,
/*10958*/         OPC_CheckType, MVT::v4i32,
/*10960*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10962*/         OPC_EmitInteger, MVT::i32, 14, 
/*10965*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10968*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*10980*/     /*Scope*/ 45, /*->11026*/
/*10981*/       OPC_MoveChild, 0,
/*10983*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10986*/       OPC_MoveChild, 0,
/*10988*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10991*/       OPC_MoveChild, 0,
/*10993*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10996*/       OPC_MoveParent,
/*10997*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10999*/       OPC_CheckType, MVT::v8i8,
/*11001*/       OPC_MoveParent,
/*11002*/       OPC_MoveParent,
/*11003*/       OPC_RecordChild1, // #1 = $Vm
/*11004*/       OPC_MoveParent,
/*11005*/       OPC_CheckType, MVT::v2i32,
/*11007*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11009*/       OPC_EmitInteger, MVT::i32, 14, 
/*11012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11015*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11026*/     0, /*End of Scope*/
/*11027*/   /*Scope*/ 101, /*->11129*/
/*11028*/     OPC_MoveChild, 0,
/*11030*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11033*/     OPC_Scope, 46, /*->11081*/ // 2 children in Scope
/*11035*/       OPC_RecordChild0, // #0 = $Vm
/*11036*/       OPC_MoveChild, 1,
/*11038*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11041*/       OPC_MoveChild, 0,
/*11043*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11046*/       OPC_MoveChild, 0,
/*11048*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11051*/       OPC_MoveParent,
/*11052*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*11054*/       OPC_CheckType, MVT::v8i8,
/*11056*/       OPC_MoveParent,
/*11057*/       OPC_MoveParent,
/*11058*/       OPC_MoveParent,
/*11059*/       OPC_RecordChild1, // #1 = $Vn
/*11060*/       OPC_CheckType, MVT::v2i32,
/*11062*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11064*/       OPC_EmitInteger, MVT::i32, 14, 
/*11067*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11070*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11081*/     /*Scope*/ 46, /*->11128*/
/*11082*/       OPC_MoveChild, 0,
/*11084*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11087*/       OPC_MoveChild, 0,
/*11089*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11092*/       OPC_MoveChild, 0,
/*11094*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11097*/       OPC_MoveParent,
/*11098*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*11100*/       OPC_CheckType, MVT::v8i8,
/*11102*/       OPC_MoveParent,
/*11103*/       OPC_MoveParent,
/*11104*/       OPC_RecordChild1, // #0 = $Vm
/*11105*/       OPC_MoveParent,
/*11106*/       OPC_RecordChild1, // #1 = $Vn
/*11107*/       OPC_CheckType, MVT::v2i32,
/*11109*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11111*/       OPC_EmitInteger, MVT::i32, 14, 
/*11114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11117*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11128*/     0, /*End of Scope*/
/*11129*/   /*Scope*/ 51, /*->11181*/
/*11130*/     OPC_RecordChild0, // #0 = $Vn
/*11131*/     OPC_MoveChild, 1,
/*11133*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11136*/     OPC_MoveChild, 0,
/*11138*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11141*/     OPC_MoveChild, 0,
/*11143*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11146*/     OPC_MoveChild, 0,
/*11148*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11151*/     OPC_MoveParent,
/*11152*/     OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*11154*/     OPC_CheckType, MVT::v16i8,
/*11156*/     OPC_MoveParent,
/*11157*/     OPC_MoveParent,
/*11158*/     OPC_RecordChild1, // #1 = $Vm
/*11159*/     OPC_MoveParent,
/*11160*/     OPC_CheckType, MVT::v4i32,
/*11162*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11164*/     OPC_EmitInteger, MVT::i32, 14, 
/*11167*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11170*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11181*/   /*Scope*/ 101, /*->11283*/
/*11182*/     OPC_MoveChild, 0,
/*11184*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11187*/     OPC_Scope, 46, /*->11235*/ // 2 children in Scope
/*11189*/       OPC_RecordChild0, // #0 = $Vm
/*11190*/       OPC_MoveChild, 1,
/*11192*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11195*/       OPC_MoveChild, 0,
/*11197*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11200*/       OPC_MoveChild, 0,
/*11202*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11205*/       OPC_MoveParent,
/*11206*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*11208*/       OPC_CheckType, MVT::v16i8,
/*11210*/       OPC_MoveParent,
/*11211*/       OPC_MoveParent,
/*11212*/       OPC_MoveParent,
/*11213*/       OPC_RecordChild1, // #1 = $Vn
/*11214*/       OPC_CheckType, MVT::v4i32,
/*11216*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11218*/       OPC_EmitInteger, MVT::i32, 14, 
/*11221*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11224*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11235*/     /*Scope*/ 46, /*->11282*/
/*11236*/       OPC_MoveChild, 0,
/*11238*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11241*/       OPC_MoveChild, 0,
/*11243*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11246*/       OPC_MoveChild, 0,
/*11248*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11251*/       OPC_MoveParent,
/*11252*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*11254*/       OPC_CheckType, MVT::v16i8,
/*11256*/       OPC_MoveParent,
/*11257*/       OPC_MoveParent,
/*11258*/       OPC_RecordChild1, // #0 = $Vm
/*11259*/       OPC_MoveParent,
/*11260*/       OPC_RecordChild1, // #1 = $Vn
/*11261*/       OPC_CheckType, MVT::v4i32,
/*11263*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11265*/       OPC_EmitInteger, MVT::i32, 14, 
/*11268*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11271*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11282*/     0, /*End of Scope*/
/*11283*/   /*Scope*/ 61, /*->11345*/
/*11284*/     OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11290*/     OPC_RecordChild0, // #0 = $src
/*11291*/     OPC_CheckType, MVT::i32,
/*11293*/     OPC_Scope, 24, /*->11319*/ // 2 children in Scope
/*11295*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*11297*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*11302*/       OPC_EmitInteger, MVT::i32, 14, 
/*11305*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11308*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*11319*/     /*Scope*/ 24, /*->11344*/
/*11320*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*11322*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*11327*/       OPC_EmitInteger, MVT::i32, 14, 
/*11330*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11333*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*11344*/     0, /*End of Scope*/
/*11345*/   /*Scope*/ 101|128,1/*229*/, /*->11576*/
/*11347*/     OPC_RecordChild0, // #0 = $Rn
/*11348*/     OPC_RecordChild1, // #1 = $imm
/*11349*/     OPC_Scope, 103, /*->11454*/ // 4 children in Scope
/*11351*/       OPC_MoveChild, 1,
/*11353*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11356*/       OPC_Scope, 30, /*->11388*/ // 3 children in Scope
/*11358*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*11360*/         OPC_MoveParent,
/*11361*/         OPC_CheckType, MVT::i32,
/*11363*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*11365*/         OPC_EmitConvertToTarget, 1,
/*11367*/         OPC_EmitInteger, MVT::i32, 14, 
/*11370*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11373*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11376*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*11388*/       /*Scope*/ 30, /*->11419*/
/*11389*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*11391*/         OPC_MoveParent,
/*11392*/         OPC_CheckType, MVT::i32,
/*11394*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*11396*/         OPC_EmitConvertToTarget, 1,
/*11398*/         OPC_EmitInteger, MVT::i32, 14, 
/*11401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11407*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11419*/       /*Scope*/ 33, /*->11453*/
/*11420*/         OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*11422*/         OPC_MoveParent,
/*11423*/         OPC_CheckType, MVT::i32,
/*11425*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*11427*/         OPC_EmitConvertToTarget, 1,
/*11429*/         OPC_EmitNodeXForm, 3, 2, // t2_so_imm_not_XFORM
/*11432*/         OPC_EmitInteger, MVT::i32, 14, 
/*11435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11441*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*11453*/       0, /*End of Scope*/
/*11454*/     /*Scope*/ 76, /*->11531*/
/*11455*/       OPC_CheckType, MVT::i32,
/*11457*/       OPC_Scope, 23, /*->11482*/ // 3 children in Scope
/*11459*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*11461*/         OPC_EmitInteger, MVT::i32, 14, 
/*11464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*11482*/       /*Scope*/ 23, /*->11506*/
/*11483*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*11485*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*11488*/         OPC_EmitInteger, MVT::i32, 14, 
/*11491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11494*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*11506*/       /*Scope*/ 23, /*->11530*/
/*11507*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*11509*/         OPC_EmitInteger, MVT::i32, 14, 
/*11512*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11518*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11530*/       0, /*End of Scope*/
/*11531*/     /*Scope*/ 21, /*->11553*/
/*11532*/       OPC_CheckType, MVT::v2i32,
/*11534*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11536*/       OPC_EmitInteger, MVT::i32, 14, 
/*11539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11553*/     /*Scope*/ 21, /*->11575*/
/*11554*/       OPC_CheckType, MVT::v4i32,
/*11556*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11558*/       OPC_EmitInteger, MVT::i32, 14, 
/*11561*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11564*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11575*/     0, /*End of Scope*/
/*11576*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 107|128,90/*11627*/,  TARGET_VAL(ISD::ADD),// ->23208
/*11581*/   OPC_Scope, 99, /*->11682*/ // 75 children in Scope
/*11583*/     OPC_RecordChild0, // #0 = $acc
/*11584*/     OPC_MoveChild, 1,
/*11586*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11589*/     OPC_MoveChild, 0,
/*11591*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11594*/     OPC_MoveChild, 0,
/*11596*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11599*/     OPC_RecordChild0, // #1 = $a
/*11600*/     OPC_MoveChild, 1,
/*11602*/     OPC_CheckInteger, 16, 
/*11604*/     OPC_CheckType, MVT::i32,
/*11606*/     OPC_MoveParent,
/*11607*/     OPC_MoveParent,
/*11608*/     OPC_MoveChild, 1,
/*11610*/     OPC_CheckInteger, 16, 
/*11612*/     OPC_CheckType, MVT::i32,
/*11614*/     OPC_MoveParent,
/*11615*/     OPC_MoveParent,
/*11616*/     OPC_MoveChild, 1,
/*11618*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11621*/     OPC_MoveChild, 0,
/*11623*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11626*/     OPC_RecordChild0, // #2 = $b
/*11627*/     OPC_MoveChild, 1,
/*11629*/     OPC_CheckInteger, 16, 
/*11631*/     OPC_CheckType, MVT::i32,
/*11633*/     OPC_MoveParent,
/*11634*/     OPC_MoveParent,
/*11635*/     OPC_MoveChild, 1,
/*11637*/     OPC_CheckInteger, 16, 
/*11639*/     OPC_CheckType, MVT::i32,
/*11641*/     OPC_MoveParent,
/*11642*/     OPC_MoveParent,
/*11643*/     OPC_MoveParent,
/*11644*/     OPC_CheckType, MVT::i32,
/*11646*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*11648*/     OPC_EmitInteger, MVT::i32, 14, 
/*11651*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11654*/     OPC_Scope, 12, /*->11668*/ // 2 children in Scope
/*11656*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*11668*/     /*Scope*/ 12, /*->11681*/
/*11669*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32))) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*11681*/     0, /*End of Scope*/
/*11682*/   /*Scope*/ 99, /*->11782*/
/*11683*/     OPC_MoveChild, 0,
/*11685*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11688*/     OPC_MoveChild, 0,
/*11690*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11693*/     OPC_MoveChild, 0,
/*11695*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11698*/     OPC_RecordChild0, // #0 = $a
/*11699*/     OPC_MoveChild, 1,
/*11701*/     OPC_CheckInteger, 16, 
/*11703*/     OPC_CheckType, MVT::i32,
/*11705*/     OPC_MoveParent,
/*11706*/     OPC_MoveParent,
/*11707*/     OPC_MoveChild, 1,
/*11709*/     OPC_CheckInteger, 16, 
/*11711*/     OPC_CheckType, MVT::i32,
/*11713*/     OPC_MoveParent,
/*11714*/     OPC_MoveParent,
/*11715*/     OPC_MoveChild, 1,
/*11717*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11720*/     OPC_MoveChild, 0,
/*11722*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11725*/     OPC_RecordChild0, // #1 = $b
/*11726*/     OPC_MoveChild, 1,
/*11728*/     OPC_CheckInteger, 16, 
/*11730*/     OPC_CheckType, MVT::i32,
/*11732*/     OPC_MoveParent,
/*11733*/     OPC_MoveParent,
/*11734*/     OPC_MoveChild, 1,
/*11736*/     OPC_CheckInteger, 16, 
/*11738*/     OPC_CheckType, MVT::i32,
/*11740*/     OPC_MoveParent,
/*11741*/     OPC_MoveParent,
/*11742*/     OPC_MoveParent,
/*11743*/     OPC_RecordChild1, // #2 = $acc
/*11744*/     OPC_CheckType, MVT::i32,
/*11746*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*11748*/     OPC_EmitInteger, MVT::i32, 14, 
/*11751*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11754*/     OPC_Scope, 12, /*->11768*/ // 2 children in Scope
/*11756*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*11768*/     /*Scope*/ 12, /*->11781*/
/*11769*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*11781*/     0, /*End of Scope*/
/*11782*/   /*Scope*/ 67|128,1/*195*/, /*->11979*/
/*11784*/     OPC_RecordChild0, // #0 = $Rn
/*11785*/     OPC_MoveChild, 1,
/*11787*/     OPC_Scope, 46, /*->11835*/ // 4 children in Scope
/*11789*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*11792*/       OPC_MoveChild, 0,
/*11794*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*11797*/       OPC_RecordChild0, // #1 = $Rm
/*11798*/       OPC_RecordChild1, // #2 = $rot
/*11799*/       OPC_MoveChild, 1,
/*11801*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11804*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*11806*/       OPC_CheckType, MVT::i32,
/*11808*/       OPC_MoveParent,
/*11809*/       OPC_MoveParent,
/*11810*/       OPC_MoveParent,
/*11811*/       OPC_CheckType, MVT::i32,
/*11813*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11815*/       OPC_EmitConvertToTarget, 2,
/*11817*/       OPC_EmitInteger, MVT::i32, 14, 
/*11820*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11823*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTABrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (UXTABrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*11835*/     /*Scope*/ 47, /*->11883*/
/*11836*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11840*/       OPC_MoveChild, 0,
/*11842*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*11845*/       OPC_RecordChild0, // #1 = $Rm
/*11846*/       OPC_RecordChild1, // #2 = $rot
/*11847*/       OPC_MoveChild, 1,
/*11849*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11852*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*11854*/       OPC_CheckType, MVT::i32,
/*11856*/       OPC_MoveParent,
/*11857*/       OPC_MoveParent,
/*11858*/       OPC_MoveParent,
/*11859*/       OPC_CheckType, MVT::i32,
/*11861*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11863*/       OPC_EmitConvertToTarget, 2,
/*11865*/       OPC_EmitInteger, MVT::i32, 14, 
/*11868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11871*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAHrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (UXTAHrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*11883*/     /*Scope*/ 46, /*->11930*/
/*11884*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*11887*/       OPC_MoveChild, 0,
/*11889*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*11892*/       OPC_RecordChild0, // #1 = $Rm
/*11893*/       OPC_RecordChild1, // #2 = $rot
/*11894*/       OPC_MoveChild, 1,
/*11896*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11899*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*11901*/       OPC_CheckType, MVT::i32,
/*11903*/       OPC_MoveParent,
/*11904*/       OPC_MoveParent,
/*11905*/       OPC_MoveParent,
/*11906*/       OPC_CheckType, MVT::i32,
/*11908*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11910*/       OPC_EmitConvertToTarget, 2,
/*11912*/       OPC_EmitInteger, MVT::i32, 14, 
/*11915*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11918*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTABrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (t2UXTABrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*11930*/     /*Scope*/ 47, /*->11978*/
/*11931*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11935*/       OPC_MoveChild, 0,
/*11937*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*11940*/       OPC_RecordChild0, // #1 = $Rm
/*11941*/       OPC_RecordChild1, // #2 = $rot
/*11942*/       OPC_MoveChild, 1,
/*11944*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11947*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*11949*/       OPC_CheckType, MVT::i32,
/*11951*/       OPC_MoveParent,
/*11952*/       OPC_MoveParent,
/*11953*/       OPC_MoveParent,
/*11954*/       OPC_CheckType, MVT::i32,
/*11956*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11958*/       OPC_EmitConvertToTarget, 2,
/*11960*/       OPC_EmitInteger, MVT::i32, 14, 
/*11963*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11966*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAHrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (t2UXTAHrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*11978*/     0, /*End of Scope*/
/*11979*/   /*Scope*/ 70|128,1/*198*/, /*->12179*/
/*11981*/     OPC_MoveChild, 0,
/*11983*/     OPC_Scope, 47, /*->12032*/ // 4 children in Scope
/*11985*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*11988*/       OPC_MoveChild, 0,
/*11990*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*11993*/       OPC_RecordChild0, // #0 = $Rm
/*11994*/       OPC_RecordChild1, // #1 = $rot
/*11995*/       OPC_MoveChild, 1,
/*11997*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12000*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*12002*/       OPC_CheckType, MVT::i32,
/*12004*/       OPC_MoveParent,
/*12005*/       OPC_MoveParent,
/*12006*/       OPC_MoveParent,
/*12007*/       OPC_RecordChild1, // #2 = $Rn
/*12008*/       OPC_CheckType, MVT::i32,
/*12010*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12012*/       OPC_EmitConvertToTarget, 1,
/*12014*/       OPC_EmitInteger, MVT::i32, 14, 
/*12017*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12020*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTABrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTABrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*12032*/     /*Scope*/ 48, /*->12081*/
/*12033*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12037*/       OPC_MoveChild, 0,
/*12039*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*12042*/       OPC_RecordChild0, // #0 = $Rm
/*12043*/       OPC_RecordChild1, // #1 = $rot
/*12044*/       OPC_MoveChild, 1,
/*12046*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12049*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*12051*/       OPC_CheckType, MVT::i32,
/*12053*/       OPC_MoveParent,
/*12054*/       OPC_MoveParent,
/*12055*/       OPC_MoveParent,
/*12056*/       OPC_RecordChild1, // #2 = $Rn
/*12057*/       OPC_CheckType, MVT::i32,
/*12059*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12061*/       OPC_EmitConvertToTarget, 1,
/*12063*/       OPC_EmitInteger, MVT::i32, 14, 
/*12066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12069*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAHrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAHrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*12081*/     /*Scope*/ 47, /*->12129*/
/*12082*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*12085*/       OPC_MoveChild, 0,
/*12087*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*12090*/       OPC_RecordChild0, // #0 = $Rm
/*12091*/       OPC_RecordChild1, // #1 = $rot
/*12092*/       OPC_MoveChild, 1,
/*12094*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12097*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*12099*/       OPC_CheckType, MVT::i32,
/*12101*/       OPC_MoveParent,
/*12102*/       OPC_MoveParent,
/*12103*/       OPC_MoveParent,
/*12104*/       OPC_RecordChild1, // #2 = $Rn
/*12105*/       OPC_CheckType, MVT::i32,
/*12107*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12109*/       OPC_EmitConvertToTarget, 1,
/*12111*/       OPC_EmitInteger, MVT::i32, 14, 
/*12114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12117*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTABrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTABrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*12129*/     /*Scope*/ 48, /*->12178*/
/*12130*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12134*/       OPC_MoveChild, 0,
/*12136*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*12139*/       OPC_RecordChild0, // #0 = $Rm
/*12140*/       OPC_RecordChild1, // #1 = $rot
/*12141*/       OPC_MoveChild, 1,
/*12143*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12146*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*12148*/       OPC_CheckType, MVT::i32,
/*12150*/       OPC_MoveParent,
/*12151*/       OPC_MoveParent,
/*12152*/       OPC_MoveParent,
/*12153*/       OPC_RecordChild1, // #2 = $Rn
/*12154*/       OPC_CheckType, MVT::i32,
/*12156*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12158*/       OPC_EmitConvertToTarget, 1,
/*12160*/       OPC_EmitInteger, MVT::i32, 14, 
/*12163*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12166*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAHrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAHrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*12178*/     0, /*End of Scope*/
/*12179*/   /*Scope*/ 91|128,1/*219*/, /*->12400*/
/*12181*/     OPC_RecordChild0, // #0 = $acc
/*12182*/     OPC_MoveChild, 1,
/*12184*/     OPC_SwitchOpcode /*2 cases */, 15|128,1/*143*/,  TARGET_VAL(ISD::MUL),// ->12332
/*12189*/       OPC_MoveChild, 0,
/*12191*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12194*/       OPC_Scope, 59, /*->12255*/ // 2 children in Scope
/*12196*/         OPC_MoveChild, 0,
/*12198*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12201*/         OPC_RecordChild0, // #1 = $a
/*12202*/         OPC_MoveChild, 1,
/*12204*/         OPC_CheckInteger, 16, 
/*12206*/         OPC_CheckType, MVT::i32,
/*12208*/         OPC_MoveParent,
/*12209*/         OPC_MoveParent,
/*12210*/         OPC_MoveChild, 1,
/*12212*/         OPC_CheckInteger, 16, 
/*12214*/         OPC_CheckType, MVT::i32,
/*12216*/         OPC_MoveParent,
/*12217*/         OPC_MoveParent,
/*12218*/         OPC_MoveChild, 1,
/*12220*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12223*/         OPC_RecordChild0, // #2 = $b
/*12224*/         OPC_MoveChild, 1,
/*12226*/         OPC_CheckInteger, 16, 
/*12228*/         OPC_CheckType, MVT::i32,
/*12230*/         OPC_MoveParent,
/*12231*/         OPC_MoveParent,
/*12232*/         OPC_MoveParent,
/*12233*/         OPC_CheckType, MVT::i32,
/*12235*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12237*/         OPC_EmitInteger, MVT::i32, 14, 
/*12240*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12243*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12255*/       /*Scope*/ 75, /*->12331*/
/*12256*/         OPC_RecordChild0, // #1 = $a
/*12257*/         OPC_MoveChild, 1,
/*12259*/         OPC_CheckInteger, 16, 
/*12261*/         OPC_CheckType, MVT::i32,
/*12263*/         OPC_MoveParent,
/*12264*/         OPC_MoveParent,
/*12265*/         OPC_MoveChild, 1,
/*12267*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12270*/         OPC_MoveChild, 0,
/*12272*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12275*/         OPC_RecordChild0, // #2 = $b
/*12276*/         OPC_MoveChild, 1,
/*12278*/         OPC_CheckInteger, 16, 
/*12280*/         OPC_CheckType, MVT::i32,
/*12282*/         OPC_MoveParent,
/*12283*/         OPC_MoveParent,
/*12284*/         OPC_MoveChild, 1,
/*12286*/         OPC_CheckInteger, 16, 
/*12288*/         OPC_CheckType, MVT::i32,
/*12290*/         OPC_MoveParent,
/*12291*/         OPC_MoveParent,
/*12292*/         OPC_MoveParent,
/*12293*/         OPC_CheckType, MVT::i32,
/*12295*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12297*/         OPC_EmitInteger, MVT::i32, 14, 
/*12300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12303*/         OPC_Scope, 12, /*->12317*/ // 2 children in Scope
/*12305*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12317*/         /*Scope*/ 12, /*->12330*/
/*12318*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32))) - Complexity = 30
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12330*/         0, /*End of Scope*/
/*12331*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 64,  TARGET_VAL(ISD::SRA),// ->12399
/*12335*/       OPC_MoveChild, 0,
/*12337*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12340*/       OPC_RecordChild0, // #1 = $a
/*12341*/       OPC_MoveChild, 1,
/*12343*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12346*/       OPC_MoveChild, 0,
/*12348*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12351*/       OPC_RecordChild0, // #2 = $b
/*12352*/       OPC_MoveChild, 1,
/*12354*/       OPC_CheckInteger, 16, 
/*12356*/       OPC_CheckType, MVT::i32,
/*12358*/       OPC_MoveParent,
/*12359*/       OPC_MoveParent,
/*12360*/       OPC_MoveChild, 1,
/*12362*/       OPC_CheckInteger, 16, 
/*12364*/       OPC_CheckType, MVT::i32,
/*12366*/       OPC_MoveParent,
/*12367*/       OPC_MoveParent,
/*12368*/       OPC_MoveParent,
/*12369*/       OPC_MoveChild, 1,
/*12371*/       OPC_CheckInteger, 16, 
/*12373*/       OPC_CheckType, MVT::i32,
/*12375*/       OPC_MoveParent,
/*12376*/       OPC_MoveParent,
/*12377*/       OPC_CheckType, MVT::i32,
/*12379*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12381*/       OPC_EmitInteger, MVT::i32, 14, 
/*12384*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12387*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32)) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
              0, // EndSwitchOpcode
/*12400*/   /*Scope*/ 6|128,1/*134*/, /*->12536*/
/*12402*/     OPC_MoveChild, 0,
/*12404*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12407*/     OPC_MoveChild, 0,
/*12409*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12412*/     OPC_Scope, 60, /*->12474*/ // 2 children in Scope
/*12414*/       OPC_MoveChild, 0,
/*12416*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12419*/       OPC_RecordChild0, // #0 = $a
/*12420*/       OPC_MoveChild, 1,
/*12422*/       OPC_CheckInteger, 16, 
/*12424*/       OPC_CheckType, MVT::i32,
/*12426*/       OPC_MoveParent,
/*12427*/       OPC_MoveParent,
/*12428*/       OPC_MoveChild, 1,
/*12430*/       OPC_CheckInteger, 16, 
/*12432*/       OPC_CheckType, MVT::i32,
/*12434*/       OPC_MoveParent,
/*12435*/       OPC_MoveParent,
/*12436*/       OPC_MoveChild, 1,
/*12438*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12441*/       OPC_RecordChild0, // #1 = $b
/*12442*/       OPC_MoveChild, 1,
/*12444*/       OPC_CheckInteger, 16, 
/*12446*/       OPC_CheckType, MVT::i32,
/*12448*/       OPC_MoveParent,
/*12449*/       OPC_MoveParent,
/*12450*/       OPC_MoveParent,
/*12451*/       OPC_RecordChild1, // #2 = $acc
/*12452*/       OPC_CheckType, MVT::i32,
/*12454*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12456*/       OPC_EmitInteger, MVT::i32, 14, 
/*12459*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12462*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12474*/     /*Scope*/ 60, /*->12535*/
/*12475*/       OPC_RecordChild0, // #0 = $b
/*12476*/       OPC_MoveChild, 1,
/*12478*/       OPC_CheckInteger, 16, 
/*12480*/       OPC_CheckType, MVT::i32,
/*12482*/       OPC_MoveParent,
/*12483*/       OPC_MoveParent,
/*12484*/       OPC_MoveChild, 1,
/*12486*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12489*/       OPC_MoveChild, 0,
/*12491*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12494*/       OPC_RecordChild0, // #1 = $a
/*12495*/       OPC_MoveChild, 1,
/*12497*/       OPC_CheckInteger, 16, 
/*12499*/       OPC_CheckType, MVT::i32,
/*12501*/       OPC_MoveParent,
/*12502*/       OPC_MoveParent,
/*12503*/       OPC_MoveChild, 1,
/*12505*/       OPC_CheckInteger, 16, 
/*12507*/       OPC_CheckType, MVT::i32,
/*12509*/       OPC_MoveParent,
/*12510*/       OPC_MoveParent,
/*12511*/       OPC_MoveParent,
/*12512*/       OPC_RecordChild1, // #2 = $acc
/*12513*/       OPC_CheckType, MVT::i32,
/*12515*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12517*/       OPC_EmitInteger, MVT::i32, 14, 
/*12520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12523*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12535*/     0, /*End of Scope*/
/*12536*/   /*Scope*/ 70, /*->12607*/
/*12537*/     OPC_RecordChild0, // #0 = $acc
/*12538*/     OPC_MoveChild, 1,
/*12540*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12543*/     OPC_MoveChild, 0,
/*12545*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12548*/     OPC_MoveChild, 0,
/*12550*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12553*/     OPC_RecordChild0, // #1 = $b
/*12554*/     OPC_MoveChild, 1,
/*12556*/     OPC_CheckInteger, 16, 
/*12558*/     OPC_CheckType, MVT::i32,
/*12560*/     OPC_MoveParent,
/*12561*/     OPC_MoveParent,
/*12562*/     OPC_MoveChild, 1,
/*12564*/     OPC_CheckInteger, 16, 
/*12566*/     OPC_CheckType, MVT::i32,
/*12568*/     OPC_MoveParent,
/*12569*/     OPC_MoveParent,
/*12570*/     OPC_MoveChild, 1,
/*12572*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12575*/     OPC_RecordChild0, // #2 = $a
/*12576*/     OPC_MoveChild, 1,
/*12578*/     OPC_CheckInteger, 16, 
/*12580*/     OPC_CheckType, MVT::i32,
/*12582*/     OPC_MoveParent,
/*12583*/     OPC_MoveParent,
/*12584*/     OPC_MoveParent,
/*12585*/     OPC_CheckType, MVT::i32,
/*12587*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12589*/     OPC_EmitInteger, MVT::i32, 14, 
/*12592*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12595*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 GPR:i32:$a, 16:i32))) - Complexity = 30
              // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12607*/   /*Scope*/ 6|128,1/*134*/, /*->12743*/
/*12609*/     OPC_MoveChild, 0,
/*12611*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12614*/     OPC_MoveChild, 0,
/*12616*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12619*/     OPC_Scope, 60, /*->12681*/ // 2 children in Scope
/*12621*/       OPC_RecordChild0, // #0 = $a
/*12622*/       OPC_MoveChild, 1,
/*12624*/       OPC_CheckInteger, 16, 
/*12626*/       OPC_CheckType, MVT::i32,
/*12628*/       OPC_MoveParent,
/*12629*/       OPC_MoveParent,
/*12630*/       OPC_MoveChild, 1,
/*12632*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12635*/       OPC_MoveChild, 0,
/*12637*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12640*/       OPC_RecordChild0, // #1 = $b
/*12641*/       OPC_MoveChild, 1,
/*12643*/       OPC_CheckInteger, 16, 
/*12645*/       OPC_CheckType, MVT::i32,
/*12647*/       OPC_MoveParent,
/*12648*/       OPC_MoveParent,
/*12649*/       OPC_MoveChild, 1,
/*12651*/       OPC_CheckInteger, 16, 
/*12653*/       OPC_CheckType, MVT::i32,
/*12655*/       OPC_MoveParent,
/*12656*/       OPC_MoveParent,
/*12657*/       OPC_MoveParent,
/*12658*/       OPC_RecordChild1, // #2 = $acc
/*12659*/       OPC_CheckType, MVT::i32,
/*12661*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12663*/       OPC_EmitInteger, MVT::i32, 14, 
/*12666*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12669*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12681*/     /*Scope*/ 60, /*->12742*/
/*12682*/       OPC_MoveChild, 0,
/*12684*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12687*/       OPC_RecordChild0, // #0 = $b
/*12688*/       OPC_MoveChild, 1,
/*12690*/       OPC_CheckInteger, 16, 
/*12692*/       OPC_CheckType, MVT::i32,
/*12694*/       OPC_MoveParent,
/*12695*/       OPC_MoveParent,
/*12696*/       OPC_MoveChild, 1,
/*12698*/       OPC_CheckInteger, 16, 
/*12700*/       OPC_CheckType, MVT::i32,
/*12702*/       OPC_MoveParent,
/*12703*/       OPC_MoveParent,
/*12704*/       OPC_MoveChild, 1,
/*12706*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12709*/       OPC_RecordChild0, // #1 = $a
/*12710*/       OPC_MoveChild, 1,
/*12712*/       OPC_CheckInteger, 16, 
/*12714*/       OPC_CheckType, MVT::i32,
/*12716*/       OPC_MoveParent,
/*12717*/       OPC_MoveParent,
/*12718*/       OPC_MoveParent,
/*12719*/       OPC_RecordChild1, // #2 = $acc
/*12720*/       OPC_CheckType, MVT::i32,
/*12722*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12724*/       OPC_EmitInteger, MVT::i32, 14, 
/*12727*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12730*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 GPR:i32:$a, 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12742*/     0, /*End of Scope*/
/*12743*/   /*Scope*/ 70, /*->12814*/
/*12744*/     OPC_RecordChild0, // #0 = $acc
/*12745*/     OPC_MoveChild, 1,
/*12747*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12750*/     OPC_MoveChild, 0,
/*12752*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12755*/     OPC_MoveChild, 0,
/*12757*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12760*/     OPC_MoveChild, 0,
/*12762*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12765*/     OPC_RecordChild0, // #1 = $b
/*12766*/     OPC_MoveChild, 1,
/*12768*/     OPC_CheckInteger, 16, 
/*12770*/     OPC_CheckType, MVT::i32,
/*12772*/     OPC_MoveParent,
/*12773*/     OPC_MoveParent,
/*12774*/     OPC_MoveChild, 1,
/*12776*/     OPC_CheckInteger, 16, 
/*12778*/     OPC_CheckType, MVT::i32,
/*12780*/     OPC_MoveParent,
/*12781*/     OPC_MoveParent,
/*12782*/     OPC_RecordChild1, // #2 = $a
/*12783*/     OPC_MoveParent,
/*12784*/     OPC_MoveChild, 1,
/*12786*/     OPC_CheckInteger, 16, 
/*12788*/     OPC_CheckType, MVT::i32,
/*12790*/     OPC_MoveParent,
/*12791*/     OPC_MoveParent,
/*12792*/     OPC_CheckType, MVT::i32,
/*12794*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12796*/     OPC_EmitInteger, MVT::i32, 14, 
/*12799*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12802*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32)) - Complexity = 30
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12814*/   /*Scope*/ 6|128,1/*134*/, /*->12950*/
/*12816*/     OPC_MoveChild, 0,
/*12818*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12821*/     OPC_MoveChild, 0,
/*12823*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12826*/     OPC_Scope, 60, /*->12888*/ // 2 children in Scope
/*12828*/       OPC_RecordChild0, // #0 = $a
/*12829*/       OPC_MoveChild, 1,
/*12831*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12834*/       OPC_MoveChild, 0,
/*12836*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12839*/       OPC_RecordChild0, // #1 = $b
/*12840*/       OPC_MoveChild, 1,
/*12842*/       OPC_CheckInteger, 16, 
/*12844*/       OPC_CheckType, MVT::i32,
/*12846*/       OPC_MoveParent,
/*12847*/       OPC_MoveParent,
/*12848*/       OPC_MoveChild, 1,
/*12850*/       OPC_CheckInteger, 16, 
/*12852*/       OPC_CheckType, MVT::i32,
/*12854*/       OPC_MoveParent,
/*12855*/       OPC_MoveParent,
/*12856*/       OPC_MoveParent,
/*12857*/       OPC_MoveChild, 1,
/*12859*/       OPC_CheckInteger, 16, 
/*12861*/       OPC_CheckType, MVT::i32,
/*12863*/       OPC_MoveParent,
/*12864*/       OPC_MoveParent,
/*12865*/       OPC_RecordChild1, // #2 = $acc
/*12866*/       OPC_CheckType, MVT::i32,
/*12868*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12870*/       OPC_EmitInteger, MVT::i32, 14, 
/*12873*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12876*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12888*/     /*Scope*/ 60, /*->12949*/
/*12889*/       OPC_MoveChild, 0,
/*12891*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12894*/       OPC_MoveChild, 0,
/*12896*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12899*/       OPC_RecordChild0, // #0 = $b
/*12900*/       OPC_MoveChild, 1,
/*12902*/       OPC_CheckInteger, 16, 
/*12904*/       OPC_CheckType, MVT::i32,
/*12906*/       OPC_MoveParent,
/*12907*/       OPC_MoveParent,
/*12908*/       OPC_MoveChild, 1,
/*12910*/       OPC_CheckInteger, 16, 
/*12912*/       OPC_CheckType, MVT::i32,
/*12914*/       OPC_MoveParent,
/*12915*/       OPC_MoveParent,
/*12916*/       OPC_RecordChild1, // #1 = $a
/*12917*/       OPC_MoveParent,
/*12918*/       OPC_MoveChild, 1,
/*12920*/       OPC_CheckInteger, 16, 
/*12922*/       OPC_CheckType, MVT::i32,
/*12924*/       OPC_MoveParent,
/*12925*/       OPC_MoveParent,
/*12926*/       OPC_RecordChild1, // #2 = $acc
/*12927*/       OPC_CheckType, MVT::i32,
/*12929*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12931*/       OPC_EmitInteger, MVT::i32, 14, 
/*12934*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12937*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12949*/     0, /*End of Scope*/
/*12950*/   /*Scope*/ 115, /*->13066*/
/*12951*/     OPC_RecordChild0, // #0 = $Rn
/*12952*/     OPC_MoveChild, 1,
/*12954*/     OPC_Scope, 26, /*->12982*/ // 4 children in Scope
/*12956*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*12959*/       OPC_RecordChild0, // #1 = $Rm
/*12960*/       OPC_MoveParent,
/*12961*/       OPC_CheckType, MVT::i32,
/*12963*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12965*/       OPC_EmitInteger, MVT::i32, 14, 
/*12968*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12971*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (UXTABrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*12982*/     /*Scope*/ 27, /*->13010*/
/*12983*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12987*/       OPC_RecordChild0, // #1 = $Rm
/*12988*/       OPC_MoveParent,
/*12989*/       OPC_CheckType, MVT::i32,
/*12991*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12993*/       OPC_EmitInteger, MVT::i32, 14, 
/*12996*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12999*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (UXTAHrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*13010*/     /*Scope*/ 26, /*->13037*/
/*13011*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*13014*/       OPC_RecordChild0, // #1 = $Rm
/*13015*/       OPC_MoveParent,
/*13016*/       OPC_CheckType, MVT::i32,
/*13018*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*13020*/       OPC_EmitInteger, MVT::i32, 14, 
/*13023*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13026*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (t2UXTABrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13037*/     /*Scope*/ 27, /*->13065*/
/*13038*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*13042*/       OPC_RecordChild0, // #1 = $Rm
/*13043*/       OPC_MoveParent,
/*13044*/       OPC_CheckType, MVT::i32,
/*13046*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*13048*/       OPC_EmitInteger, MVT::i32, 14, 
/*13051*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13054*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (t2UXTAHrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13065*/     0, /*End of Scope*/
/*13066*/   /*Scope*/ 118, /*->13185*/
/*13067*/     OPC_MoveChild, 0,
/*13069*/     OPC_Scope, 27, /*->13098*/ // 4 children in Scope
/*13071*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*13074*/       OPC_RecordChild0, // #0 = $Rm
/*13075*/       OPC_MoveParent,
/*13076*/       OPC_RecordChild1, // #1 = $Rn
/*13077*/       OPC_CheckType, MVT::i32,
/*13079*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*13081*/       OPC_EmitInteger, MVT::i32, 14, 
/*13084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13087*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTABrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*13098*/     /*Scope*/ 28, /*->13127*/
/*13099*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*13103*/       OPC_RecordChild0, // #0 = $Rm
/*13104*/       OPC_MoveParent,
/*13105*/       OPC_RecordChild1, // #1 = $Rn
/*13106*/       OPC_CheckType, MVT::i32,
/*13108*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*13110*/       OPC_EmitInteger, MVT::i32, 14, 
/*13113*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13116*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAHrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*13127*/     /*Scope*/ 27, /*->13155*/
/*13128*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*13131*/       OPC_RecordChild0, // #0 = $Rm
/*13132*/       OPC_MoveParent,
/*13133*/       OPC_RecordChild1, // #1 = $Rn
/*13134*/       OPC_CheckType, MVT::i32,
/*13136*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*13138*/       OPC_EmitInteger, MVT::i32, 14, 
/*13141*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13144*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTABrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13155*/     /*Scope*/ 28, /*->13184*/
/*13156*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*13160*/       OPC_RecordChild0, // #0 = $Rm
/*13161*/       OPC_MoveParent,
/*13162*/       OPC_RecordChild1, // #1 = $Rn
/*13163*/       OPC_CheckType, MVT::i32,
/*13165*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*13167*/       OPC_EmitInteger, MVT::i32, 14, 
/*13170*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13173*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAHrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13184*/     0, /*End of Scope*/
/*13185*/   /*Scope*/ 54|128,1/*182*/, /*->13369*/
/*13187*/     OPC_RecordChild0, // #0 = $Ra
/*13188*/     OPC_MoveChild, 1,
/*13190*/     OPC_SwitchOpcode /*2 cases */, 96,  TARGET_VAL(ISD::MUL),// ->13290
/*13194*/       OPC_MoveChild, 0,
/*13196*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13199*/       OPC_RecordChild0, // #1 = $Rn
/*13200*/       OPC_MoveChild, 1,
/*13202*/       OPC_CheckInteger, 16, 
/*13204*/       OPC_CheckType, MVT::i32,
/*13206*/       OPC_MoveParent,
/*13207*/       OPC_MoveParent,
/*13208*/       OPC_MoveChild, 1,
/*13210*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13213*/       OPC_RecordChild0, // #2 = $Rm
/*13214*/       OPC_MoveChild, 1,
/*13216*/       OPC_CheckInteger, 16, 
/*13218*/       OPC_CheckType, MVT::i32,
/*13220*/       OPC_MoveParent,
/*13221*/       OPC_MoveParent,
/*13222*/       OPC_MoveParent,
/*13223*/       OPC_CheckType, MVT::i32,
/*13225*/       OPC_Scope, 20, /*->13247*/ // 3 children in Scope
/*13227*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13229*/         OPC_EmitInteger, MVT::i32, 14, 
/*13232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13247*/       /*Scope*/ 20, /*->13268*/
/*13248*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13250*/         OPC_EmitInteger, MVT::i32, 14, 
/*13253*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13256*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13268*/       /*Scope*/ 20, /*->13289*/
/*13269*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13271*/         OPC_EmitInteger, MVT::i32, 14, 
/*13274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13277*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sra:i32 GPR:i32:$Rn, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13289*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 75,  TARGET_VAL(ISD::SRA),// ->13368
/*13293*/       OPC_MoveChild, 0,
/*13295*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13298*/       OPC_RecordChild0, // #1 = $Rn
/*13299*/       OPC_MoveChild, 1,
/*13301*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13304*/       OPC_RecordChild0, // #2 = $Rm
/*13305*/       OPC_MoveChild, 1,
/*13307*/       OPC_CheckInteger, 16, 
/*13309*/       OPC_CheckType, MVT::i32,
/*13311*/       OPC_MoveParent,
/*13312*/       OPC_MoveParent,
/*13313*/       OPC_MoveParent,
/*13314*/       OPC_MoveChild, 1,
/*13316*/       OPC_CheckInteger, 16, 
/*13318*/       OPC_CheckType, MVT::i32,
/*13320*/       OPC_MoveParent,
/*13321*/       OPC_MoveParent,
/*13322*/       OPC_CheckType, MVT::i32,
/*13324*/       OPC_Scope, 20, /*->13346*/ // 2 children in Scope
/*13326*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13328*/         OPC_EmitInteger, MVT::i32, 14, 
/*13331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13334*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13346*/       /*Scope*/ 20, /*->13367*/
/*13347*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13349*/         OPC_EmitInteger, MVT::i32, 14, 
/*13352*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13355*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13367*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*13369*/   /*Scope*/ 73, /*->13443*/
/*13370*/     OPC_MoveChild, 0,
/*13372*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13375*/     OPC_MoveChild, 0,
/*13377*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13380*/     OPC_RecordChild0, // #0 = $Rn
/*13381*/     OPC_MoveChild, 1,
/*13383*/     OPC_CheckInteger, 16, 
/*13385*/     OPC_CheckType, MVT::i32,
/*13387*/     OPC_MoveParent,
/*13388*/     OPC_MoveParent,
/*13389*/     OPC_MoveChild, 1,
/*13391*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13394*/     OPC_RecordChild0, // #1 = $Rm
/*13395*/     OPC_MoveChild, 1,
/*13397*/     OPC_CheckInteger, 16, 
/*13399*/     OPC_CheckType, MVT::i32,
/*13401*/     OPC_MoveParent,
/*13402*/     OPC_MoveParent,
/*13403*/     OPC_MoveParent,
/*13404*/     OPC_RecordChild1, // #2 = $Ra
/*13405*/     OPC_CheckType, MVT::i32,
/*13407*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13409*/     OPC_EmitInteger, MVT::i32, 14, 
/*13412*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13415*/     OPC_Scope, 12, /*->13429*/ // 2 children in Scope
/*13417*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                // Dst: (SMLATT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13429*/     /*Scope*/ 12, /*->13442*/
/*13430*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sra:i32 GPR:i32:$Rn, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                // Dst: (SMLATT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13442*/     0, /*End of Scope*/
/*13443*/   /*Scope*/ 57, /*->13501*/
/*13444*/     OPC_RecordChild0, // #0 = $Ra
/*13445*/     OPC_MoveChild, 1,
/*13447*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13450*/     OPC_MoveChild, 0,
/*13452*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13455*/     OPC_MoveChild, 0,
/*13457*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13460*/     OPC_RecordChild0, // #1 = $Rm
/*13461*/     OPC_MoveChild, 1,
/*13463*/     OPC_CheckInteger, 16, 
/*13465*/     OPC_CheckType, MVT::i32,
/*13467*/     OPC_MoveParent,
/*13468*/     OPC_MoveParent,
/*13469*/     OPC_RecordChild1, // #2 = $Rn
/*13470*/     OPC_MoveParent,
/*13471*/     OPC_MoveChild, 1,
/*13473*/     OPC_CheckInteger, 16, 
/*13475*/     OPC_CheckType, MVT::i32,
/*13477*/     OPC_MoveParent,
/*13478*/     OPC_MoveParent,
/*13479*/     OPC_CheckType, MVT::i32,
/*13481*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13483*/     OPC_EmitInteger, MVT::i32, 14, 
/*13486*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13489*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (SMLAWT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13501*/   /*Scope*/ 108, /*->13610*/
/*13502*/     OPC_MoveChild, 0,
/*13504*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13507*/     OPC_MoveChild, 0,
/*13509*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13512*/     OPC_Scope, 47, /*->13561*/ // 2 children in Scope
/*13514*/       OPC_RecordChild0, // #0 = $Rn
/*13515*/       OPC_MoveChild, 1,
/*13517*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13520*/       OPC_RecordChild0, // #1 = $Rm
/*13521*/       OPC_MoveChild, 1,
/*13523*/       OPC_CheckInteger, 16, 
/*13525*/       OPC_CheckType, MVT::i32,
/*13527*/       OPC_MoveParent,
/*13528*/       OPC_MoveParent,
/*13529*/       OPC_MoveParent,
/*13530*/       OPC_MoveChild, 1,
/*13532*/       OPC_CheckInteger, 16, 
/*13534*/       OPC_CheckType, MVT::i32,
/*13536*/       OPC_MoveParent,
/*13537*/       OPC_MoveParent,
/*13538*/       OPC_RecordChild1, // #2 = $Ra
/*13539*/       OPC_CheckType, MVT::i32,
/*13541*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13543*/       OPC_EmitInteger, MVT::i32, 14, 
/*13546*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13549*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32), GPR:i32:$Ra) - Complexity = 22
                // Dst: (SMLAWT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13561*/     /*Scope*/ 47, /*->13609*/
/*13562*/       OPC_MoveChild, 0,
/*13564*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13567*/       OPC_RecordChild0, // #0 = $Rm
/*13568*/       OPC_MoveChild, 1,
/*13570*/       OPC_CheckInteger, 16, 
/*13572*/       OPC_CheckType, MVT::i32,
/*13574*/       OPC_MoveParent,
/*13575*/       OPC_MoveParent,
/*13576*/       OPC_RecordChild1, // #1 = $Rn
/*13577*/       OPC_MoveParent,
/*13578*/       OPC_MoveChild, 1,
/*13580*/       OPC_CheckInteger, 16, 
/*13582*/       OPC_CheckType, MVT::i32,
/*13584*/       OPC_MoveParent,
/*13585*/       OPC_MoveParent,
/*13586*/       OPC_RecordChild1, // #2 = $Ra
/*13587*/       OPC_CheckType, MVT::i32,
/*13589*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13591*/       OPC_EmitInteger, MVT::i32, 14, 
/*13594*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13597*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 22
                // Dst: (SMLAWT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13609*/     0, /*End of Scope*/
/*13610*/   /*Scope*/ 57, /*->13668*/
/*13611*/     OPC_RecordChild0, // #0 = $Ra
/*13612*/     OPC_MoveChild, 1,
/*13614*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13617*/     OPC_MoveChild, 0,
/*13619*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13622*/     OPC_RecordChild0, // #1 = $Rm
/*13623*/     OPC_MoveChild, 1,
/*13625*/     OPC_CheckInteger, 16, 
/*13627*/     OPC_CheckType, MVT::i32,
/*13629*/     OPC_MoveParent,
/*13630*/     OPC_MoveParent,
/*13631*/     OPC_MoveChild, 1,
/*13633*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13636*/     OPC_RecordChild0, // #2 = $Rn
/*13637*/     OPC_MoveChild, 1,
/*13639*/     OPC_CheckInteger, 16, 
/*13641*/     OPC_CheckType, MVT::i32,
/*13643*/     OPC_MoveParent,
/*13644*/     OPC_MoveParent,
/*13645*/     OPC_MoveParent,
/*13646*/     OPC_CheckType, MVT::i32,
/*13648*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13650*/     OPC_EmitInteger, MVT::i32, 14, 
/*13653*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13656*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sra:i32 rGPR:i32:$Rn, 16:i32))) - Complexity = 22
              // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13668*/   /*Scope*/ 73, /*->13742*/
/*13669*/     OPC_MoveChild, 0,
/*13671*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13674*/     OPC_MoveChild, 0,
/*13676*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13679*/     OPC_RecordChild0, // #0 = $Rn
/*13680*/     OPC_MoveChild, 1,
/*13682*/     OPC_CheckInteger, 16, 
/*13684*/     OPC_CheckType, MVT::i32,
/*13686*/     OPC_MoveParent,
/*13687*/     OPC_MoveParent,
/*13688*/     OPC_MoveChild, 1,
/*13690*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13693*/     OPC_RecordChild0, // #1 = $Rm
/*13694*/     OPC_MoveChild, 1,
/*13696*/     OPC_CheckInteger, 16, 
/*13698*/     OPC_CheckType, MVT::i32,
/*13700*/     OPC_MoveParent,
/*13701*/     OPC_MoveParent,
/*13702*/     OPC_MoveParent,
/*13703*/     OPC_RecordChild1, // #2 = $Ra
/*13704*/     OPC_CheckType, MVT::i32,
/*13706*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13708*/     OPC_EmitInteger, MVT::i32, 14, 
/*13711*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13714*/     OPC_Scope, 12, /*->13728*/ // 2 children in Scope
/*13716*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13728*/     /*Scope*/ 12, /*->13741*/
/*13729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sra:i32 rGPR:i32:$Rn, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13741*/     0, /*End of Scope*/
/*13742*/   /*Scope*/ 57, /*->13800*/
/*13743*/     OPC_RecordChild0, // #0 = $Ra
/*13744*/     OPC_MoveChild, 1,
/*13746*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13749*/     OPC_MoveChild, 0,
/*13751*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13754*/     OPC_MoveChild, 0,
/*13756*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13759*/     OPC_RecordChild0, // #1 = $Rm
/*13760*/     OPC_MoveChild, 1,
/*13762*/     OPC_CheckInteger, 16, 
/*13764*/     OPC_CheckType, MVT::i32,
/*13766*/     OPC_MoveParent,
/*13767*/     OPC_MoveParent,
/*13768*/     OPC_RecordChild1, // #2 = $Rn
/*13769*/     OPC_MoveParent,
/*13770*/     OPC_MoveChild, 1,
/*13772*/     OPC_CheckInteger, 16, 
/*13774*/     OPC_CheckType, MVT::i32,
/*13776*/     OPC_MoveParent,
/*13777*/     OPC_MoveParent,
/*13778*/     OPC_CheckType, MVT::i32,
/*13780*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13782*/     OPC_EmitInteger, MVT::i32, 14, 
/*13785*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13788*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13800*/   /*Scope*/ 108, /*->13909*/
/*13801*/     OPC_MoveChild, 0,
/*13803*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13806*/     OPC_MoveChild, 0,
/*13808*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13811*/     OPC_Scope, 47, /*->13860*/ // 2 children in Scope
/*13813*/       OPC_RecordChild0, // #0 = $Rn
/*13814*/       OPC_MoveChild, 1,
/*13816*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13819*/       OPC_RecordChild0, // #1 = $Rm
/*13820*/       OPC_MoveChild, 1,
/*13822*/       OPC_CheckInteger, 16, 
/*13824*/       OPC_CheckType, MVT::i32,
/*13826*/       OPC_MoveParent,
/*13827*/       OPC_MoveParent,
/*13828*/       OPC_MoveParent,
/*13829*/       OPC_MoveChild, 1,
/*13831*/       OPC_CheckInteger, 16, 
/*13833*/       OPC_CheckType, MVT::i32,
/*13835*/       OPC_MoveParent,
/*13836*/       OPC_MoveParent,
/*13837*/       OPC_RecordChild1, // #2 = $Ra
/*13838*/       OPC_CheckType, MVT::i32,
/*13840*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13842*/       OPC_EmitInteger, MVT::i32, 14, 
/*13845*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13848*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13860*/     /*Scope*/ 47, /*->13908*/
/*13861*/       OPC_MoveChild, 0,
/*13863*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13866*/       OPC_RecordChild0, // #0 = $Rm
/*13867*/       OPC_MoveChild, 1,
/*13869*/       OPC_CheckInteger, 16, 
/*13871*/       OPC_CheckType, MVT::i32,
/*13873*/       OPC_MoveParent,
/*13874*/       OPC_MoveParent,
/*13875*/       OPC_RecordChild1, // #1 = $Rn
/*13876*/       OPC_MoveParent,
/*13877*/       OPC_MoveChild, 1,
/*13879*/       OPC_CheckInteger, 16, 
/*13881*/       OPC_CheckType, MVT::i32,
/*13883*/       OPC_MoveParent,
/*13884*/       OPC_MoveParent,
/*13885*/       OPC_RecordChild1, // #2 = $Ra
/*13886*/       OPC_CheckType, MVT::i32,
/*13888*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13890*/       OPC_EmitInteger, MVT::i32, 14, 
/*13893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13896*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13908*/     0, /*End of Scope*/
/*13909*/   /*Scope*/ 118|128,1/*246*/, /*->14157*/
/*13911*/     OPC_RecordChild0, // #0 = $Ra
/*13912*/     OPC_MoveChild, 1,
/*13914*/     OPC_SwitchOpcode /*2 cases */, 35|128,1/*163*/,  TARGET_VAL(ISD::MUL),// ->14082
/*13919*/       OPC_MoveChild, 0,
/*13921*/       OPC_SwitchOpcode /*2 cases */, 66,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->13991
/*13925*/         OPC_RecordChild0, // #1 = $Rn
/*13926*/         OPC_MoveChild, 1,
/*13928*/         OPC_CheckValueType, MVT::i16,
/*13930*/         OPC_MoveParent,
/*13931*/         OPC_MoveParent,
/*13932*/         OPC_MoveChild, 1,
/*13934*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13937*/         OPC_RecordChild0, // #2 = $Rm
/*13938*/         OPC_MoveChild, 1,
/*13940*/         OPC_CheckInteger, 16, 
/*13942*/         OPC_CheckType, MVT::i32,
/*13944*/         OPC_MoveParent,
/*13945*/         OPC_MoveParent,
/*13946*/         OPC_MoveParent,
/*13947*/         OPC_Scope, 20, /*->13969*/ // 2 children in Scope
/*13949*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13951*/           OPC_EmitInteger, MVT::i32, 14, 
/*13954*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13957*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13969*/         /*Scope*/ 20, /*->13990*/
/*13970*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13972*/           OPC_EmitInteger, MVT::i32, 14, 
/*13975*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13978*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13990*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 87,  TARGET_VAL(ISD::SRA),// ->14081
/*13994*/         OPC_RecordChild0, // #1 = $Rn
/*13995*/         OPC_MoveChild, 1,
/*13997*/         OPC_CheckInteger, 16, 
/*13999*/         OPC_CheckType, MVT::i32,
/*14001*/         OPC_MoveParent,
/*14002*/         OPC_MoveParent,
/*14003*/         OPC_MoveChild, 1,
/*14005*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14008*/         OPC_RecordChild0, // #2 = $Rm
/*14009*/         OPC_MoveChild, 1,
/*14011*/         OPC_CheckValueType, MVT::i16,
/*14013*/         OPC_MoveParent,
/*14014*/         OPC_MoveParent,
/*14015*/         OPC_MoveParent,
/*14016*/         OPC_Scope, 20, /*->14038*/ // 3 children in Scope
/*14018*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14020*/           OPC_EmitInteger, MVT::i32, 14, 
/*14023*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14026*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14038*/         /*Scope*/ 20, /*->14059*/
/*14039*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14041*/           OPC_EmitInteger, MVT::i32, 14, 
/*14044*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14047*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14059*/         /*Scope*/ 20, /*->14080*/
/*14060*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14062*/           OPC_EmitInteger, MVT::i32, 14, 
/*14065*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14068*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sext_inreg:i32 GPR:i32:$Rn, i16:Other))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14080*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 71,  TARGET_VAL(ISD::SRA),// ->14156
/*14085*/       OPC_MoveChild, 0,
/*14087*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14090*/       OPC_RecordChild0, // #1 = $Rn
/*14091*/       OPC_MoveChild, 1,
/*14093*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14096*/       OPC_RecordChild0, // #2 = $Rm
/*14097*/       OPC_MoveChild, 1,
/*14099*/       OPC_CheckValueType, MVT::i16,
/*14101*/       OPC_MoveParent,
/*14102*/       OPC_MoveParent,
/*14103*/       OPC_MoveParent,
/*14104*/       OPC_MoveChild, 1,
/*14106*/       OPC_CheckInteger, 16, 
/*14108*/       OPC_CheckType, MVT::i32,
/*14110*/       OPC_MoveParent,
/*14111*/       OPC_MoveParent,
/*14112*/       OPC_Scope, 20, /*->14134*/ // 2 children in Scope
/*14114*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14116*/         OPC_EmitInteger, MVT::i32, 14, 
/*14119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14122*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14134*/       /*Scope*/ 20, /*->14155*/
/*14135*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14137*/         OPC_EmitInteger, MVT::i32, 14, 
/*14140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14143*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14155*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*14157*/   /*Scope*/ 101, /*->14259*/
/*14158*/     OPC_MoveChild, 0,
/*14160*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14163*/     OPC_MoveChild, 0,
/*14165*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->14212
/*14169*/       OPC_RecordChild0, // #0 = $Rn
/*14170*/       OPC_MoveChild, 1,
/*14172*/       OPC_CheckValueType, MVT::i16,
/*14174*/       OPC_MoveParent,
/*14175*/       OPC_MoveParent,
/*14176*/       OPC_MoveChild, 1,
/*14178*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14181*/       OPC_RecordChild0, // #1 = $Rm
/*14182*/       OPC_MoveChild, 1,
/*14184*/       OPC_CheckInteger, 16, 
/*14186*/       OPC_CheckType, MVT::i32,
/*14188*/       OPC_MoveParent,
/*14189*/       OPC_MoveParent,
/*14190*/       OPC_MoveParent,
/*14191*/       OPC_RecordChild1, // #2 = $Ra
/*14192*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14194*/       OPC_EmitInteger, MVT::i32, 14, 
/*14197*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14200*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->14258
/*14215*/       OPC_RecordChild0, // #0 = $Rm
/*14216*/       OPC_MoveChild, 1,
/*14218*/       OPC_CheckInteger, 16, 
/*14220*/       OPC_CheckType, MVT::i32,
/*14222*/       OPC_MoveParent,
/*14223*/       OPC_MoveParent,
/*14224*/       OPC_MoveChild, 1,
/*14226*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14229*/       OPC_RecordChild0, // #1 = $Rn
/*14230*/       OPC_MoveChild, 1,
/*14232*/       OPC_CheckValueType, MVT::i16,
/*14234*/       OPC_MoveParent,
/*14235*/       OPC_MoveParent,
/*14236*/       OPC_MoveParent,
/*14237*/       OPC_RecordChild1, // #2 = $Ra
/*14238*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14240*/       OPC_EmitInteger, MVT::i32, 14, 
/*14243*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14246*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sext_inreg:i32 GPR:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*14259*/   /*Scope*/ 53, /*->14313*/
/*14260*/     OPC_RecordChild0, // #0 = $Ra
/*14261*/     OPC_MoveChild, 1,
/*14263*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14266*/     OPC_MoveChild, 0,
/*14268*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14271*/     OPC_RecordChild0, // #1 = $Rm
/*14272*/     OPC_MoveChild, 1,
/*14274*/     OPC_CheckValueType, MVT::i16,
/*14276*/     OPC_MoveParent,
/*14277*/     OPC_MoveParent,
/*14278*/     OPC_MoveChild, 1,
/*14280*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14283*/     OPC_RecordChild0, // #2 = $Rn
/*14284*/     OPC_MoveChild, 1,
/*14286*/     OPC_CheckInteger, 16, 
/*14288*/     OPC_CheckType, MVT::i32,
/*14290*/     OPC_MoveParent,
/*14291*/     OPC_MoveParent,
/*14292*/     OPC_MoveParent,
/*14293*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14295*/     OPC_EmitInteger, MVT::i32, 14, 
/*14298*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14301*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), (sra:i32 GPR:i32:$Rn, 16:i32))) - Complexity = 17
              // Dst: (SMLATB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14313*/   /*Scope*/ 101, /*->14415*/
/*14314*/     OPC_MoveChild, 0,
/*14316*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14319*/     OPC_MoveChild, 0,
/*14321*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SRA),// ->14368
/*14325*/       OPC_RecordChild0, // #0 = $Rn
/*14326*/       OPC_MoveChild, 1,
/*14328*/       OPC_CheckInteger, 16, 
/*14330*/       OPC_CheckType, MVT::i32,
/*14332*/       OPC_MoveParent,
/*14333*/       OPC_MoveParent,
/*14334*/       OPC_MoveChild, 1,
/*14336*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14339*/       OPC_RecordChild0, // #1 = $Rm
/*14340*/       OPC_MoveChild, 1,
/*14342*/       OPC_CheckValueType, MVT::i16,
/*14344*/       OPC_MoveParent,
/*14345*/       OPC_MoveParent,
/*14346*/       OPC_MoveParent,
/*14347*/       OPC_RecordChild1, // #2 = $Ra
/*14348*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14350*/       OPC_EmitInteger, MVT::i32, 14, 
/*14353*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14356*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLATB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->14414
/*14371*/       OPC_RecordChild0, // #0 = $Rm
/*14372*/       OPC_MoveChild, 1,
/*14374*/       OPC_CheckValueType, MVT::i16,
/*14376*/       OPC_MoveParent,
/*14377*/       OPC_MoveParent,
/*14378*/       OPC_MoveChild, 1,
/*14380*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14383*/       OPC_RecordChild0, // #1 = $Rn
/*14384*/       OPC_MoveChild, 1,
/*14386*/       OPC_CheckInteger, 16, 
/*14388*/       OPC_CheckType, MVT::i32,
/*14390*/       OPC_MoveParent,
/*14391*/       OPC_MoveParent,
/*14392*/       OPC_MoveParent,
/*14393*/       OPC_RecordChild1, // #2 = $Ra
/*14394*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14396*/       OPC_EmitInteger, MVT::i32, 14, 
/*14399*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14402*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), (sra:i32 GPR:i32:$Rn, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLATB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*14415*/   /*Scope*/ 53, /*->14469*/
/*14416*/     OPC_RecordChild0, // #0 = $Ra
/*14417*/     OPC_MoveChild, 1,
/*14419*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14422*/     OPC_MoveChild, 0,
/*14424*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14427*/     OPC_MoveChild, 0,
/*14429*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14432*/     OPC_RecordChild0, // #1 = $Rm
/*14433*/     OPC_MoveChild, 1,
/*14435*/     OPC_CheckValueType, MVT::i16,
/*14437*/     OPC_MoveParent,
/*14438*/     OPC_MoveParent,
/*14439*/     OPC_RecordChild1, // #2 = $Rn
/*14440*/     OPC_MoveParent,
/*14441*/     OPC_MoveChild, 1,
/*14443*/     OPC_CheckInteger, 16, 
/*14445*/     OPC_CheckType, MVT::i32,
/*14447*/     OPC_MoveParent,
/*14448*/     OPC_MoveParent,
/*14449*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14451*/     OPC_EmitInteger, MVT::i32, 14, 
/*14454*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14457*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (SMLAWB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14469*/   /*Scope*/ 100, /*->14570*/
/*14470*/     OPC_MoveChild, 0,
/*14472*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14475*/     OPC_MoveChild, 0,
/*14477*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14480*/     OPC_Scope, 43, /*->14525*/ // 2 children in Scope
/*14482*/       OPC_RecordChild0, // #0 = $Rn
/*14483*/       OPC_MoveChild, 1,
/*14485*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14488*/       OPC_RecordChild0, // #1 = $Rm
/*14489*/       OPC_MoveChild, 1,
/*14491*/       OPC_CheckValueType, MVT::i16,
/*14493*/       OPC_MoveParent,
/*14494*/       OPC_MoveParent,
/*14495*/       OPC_MoveParent,
/*14496*/       OPC_MoveChild, 1,
/*14498*/       OPC_CheckInteger, 16, 
/*14500*/       OPC_CheckType, MVT::i32,
/*14502*/       OPC_MoveParent,
/*14503*/       OPC_MoveParent,
/*14504*/       OPC_RecordChild1, // #2 = $Ra
/*14505*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14507*/       OPC_EmitInteger, MVT::i32, 14, 
/*14510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14513*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLAWB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14525*/     /*Scope*/ 43, /*->14569*/
/*14526*/       OPC_MoveChild, 0,
/*14528*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14531*/       OPC_RecordChild0, // #0 = $Rm
/*14532*/       OPC_MoveChild, 1,
/*14534*/       OPC_CheckValueType, MVT::i16,
/*14536*/       OPC_MoveParent,
/*14537*/       OPC_MoveParent,
/*14538*/       OPC_RecordChild1, // #1 = $Rn
/*14539*/       OPC_MoveParent,
/*14540*/       OPC_MoveChild, 1,
/*14542*/       OPC_CheckInteger, 16, 
/*14544*/       OPC_CheckType, MVT::i32,
/*14546*/       OPC_MoveParent,
/*14547*/       OPC_MoveParent,
/*14548*/       OPC_RecordChild1, // #2 = $Ra
/*14549*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14551*/       OPC_EmitInteger, MVT::i32, 14, 
/*14554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLAWB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14569*/     0, /*End of Scope*/
/*14570*/   /*Scope*/ 53, /*->14624*/
/*14571*/     OPC_RecordChild0, // #0 = $Ra
/*14572*/     OPC_MoveChild, 1,
/*14574*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14577*/     OPC_MoveChild, 0,
/*14579*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14582*/     OPC_RecordChild0, // #1 = $Rm
/*14583*/     OPC_MoveChild, 1,
/*14585*/     OPC_CheckInteger, 16, 
/*14587*/     OPC_CheckType, MVT::i32,
/*14589*/     OPC_MoveParent,
/*14590*/     OPC_MoveParent,
/*14591*/     OPC_MoveChild, 1,
/*14593*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14596*/     OPC_RecordChild0, // #2 = $Rn
/*14597*/     OPC_MoveChild, 1,
/*14599*/     OPC_CheckValueType, MVT::i16,
/*14601*/     OPC_MoveParent,
/*14602*/     OPC_MoveParent,
/*14603*/     OPC_MoveParent,
/*14604*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14606*/     OPC_EmitInteger, MVT::i32, 14, 
/*14609*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14612*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other))) - Complexity = 17
              // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14624*/   /*Scope*/ 101, /*->14726*/
/*14625*/     OPC_MoveChild, 0,
/*14627*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14630*/     OPC_MoveChild, 0,
/*14632*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->14679
/*14636*/       OPC_RecordChild0, // #0 = $Rn
/*14637*/       OPC_MoveChild, 1,
/*14639*/       OPC_CheckValueType, MVT::i16,
/*14641*/       OPC_MoveParent,
/*14642*/       OPC_MoveParent,
/*14643*/       OPC_MoveChild, 1,
/*14645*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14648*/       OPC_RecordChild0, // #1 = $Rm
/*14649*/       OPC_MoveChild, 1,
/*14651*/       OPC_CheckInteger, 16, 
/*14653*/       OPC_CheckType, MVT::i32,
/*14655*/       OPC_MoveParent,
/*14656*/       OPC_MoveParent,
/*14657*/       OPC_MoveParent,
/*14658*/       OPC_RecordChild1, // #2 = $Ra
/*14659*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14661*/       OPC_EmitInteger, MVT::i32, 14, 
/*14664*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14667*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->14725
/*14682*/       OPC_RecordChild0, // #0 = $Rm
/*14683*/       OPC_MoveChild, 1,
/*14685*/       OPC_CheckInteger, 16, 
/*14687*/       OPC_CheckType, MVT::i32,
/*14689*/       OPC_MoveParent,
/*14690*/       OPC_MoveParent,
/*14691*/       OPC_MoveChild, 1,
/*14693*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14696*/       OPC_RecordChild0, // #1 = $Rn
/*14697*/       OPC_MoveChild, 1,
/*14699*/       OPC_CheckValueType, MVT::i16,
/*14701*/       OPC_MoveParent,
/*14702*/       OPC_MoveParent,
/*14703*/       OPC_MoveParent,
/*14704*/       OPC_RecordChild1, // #2 = $Ra
/*14705*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14707*/       OPC_EmitInteger, MVT::i32, 14, 
/*14710*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14713*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*14726*/   /*Scope*/ 53, /*->14780*/
/*14727*/     OPC_RecordChild0, // #0 = $Ra
/*14728*/     OPC_MoveChild, 1,
/*14730*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14733*/     OPC_MoveChild, 0,
/*14735*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14738*/     OPC_RecordChild0, // #1 = $Rm
/*14739*/     OPC_MoveChild, 1,
/*14741*/     OPC_CheckValueType, MVT::i16,
/*14743*/     OPC_MoveParent,
/*14744*/     OPC_MoveParent,
/*14745*/     OPC_MoveChild, 1,
/*14747*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14750*/     OPC_RecordChild0, // #2 = $Rn
/*14751*/     OPC_MoveChild, 1,
/*14753*/     OPC_CheckInteger, 16, 
/*14755*/     OPC_CheckType, MVT::i32,
/*14757*/     OPC_MoveParent,
/*14758*/     OPC_MoveParent,
/*14759*/     OPC_MoveParent,
/*14760*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14762*/     OPC_EmitInteger, MVT::i32, 14, 
/*14765*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14768*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), (sra:i32 rGPR:i32:$Rn, 16:i32))) - Complexity = 17
              // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14780*/   /*Scope*/ 101, /*->14882*/
/*14781*/     OPC_MoveChild, 0,
/*14783*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14786*/     OPC_MoveChild, 0,
/*14788*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SRA),// ->14835
/*14792*/       OPC_RecordChild0, // #0 = $Rn
/*14793*/       OPC_MoveChild, 1,
/*14795*/       OPC_CheckInteger, 16, 
/*14797*/       OPC_CheckType, MVT::i32,
/*14799*/       OPC_MoveParent,
/*14800*/       OPC_MoveParent,
/*14801*/       OPC_MoveChild, 1,
/*14803*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14806*/       OPC_RecordChild0, // #1 = $Rm
/*14807*/       OPC_MoveChild, 1,
/*14809*/       OPC_CheckValueType, MVT::i16,
/*14811*/       OPC_MoveParent,
/*14812*/       OPC_MoveParent,
/*14813*/       OPC_MoveParent,
/*14814*/       OPC_RecordChild1, // #2 = $Ra
/*14815*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14817*/       OPC_EmitInteger, MVT::i32, 14, 
/*14820*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14823*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->14881
/*14838*/       OPC_RecordChild0, // #0 = $Rm
/*14839*/       OPC_MoveChild, 1,
/*14841*/       OPC_CheckValueType, MVT::i16,
/*14843*/       OPC_MoveParent,
/*14844*/       OPC_MoveParent,
/*14845*/       OPC_MoveChild, 1,
/*14847*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14850*/       OPC_RecordChild0, // #1 = $Rn
/*14851*/       OPC_MoveChild, 1,
/*14853*/       OPC_CheckInteger, 16, 
/*14855*/       OPC_CheckType, MVT::i32,
/*14857*/       OPC_MoveParent,
/*14858*/       OPC_MoveParent,
/*14859*/       OPC_MoveParent,
/*14860*/       OPC_RecordChild1, // #2 = $Ra
/*14861*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14863*/       OPC_EmitInteger, MVT::i32, 14, 
/*14866*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14869*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), (sra:i32 rGPR:i32:$Rn, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*14882*/   /*Scope*/ 53, /*->14936*/
/*14883*/     OPC_RecordChild0, // #0 = $Ra
/*14884*/     OPC_MoveChild, 1,
/*14886*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14889*/     OPC_MoveChild, 0,
/*14891*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14894*/     OPC_MoveChild, 0,
/*14896*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14899*/     OPC_RecordChild0, // #1 = $Rm
/*14900*/     OPC_MoveChild, 1,
/*14902*/     OPC_CheckValueType, MVT::i16,
/*14904*/     OPC_MoveParent,
/*14905*/     OPC_MoveParent,
/*14906*/     OPC_RecordChild1, // #2 = $Rn
/*14907*/     OPC_MoveParent,
/*14908*/     OPC_MoveChild, 1,
/*14910*/     OPC_CheckInteger, 16, 
/*14912*/     OPC_CheckType, MVT::i32,
/*14914*/     OPC_MoveParent,
/*14915*/     OPC_MoveParent,
/*14916*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14918*/     OPC_EmitInteger, MVT::i32, 14, 
/*14921*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14924*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14936*/   /*Scope*/ 100, /*->15037*/
/*14937*/     OPC_MoveChild, 0,
/*14939*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14942*/     OPC_MoveChild, 0,
/*14944*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14947*/     OPC_Scope, 43, /*->14992*/ // 2 children in Scope
/*14949*/       OPC_RecordChild0, // #0 = $Rn
/*14950*/       OPC_MoveChild, 1,
/*14952*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14955*/       OPC_RecordChild0, // #1 = $Rm
/*14956*/       OPC_MoveChild, 1,
/*14958*/       OPC_CheckValueType, MVT::i16,
/*14960*/       OPC_MoveParent,
/*14961*/       OPC_MoveParent,
/*14962*/       OPC_MoveParent,
/*14963*/       OPC_MoveChild, 1,
/*14965*/       OPC_CheckInteger, 16, 
/*14967*/       OPC_CheckType, MVT::i32,
/*14969*/       OPC_MoveParent,
/*14970*/       OPC_MoveParent,
/*14971*/       OPC_RecordChild1, // #2 = $Ra
/*14972*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14974*/       OPC_EmitInteger, MVT::i32, 14, 
/*14977*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14980*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14992*/     /*Scope*/ 43, /*->15036*/
/*14993*/       OPC_MoveChild, 0,
/*14995*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14998*/       OPC_RecordChild0, // #0 = $Rm
/*14999*/       OPC_MoveChild, 1,
/*15001*/       OPC_CheckValueType, MVT::i16,
/*15003*/       OPC_MoveParent,
/*15004*/       OPC_MoveParent,
/*15005*/       OPC_RecordChild1, // #1 = $Rn
/*15006*/       OPC_MoveParent,
/*15007*/       OPC_MoveChild, 1,
/*15009*/       OPC_CheckInteger, 16, 
/*15011*/       OPC_CheckType, MVT::i32,
/*15013*/       OPC_MoveParent,
/*15014*/       OPC_MoveParent,
/*15015*/       OPC_RecordChild1, // #2 = $Ra
/*15016*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*15018*/       OPC_EmitInteger, MVT::i32, 14, 
/*15021*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15024*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*15036*/     0, /*End of Scope*/
/*15037*/   /*Scope*/ 5|128,2/*261*/, /*->15300*/
/*15039*/     OPC_RecordChild0, // #0 = $Rn
/*15040*/     OPC_Scope, 31, /*->15073*/ // 4 children in Scope
/*15042*/       OPC_RecordChild1, // #1 = $shift
/*15043*/       OPC_CheckType, MVT::i32,
/*15045*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*15047*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*15050*/       OPC_EmitInteger, MVT::i32, 14, 
/*15053*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15056*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15059*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                // Dst: (ADDrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*15073*/     /*Scope*/ 15|128,1/*143*/, /*->15218*/
/*15075*/       OPC_MoveChild, 1,
/*15077*/       OPC_SwitchOpcode /*2 cases */, 90,  TARGET_VAL(ISD::MUL),// ->15171
/*15081*/         OPC_Scope, 43, /*->15126*/ // 2 children in Scope
/*15083*/           OPC_RecordChild0, // #1 = $a
/*15084*/           OPC_MoveChild, 0,
/*15086*/           OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15088*/           OPC_MoveParent,
/*15089*/           OPC_MoveChild, 1,
/*15091*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15094*/           OPC_RecordChild0, // #2 = $b
/*15095*/           OPC_MoveChild, 1,
/*15097*/           OPC_CheckInteger, 16, 
/*15099*/           OPC_CheckType, MVT::i32,
/*15101*/           OPC_MoveParent,
/*15102*/           OPC_MoveParent,
/*15103*/           OPC_MoveParent,
/*15104*/           OPC_CheckType, MVT::i32,
/*15106*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15108*/           OPC_EmitInteger, MVT::i32, 14, 
/*15111*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15114*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15126*/         /*Scope*/ 43, /*->15170*/
/*15127*/           OPC_MoveChild, 0,
/*15129*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15132*/           OPC_RecordChild0, // #1 = $a
/*15133*/           OPC_MoveChild, 1,
/*15135*/           OPC_CheckInteger, 16, 
/*15137*/           OPC_CheckType, MVT::i32,
/*15139*/           OPC_MoveParent,
/*15140*/           OPC_MoveParent,
/*15141*/           OPC_RecordChild1, // #2 = $b
/*15142*/           OPC_MoveChild, 1,
/*15144*/           OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15146*/           OPC_MoveParent,
/*15147*/           OPC_MoveParent,
/*15148*/           OPC_CheckType, MVT::i32,
/*15150*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15152*/           OPC_EmitInteger, MVT::i32, 14, 
/*15155*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15158*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15170*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->15217
/*15174*/         OPC_MoveChild, 0,
/*15176*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15179*/         OPC_RecordChild0, // #1 = $a
/*15180*/         OPC_RecordChild1, // #2 = $b
/*15181*/         OPC_MoveChild, 1,
/*15183*/         OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15185*/         OPC_MoveParent,
/*15186*/         OPC_MoveParent,
/*15187*/         OPC_MoveChild, 1,
/*15189*/         OPC_CheckInteger, 16, 
/*15191*/         OPC_CheckType, MVT::i32,
/*15193*/         OPC_MoveParent,
/*15194*/         OPC_MoveParent,
/*15195*/         OPC_CheckType, MVT::i32,
/*15197*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15199*/         OPC_EmitInteger, MVT::i32, 14, 
/*15202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15205*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32)) - Complexity = 15
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
                0, // EndSwitchOpcode
/*15218*/     /*Scope*/ 31, /*->15250*/
/*15219*/       OPC_RecordChild1, // #1 = $Rn
/*15220*/       OPC_CheckType, MVT::i32,
/*15222*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*15224*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*15227*/       OPC_EmitInteger, MVT::i32, 14, 
/*15230*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15233*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15236*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ADDrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*15250*/     /*Scope*/ 48, /*->15299*/
/*15251*/       OPC_MoveChild, 1,
/*15253*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15256*/       OPC_MoveChild, 0,
/*15258*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15261*/       OPC_RecordChild0, // #1 = $b
/*15262*/       OPC_MoveChild, 1,
/*15264*/       OPC_CheckInteger, 16, 
/*15266*/       OPC_CheckType, MVT::i32,
/*15268*/       OPC_MoveParent,
/*15269*/       OPC_MoveParent,
/*15270*/       OPC_RecordChild1, // #2 = $a
/*15271*/       OPC_MoveChild, 1,
/*15273*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15275*/       OPC_MoveParent,
/*15276*/       OPC_MoveParent,
/*15277*/       OPC_CheckType, MVT::i32,
/*15279*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15281*/       OPC_EmitInteger, MVT::i32, 14, 
/*15284*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15287*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a)) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15299*/     0, /*End of Scope*/
/*15300*/   /*Scope*/ 97, /*->15398*/
/*15301*/     OPC_MoveChild, 0,
/*15303*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15306*/     OPC_Scope, 44, /*->15352*/ // 2 children in Scope
/*15308*/       OPC_RecordChild0, // #0 = $a
/*15309*/       OPC_MoveChild, 0,
/*15311*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15313*/       OPC_MoveParent,
/*15314*/       OPC_MoveChild, 1,
/*15316*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15319*/       OPC_RecordChild0, // #1 = $b
/*15320*/       OPC_MoveChild, 1,
/*15322*/       OPC_CheckInteger, 16, 
/*15324*/       OPC_CheckType, MVT::i32,
/*15326*/       OPC_MoveParent,
/*15327*/       OPC_MoveParent,
/*15328*/       OPC_MoveParent,
/*15329*/       OPC_RecordChild1, // #2 = $acc
/*15330*/       OPC_CheckType, MVT::i32,
/*15332*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15334*/       OPC_EmitInteger, MVT::i32, 14, 
/*15337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15352*/     /*Scope*/ 44, /*->15397*/
/*15353*/       OPC_MoveChild, 0,
/*15355*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15358*/       OPC_RecordChild0, // #0 = $b
/*15359*/       OPC_MoveChild, 1,
/*15361*/       OPC_CheckInteger, 16, 
/*15363*/       OPC_CheckType, MVT::i32,
/*15365*/       OPC_MoveParent,
/*15366*/       OPC_MoveParent,
/*15367*/       OPC_RecordChild1, // #1 = $a
/*15368*/       OPC_MoveChild, 1,
/*15370*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15372*/       OPC_MoveParent,
/*15373*/       OPC_MoveParent,
/*15374*/       OPC_RecordChild1, // #2 = $acc
/*15375*/       OPC_CheckType, MVT::i32,
/*15377*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15379*/       OPC_EmitInteger, MVT::i32, 14, 
/*15382*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15385*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15397*/     0, /*End of Scope*/
/*15398*/   /*Scope*/ 49, /*->15448*/
/*15399*/     OPC_RecordChild0, // #0 = $acc
/*15400*/     OPC_MoveChild, 1,
/*15402*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15405*/     OPC_RecordChild0, // #1 = $b
/*15406*/     OPC_MoveChild, 0,
/*15408*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15410*/     OPC_MoveParent,
/*15411*/     OPC_MoveChild, 1,
/*15413*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15416*/     OPC_RecordChild0, // #2 = $a
/*15417*/     OPC_MoveChild, 1,
/*15419*/     OPC_CheckInteger, 16, 
/*15421*/     OPC_CheckType, MVT::i32,
/*15423*/     OPC_MoveParent,
/*15424*/     OPC_MoveParent,
/*15425*/     OPC_MoveParent,
/*15426*/     OPC_CheckType, MVT::i32,
/*15428*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15430*/     OPC_EmitInteger, MVT::i32, 14, 
/*15433*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15436*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, (sra:i32 GPR:i32:$a, 16:i32))) - Complexity = 15
              // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15448*/   /*Scope*/ 97, /*->15546*/
/*15449*/     OPC_MoveChild, 0,
/*15451*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15454*/     OPC_Scope, 44, /*->15500*/ // 2 children in Scope
/*15456*/       OPC_MoveChild, 0,
/*15458*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15461*/       OPC_RecordChild0, // #0 = $a
/*15462*/       OPC_MoveChild, 1,
/*15464*/       OPC_CheckInteger, 16, 
/*15466*/       OPC_CheckType, MVT::i32,
/*15468*/       OPC_MoveParent,
/*15469*/       OPC_MoveParent,
/*15470*/       OPC_RecordChild1, // #1 = $b
/*15471*/       OPC_MoveChild, 1,
/*15473*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15475*/       OPC_MoveParent,
/*15476*/       OPC_MoveParent,
/*15477*/       OPC_RecordChild1, // #2 = $acc
/*15478*/       OPC_CheckType, MVT::i32,
/*15480*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15482*/       OPC_EmitInteger, MVT::i32, 14, 
/*15485*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15488*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15500*/     /*Scope*/ 44, /*->15545*/
/*15501*/       OPC_RecordChild0, // #0 = $b
/*15502*/       OPC_MoveChild, 0,
/*15504*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15506*/       OPC_MoveParent,
/*15507*/       OPC_MoveChild, 1,
/*15509*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15512*/       OPC_RecordChild0, // #1 = $a
/*15513*/       OPC_MoveChild, 1,
/*15515*/       OPC_CheckInteger, 16, 
/*15517*/       OPC_CheckType, MVT::i32,
/*15519*/       OPC_MoveParent,
/*15520*/       OPC_MoveParent,
/*15521*/       OPC_MoveParent,
/*15522*/       OPC_RecordChild1, // #2 = $acc
/*15523*/       OPC_CheckType, MVT::i32,
/*15525*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15527*/       OPC_EmitInteger, MVT::i32, 14, 
/*15530*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15533*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, (sra:i32 GPR:i32:$a, 16:i32)), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15545*/     0, /*End of Scope*/
/*15546*/   /*Scope*/ 49, /*->15596*/
/*15547*/     OPC_RecordChild0, // #0 = $acc
/*15548*/     OPC_MoveChild, 1,
/*15550*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15553*/     OPC_MoveChild, 0,
/*15555*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15558*/     OPC_RecordChild0, // #1 = $b
/*15559*/     OPC_MoveChild, 0,
/*15561*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15563*/     OPC_MoveParent,
/*15564*/     OPC_RecordChild1, // #2 = $a
/*15565*/     OPC_MoveParent,
/*15566*/     OPC_MoveChild, 1,
/*15568*/     OPC_CheckInteger, 16, 
/*15570*/     OPC_CheckType, MVT::i32,
/*15572*/     OPC_MoveParent,
/*15573*/     OPC_MoveParent,
/*15574*/     OPC_CheckType, MVT::i32,
/*15576*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15578*/     OPC_EmitInteger, MVT::i32, 14, 
/*15581*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15584*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32)) - Complexity = 15
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15596*/   /*Scope*/ 91, /*->15688*/
/*15597*/     OPC_MoveChild, 0,
/*15599*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15602*/     OPC_MoveChild, 0,
/*15604*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15607*/     OPC_RecordChild0, // #0 = $a
/*15608*/     OPC_Scope, 38, /*->15648*/ // 2 children in Scope
/*15610*/       OPC_RecordChild1, // #1 = $b
/*15611*/       OPC_MoveChild, 1,
/*15613*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15615*/       OPC_MoveParent,
/*15616*/       OPC_MoveParent,
/*15617*/       OPC_MoveChild, 1,
/*15619*/       OPC_CheckInteger, 16, 
/*15621*/       OPC_CheckType, MVT::i32,
/*15623*/       OPC_MoveParent,
/*15624*/       OPC_MoveParent,
/*15625*/       OPC_RecordChild1, // #2 = $acc
/*15626*/       OPC_CheckType, MVT::i32,
/*15628*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15630*/       OPC_EmitInteger, MVT::i32, 14, 
/*15633*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15636*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15648*/     /*Scope*/ 38, /*->15687*/
/*15649*/       OPC_MoveChild, 0,
/*15651*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15653*/       OPC_MoveParent,
/*15654*/       OPC_RecordChild1, // #1 = $a
/*15655*/       OPC_MoveParent,
/*15656*/       OPC_MoveChild, 1,
/*15658*/       OPC_CheckInteger, 16, 
/*15660*/       OPC_CheckType, MVT::i32,
/*15662*/       OPC_MoveParent,
/*15663*/       OPC_MoveParent,
/*15664*/       OPC_RecordChild1, // #2 = $acc
/*15665*/       OPC_CheckType, MVT::i32,
/*15667*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15669*/       OPC_EmitInteger, MVT::i32, 14, 
/*15672*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15675*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15687*/     0, /*End of Scope*/
/*15688*/   /*Scope*/ 6|128,1/*134*/, /*->15824*/
/*15690*/     OPC_RecordChild0, // #0 = $Rn
/*15691*/     OPC_MoveChild, 1,
/*15693*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15696*/     OPC_MoveChild, 0,
/*15698*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15701*/     OPC_RecordChild0, // #1 = $Rm
/*15702*/     OPC_RecordChild1, // #2 = $rot
/*15703*/     OPC_MoveChild, 1,
/*15705*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15708*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*15710*/     OPC_CheckType, MVT::i32,
/*15712*/     OPC_MoveParent,
/*15713*/     OPC_MoveParent,
/*15714*/     OPC_MoveChild, 1,
/*15716*/     OPC_Scope, 52, /*->15770*/ // 2 children in Scope
/*15718*/       OPC_CheckValueType, MVT::i8,
/*15720*/       OPC_MoveParent,
/*15721*/       OPC_MoveParent,
/*15722*/       OPC_Scope, 22, /*->15746*/ // 2 children in Scope
/*15724*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15726*/         OPC_EmitConvertToTarget, 2,
/*15728*/         OPC_EmitInteger, MVT::i32, 14, 
/*15731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15734*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTABrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (SXTABrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*15746*/       /*Scope*/ 22, /*->15769*/
/*15747*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15749*/         OPC_EmitConvertToTarget, 2,
/*15751*/         OPC_EmitInteger, MVT::i32, 14, 
/*15754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15757*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTABrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (t2SXTABrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*15769*/       0, /*End of Scope*/
/*15770*/     /*Scope*/ 52, /*->15823*/
/*15771*/       OPC_CheckValueType, MVT::i16,
/*15773*/       OPC_MoveParent,
/*15774*/       OPC_MoveParent,
/*15775*/       OPC_Scope, 22, /*->15799*/ // 2 children in Scope
/*15777*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15779*/         OPC_EmitConvertToTarget, 2,
/*15781*/         OPC_EmitInteger, MVT::i32, 14, 
/*15784*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15787*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAHrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (SXTAHrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*15799*/       /*Scope*/ 22, /*->15822*/
/*15800*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15802*/         OPC_EmitConvertToTarget, 2,
/*15804*/         OPC_EmitInteger, MVT::i32, 14, 
/*15807*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15810*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAHrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (t2SXTAHrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*15822*/       0, /*End of Scope*/
/*15823*/     0, /*End of Scope*/
/*15824*/   /*Scope*/ 7|128,1/*135*/, /*->15961*/
/*15826*/     OPC_MoveChild, 0,
/*15828*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15831*/     OPC_MoveChild, 0,
/*15833*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15836*/     OPC_RecordChild0, // #0 = $Rm
/*15837*/     OPC_RecordChild1, // #1 = $rot
/*15838*/     OPC_MoveChild, 1,
/*15840*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15843*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*15845*/     OPC_CheckType, MVT::i32,
/*15847*/     OPC_MoveParent,
/*15848*/     OPC_MoveParent,
/*15849*/     OPC_MoveChild, 1,
/*15851*/     OPC_Scope, 53, /*->15906*/ // 2 children in Scope
/*15853*/       OPC_CheckValueType, MVT::i8,
/*15855*/       OPC_MoveParent,
/*15856*/       OPC_MoveParent,
/*15857*/       OPC_RecordChild1, // #2 = $Rn
/*15858*/       OPC_Scope, 22, /*->15882*/ // 2 children in Scope
/*15860*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15862*/         OPC_EmitConvertToTarget, 1,
/*15864*/         OPC_EmitInteger, MVT::i32, 14, 
/*15867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15870*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTABrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTABrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*15882*/       /*Scope*/ 22, /*->15905*/
/*15883*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15885*/         OPC_EmitConvertToTarget, 1,
/*15887*/         OPC_EmitInteger, MVT::i32, 14, 
/*15890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15893*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTABrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTABrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*15905*/       0, /*End of Scope*/
/*15906*/     /*Scope*/ 53, /*->15960*/
/*15907*/       OPC_CheckValueType, MVT::i16,
/*15909*/       OPC_MoveParent,
/*15910*/       OPC_MoveParent,
/*15911*/       OPC_RecordChild1, // #2 = $Rn
/*15912*/       OPC_Scope, 22, /*->15936*/ // 2 children in Scope
/*15914*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15916*/         OPC_EmitConvertToTarget, 1,
/*15918*/         OPC_EmitInteger, MVT::i32, 14, 
/*15921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15924*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAHrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAHrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*15936*/       /*Scope*/ 22, /*->15959*/
/*15937*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15939*/         OPC_EmitConvertToTarget, 1,
/*15941*/         OPC_EmitInteger, MVT::i32, 14, 
/*15944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15947*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAHrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAHrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*15959*/       0, /*End of Scope*/
/*15960*/     0, /*End of Scope*/
/*15961*/   /*Scope*/ 8|128,1/*136*/, /*->16099*/
/*15963*/     OPC_RecordChild0, // #0 = $Ra
/*15964*/     OPC_Scope, 50, /*->16016*/ // 3 children in Scope
/*15966*/       OPC_MoveChild, 1,
/*15968*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15971*/       OPC_MoveChild, 0,
/*15973*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15976*/       OPC_RecordChild0, // #1 = $Rn
/*15977*/       OPC_MoveChild, 1,
/*15979*/       OPC_CheckValueType, MVT::i16,
/*15981*/       OPC_MoveParent,
/*15982*/       OPC_MoveParent,
/*15983*/       OPC_MoveChild, 1,
/*15985*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15988*/       OPC_RecordChild0, // #2 = $Rm
/*15989*/       OPC_MoveChild, 1,
/*15991*/       OPC_CheckValueType, MVT::i16,
/*15993*/       OPC_MoveParent,
/*15994*/       OPC_MoveParent,
/*15995*/       OPC_MoveParent,
/*15996*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15998*/       OPC_EmitInteger, MVT::i32, 14, 
/*16001*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16004*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (SMLABB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*16016*/     /*Scope*/ 30, /*->16047*/
/*16017*/       OPC_RecordChild1, // #1 = $ShiftedRm
/*16018*/       OPC_CheckType, MVT::i32,
/*16020*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16022*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*16025*/       OPC_EmitInteger, MVT::i32, 14, 
/*16028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16031*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16034*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16047*/     /*Scope*/ 50, /*->16098*/
/*16048*/       OPC_MoveChild, 1,
/*16050*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*16053*/       OPC_MoveChild, 0,
/*16055*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16058*/       OPC_RecordChild0, // #1 = $Rn
/*16059*/       OPC_MoveChild, 1,
/*16061*/       OPC_CheckValueType, MVT::i16,
/*16063*/       OPC_MoveParent,
/*16064*/       OPC_MoveParent,
/*16065*/       OPC_MoveChild, 1,
/*16067*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16070*/       OPC_RecordChild0, // #2 = $Rm
/*16071*/       OPC_MoveChild, 1,
/*16073*/       OPC_CheckValueType, MVT::i16,
/*16075*/       OPC_MoveParent,
/*16076*/       OPC_MoveParent,
/*16077*/       OPC_MoveParent,
/*16078*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16080*/       OPC_EmitInteger, MVT::i32, 14, 
/*16083*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16086*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*16098*/     0, /*End of Scope*/
/*16099*/   /*Scope*/ 51, /*->16151*/
/*16100*/     OPC_MoveChild, 0,
/*16102*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*16105*/     OPC_MoveChild, 0,
/*16107*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16110*/     OPC_RecordChild0, // #0 = $Rn
/*16111*/     OPC_MoveChild, 1,
/*16113*/     OPC_CheckValueType, MVT::i16,
/*16115*/     OPC_MoveParent,
/*16116*/     OPC_MoveParent,
/*16117*/     OPC_MoveChild, 1,
/*16119*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16122*/     OPC_RecordChild0, // #1 = $Rm
/*16123*/     OPC_MoveChild, 1,
/*16125*/     OPC_CheckValueType, MVT::i16,
/*16127*/     OPC_MoveParent,
/*16128*/     OPC_MoveParent,
/*16129*/     OPC_MoveParent,
/*16130*/     OPC_RecordChild1, // #2 = $Ra
/*16131*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16133*/     OPC_EmitInteger, MVT::i32, 14, 
/*16136*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16139*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
              // Dst: (SMLABB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*16151*/   /*Scope*/ 31, /*->16183*/
/*16152*/     OPC_RecordChild0, // #0 = $ShiftedRm
/*16153*/     OPC_RecordChild1, // #1 = $Rn
/*16154*/     OPC_CheckType, MVT::i32,
/*16156*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16158*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*16161*/     OPC_EmitInteger, MVT::i32, 14, 
/*16164*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16167*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16170*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPR:i32:$Rn) - Complexity = 12
              // Dst: (t2ADDrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16183*/   /*Scope*/ 51, /*->16235*/
/*16184*/     OPC_MoveChild, 0,
/*16186*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*16189*/     OPC_MoveChild, 0,
/*16191*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16194*/     OPC_RecordChild0, // #0 = $Rn
/*16195*/     OPC_MoveChild, 1,
/*16197*/     OPC_CheckValueType, MVT::i16,
/*16199*/     OPC_MoveParent,
/*16200*/     OPC_MoveParent,
/*16201*/     OPC_MoveChild, 1,
/*16203*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16206*/     OPC_RecordChild0, // #1 = $Rm
/*16207*/     OPC_MoveChild, 1,
/*16209*/     OPC_CheckValueType, MVT::i16,
/*16211*/     OPC_MoveParent,
/*16212*/     OPC_MoveParent,
/*16213*/     OPC_MoveParent,
/*16214*/     OPC_RecordChild1, // #2 = $Ra
/*16215*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16217*/     OPC_EmitInteger, MVT::i32, 14, 
/*16220*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16223*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
              // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*16235*/   /*Scope*/ 87|128,1/*215*/, /*->16452*/
/*16237*/     OPC_RecordChild0, // #0 = $src1
/*16238*/     OPC_MoveChild, 1,
/*16240*/     OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*16243*/     OPC_MoveChild, 0,
/*16245*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*16248*/     OPC_MoveChild, 0,
/*16250*/     OPC_Scope, 99, /*->16351*/ // 2 children in Scope
/*16252*/       OPC_CheckInteger, 4, 
/*16254*/       OPC_MoveParent,
/*16255*/       OPC_RecordChild1, // #1 = $Vn
/*16256*/       OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->16288
/*16259*/         OPC_CheckChild1Type, MVT::v8i8,
/*16261*/         OPC_RecordChild2, // #2 = $Vm
/*16262*/         OPC_CheckChild2Type, MVT::v8i8,
/*16264*/         OPC_MoveParent,
/*16265*/         OPC_MoveParent,
/*16266*/         OPC_CheckType, MVT::v8i16,
/*16268*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16270*/         OPC_EmitInteger, MVT::i32, 14, 
/*16273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16276*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 29,  MVT::v4i16,// ->16319
/*16290*/         OPC_CheckChild1Type, MVT::v4i16,
/*16292*/         OPC_RecordChild2, // #2 = $Vm
/*16293*/         OPC_CheckChild2Type, MVT::v4i16,
/*16295*/         OPC_MoveParent,
/*16296*/         OPC_MoveParent,
/*16297*/         OPC_CheckType, MVT::v4i32,
/*16299*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16301*/         OPC_EmitInteger, MVT::i32, 14, 
/*16304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16307*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 29,  MVT::v2i32,// ->16350
/*16321*/         OPC_CheckChild1Type, MVT::v2i32,
/*16323*/         OPC_RecordChild2, // #2 = $Vm
/*16324*/         OPC_CheckChild2Type, MVT::v2i32,
/*16326*/         OPC_MoveParent,
/*16327*/         OPC_MoveParent,
/*16328*/         OPC_CheckType, MVT::v2i64,
/*16330*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16332*/         OPC_EmitInteger, MVT::i32, 14, 
/*16335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*16351*/     /*Scope*/ 99, /*->16451*/
/*16352*/       OPC_CheckInteger, 5, 
/*16354*/       OPC_MoveParent,
/*16355*/       OPC_RecordChild1, // #1 = $Vn
/*16356*/       OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->16388
/*16359*/         OPC_CheckChild1Type, MVT::v8i8,
/*16361*/         OPC_RecordChild2, // #2 = $Vm
/*16362*/         OPC_CheckChild2Type, MVT::v8i8,
/*16364*/         OPC_MoveParent,
/*16365*/         OPC_MoveParent,
/*16366*/         OPC_CheckType, MVT::v8i16,
/*16368*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16370*/         OPC_EmitInteger, MVT::i32, 14, 
/*16373*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16376*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 29,  MVT::v4i16,// ->16419
/*16390*/         OPC_CheckChild1Type, MVT::v4i16,
/*16392*/         OPC_RecordChild2, // #2 = $Vm
/*16393*/         OPC_CheckChild2Type, MVT::v4i16,
/*16395*/         OPC_MoveParent,
/*16396*/         OPC_MoveParent,
/*16397*/         OPC_CheckType, MVT::v4i32,
/*16399*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16401*/         OPC_EmitInteger, MVT::i32, 14, 
/*16404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16407*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 29,  MVT::v2i32,// ->16450
/*16421*/         OPC_CheckChild1Type, MVT::v2i32,
/*16423*/         OPC_RecordChild2, // #2 = $Vm
/*16424*/         OPC_CheckChild2Type, MVT::v2i32,
/*16426*/         OPC_MoveParent,
/*16427*/         OPC_MoveParent,
/*16428*/         OPC_CheckType, MVT::v2i64,
/*16430*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16432*/         OPC_EmitInteger, MVT::i32, 14, 
/*16435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16438*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*16451*/     0, /*End of Scope*/
/*16452*/   /*Scope*/ 92|128,1/*220*/, /*->16674*/
/*16454*/     OPC_MoveChild, 0,
/*16456*/     OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*16459*/     OPC_MoveChild, 0,
/*16461*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*16464*/     OPC_MoveChild, 0,
/*16466*/     OPC_Scope, 102, /*->16570*/ // 2 children in Scope
/*16468*/       OPC_CheckInteger, 4, 
/*16470*/       OPC_MoveParent,
/*16471*/       OPC_RecordChild1, // #0 = $Vn
/*16472*/       OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->16505
/*16475*/         OPC_CheckChild1Type, MVT::v8i8,
/*16477*/         OPC_RecordChild2, // #1 = $Vm
/*16478*/         OPC_CheckChild2Type, MVT::v8i8,
/*16480*/         OPC_MoveParent,
/*16481*/         OPC_MoveParent,
/*16482*/         OPC_RecordChild1, // #2 = $src1
/*16483*/         OPC_CheckType, MVT::v8i16,
/*16485*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16487*/         OPC_EmitInteger, MVT::i32, 14, 
/*16490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->16537
/*16507*/         OPC_CheckChild1Type, MVT::v4i16,
/*16509*/         OPC_RecordChild2, // #1 = $Vm
/*16510*/         OPC_CheckChild2Type, MVT::v4i16,
/*16512*/         OPC_MoveParent,
/*16513*/         OPC_MoveParent,
/*16514*/         OPC_RecordChild1, // #2 = $src1
/*16515*/         OPC_CheckType, MVT::v4i32,
/*16517*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16519*/         OPC_EmitInteger, MVT::i32, 14, 
/*16522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16525*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->16569
/*16539*/         OPC_CheckChild1Type, MVT::v2i32,
/*16541*/         OPC_RecordChild2, // #1 = $Vm
/*16542*/         OPC_CheckChild2Type, MVT::v2i32,
/*16544*/         OPC_MoveParent,
/*16545*/         OPC_MoveParent,
/*16546*/         OPC_RecordChild1, // #2 = $src1
/*16547*/         OPC_CheckType, MVT::v2i64,
/*16549*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16551*/         OPC_EmitInteger, MVT::i32, 14, 
/*16554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16557*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*16570*/     /*Scope*/ 102, /*->16673*/
/*16571*/       OPC_CheckInteger, 5, 
/*16573*/       OPC_MoveParent,
/*16574*/       OPC_RecordChild1, // #0 = $Vn
/*16575*/       OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->16608
/*16578*/         OPC_CheckChild1Type, MVT::v8i8,
/*16580*/         OPC_RecordChild2, // #1 = $Vm
/*16581*/         OPC_CheckChild2Type, MVT::v8i8,
/*16583*/         OPC_MoveParent,
/*16584*/         OPC_MoveParent,
/*16585*/         OPC_RecordChild1, // #2 = $src1
/*16586*/         OPC_CheckType, MVT::v8i16,
/*16588*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16590*/         OPC_EmitInteger, MVT::i32, 14, 
/*16593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16596*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->16640
/*16610*/         OPC_CheckChild1Type, MVT::v4i16,
/*16612*/         OPC_RecordChild2, // #1 = $Vm
/*16613*/         OPC_CheckChild2Type, MVT::v4i16,
/*16615*/         OPC_MoveParent,
/*16616*/         OPC_MoveParent,
/*16617*/         OPC_RecordChild1, // #2 = $src1
/*16618*/         OPC_CheckType, MVT::v4i32,
/*16620*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16622*/         OPC_EmitInteger, MVT::i32, 14, 
/*16625*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16628*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->16672
/*16642*/         OPC_CheckChild1Type, MVT::v2i32,
/*16644*/         OPC_RecordChild2, // #1 = $Vm
/*16645*/         OPC_CheckChild2Type, MVT::v2i32,
/*16647*/         OPC_MoveParent,
/*16648*/         OPC_MoveParent,
/*16649*/         OPC_RecordChild1, // #2 = $src1
/*16650*/         OPC_CheckType, MVT::v2i64,
/*16652*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16654*/         OPC_EmitInteger, MVT::i32, 14, 
/*16657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*16673*/     0, /*End of Scope*/
/*16674*/   /*Scope*/ 2|128,3/*386*/, /*->17062*/
/*16676*/     OPC_RecordChild0, // #0 = $src1
/*16677*/     OPC_MoveChild, 1,
/*16679*/     OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/,  TARGET_VAL(ISD::MUL),// ->16869
/*16684*/       OPC_Scope, 9|128,1/*137*/, /*->16824*/ // 2 children in Scope
/*16687*/         OPC_RecordChild0, // #1 = $Vn
/*16688*/         OPC_MoveChild, 1,
/*16690*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16693*/         OPC_RecordChild0, // #2 = $Vm
/*16694*/         OPC_Scope, 63, /*->16759*/ // 2 children in Scope
/*16696*/           OPC_CheckChild0Type, MVT::v4i16,
/*16698*/           OPC_RecordChild1, // #3 = $lane
/*16699*/           OPC_MoveChild, 1,
/*16701*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16704*/           OPC_MoveParent,
/*16705*/           OPC_MoveParent,
/*16706*/           OPC_MoveParent,
/*16707*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->16733
/*16710*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16712*/             OPC_EmitConvertToTarget, 3,
/*16714*/             OPC_EmitInteger, MVT::i32, 14, 
/*16717*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16720*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->16758
/*16735*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16737*/             OPC_EmitConvertToTarget, 3,
/*16739*/             OPC_EmitInteger, MVT::i32, 14, 
/*16742*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16745*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*16759*/         /*Scope*/ 63, /*->16823*/
/*16760*/           OPC_CheckChild0Type, MVT::v2i32,
/*16762*/           OPC_RecordChild1, // #3 = $lane
/*16763*/           OPC_MoveChild, 1,
/*16765*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16768*/           OPC_MoveParent,
/*16769*/           OPC_MoveParent,
/*16770*/           OPC_MoveParent,
/*16771*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->16797
/*16774*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16776*/             OPC_EmitConvertToTarget, 3,
/*16778*/             OPC_EmitInteger, MVT::i32, 14, 
/*16781*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16784*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->16822
/*16799*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16801*/             OPC_EmitConvertToTarget, 3,
/*16803*/             OPC_EmitInteger, MVT::i32, 14, 
/*16806*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16809*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*16823*/         0, /*End of Scope*/
/*16824*/       /*Scope*/ 43, /*->16868*/
/*16825*/         OPC_MoveChild, 0,
/*16827*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16830*/         OPC_RecordChild0, // #1 = $Vm
/*16831*/         OPC_CheckChild0Type, MVT::v4i16,
/*16833*/         OPC_RecordChild1, // #2 = $lane
/*16834*/         OPC_MoveChild, 1,
/*16836*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16839*/         OPC_MoveParent,
/*16840*/         OPC_MoveParent,
/*16841*/         OPC_RecordChild1, // #3 = $Vn
/*16842*/         OPC_MoveParent,
/*16843*/         OPC_CheckType, MVT::v4i16,
/*16845*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16847*/         OPC_EmitConvertToTarget, 2,
/*16849*/         OPC_EmitInteger, MVT::i32, 14, 
/*16852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16855*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16868*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->16965
/*16872*/       OPC_RecordChild0, // #1 = $Vn
/*16873*/       OPC_Scope, 44, /*->16919*/ // 2 children in Scope
/*16875*/         OPC_CheckChild0Type, MVT::v4i16,
/*16877*/         OPC_MoveChild, 1,
/*16879*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16882*/         OPC_RecordChild0, // #2 = $Vm
/*16883*/         OPC_CheckChild0Type, MVT::v4i16,
/*16885*/         OPC_RecordChild1, // #3 = $lane
/*16886*/         OPC_MoveChild, 1,
/*16888*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16891*/         OPC_MoveParent,
/*16892*/         OPC_MoveParent,
/*16893*/         OPC_MoveParent,
/*16894*/         OPC_CheckType, MVT::v4i32,
/*16896*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16898*/         OPC_EmitConvertToTarget, 3,
/*16900*/         OPC_EmitInteger, MVT::i32, 14, 
/*16903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16906*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16919*/       /*Scope*/ 44, /*->16964*/
/*16920*/         OPC_CheckChild0Type, MVT::v2i32,
/*16922*/         OPC_MoveChild, 1,
/*16924*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16927*/         OPC_RecordChild0, // #2 = $Vm
/*16928*/         OPC_CheckChild0Type, MVT::v2i32,
/*16930*/         OPC_RecordChild1, // #3 = $lane
/*16931*/         OPC_MoveChild, 1,
/*16933*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16936*/         OPC_MoveParent,
/*16937*/         OPC_MoveParent,
/*16938*/         OPC_MoveParent,
/*16939*/         OPC_CheckType, MVT::v2i64,
/*16941*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16943*/         OPC_EmitConvertToTarget, 3,
/*16945*/         OPC_EmitInteger, MVT::i32, 14, 
/*16948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16951*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16964*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->17061
/*16968*/       OPC_RecordChild0, // #1 = $Vn
/*16969*/       OPC_Scope, 44, /*->17015*/ // 2 children in Scope
/*16971*/         OPC_CheckChild0Type, MVT::v4i16,
/*16973*/         OPC_MoveChild, 1,
/*16975*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16978*/         OPC_RecordChild0, // #2 = $Vm
/*16979*/         OPC_CheckChild0Type, MVT::v4i16,
/*16981*/         OPC_RecordChild1, // #3 = $lane
/*16982*/         OPC_MoveChild, 1,
/*16984*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16987*/         OPC_MoveParent,
/*16988*/         OPC_MoveParent,
/*16989*/         OPC_MoveParent,
/*16990*/         OPC_CheckType, MVT::v4i32,
/*16992*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16994*/         OPC_EmitConvertToTarget, 3,
/*16996*/         OPC_EmitInteger, MVT::i32, 14, 
/*16999*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17002*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17015*/       /*Scope*/ 44, /*->17060*/
/*17016*/         OPC_CheckChild0Type, MVT::v2i32,
/*17018*/         OPC_MoveChild, 1,
/*17020*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17023*/         OPC_RecordChild0, // #2 = $Vm
/*17024*/         OPC_CheckChild0Type, MVT::v2i32,
/*17026*/         OPC_RecordChild1, // #3 = $lane
/*17027*/         OPC_MoveChild, 1,
/*17029*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17032*/         OPC_MoveParent,
/*17033*/         OPC_MoveParent,
/*17034*/         OPC_MoveParent,
/*17035*/         OPC_CheckType, MVT::v2i64,
/*17037*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17039*/         OPC_EmitConvertToTarget, 3,
/*17041*/         OPC_EmitInteger, MVT::i32, 14, 
/*17044*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17047*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17060*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17062*/   /*Scope*/ 97, /*->17160*/
/*17063*/     OPC_MoveChild, 0,
/*17065*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17068*/     OPC_Scope, 44, /*->17114*/ // 2 children in Scope
/*17070*/       OPC_RecordChild0, // #0 = $Vn
/*17071*/       OPC_MoveChild, 1,
/*17073*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17076*/       OPC_RecordChild0, // #1 = $Vm
/*17077*/       OPC_CheckChild0Type, MVT::v4i16,
/*17079*/       OPC_RecordChild1, // #2 = $lane
/*17080*/       OPC_MoveChild, 1,
/*17082*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17085*/       OPC_MoveParent,
/*17086*/       OPC_MoveParent,
/*17087*/       OPC_MoveParent,
/*17088*/       OPC_RecordChild1, // #3 = $src1
/*17089*/       OPC_CheckType, MVT::v4i16,
/*17091*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17093*/       OPC_EmitConvertToTarget, 2,
/*17095*/       OPC_EmitInteger, MVT::i32, 14, 
/*17098*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17101*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17114*/     /*Scope*/ 44, /*->17159*/
/*17115*/       OPC_MoveChild, 0,
/*17117*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17120*/       OPC_RecordChild0, // #0 = $Vm
/*17121*/       OPC_CheckChild0Type, MVT::v4i16,
/*17123*/       OPC_RecordChild1, // #1 = $lane
/*17124*/       OPC_MoveChild, 1,
/*17126*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17129*/       OPC_MoveParent,
/*17130*/       OPC_MoveParent,
/*17131*/       OPC_RecordChild1, // #2 = $Vn
/*17132*/       OPC_MoveParent,
/*17133*/       OPC_RecordChild1, // #3 = $src1
/*17134*/       OPC_CheckType, MVT::v4i16,
/*17136*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17138*/       OPC_EmitConvertToTarget, 1,
/*17140*/       OPC_EmitInteger, MVT::i32, 14, 
/*17143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17146*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17159*/     0, /*End of Scope*/
/*17160*/   /*Scope*/ 49, /*->17210*/
/*17161*/     OPC_RecordChild0, // #0 = $src1
/*17162*/     OPC_MoveChild, 1,
/*17164*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17167*/     OPC_MoveChild, 0,
/*17169*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17172*/     OPC_RecordChild0, // #1 = $Vm
/*17173*/     OPC_CheckChild0Type, MVT::v2i32,
/*17175*/     OPC_RecordChild1, // #2 = $lane
/*17176*/     OPC_MoveChild, 1,
/*17178*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17181*/     OPC_MoveParent,
/*17182*/     OPC_MoveParent,
/*17183*/     OPC_RecordChild1, // #3 = $Vn
/*17184*/     OPC_MoveParent,
/*17185*/     OPC_CheckType, MVT::v2i32,
/*17187*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17189*/     OPC_EmitConvertToTarget, 2,
/*17191*/     OPC_EmitInteger, MVT::i32, 14, 
/*17194*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17197*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17210*/   /*Scope*/ 97, /*->17308*/
/*17211*/     OPC_MoveChild, 0,
/*17213*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17216*/     OPC_Scope, 44, /*->17262*/ // 2 children in Scope
/*17218*/       OPC_RecordChild0, // #0 = $Vn
/*17219*/       OPC_MoveChild, 1,
/*17221*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17224*/       OPC_RecordChild0, // #1 = $Vm
/*17225*/       OPC_CheckChild0Type, MVT::v2i32,
/*17227*/       OPC_RecordChild1, // #2 = $lane
/*17228*/       OPC_MoveChild, 1,
/*17230*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17233*/       OPC_MoveParent,
/*17234*/       OPC_MoveParent,
/*17235*/       OPC_MoveParent,
/*17236*/       OPC_RecordChild1, // #3 = $src1
/*17237*/       OPC_CheckType, MVT::v2i32,
/*17239*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17241*/       OPC_EmitConvertToTarget, 2,
/*17243*/       OPC_EmitInteger, MVT::i32, 14, 
/*17246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17249*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17262*/     /*Scope*/ 44, /*->17307*/
/*17263*/       OPC_MoveChild, 0,
/*17265*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17268*/       OPC_RecordChild0, // #0 = $Vm
/*17269*/       OPC_CheckChild0Type, MVT::v2i32,
/*17271*/       OPC_RecordChild1, // #1 = $lane
/*17272*/       OPC_MoveChild, 1,
/*17274*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17277*/       OPC_MoveParent,
/*17278*/       OPC_MoveParent,
/*17279*/       OPC_RecordChild1, // #2 = $Vn
/*17280*/       OPC_MoveParent,
/*17281*/       OPC_RecordChild1, // #3 = $src1
/*17282*/       OPC_CheckType, MVT::v2i32,
/*17284*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17286*/       OPC_EmitConvertToTarget, 1,
/*17288*/       OPC_EmitInteger, MVT::i32, 14, 
/*17291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17294*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17307*/     0, /*End of Scope*/
/*17308*/   /*Scope*/ 49, /*->17358*/
/*17309*/     OPC_RecordChild0, // #0 = $src1
/*17310*/     OPC_MoveChild, 1,
/*17312*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17315*/     OPC_MoveChild, 0,
/*17317*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17320*/     OPC_RecordChild0, // #1 = $Vm
/*17321*/     OPC_CheckChild0Type, MVT::v4i16,
/*17323*/     OPC_RecordChild1, // #2 = $lane
/*17324*/     OPC_MoveChild, 1,
/*17326*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17329*/     OPC_MoveParent,
/*17330*/     OPC_MoveParent,
/*17331*/     OPC_RecordChild1, // #3 = $Vn
/*17332*/     OPC_MoveParent,
/*17333*/     OPC_CheckType, MVT::v8i16,
/*17335*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17337*/     OPC_EmitConvertToTarget, 2,
/*17339*/     OPC_EmitInteger, MVT::i32, 14, 
/*17342*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17345*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
              // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17358*/   /*Scope*/ 97, /*->17456*/
/*17359*/     OPC_MoveChild, 0,
/*17361*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17364*/     OPC_Scope, 44, /*->17410*/ // 2 children in Scope
/*17366*/       OPC_RecordChild0, // #0 = $Vn
/*17367*/       OPC_MoveChild, 1,
/*17369*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17372*/       OPC_RecordChild0, // #1 = $Vm
/*17373*/       OPC_CheckChild0Type, MVT::v4i16,
/*17375*/       OPC_RecordChild1, // #2 = $lane
/*17376*/       OPC_MoveChild, 1,
/*17378*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17381*/       OPC_MoveParent,
/*17382*/       OPC_MoveParent,
/*17383*/       OPC_MoveParent,
/*17384*/       OPC_RecordChild1, // #3 = $src1
/*17385*/       OPC_CheckType, MVT::v8i16,
/*17387*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17389*/       OPC_EmitConvertToTarget, 2,
/*17391*/       OPC_EmitInteger, MVT::i32, 14, 
/*17394*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17397*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17410*/     /*Scope*/ 44, /*->17455*/
/*17411*/       OPC_MoveChild, 0,
/*17413*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17416*/       OPC_RecordChild0, // #0 = $Vm
/*17417*/       OPC_CheckChild0Type, MVT::v4i16,
/*17419*/       OPC_RecordChild1, // #1 = $lane
/*17420*/       OPC_MoveChild, 1,
/*17422*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17425*/       OPC_MoveParent,
/*17426*/       OPC_MoveParent,
/*17427*/       OPC_RecordChild1, // #2 = $Vn
/*17428*/       OPC_MoveParent,
/*17429*/       OPC_RecordChild1, // #3 = $src1
/*17430*/       OPC_CheckType, MVT::v8i16,
/*17432*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17434*/       OPC_EmitConvertToTarget, 1,
/*17436*/       OPC_EmitInteger, MVT::i32, 14, 
/*17439*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17442*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17455*/     0, /*End of Scope*/
/*17456*/   /*Scope*/ 49, /*->17506*/
/*17457*/     OPC_RecordChild0, // #0 = $src1
/*17458*/     OPC_MoveChild, 1,
/*17460*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17463*/     OPC_MoveChild, 0,
/*17465*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17468*/     OPC_RecordChild0, // #1 = $Vm
/*17469*/     OPC_CheckChild0Type, MVT::v2i32,
/*17471*/     OPC_RecordChild1, // #2 = $lane
/*17472*/     OPC_MoveChild, 1,
/*17474*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17477*/     OPC_MoveParent,
/*17478*/     OPC_MoveParent,
/*17479*/     OPC_RecordChild1, // #3 = $Vn
/*17480*/     OPC_MoveParent,
/*17481*/     OPC_CheckType, MVT::v4i32,
/*17483*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17485*/     OPC_EmitConvertToTarget, 2,
/*17487*/     OPC_EmitInteger, MVT::i32, 14, 
/*17490*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17493*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17506*/   /*Scope*/ 39|128,2/*295*/, /*->17803*/
/*17508*/     OPC_MoveChild, 0,
/*17510*/     OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ISD::MUL),// ->17606
/*17514*/       OPC_Scope, 44, /*->17560*/ // 2 children in Scope
/*17516*/         OPC_RecordChild0, // #0 = $Vn
/*17517*/         OPC_MoveChild, 1,
/*17519*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17522*/         OPC_RecordChild0, // #1 = $Vm
/*17523*/         OPC_CheckChild0Type, MVT::v2i32,
/*17525*/         OPC_RecordChild1, // #2 = $lane
/*17526*/         OPC_MoveChild, 1,
/*17528*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17531*/         OPC_MoveParent,
/*17532*/         OPC_MoveParent,
/*17533*/         OPC_MoveParent,
/*17534*/         OPC_RecordChild1, // #3 = $src1
/*17535*/         OPC_CheckType, MVT::v4i32,
/*17537*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17539*/         OPC_EmitConvertToTarget, 2,
/*17541*/         OPC_EmitInteger, MVT::i32, 14, 
/*17544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17547*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17560*/       /*Scope*/ 44, /*->17605*/
/*17561*/         OPC_MoveChild, 0,
/*17563*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17566*/         OPC_RecordChild0, // #0 = $Vm
/*17567*/         OPC_CheckChild0Type, MVT::v2i32,
/*17569*/         OPC_RecordChild1, // #1 = $lane
/*17570*/         OPC_MoveChild, 1,
/*17572*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17575*/         OPC_MoveParent,
/*17576*/         OPC_MoveParent,
/*17577*/         OPC_RecordChild1, // #2 = $Vn
/*17578*/         OPC_MoveParent,
/*17579*/         OPC_RecordChild1, // #3 = $src1
/*17580*/         OPC_CheckType, MVT::v4i32,
/*17582*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17584*/         OPC_EmitConvertToTarget, 1,
/*17586*/         OPC_EmitInteger, MVT::i32, 14, 
/*17589*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17592*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17605*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLs),// ->17704
/*17609*/       OPC_RecordChild0, // #0 = $Vn
/*17610*/       OPC_Scope, 45, /*->17657*/ // 2 children in Scope
/*17612*/         OPC_CheckChild0Type, MVT::v4i16,
/*17614*/         OPC_MoveChild, 1,
/*17616*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17619*/         OPC_RecordChild0, // #1 = $Vm
/*17620*/         OPC_CheckChild0Type, MVT::v4i16,
/*17622*/         OPC_RecordChild1, // #2 = $lane
/*17623*/         OPC_MoveChild, 1,
/*17625*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17628*/         OPC_MoveParent,
/*17629*/         OPC_MoveParent,
/*17630*/         OPC_MoveParent,
/*17631*/         OPC_RecordChild1, // #3 = $src1
/*17632*/         OPC_CheckType, MVT::v4i32,
/*17634*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17636*/         OPC_EmitConvertToTarget, 2,
/*17638*/         OPC_EmitInteger, MVT::i32, 14, 
/*17641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17644*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17657*/       /*Scope*/ 45, /*->17703*/
/*17658*/         OPC_CheckChild0Type, MVT::v2i32,
/*17660*/         OPC_MoveChild, 1,
/*17662*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17665*/         OPC_RecordChild0, // #1 = $Vm
/*17666*/         OPC_CheckChild0Type, MVT::v2i32,
/*17668*/         OPC_RecordChild1, // #2 = $lane
/*17669*/         OPC_MoveChild, 1,
/*17671*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17674*/         OPC_MoveParent,
/*17675*/         OPC_MoveParent,
/*17676*/         OPC_MoveParent,
/*17677*/         OPC_RecordChild1, // #3 = $src1
/*17678*/         OPC_CheckType, MVT::v2i64,
/*17680*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17682*/         OPC_EmitConvertToTarget, 2,
/*17684*/         OPC_EmitInteger, MVT::i32, 14, 
/*17687*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17690*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17703*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLu),// ->17802
/*17707*/       OPC_RecordChild0, // #0 = $Vn
/*17708*/       OPC_Scope, 45, /*->17755*/ // 2 children in Scope
/*17710*/         OPC_CheckChild0Type, MVT::v4i16,
/*17712*/         OPC_MoveChild, 1,
/*17714*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17717*/         OPC_RecordChild0, // #1 = $Vm
/*17718*/         OPC_CheckChild0Type, MVT::v4i16,
/*17720*/         OPC_RecordChild1, // #2 = $lane
/*17721*/         OPC_MoveChild, 1,
/*17723*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17726*/         OPC_MoveParent,
/*17727*/         OPC_MoveParent,
/*17728*/         OPC_MoveParent,
/*17729*/         OPC_RecordChild1, // #3 = $src1
/*17730*/         OPC_CheckType, MVT::v4i32,
/*17732*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17734*/         OPC_EmitConvertToTarget, 2,
/*17736*/         OPC_EmitInteger, MVT::i32, 14, 
/*17739*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17742*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17755*/       /*Scope*/ 45, /*->17801*/
/*17756*/         OPC_CheckChild0Type, MVT::v2i32,
/*17758*/         OPC_MoveChild, 1,
/*17760*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17763*/         OPC_RecordChild0, // #1 = $Vm
/*17764*/         OPC_CheckChild0Type, MVT::v2i32,
/*17766*/         OPC_RecordChild1, // #2 = $lane
/*17767*/         OPC_MoveChild, 1,
/*17769*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17772*/         OPC_MoveParent,
/*17773*/         OPC_MoveParent,
/*17774*/         OPC_MoveParent,
/*17775*/         OPC_RecordChild1, // #3 = $src1
/*17776*/         OPC_CheckType, MVT::v2i64,
/*17778*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17780*/         OPC_EmitConvertToTarget, 2,
/*17782*/         OPC_EmitInteger, MVT::i32, 14, 
/*17785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17801*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17803*/   /*Scope*/ 53|128,1/*181*/, /*->17986*/
/*17805*/     OPC_RecordChild0, // #0 = $src1
/*17806*/     OPC_MoveChild, 1,
/*17808*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17811*/     OPC_Scope, 113, /*->17926*/ // 2 children in Scope
/*17813*/       OPC_RecordChild0, // #1 = $src2
/*17814*/       OPC_MoveChild, 1,
/*17816*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17819*/       OPC_RecordChild0, // #2 = $src3
/*17820*/       OPC_Scope, 51, /*->17873*/ // 2 children in Scope
/*17822*/         OPC_CheckChild0Type, MVT::v8i16,
/*17824*/         OPC_RecordChild1, // #3 = $lane
/*17825*/         OPC_MoveChild, 1,
/*17827*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17830*/         OPC_MoveParent,
/*17831*/         OPC_MoveParent,
/*17832*/         OPC_MoveParent,
/*17833*/         OPC_CheckType, MVT::v8i16,
/*17835*/         OPC_EmitConvertToTarget, 3,
/*17837*/         OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*17840*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6 
/*17849*/         OPC_EmitConvertToTarget, 3,
/*17851*/         OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*17854*/         OPC_EmitInteger, MVT::i32, 14, 
/*17857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17860*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*17873*/       /*Scope*/ 51, /*->17925*/
/*17874*/         OPC_CheckChild0Type, MVT::v4i32,
/*17876*/         OPC_RecordChild1, // #3 = $lane
/*17877*/         OPC_MoveChild, 1,
/*17879*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17882*/         OPC_MoveParent,
/*17883*/         OPC_MoveParent,
/*17884*/         OPC_MoveParent,
/*17885*/         OPC_CheckType, MVT::v4i32,
/*17887*/         OPC_EmitConvertToTarget, 3,
/*17889*/         OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*17892*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*17901*/         OPC_EmitConvertToTarget, 3,
/*17903*/         OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*17906*/         OPC_EmitInteger, MVT::i32, 14, 
/*17909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17912*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*17925*/       0, /*End of Scope*/
/*17926*/     /*Scope*/ 58, /*->17985*/
/*17927*/       OPC_MoveChild, 0,
/*17929*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17932*/       OPC_RecordChild0, // #1 = $src3
/*17933*/       OPC_CheckChild0Type, MVT::v8i16,
/*17935*/       OPC_RecordChild1, // #2 = $lane
/*17936*/       OPC_MoveChild, 1,
/*17938*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17941*/       OPC_MoveParent,
/*17942*/       OPC_MoveParent,
/*17943*/       OPC_RecordChild1, // #3 = $src2
/*17944*/       OPC_MoveParent,
/*17945*/       OPC_CheckType, MVT::v8i16,
/*17947*/       OPC_EmitConvertToTarget, 2,
/*17949*/       OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*17952*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*17961*/       OPC_EmitConvertToTarget, 2,
/*17963*/       OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*17966*/       OPC_EmitInteger, MVT::i32, 14, 
/*17969*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17972*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*17985*/     0, /*End of Scope*/
/*17986*/   /*Scope*/ 127, /*->18114*/
/*17987*/     OPC_MoveChild, 0,
/*17989*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17992*/     OPC_Scope, 59, /*->18053*/ // 2 children in Scope
/*17994*/       OPC_RecordChild0, // #0 = $src2
/*17995*/       OPC_MoveChild, 1,
/*17997*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18000*/       OPC_RecordChild0, // #1 = $src3
/*18001*/       OPC_CheckChild0Type, MVT::v8i16,
/*18003*/       OPC_RecordChild1, // #2 = $lane
/*18004*/       OPC_MoveChild, 1,
/*18006*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18009*/       OPC_MoveParent,
/*18010*/       OPC_MoveParent,
/*18011*/       OPC_MoveParent,
/*18012*/       OPC_RecordChild1, // #3 = $src1
/*18013*/       OPC_CheckType, MVT::v8i16,
/*18015*/       OPC_EmitConvertToTarget, 2,
/*18017*/       OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*18020*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*18029*/       OPC_EmitConvertToTarget, 2,
/*18031*/       OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*18034*/       OPC_EmitInteger, MVT::i32, 14, 
/*18037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*18053*/     /*Scope*/ 59, /*->18113*/
/*18054*/       OPC_MoveChild, 0,
/*18056*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18059*/       OPC_RecordChild0, // #0 = $src3
/*18060*/       OPC_CheckChild0Type, MVT::v8i16,
/*18062*/       OPC_RecordChild1, // #1 = $lane
/*18063*/       OPC_MoveChild, 1,
/*18065*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18068*/       OPC_MoveParent,
/*18069*/       OPC_MoveParent,
/*18070*/       OPC_RecordChild1, // #2 = $src2
/*18071*/       OPC_MoveParent,
/*18072*/       OPC_RecordChild1, // #3 = $src1
/*18073*/       OPC_CheckType, MVT::v8i16,
/*18075*/       OPC_EmitConvertToTarget, 1,
/*18077*/       OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*18080*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6 
/*18089*/       OPC_EmitConvertToTarget, 1,
/*18091*/       OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*18094*/       OPC_EmitInteger, MVT::i32, 14, 
/*18097*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18100*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*18113*/     0, /*End of Scope*/
/*18114*/   /*Scope*/ 64, /*->18179*/
/*18115*/     OPC_RecordChild0, // #0 = $src1
/*18116*/     OPC_MoveChild, 1,
/*18118*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*18121*/     OPC_MoveChild, 0,
/*18123*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18126*/     OPC_RecordChild0, // #1 = $src3
/*18127*/     OPC_CheckChild0Type, MVT::v4i32,
/*18129*/     OPC_RecordChild1, // #2 = $lane
/*18130*/     OPC_MoveChild, 1,
/*18132*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18135*/     OPC_MoveParent,
/*18136*/     OPC_MoveParent,
/*18137*/     OPC_RecordChild1, // #3 = $src2
/*18138*/     OPC_MoveParent,
/*18139*/     OPC_CheckType, MVT::v4i32,
/*18141*/     OPC_EmitConvertToTarget, 2,
/*18143*/     OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*18146*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*18155*/     OPC_EmitConvertToTarget, 2,
/*18157*/     OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*18160*/     OPC_EmitInteger, MVT::i32, 14, 
/*18163*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18166*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18179*/   /*Scope*/ 127, /*->18307*/
/*18180*/     OPC_MoveChild, 0,
/*18182*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*18185*/     OPC_Scope, 59, /*->18246*/ // 2 children in Scope
/*18187*/       OPC_RecordChild0, // #0 = $src2
/*18188*/       OPC_MoveChild, 1,
/*18190*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18193*/       OPC_RecordChild0, // #1 = $src3
/*18194*/       OPC_CheckChild0Type, MVT::v4i32,
/*18196*/       OPC_RecordChild1, // #2 = $lane
/*18197*/       OPC_MoveChild, 1,
/*18199*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18202*/       OPC_MoveParent,
/*18203*/       OPC_MoveParent,
/*18204*/       OPC_MoveParent,
/*18205*/       OPC_RecordChild1, // #3 = $src1
/*18206*/       OPC_CheckType, MVT::v4i32,
/*18208*/       OPC_EmitConvertToTarget, 2,
/*18210*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*18213*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*18222*/       OPC_EmitConvertToTarget, 2,
/*18224*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*18227*/       OPC_EmitInteger, MVT::i32, 14, 
/*18230*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18233*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18246*/     /*Scope*/ 59, /*->18306*/
/*18247*/       OPC_MoveChild, 0,
/*18249*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18252*/       OPC_RecordChild0, // #0 = $src3
/*18253*/       OPC_CheckChild0Type, MVT::v4i32,
/*18255*/       OPC_RecordChild1, // #1 = $lane
/*18256*/       OPC_MoveChild, 1,
/*18258*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18261*/       OPC_MoveParent,
/*18262*/       OPC_MoveParent,
/*18263*/       OPC_RecordChild1, // #2 = $src2
/*18264*/       OPC_MoveParent,
/*18265*/       OPC_RecordChild1, // #3 = $src1
/*18266*/       OPC_CheckType, MVT::v4i32,
/*18268*/       OPC_EmitConvertToTarget, 1,
/*18270*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*18273*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6 
/*18282*/       OPC_EmitConvertToTarget, 1,
/*18284*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*18287*/       OPC_EmitInteger, MVT::i32, 14, 
/*18290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18293*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18306*/     0, /*End of Scope*/
/*18307*/   /*Scope*/ 118|128,2/*374*/, /*->18683*/
/*18309*/     OPC_RecordChild0, // #0 = $src1
/*18310*/     OPC_MoveChild, 1,
/*18312*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*18315*/     OPC_MoveChild, 0,
/*18317*/     OPC_Scope, 52|128,1/*180*/, /*->18500*/ // 2 children in Scope
/*18320*/       OPC_CheckInteger, 4, 
/*18322*/       OPC_MoveParent,
/*18323*/       OPC_RecordChild1, // #1 = $Vn
/*18324*/       OPC_Scope, 28, /*->18354*/ // 6 children in Scope
/*18326*/         OPC_CheckChild1Type, MVT::v8i8,
/*18328*/         OPC_RecordChild2, // #2 = $Vm
/*18329*/         OPC_CheckChild2Type, MVT::v8i8,
/*18331*/         OPC_MoveParent,
/*18332*/         OPC_CheckType, MVT::v8i8,
/*18334*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18336*/         OPC_EmitInteger, MVT::i32, 14, 
/*18339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18342*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*18354*/       /*Scope*/ 28, /*->18383*/
/*18355*/         OPC_CheckChild1Type, MVT::v4i16,
/*18357*/         OPC_RecordChild2, // #2 = $Vm
/*18358*/         OPC_CheckChild2Type, MVT::v4i16,
/*18360*/         OPC_MoveParent,
/*18361*/         OPC_CheckType, MVT::v4i16,
/*18363*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18365*/         OPC_EmitInteger, MVT::i32, 14, 
/*18368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18371*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*18383*/       /*Scope*/ 28, /*->18412*/
/*18384*/         OPC_CheckChild1Type, MVT::v2i32,
/*18386*/         OPC_RecordChild2, // #2 = $Vm
/*18387*/         OPC_CheckChild2Type, MVT::v2i32,
/*18389*/         OPC_MoveParent,
/*18390*/         OPC_CheckType, MVT::v2i32,
/*18392*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18394*/         OPC_EmitInteger, MVT::i32, 14, 
/*18397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18400*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18412*/       /*Scope*/ 28, /*->18441*/
/*18413*/         OPC_CheckChild1Type, MVT::v16i8,
/*18415*/         OPC_RecordChild2, // #2 = $Vm
/*18416*/         OPC_CheckChild2Type, MVT::v16i8,
/*18418*/         OPC_MoveParent,
/*18419*/         OPC_CheckType, MVT::v16i8,
/*18421*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18423*/         OPC_EmitInteger, MVT::i32, 14, 
/*18426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18429*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 4:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*18441*/       /*Scope*/ 28, /*->18470*/
/*18442*/         OPC_CheckChild1Type, MVT::v8i16,
/*18444*/         OPC_RecordChild2, // #2 = $Vm
/*18445*/         OPC_CheckChild2Type, MVT::v8i16,
/*18447*/         OPC_MoveParent,
/*18448*/         OPC_CheckType, MVT::v8i16,
/*18450*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18452*/         OPC_EmitInteger, MVT::i32, 14, 
/*18455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18458*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 4:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*18470*/       /*Scope*/ 28, /*->18499*/
/*18471*/         OPC_CheckChild1Type, MVT::v4i32,
/*18473*/         OPC_RecordChild2, // #2 = $Vm
/*18474*/         OPC_CheckChild2Type, MVT::v4i32,
/*18476*/         OPC_MoveParent,
/*18477*/         OPC_CheckType, MVT::v4i32,
/*18479*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18481*/         OPC_EmitInteger, MVT::i32, 14, 
/*18484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18487*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 4:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18499*/       0, /*End of Scope*/
/*18500*/     /*Scope*/ 52|128,1/*180*/, /*->18682*/
/*18502*/       OPC_CheckInteger, 5, 
/*18504*/       OPC_MoveParent,
/*18505*/       OPC_RecordChild1, // #1 = $Vn
/*18506*/       OPC_Scope, 28, /*->18536*/ // 6 children in Scope
/*18508*/         OPC_CheckChild1Type, MVT::v8i8,
/*18510*/         OPC_RecordChild2, // #2 = $Vm
/*18511*/         OPC_CheckChild2Type, MVT::v8i8,
/*18513*/         OPC_MoveParent,
/*18514*/         OPC_CheckType, MVT::v8i8,
/*18516*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18518*/         OPC_EmitInteger, MVT::i32, 14, 
/*18521*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18524*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*18536*/       /*Scope*/ 28, /*->18565*/
/*18537*/         OPC_CheckChild1Type, MVT::v4i16,
/*18539*/         OPC_RecordChild2, // #2 = $Vm
/*18540*/         OPC_CheckChild2Type, MVT::v4i16,
/*18542*/         OPC_MoveParent,
/*18543*/         OPC_CheckType, MVT::v4i16,
/*18545*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18547*/         OPC_EmitInteger, MVT::i32, 14, 
/*18550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18553*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*18565*/       /*Scope*/ 28, /*->18594*/
/*18566*/         OPC_CheckChild1Type, MVT::v2i32,
/*18568*/         OPC_RecordChild2, // #2 = $Vm
/*18569*/         OPC_CheckChild2Type, MVT::v2i32,
/*18571*/         OPC_MoveParent,
/*18572*/         OPC_CheckType, MVT::v2i32,
/*18574*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18576*/         OPC_EmitInteger, MVT::i32, 14, 
/*18579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18594*/       /*Scope*/ 28, /*->18623*/
/*18595*/         OPC_CheckChild1Type, MVT::v16i8,
/*18597*/         OPC_RecordChild2, // #2 = $Vm
/*18598*/         OPC_CheckChild2Type, MVT::v16i8,
/*18600*/         OPC_MoveParent,
/*18601*/         OPC_CheckType, MVT::v16i8,
/*18603*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18605*/         OPC_EmitInteger, MVT::i32, 14, 
/*18608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18611*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 5:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*18623*/       /*Scope*/ 28, /*->18652*/
/*18624*/         OPC_CheckChild1Type, MVT::v8i16,
/*18626*/         OPC_RecordChild2, // #2 = $Vm
/*18627*/         OPC_CheckChild2Type, MVT::v8i16,
/*18629*/         OPC_MoveParent,
/*18630*/         OPC_CheckType, MVT::v8i16,
/*18632*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18634*/         OPC_EmitInteger, MVT::i32, 14, 
/*18637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18640*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 5:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*18652*/       /*Scope*/ 28, /*->18681*/
/*18653*/         OPC_CheckChild1Type, MVT::v4i32,
/*18655*/         OPC_RecordChild2, // #2 = $Vm
/*18656*/         OPC_CheckChild2Type, MVT::v4i32,
/*18658*/         OPC_MoveParent,
/*18659*/         OPC_CheckType, MVT::v4i32,
/*18661*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18663*/         OPC_EmitInteger, MVT::i32, 14, 
/*18666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 5:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18681*/       0, /*End of Scope*/
/*18682*/     0, /*End of Scope*/
/*18683*/   /*Scope*/ 1|128,3/*385*/, /*->19070*/
/*18685*/     OPC_MoveChild, 0,
/*18687*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*18690*/     OPC_MoveChild, 0,
/*18692*/     OPC_Scope, 58|128,1/*186*/, /*->18881*/ // 2 children in Scope
/*18695*/       OPC_CheckInteger, 4, 
/*18697*/       OPC_MoveParent,
/*18698*/       OPC_RecordChild1, // #0 = $Vn
/*18699*/       OPC_Scope, 29, /*->18730*/ // 6 children in Scope
/*18701*/         OPC_CheckChild1Type, MVT::v8i8,
/*18703*/         OPC_RecordChild2, // #1 = $Vm
/*18704*/         OPC_CheckChild2Type, MVT::v8i8,
/*18706*/         OPC_MoveParent,
/*18707*/         OPC_RecordChild1, // #2 = $src1
/*18708*/         OPC_CheckType, MVT::v8i8,
/*18710*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18712*/         OPC_EmitInteger, MVT::i32, 14, 
/*18715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18718*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*18730*/       /*Scope*/ 29, /*->18760*/
/*18731*/         OPC_CheckChild1Type, MVT::v4i16,
/*18733*/         OPC_RecordChild2, // #1 = $Vm
/*18734*/         OPC_CheckChild2Type, MVT::v4i16,
/*18736*/         OPC_MoveParent,
/*18737*/         OPC_RecordChild1, // #2 = $src1
/*18738*/         OPC_CheckType, MVT::v4i16,
/*18740*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18742*/         OPC_EmitInteger, MVT::i32, 14, 
/*18745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18748*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*18760*/       /*Scope*/ 29, /*->18790*/
/*18761*/         OPC_CheckChild1Type, MVT::v2i32,
/*18763*/         OPC_RecordChild2, // #1 = $Vm
/*18764*/         OPC_CheckChild2Type, MVT::v2i32,
/*18766*/         OPC_MoveParent,
/*18767*/         OPC_RecordChild1, // #2 = $src1
/*18768*/         OPC_CheckType, MVT::v2i32,
/*18770*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18772*/         OPC_EmitInteger, MVT::i32, 14, 
/*18775*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18778*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18790*/       /*Scope*/ 29, /*->18820*/
/*18791*/         OPC_CheckChild1Type, MVT::v16i8,
/*18793*/         OPC_RecordChild2, // #1 = $Vm
/*18794*/         OPC_CheckChild2Type, MVT::v16i8,
/*18796*/         OPC_MoveParent,
/*18797*/         OPC_RecordChild1, // #2 = $src1
/*18798*/         OPC_CheckType, MVT::v16i8,
/*18800*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18802*/         OPC_EmitInteger, MVT::i32, 14, 
/*18805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18808*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 4:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*18820*/       /*Scope*/ 29, /*->18850*/
/*18821*/         OPC_CheckChild1Type, MVT::v8i16,
/*18823*/         OPC_RecordChild2, // #1 = $Vm
/*18824*/         OPC_CheckChild2Type, MVT::v8i16,
/*18826*/         OPC_MoveParent,
/*18827*/         OPC_RecordChild1, // #2 = $src1
/*18828*/         OPC_CheckType, MVT::v8i16,
/*18830*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18832*/         OPC_EmitInteger, MVT::i32, 14, 
/*18835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 4:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*18850*/       /*Scope*/ 29, /*->18880*/
/*18851*/         OPC_CheckChild1Type, MVT::v4i32,
/*18853*/         OPC_RecordChild2, // #1 = $Vm
/*18854*/         OPC_CheckChild2Type, MVT::v4i32,
/*18856*/         OPC_MoveParent,
/*18857*/         OPC_RecordChild1, // #2 = $src1
/*18858*/         OPC_CheckType, MVT::v4i32,
/*18860*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18862*/         OPC_EmitInteger, MVT::i32, 14, 
/*18865*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18868*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 4:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18880*/       0, /*End of Scope*/
/*18881*/     /*Scope*/ 58|128,1/*186*/, /*->19069*/
/*18883*/       OPC_CheckInteger, 5, 
/*18885*/       OPC_MoveParent,
/*18886*/       OPC_RecordChild1, // #0 = $Vn
/*18887*/       OPC_Scope, 29, /*->18918*/ // 6 children in Scope
/*18889*/         OPC_CheckChild1Type, MVT::v8i8,
/*18891*/         OPC_RecordChild2, // #1 = $Vm
/*18892*/         OPC_CheckChild2Type, MVT::v8i8,
/*18894*/         OPC_MoveParent,
/*18895*/         OPC_RecordChild1, // #2 = $src1
/*18896*/         OPC_CheckType, MVT::v8i8,
/*18898*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18900*/         OPC_EmitInteger, MVT::i32, 14, 
/*18903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18906*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*18918*/       /*Scope*/ 29, /*->18948*/
/*18919*/         OPC_CheckChild1Type, MVT::v4i16,
/*18921*/         OPC_RecordChild2, // #1 = $Vm
/*18922*/         OPC_CheckChild2Type, MVT::v4i16,
/*18924*/         OPC_MoveParent,
/*18925*/         OPC_RecordChild1, // #2 = $src1
/*18926*/         OPC_CheckType, MVT::v4i16,
/*18928*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18930*/         OPC_EmitInteger, MVT::i32, 14, 
/*18933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18936*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*18948*/       /*Scope*/ 29, /*->18978*/
/*18949*/         OPC_CheckChild1Type, MVT::v2i32,
/*18951*/         OPC_RecordChild2, // #1 = $Vm
/*18952*/         OPC_CheckChild2Type, MVT::v2i32,
/*18954*/         OPC_MoveParent,
/*18955*/         OPC_RecordChild1, // #2 = $src1
/*18956*/         OPC_CheckType, MVT::v2i32,
/*18958*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18960*/         OPC_EmitInteger, MVT::i32, 14, 
/*18963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18966*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18978*/       /*Scope*/ 29, /*->19008*/
/*18979*/         OPC_CheckChild1Type, MVT::v16i8,
/*18981*/         OPC_RecordChild2, // #1 = $Vm
/*18982*/         OPC_CheckChild2Type, MVT::v16i8,
/*18984*/         OPC_MoveParent,
/*18985*/         OPC_RecordChild1, // #2 = $src1
/*18986*/         OPC_CheckType, MVT::v16i8,
/*18988*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18990*/         OPC_EmitInteger, MVT::i32, 14, 
/*18993*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18996*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 5:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*19008*/       /*Scope*/ 29, /*->19038*/
/*19009*/         OPC_CheckChild1Type, MVT::v8i16,
/*19011*/         OPC_RecordChild2, // #1 = $Vm
/*19012*/         OPC_CheckChild2Type, MVT::v8i16,
/*19014*/         OPC_MoveParent,
/*19015*/         OPC_RecordChild1, // #2 = $src1
/*19016*/         OPC_CheckType, MVT::v8i16,
/*19018*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19020*/         OPC_EmitInteger, MVT::i32, 14, 
/*19023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19026*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 5:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*19038*/       /*Scope*/ 29, /*->19068*/
/*19039*/         OPC_CheckChild1Type, MVT::v4i32,
/*19041*/         OPC_RecordChild2, // #1 = $Vm
/*19042*/         OPC_CheckChild2Type, MVT::v4i32,
/*19044*/         OPC_MoveParent,
/*19045*/         OPC_RecordChild1, // #2 = $src1
/*19046*/         OPC_CheckType, MVT::v4i32,
/*19048*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19050*/         OPC_EmitInteger, MVT::i32, 14, 
/*19053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19056*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 5:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19068*/       0, /*End of Scope*/
/*19069*/     0, /*End of Scope*/
/*19070*/   /*Scope*/ 84, /*->19155*/
/*19071*/     OPC_RecordChild0, // #0 = $acc
/*19072*/     OPC_Scope, 40, /*->19114*/ // 2 children in Scope
/*19074*/       OPC_MoveChild, 1,
/*19076*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*19079*/       OPC_RecordChild0, // #1 = $a
/*19080*/       OPC_MoveChild, 0,
/*19082*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*19084*/       OPC_MoveParent,
/*19085*/       OPC_RecordChild1, // #2 = $b
/*19086*/       OPC_MoveChild, 1,
/*19088*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*19090*/       OPC_MoveParent,
/*19091*/       OPC_MoveParent,
/*19092*/       OPC_CheckType, MVT::i32,
/*19094*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19096*/       OPC_EmitInteger, MVT::i32, 14, 
/*19099*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19102*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*19114*/     /*Scope*/ 39, /*->19154*/
/*19115*/       OPC_RecordChild1, // #1 = $imm
/*19116*/       OPC_MoveChild, 1,
/*19118*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19121*/       OPC_CheckPredicate, 11, // Predicate_imm0_255_neg
/*19123*/       OPC_MoveParent,
/*19124*/       OPC_CheckType, MVT::i32,
/*19126*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19128*/       OPC_EmitConvertToTarget, 1,
/*19130*/       OPC_EmitNodeXForm, 8, 2, // imm_neg_XFORM
/*19133*/       OPC_EmitInteger, MVT::i32, 14, 
/*19136*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19139*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19142*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_neg>>:$imm))
/*19154*/     0, /*End of Scope*/
/*19155*/   /*Scope*/ 41, /*->19197*/
/*19156*/     OPC_MoveChild, 0,
/*19158*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*19161*/     OPC_RecordChild0, // #0 = $a
/*19162*/     OPC_MoveChild, 0,
/*19164*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*19166*/     OPC_MoveParent,
/*19167*/     OPC_RecordChild1, // #1 = $b
/*19168*/     OPC_MoveChild, 1,
/*19170*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*19172*/     OPC_MoveParent,
/*19173*/     OPC_MoveParent,
/*19174*/     OPC_RecordChild1, // #2 = $acc
/*19175*/     OPC_CheckType, MVT::i32,
/*19177*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19179*/     OPC_EmitInteger, MVT::i32, 14, 
/*19182*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19185*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*19197*/   /*Scope*/ 70|128,2/*326*/, /*->19525*/
/*19199*/     OPC_RecordChild0, // #0 = $Rn
/*19200*/     OPC_RecordChild1, // #1 = $imm
/*19201*/     OPC_MoveChild, 1,
/*19203*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19206*/     OPC_Scope, 30, /*->19238*/ // 10 children in Scope
/*19208*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*19210*/       OPC_MoveParent,
/*19211*/       OPC_CheckType, MVT::i32,
/*19213*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*19215*/       OPC_EmitConvertToTarget, 1,
/*19217*/       OPC_EmitInteger, MVT::i32, 14, 
/*19220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19223*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19226*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19238*/     /*Scope*/ 33, /*->19272*/
/*19239*/       OPC_CheckPredicate, 12, // Predicate_so_imm_neg
/*19241*/       OPC_MoveParent,
/*19242*/       OPC_CheckType, MVT::i32,
/*19244*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*19246*/       OPC_EmitConvertToTarget, 1,
/*19248*/       OPC_EmitNodeXForm, 9, 2, // so_imm_neg_XFORM
/*19251*/       OPC_EmitInteger, MVT::i32, 14, 
/*19254*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19257*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19260*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*19272*/     /*Scope*/ 30, /*->19303*/
/*19273*/       OPC_CheckPredicate, 13, // Predicate_imm0_7
/*19275*/       OPC_MoveParent,
/*19276*/       OPC_CheckType, MVT::i32,
/*19278*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19280*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19283*/       OPC_EmitConvertToTarget, 1,
/*19285*/       OPC_EmitInteger, MVT::i32, 14, 
/*19288*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19291*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*19303*/     /*Scope*/ 30, /*->19334*/
/*19304*/       OPC_CheckPredicate, 14, // Predicate_imm8_255
/*19306*/       OPC_MoveParent,
/*19307*/       OPC_CheckType, MVT::i32,
/*19309*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19311*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19314*/       OPC_EmitConvertToTarget, 1,
/*19316*/       OPC_EmitInteger, MVT::i32, 14, 
/*19319*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19322*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*19334*/     /*Scope*/ 33, /*->19368*/
/*19335*/       OPC_CheckPredicate, 15, // Predicate_imm0_7_neg
/*19337*/       OPC_MoveParent,
/*19338*/       OPC_CheckType, MVT::i32,
/*19340*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19342*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19345*/       OPC_EmitConvertToTarget, 1,
/*19347*/       OPC_EmitNodeXForm, 8, 3, // imm_neg_XFORM
/*19350*/       OPC_EmitInteger, MVT::i32, 14, 
/*19353*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19356*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*19368*/     /*Scope*/ 33, /*->19402*/
/*19369*/       OPC_CheckPredicate, 16, // Predicate_imm8_255_neg
/*19371*/       OPC_MoveParent,
/*19372*/       OPC_CheckType, MVT::i32,
/*19374*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19376*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19379*/       OPC_EmitConvertToTarget, 1,
/*19381*/       OPC_EmitNodeXForm, 8, 3, // imm_neg_XFORM
/*19384*/       OPC_EmitInteger, MVT::i32, 14, 
/*19387*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19390*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*19402*/     /*Scope*/ 30, /*->19433*/
/*19403*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*19405*/       OPC_MoveParent,
/*19406*/       OPC_CheckType, MVT::i32,
/*19408*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19410*/       OPC_EmitConvertToTarget, 1,
/*19412*/       OPC_EmitInteger, MVT::i32, 14, 
/*19415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19418*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19421*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19433*/     /*Scope*/ 26, /*->19460*/
/*19434*/       OPC_CheckPredicate, 17, // Predicate_imm0_4095
/*19436*/       OPC_MoveParent,
/*19437*/       OPC_CheckType, MVT::i32,
/*19439*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19441*/       OPC_EmitConvertToTarget, 1,
/*19443*/       OPC_EmitInteger, MVT::i32, 14, 
/*19446*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19449*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19460*/     /*Scope*/ 33, /*->19494*/
/*19461*/       OPC_CheckPredicate, 18, // Predicate_t2_so_imm_neg
/*19463*/       OPC_MoveParent,
/*19464*/       OPC_CheckType, MVT::i32,
/*19466*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19468*/       OPC_EmitConvertToTarget, 1,
/*19470*/       OPC_EmitNodeXForm, 10, 2, // t2_so_imm_neg_XFORM
/*19473*/       OPC_EmitInteger, MVT::i32, 14, 
/*19476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19479*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19482*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*19494*/     /*Scope*/ 29, /*->19524*/
/*19495*/       OPC_CheckPredicate, 19, // Predicate_imm0_4095_neg
/*19497*/       OPC_MoveParent,
/*19498*/       OPC_CheckType, MVT::i32,
/*19500*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19502*/       OPC_EmitConvertToTarget, 1,
/*19504*/       OPC_EmitNodeXForm, 8, 2, // imm_neg_XFORM
/*19507*/       OPC_EmitInteger, MVT::i32, 14, 
/*19510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19513*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*19524*/     0, /*End of Scope*/
/*19525*/   /*Scope*/ 92|128,1/*220*/, /*->19747*/
/*19527*/     OPC_MoveChild, 0,
/*19529*/     OPC_SwitchOpcode /*2 cases */, 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->19638
/*19533*/       OPC_RecordChild0, // #0 = $Vn
/*19534*/       OPC_Scope, 33, /*->19569*/ // 3 children in Scope
/*19536*/         OPC_CheckChild0Type, MVT::v8i8,
/*19538*/         OPC_MoveParent,
/*19539*/         OPC_MoveChild, 1,
/*19541*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*19544*/         OPC_RecordChild0, // #1 = $Vm
/*19545*/         OPC_CheckChild0Type, MVT::v8i8,
/*19547*/         OPC_MoveParent,
/*19548*/         OPC_CheckType, MVT::v8i16,
/*19550*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19552*/         OPC_EmitInteger, MVT::i32, 14, 
/*19555*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19558*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*19569*/       /*Scope*/ 33, /*->19603*/
/*19570*/         OPC_CheckChild0Type, MVT::v4i16,
/*19572*/         OPC_MoveParent,
/*19573*/         OPC_MoveChild, 1,
/*19575*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*19578*/         OPC_RecordChild0, // #1 = $Vm
/*19579*/         OPC_CheckChild0Type, MVT::v4i16,
/*19581*/         OPC_MoveParent,
/*19582*/         OPC_CheckType, MVT::v4i32,
/*19584*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19586*/         OPC_EmitInteger, MVT::i32, 14, 
/*19589*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19592*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*19603*/       /*Scope*/ 33, /*->19637*/
/*19604*/         OPC_CheckChild0Type, MVT::v2i32,
/*19606*/         OPC_MoveParent,
/*19607*/         OPC_MoveChild, 1,
/*19609*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*19612*/         OPC_RecordChild0, // #1 = $Vm
/*19613*/         OPC_CheckChild0Type, MVT::v2i32,
/*19615*/         OPC_MoveParent,
/*19616*/         OPC_CheckType, MVT::v2i64,
/*19618*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19620*/         OPC_EmitInteger, MVT::i32, 14, 
/*19623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19626*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19637*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->19746
/*19641*/       OPC_RecordChild0, // #0 = $Vn
/*19642*/       OPC_Scope, 33, /*->19677*/ // 3 children in Scope
/*19644*/         OPC_CheckChild0Type, MVT::v8i8,
/*19646*/         OPC_MoveParent,
/*19647*/         OPC_MoveChild, 1,
/*19649*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*19652*/         OPC_RecordChild0, // #1 = $Vm
/*19653*/         OPC_CheckChild0Type, MVT::v8i8,
/*19655*/         OPC_MoveParent,
/*19656*/         OPC_CheckType, MVT::v8i16,
/*19658*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19660*/         OPC_EmitInteger, MVT::i32, 14, 
/*19663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19666*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*19677*/       /*Scope*/ 33, /*->19711*/
/*19678*/         OPC_CheckChild0Type, MVT::v4i16,
/*19680*/         OPC_MoveParent,
/*19681*/         OPC_MoveChild, 1,
/*19683*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*19686*/         OPC_RecordChild0, // #1 = $Vm
/*19687*/         OPC_CheckChild0Type, MVT::v4i16,
/*19689*/         OPC_MoveParent,
/*19690*/         OPC_CheckType, MVT::v4i32,
/*19692*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19694*/         OPC_EmitInteger, MVT::i32, 14, 
/*19697*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19700*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*19711*/       /*Scope*/ 33, /*->19745*/
/*19712*/         OPC_CheckChild0Type, MVT::v2i32,
/*19714*/         OPC_MoveParent,
/*19715*/         OPC_MoveChild, 1,
/*19717*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*19720*/         OPC_RecordChild0, // #1 = $Vm
/*19721*/         OPC_CheckChild0Type, MVT::v2i32,
/*19723*/         OPC_MoveParent,
/*19724*/         OPC_CheckType, MVT::v2i64,
/*19726*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19728*/         OPC_EmitInteger, MVT::i32, 14, 
/*19731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19734*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19745*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*19747*/   /*Scope*/ 65|128,6/*833*/, /*->20582*/
/*19749*/     OPC_RecordChild0, // #0 = $src1
/*19750*/     OPC_MoveChild, 1,
/*19752*/     OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRs),// ->19960
/*19757*/       OPC_RecordChild0, // #1 = $Vm
/*19758*/       OPC_RecordChild1, // #2 = $SIMM
/*19759*/       OPC_MoveChild, 1,
/*19761*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19764*/       OPC_MoveParent,
/*19765*/       OPC_MoveParent,
/*19766*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->19791
/*19769*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19771*/         OPC_EmitConvertToTarget, 2,
/*19773*/         OPC_EmitInteger, MVT::i32, 14, 
/*19776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19779*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->19815
/*19793*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19795*/         OPC_EmitConvertToTarget, 2,
/*19797*/         OPC_EmitInteger, MVT::i32, 14, 
/*19800*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19803*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->19839
/*19817*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19819*/         OPC_EmitConvertToTarget, 2,
/*19821*/         OPC_EmitInteger, MVT::i32, 14, 
/*19824*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19827*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->19863
/*19841*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19843*/         OPC_EmitConvertToTarget, 2,
/*19845*/         OPC_EmitInteger, MVT::i32, 14, 
/*19848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19851*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->19887
/*19865*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19867*/         OPC_EmitConvertToTarget, 2,
/*19869*/         OPC_EmitInteger, MVT::i32, 14, 
/*19872*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19875*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->19911
/*19889*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19891*/         OPC_EmitConvertToTarget, 2,
/*19893*/         OPC_EmitInteger, MVT::i32, 14, 
/*19896*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19899*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->19935
/*19913*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19915*/         OPC_EmitConvertToTarget, 2,
/*19917*/         OPC_EmitInteger, MVT::i32, 14, 
/*19920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19923*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->19959
/*19937*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19939*/         OPC_EmitConvertToTarget, 2,
/*19941*/         OPC_EmitInteger, MVT::i32, 14, 
/*19944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19947*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRu),// ->20167
/*19964*/       OPC_RecordChild0, // #1 = $Vm
/*19965*/       OPC_RecordChild1, // #2 = $SIMM
/*19966*/       OPC_MoveChild, 1,
/*19968*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19971*/       OPC_MoveParent,
/*19972*/       OPC_MoveParent,
/*19973*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->19998
/*19976*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19978*/         OPC_EmitConvertToTarget, 2,
/*19980*/         OPC_EmitInteger, MVT::i32, 14, 
/*19983*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19986*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->20022
/*20000*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20002*/         OPC_EmitConvertToTarget, 2,
/*20004*/         OPC_EmitInteger, MVT::i32, 14, 
/*20007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20010*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->20046
/*20024*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20026*/         OPC_EmitConvertToTarget, 2,
/*20028*/         OPC_EmitInteger, MVT::i32, 14, 
/*20031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20034*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->20070
/*20048*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20050*/         OPC_EmitConvertToTarget, 2,
/*20052*/         OPC_EmitInteger, MVT::i32, 14, 
/*20055*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20058*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->20094
/*20072*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20074*/         OPC_EmitConvertToTarget, 2,
/*20076*/         OPC_EmitInteger, MVT::i32, 14, 
/*20079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20082*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->20118
/*20096*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20098*/         OPC_EmitConvertToTarget, 2,
/*20100*/         OPC_EmitInteger, MVT::i32, 14, 
/*20103*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20106*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->20142
/*20120*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20122*/         OPC_EmitConvertToTarget, 2,
/*20124*/         OPC_EmitInteger, MVT::i32, 14, 
/*20127*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20130*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->20166
/*20144*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20146*/         OPC_EmitConvertToTarget, 2,
/*20148*/         OPC_EmitInteger, MVT::i32, 14, 
/*20151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20154*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRs),// ->20374
/*20171*/       OPC_RecordChild0, // #1 = $Vm
/*20172*/       OPC_RecordChild1, // #2 = $SIMM
/*20173*/       OPC_MoveChild, 1,
/*20175*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20178*/       OPC_MoveParent,
/*20179*/       OPC_MoveParent,
/*20180*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->20205
/*20183*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20185*/         OPC_EmitConvertToTarget, 2,
/*20187*/         OPC_EmitInteger, MVT::i32, 14, 
/*20190*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20193*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->20229
/*20207*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20209*/         OPC_EmitConvertToTarget, 2,
/*20211*/         OPC_EmitInteger, MVT::i32, 14, 
/*20214*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20217*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->20253
/*20231*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20233*/         OPC_EmitConvertToTarget, 2,
/*20235*/         OPC_EmitInteger, MVT::i32, 14, 
/*20238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20241*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->20277
/*20255*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20257*/         OPC_EmitConvertToTarget, 2,
/*20259*/         OPC_EmitInteger, MVT::i32, 14, 
/*20262*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20265*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->20301
/*20279*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20281*/         OPC_EmitConvertToTarget, 2,
/*20283*/         OPC_EmitInteger, MVT::i32, 14, 
/*20286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20289*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->20325
/*20303*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20305*/         OPC_EmitConvertToTarget, 2,
/*20307*/         OPC_EmitInteger, MVT::i32, 14, 
/*20310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20313*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->20349
/*20327*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20329*/         OPC_EmitConvertToTarget, 2,
/*20331*/         OPC_EmitInteger, MVT::i32, 14, 
/*20334*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20337*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->20373
/*20351*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20353*/         OPC_EmitConvertToTarget, 2,
/*20355*/         OPC_EmitInteger, MVT::i32, 14, 
/*20358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20361*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRu),// ->20581
/*20378*/       OPC_RecordChild0, // #1 = $Vm
/*20379*/       OPC_RecordChild1, // #2 = $SIMM
/*20380*/       OPC_MoveChild, 1,
/*20382*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20385*/       OPC_MoveParent,
/*20386*/       OPC_MoveParent,
/*20387*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->20412
/*20390*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20392*/         OPC_EmitConvertToTarget, 2,
/*20394*/         OPC_EmitInteger, MVT::i32, 14, 
/*20397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20400*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->20436
/*20414*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20416*/         OPC_EmitConvertToTarget, 2,
/*20418*/         OPC_EmitInteger, MVT::i32, 14, 
/*20421*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20424*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->20460
/*20438*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20440*/         OPC_EmitConvertToTarget, 2,
/*20442*/         OPC_EmitInteger, MVT::i32, 14, 
/*20445*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20448*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->20484
/*20462*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20464*/         OPC_EmitConvertToTarget, 2,
/*20466*/         OPC_EmitInteger, MVT::i32, 14, 
/*20469*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20472*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->20508
/*20486*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20488*/         OPC_EmitConvertToTarget, 2,
/*20490*/         OPC_EmitInteger, MVT::i32, 14, 
/*20493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20496*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->20532
/*20510*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20512*/         OPC_EmitConvertToTarget, 2,
/*20514*/         OPC_EmitInteger, MVT::i32, 14, 
/*20517*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20520*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->20556
/*20534*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20536*/         OPC_EmitConvertToTarget, 2,
/*20538*/         OPC_EmitInteger, MVT::i32, 14, 
/*20541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20544*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->20580
/*20558*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20560*/         OPC_EmitConvertToTarget, 2,
/*20562*/         OPC_EmitInteger, MVT::i32, 14, 
/*20565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20568*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*20582*/   /*Scope*/ 68|128,6/*836*/, /*->21420*/
/*20584*/     OPC_MoveChild, 0,
/*20586*/     OPC_SwitchOpcode /*4 cases */, 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRs),// ->20795
/*20591*/       OPC_RecordChild0, // #0 = $Vm
/*20592*/       OPC_RecordChild1, // #1 = $SIMM
/*20593*/       OPC_MoveChild, 1,
/*20595*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20598*/       OPC_MoveParent,
/*20599*/       OPC_MoveParent,
/*20600*/       OPC_RecordChild1, // #2 = $src1
/*20601*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->20626
/*20604*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20606*/         OPC_EmitConvertToTarget, 1,
/*20608*/         OPC_EmitInteger, MVT::i32, 14, 
/*20611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20614*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->20650
/*20628*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20630*/         OPC_EmitConvertToTarget, 1,
/*20632*/         OPC_EmitInteger, MVT::i32, 14, 
/*20635*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20638*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->20674
/*20652*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20654*/         OPC_EmitConvertToTarget, 1,
/*20656*/         OPC_EmitInteger, MVT::i32, 14, 
/*20659*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20662*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->20698
/*20676*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20678*/         OPC_EmitConvertToTarget, 1,
/*20680*/         OPC_EmitInteger, MVT::i32, 14, 
/*20683*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20686*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->20722
/*20700*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20702*/         OPC_EmitConvertToTarget, 1,
/*20704*/         OPC_EmitInteger, MVT::i32, 14, 
/*20707*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20710*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->20746
/*20724*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20726*/         OPC_EmitConvertToTarget, 1,
/*20728*/         OPC_EmitInteger, MVT::i32, 14, 
/*20731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20734*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->20770
/*20748*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20750*/         OPC_EmitConvertToTarget, 1,
/*20752*/         OPC_EmitInteger, MVT::i32, 14, 
/*20755*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20758*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->20794
/*20772*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20774*/         OPC_EmitConvertToTarget, 1,
/*20776*/         OPC_EmitInteger, MVT::i32, 14, 
/*20779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20782*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRu),// ->21003
/*20799*/       OPC_RecordChild0, // #0 = $Vm
/*20800*/       OPC_RecordChild1, // #1 = $SIMM
/*20801*/       OPC_MoveChild, 1,
/*20803*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20806*/       OPC_MoveParent,
/*20807*/       OPC_MoveParent,
/*20808*/       OPC_RecordChild1, // #2 = $src1
/*20809*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->20834
/*20812*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20814*/         OPC_EmitConvertToTarget, 1,
/*20816*/         OPC_EmitInteger, MVT::i32, 14, 
/*20819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20822*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->20858
/*20836*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20838*/         OPC_EmitConvertToTarget, 1,
/*20840*/         OPC_EmitInteger, MVT::i32, 14, 
/*20843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20846*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->20882
/*20860*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20862*/         OPC_EmitConvertToTarget, 1,
/*20864*/         OPC_EmitInteger, MVT::i32, 14, 
/*20867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20870*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->20906
/*20884*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20886*/         OPC_EmitConvertToTarget, 1,
/*20888*/         OPC_EmitInteger, MVT::i32, 14, 
/*20891*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20894*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->20930
/*20908*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20910*/         OPC_EmitConvertToTarget, 1,
/*20912*/         OPC_EmitInteger, MVT::i32, 14, 
/*20915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20918*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->20954
/*20932*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20934*/         OPC_EmitConvertToTarget, 1,
/*20936*/         OPC_EmitInteger, MVT::i32, 14, 
/*20939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20942*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->20978
/*20956*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20958*/         OPC_EmitConvertToTarget, 1,
/*20960*/         OPC_EmitInteger, MVT::i32, 14, 
/*20963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20966*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21002
/*20980*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20982*/         OPC_EmitConvertToTarget, 1,
/*20984*/         OPC_EmitInteger, MVT::i32, 14, 
/*20987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20990*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRs),// ->21211
/*21007*/       OPC_RecordChild0, // #0 = $Vm
/*21008*/       OPC_RecordChild1, // #1 = $SIMM
/*21009*/       OPC_MoveChild, 1,
/*21011*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21014*/       OPC_MoveParent,
/*21015*/       OPC_MoveParent,
/*21016*/       OPC_RecordChild1, // #2 = $src1
/*21017*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->21042
/*21020*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21022*/         OPC_EmitConvertToTarget, 1,
/*21024*/         OPC_EmitInteger, MVT::i32, 14, 
/*21027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21030*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->21066
/*21044*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21046*/         OPC_EmitConvertToTarget, 1,
/*21048*/         OPC_EmitInteger, MVT::i32, 14, 
/*21051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21054*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21090
/*21068*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21070*/         OPC_EmitConvertToTarget, 1,
/*21072*/         OPC_EmitInteger, MVT::i32, 14, 
/*21075*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21078*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21114
/*21092*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21094*/         OPC_EmitConvertToTarget, 1,
/*21096*/         OPC_EmitInteger, MVT::i32, 14, 
/*21099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21102*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->21138
/*21116*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21118*/         OPC_EmitConvertToTarget, 1,
/*21120*/         OPC_EmitInteger, MVT::i32, 14, 
/*21123*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21126*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->21162
/*21140*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21142*/         OPC_EmitConvertToTarget, 1,
/*21144*/         OPC_EmitInteger, MVT::i32, 14, 
/*21147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21150*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21186
/*21164*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21166*/         OPC_EmitConvertToTarget, 1,
/*21168*/         OPC_EmitInteger, MVT::i32, 14, 
/*21171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21174*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21210
/*21188*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21190*/         OPC_EmitConvertToTarget, 1,
/*21192*/         OPC_EmitInteger, MVT::i32, 14, 
/*21195*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21198*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRu),// ->21419
/*21215*/       OPC_RecordChild0, // #0 = $Vm
/*21216*/       OPC_RecordChild1, // #1 = $SIMM
/*21217*/       OPC_MoveChild, 1,
/*21219*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21222*/       OPC_MoveParent,
/*21223*/       OPC_MoveParent,
/*21224*/       OPC_RecordChild1, // #2 = $src1
/*21225*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->21250
/*21228*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21230*/         OPC_EmitConvertToTarget, 1,
/*21232*/         OPC_EmitInteger, MVT::i32, 14, 
/*21235*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21238*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->21274
/*21252*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21254*/         OPC_EmitConvertToTarget, 1,
/*21256*/         OPC_EmitInteger, MVT::i32, 14, 
/*21259*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21262*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21298
/*21276*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21278*/         OPC_EmitConvertToTarget, 1,
/*21280*/         OPC_EmitInteger, MVT::i32, 14, 
/*21283*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21286*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21322
/*21300*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21302*/         OPC_EmitConvertToTarget, 1,
/*21304*/         OPC_EmitInteger, MVT::i32, 14, 
/*21307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21310*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->21346
/*21324*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21326*/         OPC_EmitConvertToTarget, 1,
/*21328*/         OPC_EmitInteger, MVT::i32, 14, 
/*21331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21334*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->21370
/*21348*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21350*/         OPC_EmitConvertToTarget, 1,
/*21352*/         OPC_EmitInteger, MVT::i32, 14, 
/*21355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21358*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21394
/*21372*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21374*/         OPC_EmitConvertToTarget, 1,
/*21376*/         OPC_EmitInteger, MVT::i32, 14, 
/*21379*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21382*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21418
/*21396*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21398*/         OPC_EmitConvertToTarget, 1,
/*21400*/         OPC_EmitInteger, MVT::i32, 14, 
/*21403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21406*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*21420*/   /*Scope*/ 59, /*->21480*/
/*21421*/     OPC_RecordChild0, // #0 = $Rn
/*21422*/     OPC_MoveChild, 1,
/*21424*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*21427*/     OPC_RecordChild0, // #1 = $Rm
/*21428*/     OPC_MoveChild, 1,
/*21430*/     OPC_Scope, 23, /*->21455*/ // 2 children in Scope
/*21432*/       OPC_CheckValueType, MVT::i8,
/*21434*/       OPC_MoveParent,
/*21435*/       OPC_MoveParent,
/*21436*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*21438*/       OPC_EmitInteger, MVT::i32, 14, 
/*21441*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21444*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i8:Other)) - Complexity = 6
                // Dst: (SXTABrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21455*/     /*Scope*/ 23, /*->21479*/
/*21456*/       OPC_CheckValueType, MVT::i16,
/*21458*/       OPC_MoveParent,
/*21459*/       OPC_MoveParent,
/*21460*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*21462*/       OPC_EmitInteger, MVT::i32, 14, 
/*21465*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21468*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 6
                // Dst: (SXTAHrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21479*/     0, /*End of Scope*/
/*21480*/   /*Scope*/ 94, /*->21575*/
/*21481*/     OPC_MoveChild, 0,
/*21483*/     OPC_SwitchOpcode /*2 cases */, 58,  TARGET_VAL(ISD::MUL),// ->21545
/*21487*/       OPC_RecordChild0, // #0 = $Rn
/*21488*/       OPC_RecordChild1, // #1 = $Rm
/*21489*/       OPC_MoveParent,
/*21490*/       OPC_RecordChild1, // #2 = $Ra
/*21491*/       OPC_CheckType, MVT::i32,
/*21493*/       OPC_Scope, 24, /*->21519*/ // 2 children in Scope
/*21495*/         OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*21497*/         OPC_EmitInteger, MVT::i32, 14, 
/*21500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21506*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*21519*/       /*Scope*/ 24, /*->21544*/
/*21520*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*21522*/         OPC_EmitInteger, MVT::i32, 14, 
/*21525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21531*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*21544*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->21574
/*21548*/       OPC_RecordChild0, // #0 = $Rn
/*21549*/       OPC_RecordChild1, // #1 = $Rm
/*21550*/       OPC_MoveParent,
/*21551*/       OPC_RecordChild1, // #2 = $Ra
/*21552*/       OPC_CheckType, MVT::i32,
/*21554*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*21556*/       OPC_EmitInteger, MVT::i32, 14, 
/*21559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21562*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*21575*/   /*Scope*/ 59, /*->21635*/
/*21576*/     OPC_RecordChild0, // #0 = $Rn
/*21577*/     OPC_MoveChild, 1,
/*21579*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*21582*/     OPC_RecordChild0, // #1 = $Rm
/*21583*/     OPC_MoveChild, 1,
/*21585*/     OPC_Scope, 23, /*->21610*/ // 2 children in Scope
/*21587*/       OPC_CheckValueType, MVT::i8,
/*21589*/       OPC_MoveParent,
/*21590*/       OPC_MoveParent,
/*21591*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*21593*/       OPC_EmitInteger, MVT::i32, 14, 
/*21596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21599*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                // Dst: (t2SXTABrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21610*/     /*Scope*/ 23, /*->21634*/
/*21611*/       OPC_CheckValueType, MVT::i16,
/*21613*/       OPC_MoveParent,
/*21614*/       OPC_MoveParent,
/*21615*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*21617*/       OPC_EmitInteger, MVT::i32, 14, 
/*21620*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21623*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                // Dst: (t2SXTAHrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21634*/     0, /*End of Scope*/
/*21635*/   /*Scope*/ 120, /*->21756*/
/*21636*/     OPC_MoveChild, 0,
/*21638*/     OPC_SwitchOpcode /*3 cases */, 26,  TARGET_VAL(ISD::MUL),// ->21668
/*21642*/       OPC_RecordChild0, // #0 = $Rn
/*21643*/       OPC_RecordChild1, // #1 = $Rm
/*21644*/       OPC_MoveParent,
/*21645*/       OPC_RecordChild1, // #2 = $Ra
/*21646*/       OPC_CheckType, MVT::i32,
/*21648*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*21650*/       OPC_EmitInteger, MVT::i32, 14, 
/*21653*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21656*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->21697
/*21671*/       OPC_RecordChild0, // #0 = $Rm
/*21672*/       OPC_RecordChild1, // #1 = $Rn
/*21673*/       OPC_MoveParent,
/*21674*/       OPC_RecordChild1, // #2 = $Ra
/*21675*/       OPC_CheckType, MVT::i32,
/*21677*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*21679*/       OPC_EmitInteger, MVT::i32, 14, 
/*21682*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21685*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 55,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->21755
/*21700*/       OPC_RecordChild0, // #0 = $Rm
/*21701*/       OPC_MoveChild, 1,
/*21703*/       OPC_Scope, 24, /*->21729*/ // 2 children in Scope
/*21705*/         OPC_CheckValueType, MVT::i8,
/*21707*/         OPC_MoveParent,
/*21708*/         OPC_MoveParent,
/*21709*/         OPC_RecordChild1, // #1 = $Rn
/*21710*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*21712*/         OPC_EmitInteger, MVT::i32, 14, 
/*21715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21718*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTABrr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:i32 (sext_inreg:i32 GPR:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTABrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21729*/       /*Scope*/ 24, /*->21754*/
/*21730*/         OPC_CheckValueType, MVT::i16,
/*21732*/         OPC_MoveParent,
/*21733*/         OPC_MoveParent,
/*21734*/         OPC_RecordChild1, // #1 = $Rn
/*21735*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*21737*/         OPC_EmitInteger, MVT::i32, 14, 
/*21740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21743*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAHrr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAHrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21754*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*21756*/   /*Scope*/ 93, /*->21850*/
/*21757*/     OPC_RecordChild0, // #0 = $Ra
/*21758*/     OPC_MoveChild, 1,
/*21760*/     OPC_SwitchOpcode /*2 cases */, 57,  TARGET_VAL(ISD::MUL),// ->21821
/*21764*/       OPC_RecordChild0, // #1 = $Rn
/*21765*/       OPC_RecordChild1, // #2 = $Rm
/*21766*/       OPC_MoveParent,
/*21767*/       OPC_CheckType, MVT::i32,
/*21769*/       OPC_Scope, 24, /*->21795*/ // 2 children in Scope
/*21771*/         OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*21773*/         OPC_EmitInteger, MVT::i32, 14, 
/*21776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21782*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*21795*/       /*Scope*/ 24, /*->21820*/
/*21796*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*21798*/         OPC_EmitInteger, MVT::i32, 14, 
/*21801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*21820*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 25,  TARGET_VAL(ISD::MULHS),// ->21849
/*21824*/       OPC_RecordChild0, // #1 = $Rn
/*21825*/       OPC_RecordChild1, // #2 = $Rm
/*21826*/       OPC_MoveParent,
/*21827*/       OPC_CheckType, MVT::i32,
/*21829*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*21831*/       OPC_EmitInteger, MVT::i32, 14, 
/*21834*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21837*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*21850*/   /*Scope*/ 60, /*->21911*/
/*21851*/     OPC_MoveChild, 0,
/*21853*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*21856*/     OPC_RecordChild0, // #0 = $Rm
/*21857*/     OPC_MoveChild, 1,
/*21859*/     OPC_Scope, 24, /*->21885*/ // 2 children in Scope
/*21861*/       OPC_CheckValueType, MVT::i8,
/*21863*/       OPC_MoveParent,
/*21864*/       OPC_MoveParent,
/*21865*/       OPC_RecordChild1, // #1 = $Rn
/*21866*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*21868*/       OPC_EmitInteger, MVT::i32, 14, 
/*21871*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21874*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                // Dst: (t2SXTABrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21885*/     /*Scope*/ 24, /*->21910*/
/*21886*/       OPC_CheckValueType, MVT::i16,
/*21888*/       OPC_MoveParent,
/*21889*/       OPC_MoveParent,
/*21890*/       OPC_RecordChild1, // #1 = $Rn
/*21891*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*21893*/       OPC_EmitInteger, MVT::i32, 14, 
/*21896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21899*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                // Dst: (t2SXTAHrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21910*/     0, /*End of Scope*/
/*21911*/   /*Scope*/ 20|128,4/*532*/, /*->22445*/
/*21913*/     OPC_RecordChild0, // #0 = $Ra
/*21914*/     OPC_MoveChild, 1,
/*21916*/     OPC_SwitchOpcode /*6 cases */, 31|128,1/*159*/,  TARGET_VAL(ISD::MUL),// ->22080
/*21921*/       OPC_RecordChild0, // #1 = $Rn
/*21922*/       OPC_RecordChild1, // #2 = $Rm
/*21923*/       OPC_MoveParent,
/*21924*/       OPC_SwitchType /*7 cases */, 20,  MVT::i32,// ->21947
/*21927*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*21929*/         OPC_EmitInteger, MVT::i32, 14, 
/*21932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21935*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                /*SwitchType*/ 20,  MVT::v8i8,// ->21969
/*21949*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21951*/         OPC_EmitInteger, MVT::i32, 14, 
/*21954*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21957*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->21991
/*21971*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21973*/         OPC_EmitInteger, MVT::i32, 14, 
/*21976*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21979*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->22013
/*21993*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21995*/         OPC_EmitInteger, MVT::i32, 14, 
/*21998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22001*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->22035
/*22015*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22017*/         OPC_EmitInteger, MVT::i32, 14, 
/*22020*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22023*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->22057
/*22037*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22039*/         OPC_EmitInteger, MVT::i32, 14, 
/*22042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22045*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->22079
/*22059*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22061*/         OPC_EmitInteger, MVT::i32, 14, 
/*22064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22067*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 25,  TARGET_VAL(ISD::MULHS),// ->22108
/*22083*/       OPC_RecordChild0, // #1 = $Rm
/*22084*/       OPC_RecordChild1, // #2 = $Rn
/*22085*/       OPC_MoveParent,
/*22086*/       OPC_CheckType, MVT::i32,
/*22088*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*22090*/       OPC_EmitInteger, MVT::i32, 14, 
/*22093*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22096*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->22189
/*22111*/       OPC_RecordChild0, // #1 = $Vm
/*22112*/       OPC_Scope, 24, /*->22138*/ // 3 children in Scope
/*22114*/         OPC_CheckChild0Type, MVT::v8i8,
/*22116*/         OPC_MoveParent,
/*22117*/         OPC_CheckType, MVT::v8i16,
/*22119*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22121*/         OPC_EmitInteger, MVT::i32, 14, 
/*22124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22127*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*22138*/       /*Scope*/ 24, /*->22163*/
/*22139*/         OPC_CheckChild0Type, MVT::v4i16,
/*22141*/         OPC_MoveParent,
/*22142*/         OPC_CheckType, MVT::v4i32,
/*22144*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22146*/         OPC_EmitInteger, MVT::i32, 14, 
/*22149*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22152*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*22163*/       /*Scope*/ 24, /*->22188*/
/*22164*/         OPC_CheckChild0Type, MVT::v2i32,
/*22166*/         OPC_MoveParent,
/*22167*/         OPC_CheckType, MVT::v2i64,
/*22169*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22171*/         OPC_EmitInteger, MVT::i32, 14, 
/*22174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22177*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*22188*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->22270
/*22192*/       OPC_RecordChild0, // #1 = $Vm
/*22193*/       OPC_Scope, 24, /*->22219*/ // 3 children in Scope
/*22195*/         OPC_CheckChild0Type, MVT::v8i8,
/*22197*/         OPC_MoveParent,
/*22198*/         OPC_CheckType, MVT::v8i16,
/*22200*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22202*/         OPC_EmitInteger, MVT::i32, 14, 
/*22205*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22208*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*22219*/       /*Scope*/ 24, /*->22244*/
/*22220*/         OPC_CheckChild0Type, MVT::v4i16,
/*22222*/         OPC_MoveParent,
/*22223*/         OPC_CheckType, MVT::v4i32,
/*22225*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22227*/         OPC_EmitInteger, MVT::i32, 14, 
/*22230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22233*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*22244*/       /*Scope*/ 24, /*->22269*/
/*22245*/         OPC_CheckChild0Type, MVT::v2i32,
/*22247*/         OPC_MoveParent,
/*22248*/         OPC_CheckType, MVT::v2i64,
/*22250*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22252*/         OPC_EmitInteger, MVT::i32, 14, 
/*22255*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22258*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*22269*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->22357
/*22273*/       OPC_RecordChild0, // #1 = $Vn
/*22274*/       OPC_Scope, 26, /*->22302*/ // 3 children in Scope
/*22276*/         OPC_CheckChild0Type, MVT::v8i8,
/*22278*/         OPC_RecordChild1, // #2 = $Vm
/*22279*/         OPC_MoveParent,
/*22280*/         OPC_CheckType, MVT::v8i16,
/*22282*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22284*/         OPC_EmitInteger, MVT::i32, 14, 
/*22287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22290*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*22302*/       /*Scope*/ 26, /*->22329*/
/*22303*/         OPC_CheckChild0Type, MVT::v4i16,
/*22305*/         OPC_RecordChild1, // #2 = $Vm
/*22306*/         OPC_MoveParent,
/*22307*/         OPC_CheckType, MVT::v4i32,
/*22309*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22311*/         OPC_EmitInteger, MVT::i32, 14, 
/*22314*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22317*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*22329*/       /*Scope*/ 26, /*->22356*/
/*22330*/         OPC_CheckChild0Type, MVT::v2i32,
/*22332*/         OPC_RecordChild1, // #2 = $Vm
/*22333*/         OPC_MoveParent,
/*22334*/         OPC_CheckType, MVT::v2i64,
/*22336*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22338*/         OPC_EmitInteger, MVT::i32, 14, 
/*22341*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22344*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*22356*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->22444
/*22360*/       OPC_RecordChild0, // #1 = $Vn
/*22361*/       OPC_Scope, 26, /*->22389*/ // 3 children in Scope
/*22363*/         OPC_CheckChild0Type, MVT::v8i8,
/*22365*/         OPC_RecordChild1, // #2 = $Vm
/*22366*/         OPC_MoveParent,
/*22367*/         OPC_CheckType, MVT::v8i16,
/*22369*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22371*/         OPC_EmitInteger, MVT::i32, 14, 
/*22374*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22377*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*22389*/       /*Scope*/ 26, /*->22416*/
/*22390*/         OPC_CheckChild0Type, MVT::v4i16,
/*22392*/         OPC_RecordChild1, // #2 = $Vm
/*22393*/         OPC_MoveParent,
/*22394*/         OPC_CheckType, MVT::v4i32,
/*22396*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22398*/         OPC_EmitInteger, MVT::i32, 14, 
/*22401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22404*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*22416*/       /*Scope*/ 26, /*->22443*/
/*22417*/         OPC_CheckChild0Type, MVT::v2i32,
/*22419*/         OPC_RecordChild1, // #2 = $Vm
/*22420*/         OPC_MoveParent,
/*22421*/         OPC_CheckType, MVT::v2i64,
/*22423*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22425*/         OPC_EmitInteger, MVT::i32, 14, 
/*22428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22431*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*22443*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*22445*/   /*Scope*/ 110|128,3/*494*/, /*->22941*/
/*22447*/     OPC_MoveChild, 0,
/*22449*/     OPC_SwitchOpcode /*5 cases */, 81,  TARGET_VAL(ISD::SIGN_EXTEND),// ->22534
/*22453*/       OPC_RecordChild0, // #0 = $Vm
/*22454*/       OPC_Scope, 25, /*->22481*/ // 3 children in Scope
/*22456*/         OPC_CheckChild0Type, MVT::v8i8,
/*22458*/         OPC_MoveParent,
/*22459*/         OPC_RecordChild1, // #1 = $Vn
/*22460*/         OPC_CheckType, MVT::v8i16,
/*22462*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22464*/         OPC_EmitInteger, MVT::i32, 14, 
/*22467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*22481*/       /*Scope*/ 25, /*->22507*/
/*22482*/         OPC_CheckChild0Type, MVT::v4i16,
/*22484*/         OPC_MoveParent,
/*22485*/         OPC_RecordChild1, // #1 = $Vn
/*22486*/         OPC_CheckType, MVT::v4i32,
/*22488*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22490*/         OPC_EmitInteger, MVT::i32, 14, 
/*22493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22496*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*22507*/       /*Scope*/ 25, /*->22533*/
/*22508*/         OPC_CheckChild0Type, MVT::v2i32,
/*22510*/         OPC_MoveParent,
/*22511*/         OPC_RecordChild1, // #1 = $Vn
/*22512*/         OPC_CheckType, MVT::v2i64,
/*22514*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22516*/         OPC_EmitInteger, MVT::i32, 14, 
/*22519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22522*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*22533*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 81,  TARGET_VAL(ISD::ZERO_EXTEND),// ->22618
/*22537*/       OPC_RecordChild0, // #0 = $Vm
/*22538*/       OPC_Scope, 25, /*->22565*/ // 3 children in Scope
/*22540*/         OPC_CheckChild0Type, MVT::v8i8,
/*22542*/         OPC_MoveParent,
/*22543*/         OPC_RecordChild1, // #1 = $Vn
/*22544*/         OPC_CheckType, MVT::v8i16,
/*22546*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22548*/         OPC_EmitInteger, MVT::i32, 14, 
/*22551*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22554*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*22565*/       /*Scope*/ 25, /*->22591*/
/*22566*/         OPC_CheckChild0Type, MVT::v4i16,
/*22568*/         OPC_MoveParent,
/*22569*/         OPC_RecordChild1, // #1 = $Vn
/*22570*/         OPC_CheckType, MVT::v4i32,
/*22572*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22574*/         OPC_EmitInteger, MVT::i32, 14, 
/*22577*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22580*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*22591*/       /*Scope*/ 25, /*->22617*/
/*22592*/         OPC_CheckChild0Type, MVT::v2i32,
/*22594*/         OPC_MoveParent,
/*22595*/         OPC_RecordChild1, // #1 = $Vn
/*22596*/         OPC_CheckType, MVT::v2i64,
/*22598*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22600*/         OPC_EmitInteger, MVT::i32, 14, 
/*22603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22606*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*22617*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 10|128,1/*138*/,  TARGET_VAL(ISD::MUL),// ->22760
/*22622*/       OPC_RecordChild0, // #0 = $Vn
/*22623*/       OPC_RecordChild1, // #1 = $Vm
/*22624*/       OPC_MoveParent,
/*22625*/       OPC_RecordChild1, // #2 = $src1
/*22626*/       OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->22649
/*22629*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22631*/         OPC_EmitInteger, MVT::i32, 14, 
/*22634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22637*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->22671
/*22651*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22653*/         OPC_EmitInteger, MVT::i32, 14, 
/*22656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22659*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->22693
/*22673*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22675*/         OPC_EmitInteger, MVT::i32, 14, 
/*22678*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22681*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->22715
/*22695*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22697*/         OPC_EmitInteger, MVT::i32, 14, 
/*22700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22703*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->22737
/*22717*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22719*/         OPC_EmitInteger, MVT::i32, 14, 
/*22722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22725*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->22759
/*22739*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22741*/         OPC_EmitInteger, MVT::i32, 14, 
/*22744*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22747*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLs),// ->22850
/*22763*/       OPC_RecordChild0, // #0 = $Vn
/*22764*/       OPC_Scope, 27, /*->22793*/ // 3 children in Scope
/*22766*/         OPC_CheckChild0Type, MVT::v8i8,
/*22768*/         OPC_RecordChild1, // #1 = $Vm
/*22769*/         OPC_MoveParent,
/*22770*/         OPC_RecordChild1, // #2 = $src1
/*22771*/         OPC_CheckType, MVT::v8i16,
/*22773*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22775*/         OPC_EmitInteger, MVT::i32, 14, 
/*22778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22781*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*22793*/       /*Scope*/ 27, /*->22821*/
/*22794*/         OPC_CheckChild0Type, MVT::v4i16,
/*22796*/         OPC_RecordChild1, // #1 = $Vm
/*22797*/         OPC_MoveParent,
/*22798*/         OPC_RecordChild1, // #2 = $src1
/*22799*/         OPC_CheckType, MVT::v4i32,
/*22801*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22803*/         OPC_EmitInteger, MVT::i32, 14, 
/*22806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22809*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*22821*/       /*Scope*/ 27, /*->22849*/
/*22822*/         OPC_CheckChild0Type, MVT::v2i32,
/*22824*/         OPC_RecordChild1, // #1 = $Vm
/*22825*/         OPC_MoveParent,
/*22826*/         OPC_RecordChild1, // #2 = $src1
/*22827*/         OPC_CheckType, MVT::v2i64,
/*22829*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22831*/         OPC_EmitInteger, MVT::i32, 14, 
/*22834*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22837*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*22849*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLu),// ->22940
/*22853*/       OPC_RecordChild0, // #0 = $Vn
/*22854*/       OPC_Scope, 27, /*->22883*/ // 3 children in Scope
/*22856*/         OPC_CheckChild0Type, MVT::v8i8,
/*22858*/         OPC_RecordChild1, // #1 = $Vm
/*22859*/         OPC_MoveParent,
/*22860*/         OPC_RecordChild1, // #2 = $src1
/*22861*/         OPC_CheckType, MVT::v8i16,
/*22863*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22865*/         OPC_EmitInteger, MVT::i32, 14, 
/*22868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22871*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*22883*/       /*Scope*/ 27, /*->22911*/
/*22884*/         OPC_CheckChild0Type, MVT::v4i16,
/*22886*/         OPC_RecordChild1, // #1 = $Vm
/*22887*/         OPC_MoveParent,
/*22888*/         OPC_RecordChild1, // #2 = $src1
/*22889*/         OPC_CheckType, MVT::v4i32,
/*22891*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22893*/         OPC_EmitInteger, MVT::i32, 14, 
/*22896*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22899*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*22911*/       /*Scope*/ 27, /*->22939*/
/*22912*/         OPC_CheckChild0Type, MVT::v2i32,
/*22914*/         OPC_RecordChild1, // #1 = $Vm
/*22915*/         OPC_MoveParent,
/*22916*/         OPC_RecordChild1, // #2 = $src1
/*22917*/         OPC_CheckType, MVT::v2i64,
/*22919*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22921*/         OPC_EmitInteger, MVT::i32, 14, 
/*22924*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22927*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*22939*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*22941*/   /*Scope*/ 8|128,2/*264*/, /*->23207*/
/*22943*/     OPC_RecordChild0, // #0 = $Rn
/*22944*/     OPC_RecordChild1, // #1 = $Rm
/*22945*/     OPC_SwitchType /*9 cases */, 90,  MVT::i32,// ->23038
/*22948*/       OPC_Scope, 23, /*->22973*/ // 3 children in Scope
/*22950*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*22952*/         OPC_EmitInteger, MVT::i32, 14, 
/*22955*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22961*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*22973*/       /*Scope*/ 23, /*->22997*/
/*22974*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*22976*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*22979*/         OPC_EmitInteger, MVT::i32, 14, 
/*22982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22985*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*22997*/       /*Scope*/ 39, /*->23037*/
/*22998*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23000*/         OPC_EmitInteger, MVT::i32, 14, 
/*23003*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23006*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23009*/         OPC_Scope, 12, /*->23023*/ // 2 children in Scope
/*23011*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*23023*/         /*Scope*/ 12, /*->23036*/
/*23024*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rm, GPR:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*23036*/         0, /*End of Scope*/
/*23037*/       0, /*End of Scope*/
              /*SwitchType*/ 19,  MVT::v8i8,// ->23059
/*23040*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23042*/       OPC_EmitInteger, MVT::i32, 14, 
/*23045*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23048*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->23080
/*23061*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23063*/       OPC_EmitInteger, MVT::i32, 14, 
/*23066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23069*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->23101
/*23082*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23084*/       OPC_EmitInteger, MVT::i32, 14, 
/*23087*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23090*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->23122
/*23103*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23105*/       OPC_EmitInteger, MVT::i32, 14, 
/*23108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23111*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->23143
/*23124*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23126*/       OPC_EmitInteger, MVT::i32, 14, 
/*23129*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23132*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->23164
/*23145*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23147*/       OPC_EmitInteger, MVT::i32, 14, 
/*23150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23153*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 19,  MVT::v1i64,// ->23185
/*23166*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23168*/       OPC_EmitInteger, MVT::i32, 14, 
/*23171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23174*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 19,  MVT::v2i64,// ->23206
/*23187*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23189*/       OPC_EmitInteger, MVT::i32, 14, 
/*23192*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23195*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*23207*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 127|128,11/*1535*/,  TARGET_VAL(ISD::MUL),// ->24747
/*23212*/   OPC_Scope, 58|128,4/*570*/, /*->23785*/ // 10 children in Scope
/*23215*/     OPC_MoveChild, 0,
/*23217*/     OPC_SwitchOpcode /*2 cases */, 72|128,3/*456*/,  TARGET_VAL(ISD::SRA),// ->23678
/*23222*/       OPC_Scope, 119, /*->23343*/ // 4 children in Scope
/*23224*/         OPC_MoveChild, 0,
/*23226*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23229*/         OPC_RecordChild0, // #0 = $a
/*23230*/         OPC_MoveChild, 1,
/*23232*/         OPC_CheckInteger, 16, 
/*23234*/         OPC_CheckType, MVT::i32,
/*23236*/         OPC_MoveParent,
/*23237*/         OPC_MoveParent,
/*23238*/         OPC_MoveChild, 1,
/*23240*/         OPC_CheckInteger, 16, 
/*23242*/         OPC_CheckType, MVT::i32,
/*23244*/         OPC_MoveParent,
/*23245*/         OPC_MoveParent,
/*23246*/         OPC_MoveChild, 1,
/*23248*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23251*/         OPC_Scope, 58, /*->23311*/ // 2 children in Scope
/*23253*/           OPC_MoveChild, 0,
/*23255*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23258*/           OPC_RecordChild0, // #1 = $b
/*23259*/           OPC_MoveChild, 1,
/*23261*/           OPC_CheckInteger, 16, 
/*23263*/           OPC_CheckType, MVT::i32,
/*23265*/           OPC_MoveParent,
/*23266*/           OPC_MoveParent,
/*23267*/           OPC_MoveChild, 1,
/*23269*/           OPC_CheckInteger, 16, 
/*23271*/           OPC_CheckType, MVT::i32,
/*23273*/           OPC_MoveParent,
/*23274*/           OPC_MoveParent,
/*23275*/           OPC_CheckType, MVT::i32,
/*23277*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23279*/           OPC_EmitInteger, MVT::i32, 14, 
/*23282*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23285*/           OPC_Scope, 11, /*->23298*/ // 2 children in Scope
/*23287*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                      // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*23298*/           /*Scope*/ 11, /*->23310*/
/*23299*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)) - Complexity = 35
                      // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*23310*/           0, /*End of Scope*/
/*23311*/         /*Scope*/ 30, /*->23342*/
/*23312*/           OPC_RecordChild0, // #1 = $b
/*23313*/           OPC_MoveChild, 1,
/*23315*/           OPC_CheckInteger, 16, 
/*23317*/           OPC_CheckType, MVT::i32,
/*23319*/           OPC_MoveParent,
/*23320*/           OPC_MoveParent,
/*23321*/           OPC_CheckType, MVT::i32,
/*23323*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23325*/           OPC_EmitInteger, MVT::i32, 14, 
/*23328*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23331*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                    // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*23342*/         0, /*End of Scope*/
/*23343*/       /*Scope*/ 72, /*->23416*/
/*23344*/         OPC_RecordChild0, // #0 = $a
/*23345*/         OPC_MoveChild, 1,
/*23347*/         OPC_CheckInteger, 16, 
/*23349*/         OPC_CheckType, MVT::i32,
/*23351*/         OPC_MoveParent,
/*23352*/         OPC_MoveParent,
/*23353*/         OPC_MoveChild, 1,
/*23355*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23358*/         OPC_MoveChild, 0,
/*23360*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23363*/         OPC_RecordChild0, // #1 = $b
/*23364*/         OPC_MoveChild, 1,
/*23366*/         OPC_CheckInteger, 16, 
/*23368*/         OPC_CheckType, MVT::i32,
/*23370*/         OPC_MoveParent,
/*23371*/         OPC_MoveParent,
/*23372*/         OPC_MoveChild, 1,
/*23374*/         OPC_CheckInteger, 16, 
/*23376*/         OPC_CheckType, MVT::i32,
/*23378*/         OPC_MoveParent,
/*23379*/         OPC_MoveParent,
/*23380*/         OPC_CheckType, MVT::i32,
/*23382*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23384*/         OPC_EmitInteger, MVT::i32, 14, 
/*23387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23390*/         OPC_Scope, 11, /*->23403*/ // 2 children in Scope
/*23392*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                    // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*23403*/         /*Scope*/ 11, /*->23415*/
/*23404*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)) - Complexity = 27
                    // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*23415*/         0, /*End of Scope*/
/*23416*/       /*Scope*/ 57, /*->23474*/
/*23417*/         OPC_MoveChild, 0,
/*23419*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23422*/         OPC_RecordChild0, // #0 = $b
/*23423*/         OPC_MoveChild, 1,
/*23425*/         OPC_CheckInteger, 16, 
/*23427*/         OPC_CheckType, MVT::i32,
/*23429*/         OPC_MoveParent,
/*23430*/         OPC_MoveParent,
/*23431*/         OPC_MoveChild, 1,
/*23433*/         OPC_CheckInteger, 16, 
/*23435*/         OPC_CheckType, MVT::i32,
/*23437*/         OPC_MoveParent,
/*23438*/         OPC_MoveParent,
/*23439*/         OPC_MoveChild, 1,
/*23441*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23444*/         OPC_RecordChild0, // #1 = $a
/*23445*/         OPC_MoveChild, 1,
/*23447*/         OPC_CheckInteger, 16, 
/*23449*/         OPC_CheckType, MVT::i32,
/*23451*/         OPC_MoveParent,
/*23452*/         OPC_MoveParent,
/*23453*/         OPC_CheckType, MVT::i32,
/*23455*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23457*/         OPC_EmitInteger, MVT::i32, 14, 
/*23460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23463*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 GPR:i32:$a, 16:i32)) - Complexity = 27
                  // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*23474*/       /*Scope*/ 73|128,1/*201*/, /*->23677*/
/*23476*/         OPC_RecordChild0, // #0 = $Rn
/*23477*/         OPC_MoveChild, 1,
/*23479*/         OPC_CheckInteger, 16, 
/*23481*/         OPC_CheckType, MVT::i32,
/*23483*/         OPC_MoveParent,
/*23484*/         OPC_MoveParent,
/*23485*/         OPC_MoveChild, 1,
/*23487*/         OPC_SwitchOpcode /*2 cases */, 93,  TARGET_VAL(ISD::SRA),// ->23584
/*23491*/           OPC_RecordChild0, // #1 = $Rm
/*23492*/           OPC_MoveChild, 1,
/*23494*/           OPC_CheckInteger, 16, 
/*23496*/           OPC_CheckType, MVT::i32,
/*23498*/           OPC_MoveParent,
/*23499*/           OPC_MoveParent,
/*23500*/           OPC_CheckType, MVT::i32,
/*23502*/           OPC_Scope, 19, /*->23523*/ // 4 children in Scope
/*23504*/             OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23506*/             OPC_EmitInteger, MVT::i32, 14, 
/*23509*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23512*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                      // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23523*/           /*Scope*/ 19, /*->23543*/
/*23524*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23526*/             OPC_EmitInteger, MVT::i32, 14, 
/*23529*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23532*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                      // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23543*/           /*Scope*/ 19, /*->23563*/
/*23544*/             OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23546*/             OPC_EmitInteger, MVT::i32, 14, 
/*23549*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23552*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sra:i32 GPR:i32:$Rn, 16:i32)) - Complexity = 19
                      // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23563*/           /*Scope*/ 19, /*->23583*/
/*23564*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23566*/             OPC_EmitInteger, MVT::i32, 14, 
/*23569*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23572*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sra:i32 rGPR:i32:$Rn, 16:i32)) - Complexity = 19
                      // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23583*/           0, /*End of Scope*/
                  /*SwitchOpcode*/ 89,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->23676
/*23587*/           OPC_RecordChild0, // #1 = $Rm
/*23588*/           OPC_MoveChild, 1,
/*23590*/           OPC_CheckValueType, MVT::i16,
/*23592*/           OPC_MoveParent,
/*23593*/           OPC_MoveParent,
/*23594*/           OPC_Scope, 19, /*->23615*/ // 4 children in Scope
/*23596*/             OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23598*/             OPC_EmitInteger, MVT::i32, 14, 
/*23601*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23604*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23615*/           /*Scope*/ 19, /*->23635*/
/*23616*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23618*/             OPC_EmitInteger, MVT::i32, 14, 
/*23621*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23624*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23635*/           /*Scope*/ 19, /*->23655*/
/*23636*/             OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23638*/             OPC_EmitInteger, MVT::i32, 14, 
/*23641*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23644*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sext_inreg:i32 GPR:i32:$Rn, i16:Other)) - Complexity = 14
                      // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23655*/           /*Scope*/ 19, /*->23675*/
/*23656*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23658*/             OPC_EmitInteger, MVT::i32, 14, 
/*23661*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23664*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23675*/           0, /*End of Scope*/
                  0, // EndSwitchOpcode
/*23677*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 103,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->23784
/*23681*/       OPC_RecordChild0, // #0 = $Rn
/*23682*/       OPC_MoveChild, 1,
/*23684*/       OPC_CheckValueType, MVT::i16,
/*23686*/       OPC_MoveParent,
/*23687*/       OPC_MoveParent,
/*23688*/       OPC_MoveChild, 1,
/*23690*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23693*/       OPC_RecordChild0, // #1 = $Rm
/*23694*/       OPC_MoveChild, 1,
/*23696*/       OPC_CheckInteger, 16, 
/*23698*/       OPC_CheckType, MVT::i32,
/*23700*/       OPC_MoveParent,
/*23701*/       OPC_MoveParent,
/*23702*/       OPC_Scope, 19, /*->23723*/ // 4 children in Scope
/*23704*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23706*/         OPC_EmitInteger, MVT::i32, 14, 
/*23709*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23712*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23723*/       /*Scope*/ 19, /*->23743*/
/*23724*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23726*/         OPC_EmitInteger, MVT::i32, 14, 
/*23729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23732*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23743*/       /*Scope*/ 19, /*->23763*/
/*23744*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23746*/         OPC_EmitInteger, MVT::i32, 14, 
/*23749*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23752*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), (sra:i32 GPR:i32:$Rn, 16:i32)) - Complexity = 14
                  // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23763*/       /*Scope*/ 19, /*->23783*/
/*23764*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23766*/         OPC_EmitInteger, MVT::i32, 14, 
/*23769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23772*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), (sra:i32 rGPR:i32:$Rn, 16:i32)) - Complexity = 14
                  // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23783*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23785*/   /*Scope*/ 41, /*->23827*/
/*23786*/     OPC_RecordChild0, // #0 = $a
/*23787*/     OPC_MoveChild, 0,
/*23789*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*23791*/     OPC_MoveParent,
/*23792*/     OPC_MoveChild, 1,
/*23794*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23797*/     OPC_RecordChild0, // #1 = $b
/*23798*/     OPC_MoveChild, 1,
/*23800*/     OPC_CheckInteger, 16, 
/*23802*/     OPC_CheckType, MVT::i32,
/*23804*/     OPC_MoveParent,
/*23805*/     OPC_MoveParent,
/*23806*/     OPC_CheckType, MVT::i32,
/*23808*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23810*/     OPC_EmitInteger, MVT::i32, 14, 
/*23813*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23816*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
              // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*23827*/   /*Scope*/ 56, /*->23884*/
/*23828*/     OPC_MoveChild, 0,
/*23830*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23833*/     OPC_RecordChild0, // #0 = $a
/*23834*/     OPC_MoveChild, 1,
/*23836*/     OPC_CheckInteger, 16, 
/*23838*/     OPC_CheckType, MVT::i32,
/*23840*/     OPC_MoveParent,
/*23841*/     OPC_MoveParent,
/*23842*/     OPC_RecordChild1, // #1 = $b
/*23843*/     OPC_MoveChild, 1,
/*23845*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*23847*/     OPC_MoveParent,
/*23848*/     OPC_CheckType, MVT::i32,
/*23850*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23852*/     OPC_EmitInteger, MVT::i32, 14, 
/*23855*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23858*/     OPC_Scope, 11, /*->23871*/ // 2 children in Scope
/*23860*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*23871*/     /*Scope*/ 11, /*->23883*/
/*23872*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a) - Complexity = 12
                // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*23883*/     0, /*End of Scope*/
/*23884*/   /*Scope*/ 41, /*->23926*/
/*23885*/     OPC_RecordChild0, // #0 = $b
/*23886*/     OPC_MoveChild, 0,
/*23888*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*23890*/     OPC_MoveParent,
/*23891*/     OPC_MoveChild, 1,
/*23893*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23896*/     OPC_RecordChild0, // #1 = $a
/*23897*/     OPC_MoveChild, 1,
/*23899*/     OPC_CheckInteger, 16, 
/*23901*/     OPC_CheckType, MVT::i32,
/*23903*/     OPC_MoveParent,
/*23904*/     OPC_MoveParent,
/*23905*/     OPC_CheckType, MVT::i32,
/*23907*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23909*/     OPC_EmitInteger, MVT::i32, 14, 
/*23912*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23915*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, (sra:i32 GPR:i32:$a, 16:i32)) - Complexity = 12
              // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*23926*/   /*Scope*/ 66, /*->23993*/
/*23927*/     OPC_MoveChild, 0,
/*23929*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*23932*/     OPC_RecordChild0, // #0 = $Rn
/*23933*/     OPC_MoveChild, 1,
/*23935*/     OPC_CheckValueType, MVT::i16,
/*23937*/     OPC_MoveParent,
/*23938*/     OPC_MoveParent,
/*23939*/     OPC_MoveChild, 1,
/*23941*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*23944*/     OPC_RecordChild0, // #1 = $Rm
/*23945*/     OPC_MoveChild, 1,
/*23947*/     OPC_CheckValueType, MVT::i16,
/*23949*/     OPC_MoveParent,
/*23950*/     OPC_MoveParent,
/*23951*/     OPC_Scope, 19, /*->23972*/ // 2 children in Scope
/*23953*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23955*/       OPC_EmitInteger, MVT::i32, 14, 
/*23958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23961*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23972*/     /*Scope*/ 19, /*->23992*/
/*23973*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23975*/       OPC_EmitInteger, MVT::i32, 14, 
/*23978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23981*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23992*/     0, /*End of Scope*/
/*23993*/   /*Scope*/ 3|128,1/*131*/, /*->24126*/
/*23995*/     OPC_RecordChild0, // #0 = $Vn
/*23996*/     OPC_MoveChild, 1,
/*23998*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*24001*/     OPC_RecordChild0, // #1 = $Vm
/*24002*/     OPC_Scope, 60, /*->24064*/ // 2 children in Scope
/*24004*/       OPC_CheckChild0Type, MVT::v4i16,
/*24006*/       OPC_RecordChild1, // #2 = $lane
/*24007*/       OPC_MoveChild, 1,
/*24009*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24012*/       OPC_MoveParent,
/*24013*/       OPC_MoveParent,
/*24014*/       OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->24039
/*24017*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24019*/         OPC_EmitConvertToTarget, 2,
/*24021*/         OPC_EmitInteger, MVT::i32, 14, 
/*24024*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24027*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v8i16,// ->24063
/*24041*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24043*/         OPC_EmitConvertToTarget, 2,
/*24045*/         OPC_EmitInteger, MVT::i32, 14, 
/*24048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24051*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*24064*/     /*Scope*/ 60, /*->24125*/
/*24065*/       OPC_CheckChild0Type, MVT::v2i32,
/*24067*/       OPC_RecordChild1, // #2 = $lane
/*24068*/       OPC_MoveChild, 1,
/*24070*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24073*/       OPC_MoveParent,
/*24074*/       OPC_MoveParent,
/*24075*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->24100
/*24078*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24080*/         OPC_EmitConvertToTarget, 2,
/*24082*/         OPC_EmitInteger, MVT::i32, 14, 
/*24085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24088*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i32,// ->24124
/*24102*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24104*/         OPC_EmitConvertToTarget, 2,
/*24106*/         OPC_EmitInteger, MVT::i32, 14, 
/*24109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24112*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*24125*/     0, /*End of Scope*/
/*24126*/   /*Scope*/ 4|128,1/*132*/, /*->24260*/
/*24128*/     OPC_MoveChild, 0,
/*24130*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*24133*/     OPC_RecordChild0, // #0 = $Vm
/*24134*/     OPC_Scope, 61, /*->24197*/ // 2 children in Scope
/*24136*/       OPC_CheckChild0Type, MVT::v4i16,
/*24138*/       OPC_RecordChild1, // #1 = $lane
/*24139*/       OPC_MoveChild, 1,
/*24141*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24144*/       OPC_MoveParent,
/*24145*/       OPC_MoveParent,
/*24146*/       OPC_RecordChild1, // #2 = $Vn
/*24147*/       OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->24172
/*24150*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24152*/         OPC_EmitConvertToTarget, 1,
/*24154*/         OPC_EmitInteger, MVT::i32, 14, 
/*24157*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24160*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v8i16,// ->24196
/*24174*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24176*/         OPC_EmitConvertToTarget, 1,
/*24178*/         OPC_EmitInteger, MVT::i32, 14, 
/*24181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24184*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*24197*/     /*Scope*/ 61, /*->24259*/
/*24198*/       OPC_CheckChild0Type, MVT::v2i32,
/*24200*/       OPC_RecordChild1, // #1 = $lane
/*24201*/       OPC_MoveChild, 1,
/*24203*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24206*/       OPC_MoveParent,
/*24207*/       OPC_MoveParent,
/*24208*/       OPC_RecordChild1, // #2 = $Vn
/*24209*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->24234
/*24212*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24214*/         OPC_EmitConvertToTarget, 1,
/*24216*/         OPC_EmitInteger, MVT::i32, 14, 
/*24219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24222*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i32,// ->24258
/*24236*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24238*/         OPC_EmitConvertToTarget, 1,
/*24240*/         OPC_EmitInteger, MVT::i32, 14, 
/*24243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24246*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*24259*/     0, /*End of Scope*/
/*24260*/   /*Scope*/ 109, /*->24370*/
/*24261*/     OPC_RecordChild0, // #0 = $src1
/*24262*/     OPC_MoveChild, 1,
/*24264*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*24267*/     OPC_RecordChild0, // #1 = $src2
/*24268*/     OPC_Scope, 49, /*->24319*/ // 2 children in Scope
/*24270*/       OPC_CheckChild0Type, MVT::v8i16,
/*24272*/       OPC_RecordChild1, // #2 = $lane
/*24273*/       OPC_MoveChild, 1,
/*24275*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24278*/       OPC_MoveParent,
/*24279*/       OPC_MoveParent,
/*24280*/       OPC_CheckType, MVT::v8i16,
/*24282*/       OPC_EmitConvertToTarget, 2,
/*24284*/       OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*24287*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*24296*/       OPC_EmitConvertToTarget, 2,
/*24298*/       OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*24301*/       OPC_EmitInteger, MVT::i32, 14, 
/*24304*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24307*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*24319*/     /*Scope*/ 49, /*->24369*/
/*24320*/       OPC_CheckChild0Type, MVT::v4i32,
/*24322*/       OPC_RecordChild1, // #2 = $lane
/*24323*/       OPC_MoveChild, 1,
/*24325*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24328*/       OPC_MoveParent,
/*24329*/       OPC_MoveParent,
/*24330*/       OPC_CheckType, MVT::v4i32,
/*24332*/       OPC_EmitConvertToTarget, 2,
/*24334*/       OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*24337*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*24346*/       OPC_EmitConvertToTarget, 2,
/*24348*/       OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*24351*/       OPC_EmitInteger, MVT::i32, 14, 
/*24354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24357*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*24369*/     0, /*End of Scope*/
/*24370*/   /*Scope*/ 110, /*->24481*/
/*24371*/     OPC_MoveChild, 0,
/*24373*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*24376*/     OPC_RecordChild0, // #0 = $src2
/*24377*/     OPC_Scope, 50, /*->24429*/ // 2 children in Scope
/*24379*/       OPC_CheckChild0Type, MVT::v8i16,
/*24381*/       OPC_RecordChild1, // #1 = $lane
/*24382*/       OPC_MoveChild, 1,
/*24384*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24387*/       OPC_MoveParent,
/*24388*/       OPC_MoveParent,
/*24389*/       OPC_RecordChild1, // #2 = $src1
/*24390*/       OPC_CheckType, MVT::v8i16,
/*24392*/       OPC_EmitConvertToTarget, 1,
/*24394*/       OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*24397*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*24406*/       OPC_EmitConvertToTarget, 1,
/*24408*/       OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*24411*/       OPC_EmitInteger, MVT::i32, 14, 
/*24414*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24417*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*24429*/     /*Scope*/ 50, /*->24480*/
/*24430*/       OPC_CheckChild0Type, MVT::v4i32,
/*24432*/       OPC_RecordChild1, // #1 = $lane
/*24433*/       OPC_MoveChild, 1,
/*24435*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24438*/       OPC_MoveParent,
/*24439*/       OPC_MoveParent,
/*24440*/       OPC_RecordChild1, // #2 = $src1
/*24441*/       OPC_CheckType, MVT::v4i32,
/*24443*/       OPC_EmitConvertToTarget, 1,
/*24445*/       OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*24448*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*24457*/       OPC_EmitConvertToTarget, 1,
/*24459*/       OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*24462*/       OPC_EmitInteger, MVT::i32, 14, 
/*24465*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24468*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*24480*/     0, /*End of Scope*/
/*24481*/   /*Scope*/ 7|128,2/*263*/, /*->24746*/
/*24483*/     OPC_RecordChild0, // #0 = $a
/*24484*/     OPC_Scope, 32, /*->24518*/ // 2 children in Scope
/*24486*/       OPC_MoveChild, 0,
/*24488*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*24490*/       OPC_MoveParent,
/*24491*/       OPC_RecordChild1, // #1 = $b
/*24492*/       OPC_MoveChild, 1,
/*24494*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*24496*/       OPC_MoveParent,
/*24497*/       OPC_CheckType, MVT::i32,
/*24499*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*24501*/       OPC_EmitInteger, MVT::i32, 14, 
/*24504*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24507*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*24518*/     /*Scope*/ 97|128,1/*225*/, /*->24745*/
/*24520*/       OPC_RecordChild1, // #1 = $Rm
/*24521*/       OPC_SwitchType /*7 cases */, 94,  MVT::i32,// ->24618
/*24524*/         OPC_Scope, 23, /*->24549*/ // 4 children in Scope
/*24526*/           OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*24528*/           OPC_EmitInteger, MVT::i32, 14, 
/*24531*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24534*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24537*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (MULv5:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24549*/         /*Scope*/ 23, /*->24573*/
/*24550*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*24552*/           OPC_EmitInteger, MVT::i32, 14, 
/*24555*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24558*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24561*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (MUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24573*/         /*Scope*/ 23, /*->24597*/
/*24574*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24576*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*24579*/           OPC_EmitInteger, MVT::i32, 14, 
/*24582*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24585*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24597*/         /*Scope*/ 19, /*->24617*/
/*24598*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*24600*/           OPC_EmitInteger, MVT::i32, 14, 
/*24603*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24606*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24617*/         0, /*End of Scope*/
                /*SwitchType*/ 19,  MVT::v8i8,// ->24639
/*24620*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24622*/         OPC_EmitInteger, MVT::i32, 14, 
/*24625*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24628*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 19,  MVT::v4i16,// ->24660
/*24641*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24643*/         OPC_EmitInteger, MVT::i32, 14, 
/*24646*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24649*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 19,  MVT::v2i32,// ->24681
/*24662*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24664*/         OPC_EmitInteger, MVT::i32, 14, 
/*24667*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24670*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 19,  MVT::v16i8,// ->24702
/*24683*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24685*/         OPC_EmitInteger, MVT::i32, 14, 
/*24688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24691*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 19,  MVT::v8i16,// ->24723
/*24704*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24706*/         OPC_EmitInteger, MVT::i32, 14, 
/*24709*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24712*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 19,  MVT::v4i32,// ->24744
/*24725*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24727*/         OPC_EmitInteger, MVT::i32, 14, 
/*24730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24733*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*24745*/     0, /*End of Scope*/
/*24746*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,17/*2251*/,  TARGET_VAL(ISD::AND),// ->27002
/*24751*/   OPC_Scope, 69, /*->24822*/ // 30 children in Scope
/*24753*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*24758*/     OPC_MoveChild, 0,
/*24760*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*24763*/     OPC_RecordChild0, // #0 = $Src
/*24764*/     OPC_MoveChild, 1,
/*24766*/     OPC_CheckInteger, 8, 
/*24768*/     OPC_CheckType, MVT::i32,
/*24770*/     OPC_MoveParent,
/*24771*/     OPC_MoveParent,
/*24772*/     OPC_CheckType, MVT::i32,
/*24774*/     OPC_Scope, 22, /*->24798*/ // 2 children in Scope
/*24776*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*24778*/       OPC_EmitInteger, MVT::i32, 8, 
/*24781*/       OPC_EmitInteger, MVT::i32, 14, 
/*24784*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24787*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16r_rot), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (UXTB16r_rot:i32 GPR:i32:$Src, 8:i32)
/*24798*/     /*Scope*/ 22, /*->24821*/
/*24799*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*24801*/       OPC_EmitInteger, MVT::i32, 8, 
/*24804*/       OPC_EmitInteger, MVT::i32, 14, 
/*24807*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24810*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16r_rot), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (t2UXTB16r_rot:i32 rGPR:i32:$Src, 8:i32)
/*24821*/     0, /*End of Scope*/
/*24822*/   /*Scope*/ 44, /*->24867*/
/*24823*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*24826*/     OPC_MoveChild, 0,
/*24828*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*24831*/     OPC_RecordChild0, // #0 = $Rm
/*24832*/     OPC_RecordChild1, // #1 = $rot
/*24833*/     OPC_MoveChild, 1,
/*24835*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24838*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*24840*/     OPC_CheckType, MVT::i32,
/*24842*/     OPC_MoveParent,
/*24843*/     OPC_MoveParent,
/*24844*/     OPC_CheckType, MVT::i32,
/*24846*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*24848*/     OPC_EmitConvertToTarget, 1,
/*24850*/     OPC_EmitInteger, MVT::i32, 14, 
/*24853*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24856*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTBr_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32) - Complexity = 31
              // Dst: (UXTBr_rot:i32 GPR:i32:$Rm, (imm:i32):$rot)
/*24867*/   /*Scope*/ 45, /*->24913*/
/*24868*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*24872*/     OPC_MoveChild, 0,
/*24874*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*24877*/     OPC_RecordChild0, // #0 = $Rm
/*24878*/     OPC_RecordChild1, // #1 = $rot
/*24879*/     OPC_MoveChild, 1,
/*24881*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24884*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*24886*/     OPC_CheckType, MVT::i32,
/*24888*/     OPC_MoveParent,
/*24889*/     OPC_MoveParent,
/*24890*/     OPC_CheckType, MVT::i32,
/*24892*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*24894*/     OPC_EmitConvertToTarget, 1,
/*24896*/     OPC_EmitInteger, MVT::i32, 14, 
/*24899*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24902*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTHr_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (UXTHr_rot:i32 GPR:i32:$Rm, (imm:i32):$rot)
/*24913*/   /*Scope*/ 46, /*->24960*/
/*24914*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*24919*/     OPC_MoveChild, 0,
/*24921*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*24924*/     OPC_RecordChild0, // #0 = $Rm
/*24925*/     OPC_RecordChild1, // #1 = $rot
/*24926*/     OPC_MoveChild, 1,
/*24928*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24931*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*24933*/     OPC_CheckType, MVT::i32,
/*24935*/     OPC_MoveParent,
/*24936*/     OPC_MoveParent,
/*24937*/     OPC_CheckType, MVT::i32,
/*24939*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*24941*/     OPC_EmitConvertToTarget, 1,
/*24943*/     OPC_EmitInteger, MVT::i32, 14, 
/*24946*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24949*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16r_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (UXTB16r_rot:i32 GPR:i32:$Rm, (imm:i32):$rot)
/*24960*/   /*Scope*/ 44, /*->25005*/
/*24961*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*24964*/     OPC_MoveChild, 0,
/*24966*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*24969*/     OPC_RecordChild0, // #0 = $Rm
/*24970*/     OPC_RecordChild1, // #1 = $rot
/*24971*/     OPC_MoveChild, 1,
/*24973*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24976*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*24978*/     OPC_CheckType, MVT::i32,
/*24980*/     OPC_MoveParent,
/*24981*/     OPC_MoveParent,
/*24982*/     OPC_CheckType, MVT::i32,
/*24984*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*24986*/     OPC_EmitConvertToTarget, 1,
/*24988*/     OPC_EmitInteger, MVT::i32, 14, 
/*24991*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24994*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTBr_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32) - Complexity = 31
              // Dst: (t2UXTBr_rot:i32 rGPR:i32:$Rm, (imm:i32):$rot)
/*25005*/   /*Scope*/ 45, /*->25051*/
/*25006*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*25010*/     OPC_MoveChild, 0,
/*25012*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*25015*/     OPC_RecordChild0, // #0 = $Rm
/*25016*/     OPC_RecordChild1, // #1 = $rot
/*25017*/     OPC_MoveChild, 1,
/*25019*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25022*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*25024*/     OPC_CheckType, MVT::i32,
/*25026*/     OPC_MoveParent,
/*25027*/     OPC_MoveParent,
/*25028*/     OPC_CheckType, MVT::i32,
/*25030*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25032*/     OPC_EmitConvertToTarget, 1,
/*25034*/     OPC_EmitInteger, MVT::i32, 14, 
/*25037*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25040*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTHr_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (t2UXTHr_rot:i32 rGPR:i32:$Rm, (imm:i32):$rot)
/*25051*/   /*Scope*/ 46, /*->25098*/
/*25052*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*25057*/     OPC_MoveChild, 0,
/*25059*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*25062*/     OPC_RecordChild0, // #0 = $Rm
/*25063*/     OPC_RecordChild1, // #1 = $rot
/*25064*/     OPC_MoveChild, 1,
/*25066*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25069*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*25071*/     OPC_CheckType, MVT::i32,
/*25073*/     OPC_MoveParent,
/*25074*/     OPC_MoveParent,
/*25075*/     OPC_CheckType, MVT::i32,
/*25077*/     OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*25079*/     OPC_EmitConvertToTarget, 1,
/*25081*/     OPC_EmitInteger, MVT::i32, 14, 
/*25084*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25087*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16r_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (t2UXTB16r_rot:i32 rGPR:i32:$Rm, (imm:i32):$rot)
/*25098*/   /*Scope*/ 24, /*->25123*/
/*25099*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*25102*/     OPC_RecordChild0, // #0 = $Rm
/*25103*/     OPC_CheckType, MVT::i32,
/*25105*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*25107*/     OPC_EmitInteger, MVT::i32, 14, 
/*25110*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25113*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTBr), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 GPR:i32:$Rm, 255:i32) - Complexity = 24
              // Dst: (UXTBr:i32 GPR:i32:$Rm)
/*25123*/   /*Scope*/ 25, /*->25149*/
/*25124*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*25128*/     OPC_RecordChild0, // #0 = $Rm
/*25129*/     OPC_CheckType, MVT::i32,
/*25131*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*25133*/     OPC_EmitInteger, MVT::i32, 14, 
/*25136*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25139*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTHr), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 GPR:i32:$Rm, 65535:i32) - Complexity = 24
              // Dst: (UXTHr:i32 GPR:i32:$Rm)
/*25149*/   /*Scope*/ 26, /*->25176*/
/*25150*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*25155*/     OPC_RecordChild0, // #0 = $Rm
/*25156*/     OPC_CheckType, MVT::i32,
/*25158*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*25160*/     OPC_EmitInteger, MVT::i32, 14, 
/*25163*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25166*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16r), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 GPR:i32:$Rm, 16711935:i32) - Complexity = 24
              // Dst: (UXTB16r:i32 GPR:i32:$Rm)
/*25176*/   /*Scope*/ 24, /*->25201*/
/*25177*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*25180*/     OPC_RecordChild0, // #0 = $Rm
/*25181*/     OPC_CheckType, MVT::i32,
/*25183*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25185*/     OPC_EmitInteger, MVT::i32, 14, 
/*25188*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25191*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTBr), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
              // Dst: (t2UXTBr:i32 rGPR:i32:$Rm)
/*25201*/   /*Scope*/ 25, /*->25227*/
/*25202*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*25206*/     OPC_RecordChild0, // #0 = $Rm
/*25207*/     OPC_CheckType, MVT::i32,
/*25209*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25211*/     OPC_EmitInteger, MVT::i32, 14, 
/*25214*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25217*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTHr), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
              // Dst: (t2UXTHr:i32 rGPR:i32:$Rm)
/*25227*/   /*Scope*/ 26, /*->25254*/
/*25228*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*25233*/     OPC_RecordChild0, // #0 = $Rm
/*25234*/     OPC_CheckType, MVT::i32,
/*25236*/     OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*25238*/     OPC_EmitInteger, MVT::i32, 14, 
/*25241*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25244*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16r), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
              // Dst: (t2UXTB16r:i32 rGPR:i32:$Rm)
/*25254*/   /*Scope*/ 52, /*->25307*/
/*25255*/     OPC_RecordChild0, // #0 = $Rn
/*25256*/     OPC_MoveChild, 1,
/*25258*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25261*/     OPC_RecordChild0, // #1 = $shift
/*25262*/     OPC_MoveChild, 1,
/*25264*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25275*/     OPC_MoveParent,
/*25276*/     OPC_MoveParent,
/*25277*/     OPC_CheckType, MVT::i32,
/*25279*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25281*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*25284*/     OPC_EmitInteger, MVT::i32, 14, 
/*25287*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25290*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25293*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrs), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg:i32:$shift, -1:i32)) - Complexity = 23
              // Dst: (BICrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*25307*/   /*Scope*/ 52, /*->25360*/
/*25308*/     OPC_MoveChild, 0,
/*25310*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25313*/     OPC_RecordChild0, // #0 = $shift
/*25314*/     OPC_MoveChild, 1,
/*25316*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25327*/     OPC_MoveParent,
/*25328*/     OPC_MoveParent,
/*25329*/     OPC_RecordChild1, // #1 = $Rn
/*25330*/     OPC_CheckType, MVT::i32,
/*25332*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25334*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*25337*/     OPC_EmitInteger, MVT::i32, 14, 
/*25340*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25343*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25346*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrs), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 (xor:i32 so_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
              // Dst: (BICrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*25360*/   /*Scope*/ 51, /*->25412*/
/*25361*/     OPC_RecordChild0, // #0 = $Rn
/*25362*/     OPC_MoveChild, 1,
/*25364*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25367*/     OPC_RecordChild0, // #1 = $ShiftedRm
/*25368*/     OPC_MoveChild, 1,
/*25370*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25381*/     OPC_MoveParent,
/*25382*/     OPC_MoveParent,
/*25383*/     OPC_CheckType, MVT::i32,
/*25385*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25387*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25390*/     OPC_EmitInteger, MVT::i32, 14, 
/*25393*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25396*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25399*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
              // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25412*/   /*Scope*/ 51, /*->25464*/
/*25413*/     OPC_MoveChild, 0,
/*25415*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25418*/     OPC_RecordChild0, // #0 = $ShiftedRm
/*25419*/     OPC_MoveChild, 1,
/*25421*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25432*/     OPC_MoveParent,
/*25433*/     OPC_MoveParent,
/*25434*/     OPC_RecordChild1, // #1 = $Rn
/*25435*/     OPC_CheckType, MVT::i32,
/*25437*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25439*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25442*/     OPC_EmitInteger, MVT::i32, 14, 
/*25445*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25448*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25451*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
              // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25464*/   /*Scope*/ 102|128,1/*230*/, /*->25696*/
/*25466*/     OPC_RecordChild0, // #0 = $Rn
/*25467*/     OPC_Scope, 31, /*->25500*/ // 4 children in Scope
/*25469*/       OPC_RecordChild1, // #1 = $shift
/*25470*/       OPC_CheckType, MVT::i32,
/*25472*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25474*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*25477*/       OPC_EmitInteger, MVT::i32, 14, 
/*25480*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25483*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25486*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                // Dst: (ANDrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*25500*/     /*Scope*/ 105, /*->25606*/
/*25501*/       OPC_MoveChild, 1,
/*25503*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25506*/       OPC_RecordChild0, // #1 = $imm
/*25507*/       OPC_MoveChild, 0,
/*25509*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25512*/       OPC_Scope, 45, /*->25559*/ // 2 children in Scope
/*25514*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*25516*/         OPC_MoveParent,
/*25517*/         OPC_MoveChild, 1,
/*25519*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25530*/         OPC_MoveParent,
/*25531*/         OPC_MoveParent,
/*25532*/         OPC_CheckType, MVT::i32,
/*25534*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25536*/         OPC_EmitConvertToTarget, 1,
/*25538*/         OPC_EmitInteger, MVT::i32, 14, 
/*25541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25547*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25559*/       /*Scope*/ 45, /*->25605*/
/*25560*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*25562*/         OPC_MoveParent,
/*25563*/         OPC_MoveChild, 1,
/*25565*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25576*/         OPC_MoveParent,
/*25577*/         OPC_MoveParent,
/*25578*/         OPC_CheckType, MVT::i32,
/*25580*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25582*/         OPC_EmitConvertToTarget, 1,
/*25584*/         OPC_EmitInteger, MVT::i32, 14, 
/*25587*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25590*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25593*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*25605*/       0, /*End of Scope*/
/*25606*/     /*Scope*/ 31, /*->25638*/
/*25607*/       OPC_RecordChild1, // #1 = $Rn
/*25608*/       OPC_CheckType, MVT::i32,
/*25610*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25612*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*25615*/       OPC_EmitInteger, MVT::i32, 14, 
/*25618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25621*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25624*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ANDrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*25638*/     /*Scope*/ 56, /*->25695*/
/*25639*/       OPC_MoveChild, 1,
/*25641*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25644*/       OPC_MoveChild, 0,
/*25646*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25657*/       OPC_MoveParent,
/*25658*/       OPC_RecordChild1, // #1 = $imm
/*25659*/       OPC_MoveChild, 1,
/*25661*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25664*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*25666*/       OPC_MoveParent,
/*25667*/       OPC_MoveParent,
/*25668*/       OPC_CheckType, MVT::i32,
/*25670*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25672*/       OPC_EmitConvertToTarget, 1,
/*25674*/       OPC_EmitInteger, MVT::i32, 14, 
/*25677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25683*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25695*/     0, /*End of Scope*/
/*25696*/   /*Scope*/ 113, /*->25810*/
/*25697*/     OPC_MoveChild, 0,
/*25699*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25702*/     OPC_Scope, 52, /*->25756*/ // 2 children in Scope
/*25704*/       OPC_RecordChild0, // #0 = $imm
/*25705*/       OPC_MoveChild, 0,
/*25707*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25710*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*25712*/       OPC_MoveParent,
/*25713*/       OPC_MoveChild, 1,
/*25715*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25726*/       OPC_MoveParent,
/*25727*/       OPC_MoveParent,
/*25728*/       OPC_RecordChild1, // #1 = $Rn
/*25729*/       OPC_CheckType, MVT::i32,
/*25731*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25733*/       OPC_EmitConvertToTarget, 0,
/*25735*/       OPC_EmitInteger, MVT::i32, 14, 
/*25738*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25741*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25744*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25756*/     /*Scope*/ 52, /*->25809*/
/*25757*/       OPC_MoveChild, 0,
/*25759*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25770*/       OPC_MoveParent,
/*25771*/       OPC_RecordChild1, // #0 = $imm
/*25772*/       OPC_MoveChild, 1,
/*25774*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25777*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*25779*/       OPC_MoveParent,
/*25780*/       OPC_MoveParent,
/*25781*/       OPC_RecordChild1, // #1 = $Rn
/*25782*/       OPC_CheckType, MVT::i32,
/*25784*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25786*/       OPC_EmitConvertToTarget, 0,
/*25788*/       OPC_EmitInteger, MVT::i32, 14, 
/*25791*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25794*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25797*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25809*/     0, /*End of Scope*/
/*25810*/   /*Scope*/ 57, /*->25868*/
/*25811*/     OPC_RecordChild0, // #0 = $Rn
/*25812*/     OPC_MoveChild, 1,
/*25814*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25817*/     OPC_MoveChild, 0,
/*25819*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25830*/     OPC_MoveParent,
/*25831*/     OPC_RecordChild1, // #1 = $imm
/*25832*/     OPC_MoveChild, 1,
/*25834*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25837*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*25839*/     OPC_MoveParent,
/*25840*/     OPC_MoveParent,
/*25841*/     OPC_CheckType, MVT::i32,
/*25843*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25845*/     OPC_EmitConvertToTarget, 1,
/*25847*/     OPC_EmitInteger, MVT::i32, 14, 
/*25850*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25853*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25856*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*25868*/   /*Scope*/ 113, /*->25982*/
/*25869*/     OPC_MoveChild, 0,
/*25871*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25874*/     OPC_Scope, 52, /*->25928*/ // 2 children in Scope
/*25876*/       OPC_RecordChild0, // #0 = $imm
/*25877*/       OPC_MoveChild, 0,
/*25879*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25882*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*25884*/       OPC_MoveParent,
/*25885*/       OPC_MoveChild, 1,
/*25887*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25898*/       OPC_MoveParent,
/*25899*/       OPC_MoveParent,
/*25900*/       OPC_RecordChild1, // #1 = $Rn
/*25901*/       OPC_CheckType, MVT::i32,
/*25903*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25905*/       OPC_EmitConvertToTarget, 0,
/*25907*/       OPC_EmitInteger, MVT::i32, 14, 
/*25910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25916*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*25928*/     /*Scope*/ 52, /*->25981*/
/*25929*/       OPC_MoveChild, 0,
/*25931*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25942*/       OPC_MoveParent,
/*25943*/       OPC_RecordChild1, // #0 = $imm
/*25944*/       OPC_MoveChild, 1,
/*25946*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25949*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*25951*/       OPC_MoveParent,
/*25952*/       OPC_MoveParent,
/*25953*/       OPC_RecordChild1, // #1 = $Rn
/*25954*/       OPC_CheckType, MVT::i32,
/*25956*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25958*/       OPC_EmitConvertToTarget, 0,
/*25960*/       OPC_EmitInteger, MVT::i32, 14, 
/*25963*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25966*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25969*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*25981*/     0, /*End of Scope*/
/*25982*/   /*Scope*/ 33|128,1/*161*/, /*->26145*/
/*25984*/     OPC_RecordChild0, // #0 = $Rn
/*25985*/     OPC_Scope, 59, /*->26046*/ // 2 children in Scope
/*25987*/       OPC_RecordChild1, // #1 = $ShiftedRm
/*25988*/       OPC_CheckType, MVT::i32,
/*25990*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25992*/       OPC_Scope, 25, /*->26019*/ // 2 children in Scope
/*25994*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25997*/         OPC_EmitInteger, MVT::i32, 14, 
/*26000*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26003*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26006*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*26019*/       /*Scope*/ 25, /*->26045*/
/*26020*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*26023*/         OPC_EmitInteger, MVT::i32, 14, 
/*26026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26029*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26032*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*26045*/       0, /*End of Scope*/
/*26046*/     /*Scope*/ 97, /*->26144*/
/*26047*/       OPC_MoveChild, 1,
/*26049*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26052*/       OPC_RecordChild0, // #1 = $Rm
/*26053*/       OPC_MoveChild, 1,
/*26055*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26066*/       OPC_MoveParent,
/*26067*/       OPC_MoveParent,
/*26068*/       OPC_CheckType, MVT::i32,
/*26070*/       OPC_Scope, 23, /*->26095*/ // 3 children in Scope
/*26072*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26074*/         OPC_EmitInteger, MVT::i32, 14, 
/*26077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26080*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26083*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26095*/       /*Scope*/ 23, /*->26119*/
/*26096*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26098*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26101*/         OPC_EmitInteger, MVT::i32, 14, 
/*26104*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26107*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26119*/       /*Scope*/ 23, /*->26143*/
/*26120*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26122*/         OPC_EmitInteger, MVT::i32, 14, 
/*26125*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26128*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26131*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*26143*/       0, /*End of Scope*/
/*26144*/     0, /*End of Scope*/
/*26145*/   /*Scope*/ 98, /*->26244*/
/*26146*/     OPC_MoveChild, 0,
/*26148*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26151*/     OPC_RecordChild0, // #0 = $Rm
/*26152*/     OPC_MoveChild, 1,
/*26154*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26165*/     OPC_MoveParent,
/*26166*/     OPC_MoveParent,
/*26167*/     OPC_RecordChild1, // #1 = $Rn
/*26168*/     OPC_CheckType, MVT::i32,
/*26170*/     OPC_Scope, 23, /*->26195*/ // 3 children in Scope
/*26172*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26174*/       OPC_EmitInteger, MVT::i32, 14, 
/*26177*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26180*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26183*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26195*/     /*Scope*/ 23, /*->26219*/
/*26196*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26198*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26201*/       OPC_EmitInteger, MVT::i32, 14, 
/*26204*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26207*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26219*/     /*Scope*/ 23, /*->26243*/
/*26220*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26222*/       OPC_EmitInteger, MVT::i32, 14, 
/*26225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26228*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26231*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*26243*/     0, /*End of Scope*/
/*26244*/   /*Scope*/ 0|128,1/*128*/, /*->26374*/
/*26246*/     OPC_RecordChild0, // #0 = $Vn
/*26247*/     OPC_MoveChild, 1,
/*26249*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26252*/     OPC_Scope, 73, /*->26327*/ // 2 children in Scope
/*26254*/       OPC_RecordChild0, // #1 = $Vm
/*26255*/       OPC_MoveChild, 1,
/*26257*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26260*/       OPC_MoveChild, 0,
/*26262*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26265*/       OPC_MoveChild, 0,
/*26267*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26270*/       OPC_MoveParent,
/*26271*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26273*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->26300
/*26276*/         OPC_MoveParent,
/*26277*/         OPC_MoveParent,
/*26278*/         OPC_MoveParent,
/*26279*/         OPC_CheckType, MVT::v2i32,
/*26281*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26283*/         OPC_EmitInteger, MVT::i32, 14, 
/*26286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26289*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->26326
/*26302*/         OPC_MoveParent,
/*26303*/         OPC_MoveParent,
/*26304*/         OPC_MoveParent,
/*26305*/         OPC_CheckType, MVT::v4i32,
/*26307*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26309*/         OPC_EmitInteger, MVT::i32, 14, 
/*26312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26315*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*26327*/     /*Scope*/ 45, /*->26373*/
/*26328*/       OPC_MoveChild, 0,
/*26330*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26333*/       OPC_MoveChild, 0,
/*26335*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26338*/       OPC_MoveChild, 0,
/*26340*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26343*/       OPC_MoveParent,
/*26344*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26346*/       OPC_CheckType, MVT::v8i8,
/*26348*/       OPC_MoveParent,
/*26349*/       OPC_MoveParent,
/*26350*/       OPC_RecordChild1, // #1 = $Vm
/*26351*/       OPC_MoveParent,
/*26352*/       OPC_CheckType, MVT::v2i32,
/*26354*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26356*/       OPC_EmitInteger, MVT::i32, 14, 
/*26359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26362*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*26373*/     0, /*End of Scope*/
/*26374*/   /*Scope*/ 101, /*->26476*/
/*26375*/     OPC_MoveChild, 0,
/*26377*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26380*/     OPC_Scope, 46, /*->26428*/ // 2 children in Scope
/*26382*/       OPC_RecordChild0, // #0 = $Vm
/*26383*/       OPC_MoveChild, 1,
/*26385*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26388*/       OPC_MoveChild, 0,
/*26390*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26393*/       OPC_MoveChild, 0,
/*26395*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26398*/       OPC_MoveParent,
/*26399*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26401*/       OPC_CheckType, MVT::v8i8,
/*26403*/       OPC_MoveParent,
/*26404*/       OPC_MoveParent,
/*26405*/       OPC_MoveParent,
/*26406*/       OPC_RecordChild1, // #1 = $Vn
/*26407*/       OPC_CheckType, MVT::v2i32,
/*26409*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26411*/       OPC_EmitInteger, MVT::i32, 14, 
/*26414*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26417*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*26428*/     /*Scope*/ 46, /*->26475*/
/*26429*/       OPC_MoveChild, 0,
/*26431*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26434*/       OPC_MoveChild, 0,
/*26436*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26439*/       OPC_MoveChild, 0,
/*26441*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26444*/       OPC_MoveParent,
/*26445*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26447*/       OPC_CheckType, MVT::v8i8,
/*26449*/       OPC_MoveParent,
/*26450*/       OPC_MoveParent,
/*26451*/       OPC_RecordChild1, // #0 = $Vm
/*26452*/       OPC_MoveParent,
/*26453*/       OPC_RecordChild1, // #1 = $Vn
/*26454*/       OPC_CheckType, MVT::v2i32,
/*26456*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26458*/       OPC_EmitInteger, MVT::i32, 14, 
/*26461*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26464*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*26475*/     0, /*End of Scope*/
/*26476*/   /*Scope*/ 51, /*->26528*/
/*26477*/     OPC_RecordChild0, // #0 = $Vn
/*26478*/     OPC_MoveChild, 1,
/*26480*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26483*/     OPC_MoveChild, 0,
/*26485*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26488*/     OPC_MoveChild, 0,
/*26490*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26493*/     OPC_MoveChild, 0,
/*26495*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26498*/     OPC_MoveParent,
/*26499*/     OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26501*/     OPC_CheckType, MVT::v16i8,
/*26503*/     OPC_MoveParent,
/*26504*/     OPC_MoveParent,
/*26505*/     OPC_RecordChild1, // #1 = $Vm
/*26506*/     OPC_MoveParent,
/*26507*/     OPC_CheckType, MVT::v4i32,
/*26509*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26511*/     OPC_EmitInteger, MVT::i32, 14, 
/*26514*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26517*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*26528*/   /*Scope*/ 101, /*->26630*/
/*26529*/     OPC_MoveChild, 0,
/*26531*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26534*/     OPC_Scope, 46, /*->26582*/ // 2 children in Scope
/*26536*/       OPC_RecordChild0, // #0 = $Vm
/*26537*/       OPC_MoveChild, 1,
/*26539*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26542*/       OPC_MoveChild, 0,
/*26544*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26547*/       OPC_MoveChild, 0,
/*26549*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26552*/       OPC_MoveParent,
/*26553*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26555*/       OPC_CheckType, MVT::v16i8,
/*26557*/       OPC_MoveParent,
/*26558*/       OPC_MoveParent,
/*26559*/       OPC_MoveParent,
/*26560*/       OPC_RecordChild1, // #1 = $Vn
/*26561*/       OPC_CheckType, MVT::v4i32,
/*26563*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26565*/       OPC_EmitInteger, MVT::i32, 14, 
/*26568*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26571*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*26582*/     /*Scope*/ 46, /*->26629*/
/*26583*/       OPC_MoveChild, 0,
/*26585*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26588*/       OPC_MoveChild, 0,
/*26590*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26593*/       OPC_MoveChild, 0,
/*26595*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26598*/       OPC_MoveParent,
/*26599*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26601*/       OPC_CheckType, MVT::v16i8,
/*26603*/       OPC_MoveParent,
/*26604*/       OPC_MoveParent,
/*26605*/       OPC_RecordChild1, // #0 = $Vm
/*26606*/       OPC_MoveParent,
/*26607*/       OPC_RecordChild1, // #1 = $Vn
/*26608*/       OPC_CheckType, MVT::v4i32,
/*26610*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26612*/       OPC_EmitInteger, MVT::i32, 14, 
/*26615*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26618*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*26629*/     0, /*End of Scope*/
/*26630*/   /*Scope*/ 24, /*->26655*/
/*26631*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*26634*/     OPC_RecordChild0, // #0 = $Rm
/*26635*/     OPC_CheckType, MVT::i32,
/*26637*/     OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*26639*/     OPC_EmitInteger, MVT::i32, 14, 
/*26642*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26645*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
              // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*26655*/   /*Scope*/ 25, /*->26681*/
/*26656*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*26660*/     OPC_RecordChild0, // #0 = $Rm
/*26661*/     OPC_CheckType, MVT::i32,
/*26663*/     OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*26665*/     OPC_EmitInteger, MVT::i32, 14, 
/*26668*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26671*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
              // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*26681*/   /*Scope*/ 62|128,2/*318*/, /*->27001*/
/*26683*/     OPC_RecordChild0, // #0 = $src
/*26684*/     OPC_RecordChild1, // #1 = $imm
/*26685*/     OPC_Scope, 63|128,1/*191*/, /*->26879*/ // 4 children in Scope
/*26688*/       OPC_MoveChild, 1,
/*26690*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26693*/       OPC_Scope, 33, /*->26728*/ // 6 children in Scope
/*26695*/         OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*26697*/         OPC_MoveParent,
/*26698*/         OPC_CheckType, MVT::i32,
/*26700*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26702*/         OPC_EmitConvertToTarget, 1,
/*26704*/         OPC_EmitNodeXForm, 3, 2, // t2_so_imm_not_XFORM
/*26707*/         OPC_EmitInteger, MVT::i32, 14, 
/*26710*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26713*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26716*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*26728*/       /*Scope*/ 30, /*->26759*/
/*26729*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*26731*/         OPC_MoveParent,
/*26732*/         OPC_CheckType, MVT::i32,
/*26734*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26736*/         OPC_EmitConvertToTarget, 1,
/*26738*/         OPC_EmitInteger, MVT::i32, 14, 
/*26741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26744*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26747*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*26759*/       /*Scope*/ 26, /*->26786*/
/*26760*/         OPC_CheckPredicate, 20, // Predicate_bf_inv_mask_imm
/*26762*/         OPC_MoveParent,
/*26763*/         OPC_CheckType, MVT::i32,
/*26765*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*26767*/         OPC_EmitConvertToTarget, 1,
/*26769*/         OPC_EmitInteger, MVT::i32, 14, 
/*26772*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26775*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                  // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*26786*/       /*Scope*/ 33, /*->26820*/
/*26787*/         OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*26789*/         OPC_MoveParent,
/*26790*/         OPC_CheckType, MVT::i32,
/*26792*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26794*/         OPC_EmitConvertToTarget, 1,
/*26796*/         OPC_EmitNodeXForm, 11, 2, // so_imm_not_XFORM
/*26799*/         OPC_EmitInteger, MVT::i32, 14, 
/*26802*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26808*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm) - Complexity = 7
                  // Dst: (BICri:i32 GPR:i32:$src, (so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*26820*/       /*Scope*/ 30, /*->26851*/
/*26821*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*26823*/         OPC_MoveParent,
/*26824*/         OPC_CheckType, MVT::i32,
/*26826*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26828*/         OPC_EmitConvertToTarget, 1,
/*26830*/         OPC_EmitInteger, MVT::i32, 14, 
/*26833*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26836*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26839*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*26851*/       /*Scope*/ 26, /*->26878*/
/*26852*/         OPC_CheckPredicate, 20, // Predicate_bf_inv_mask_imm
/*26854*/         OPC_MoveParent,
/*26855*/         OPC_CheckType, MVT::i32,
/*26857*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26859*/         OPC_EmitConvertToTarget, 1,
/*26861*/         OPC_EmitInteger, MVT::i32, 14, 
/*26864*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26867*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                  // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*26878*/       0, /*End of Scope*/
/*26879*/     /*Scope*/ 76, /*->26956*/
/*26880*/       OPC_CheckType, MVT::i32,
/*26882*/       OPC_Scope, 23, /*->26907*/ // 3 children in Scope
/*26884*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26886*/         OPC_EmitInteger, MVT::i32, 14, 
/*26889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26892*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26895*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26907*/       /*Scope*/ 23, /*->26931*/
/*26908*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26910*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26913*/         OPC_EmitInteger, MVT::i32, 14, 
/*26916*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26919*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26931*/       /*Scope*/ 23, /*->26955*/
/*26932*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26934*/         OPC_EmitInteger, MVT::i32, 14, 
/*26937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26943*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*26955*/       0, /*End of Scope*/
/*26956*/     /*Scope*/ 21, /*->26978*/
/*26957*/       OPC_CheckType, MVT::v2i32,
/*26959*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26961*/       OPC_EmitInteger, MVT::i32, 14, 
/*26964*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26967*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*26978*/     /*Scope*/ 21, /*->27000*/
/*26979*/       OPC_CheckType, MVT::v4i32,
/*26981*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26983*/       OPC_EmitInteger, MVT::i32, 14, 
/*26986*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26989*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*27000*/     0, /*End of Scope*/
/*27001*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 89|128,3/*473*/,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->27479
/*27006*/   OPC_Scope, 80|128,2/*336*/, /*->27345*/ // 2 children in Scope
/*27009*/     OPC_MoveChild, 0,
/*27011*/     OPC_SwitchOpcode /*2 cases */, 80|128,1/*208*/,  TARGET_VAL(ISD::OR),// ->27224
/*27016*/       OPC_MoveChild, 0,
/*27018*/       OPC_SwitchOpcode /*2 cases */, 99,  TARGET_VAL(ISD::SRL),// ->27121
/*27022*/         OPC_MoveChild, 0,
/*27024*/         OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*27028*/         OPC_RecordChild0, // #0 = $Rm
/*27029*/         OPC_MoveParent,
/*27030*/         OPC_MoveChild, 1,
/*27032*/         OPC_CheckInteger, 8, 
/*27034*/         OPC_CheckType, MVT::i32,
/*27036*/         OPC_MoveParent,
/*27037*/         OPC_MoveParent,
/*27038*/         OPC_MoveChild, 1,
/*27040*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*27043*/         OPC_MoveChild, 0,
/*27045*/         OPC_CheckSame, 0,
/*27047*/         OPC_MoveParent,
/*27048*/         OPC_MoveChild, 1,
/*27050*/         OPC_CheckInteger, 8, 
/*27052*/         OPC_CheckType, MVT::i32,
/*27054*/         OPC_MoveParent,
/*27055*/         OPC_MoveParent,
/*27056*/         OPC_MoveParent,
/*27057*/         OPC_MoveChild, 1,
/*27059*/         OPC_CheckValueType, MVT::i16,
/*27061*/         OPC_MoveParent,
/*27062*/         OPC_Scope, 18, /*->27082*/ // 3 children in Scope
/*27064*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27066*/           OPC_EmitInteger, MVT::i32, 14, 
/*27069*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27072*/           OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (srl:i32 (and:i32 GPR:i32:$Rm, 65280:i32), 8:i32), (shl:i32 GPR:i32:$Rm, 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*27082*/         /*Scope*/ 18, /*->27101*/
/*27083*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27085*/           OPC_EmitInteger, MVT::i32, 14, 
/*27088*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27091*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (srl:i32 (and:i32 tGPR:i32:$Rm, 65280:i32), 8:i32), (shl:i32 tGPR:i32:$Rm, 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*27101*/         /*Scope*/ 18, /*->27120*/
/*27102*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27104*/           OPC_EmitInteger, MVT::i32, 14, 
/*27107*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27110*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (srl:i32 (and:i32 rGPR:i32:$Rm, 65280:i32), 8:i32), (shl:i32 rGPR:i32:$Rm, 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*27120*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 99,  TARGET_VAL(ISD::SHL),// ->27223
/*27124*/         OPC_RecordChild0, // #0 = $Rm
/*27125*/         OPC_MoveChild, 1,
/*27127*/         OPC_CheckInteger, 8, 
/*27129*/         OPC_CheckType, MVT::i32,
/*27131*/         OPC_MoveParent,
/*27132*/         OPC_MoveParent,
/*27133*/         OPC_MoveChild, 1,
/*27135*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*27138*/         OPC_MoveChild, 0,
/*27140*/         OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*27144*/         OPC_MoveChild, 0,
/*27146*/         OPC_CheckSame, 0,
/*27148*/         OPC_MoveParent,
/*27149*/         OPC_MoveParent,
/*27150*/         OPC_MoveChild, 1,
/*27152*/         OPC_CheckInteger, 8, 
/*27154*/         OPC_CheckType, MVT::i32,
/*27156*/         OPC_MoveParent,
/*27157*/         OPC_MoveParent,
/*27158*/         OPC_MoveParent,
/*27159*/         OPC_MoveChild, 1,
/*27161*/         OPC_CheckValueType, MVT::i16,
/*27163*/         OPC_MoveParent,
/*27164*/         OPC_Scope, 18, /*->27184*/ // 3 children in Scope
/*27166*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27168*/           OPC_EmitInteger, MVT::i32, 14, 
/*27171*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27174*/           OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (shl:i32 GPR:i32:$Rm, 8:i32), (srl:i32 (and:i32 GPR:i32:$Rm, 65280:i32), 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*27184*/         /*Scope*/ 18, /*->27203*/
/*27185*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27187*/           OPC_EmitInteger, MVT::i32, 14, 
/*27190*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27193*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), (srl:i32 (and:i32 tGPR:i32:$Rm, 65280:i32), 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*27203*/         /*Scope*/ 18, /*->27222*/
/*27204*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27206*/           OPC_EmitInteger, MVT::i32, 14, 
/*27209*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27212*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), (srl:i32 (and:i32 rGPR:i32:$Rm, 65280:i32), 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*27222*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 117,  TARGET_VAL(ISD::ROTR),// ->27344
/*27227*/       OPC_RecordChild0, // #0 = $Rm
/*27228*/       OPC_RecordChild1, // #1 = $rot
/*27229*/       OPC_MoveChild, 1,
/*27231*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27234*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*27236*/       OPC_CheckType, MVT::i32,
/*27238*/       OPC_MoveParent,
/*27239*/       OPC_MoveParent,
/*27240*/       OPC_MoveChild, 1,
/*27242*/       OPC_Scope, 49, /*->27293*/ // 2 children in Scope
/*27244*/         OPC_CheckValueType, MVT::i8,
/*27246*/         OPC_MoveParent,
/*27247*/         OPC_Scope, 21, /*->27270*/ // 2 children in Scope
/*27249*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27251*/           OPC_EmitConvertToTarget, 1,
/*27253*/           OPC_EmitInteger, MVT::i32, 14, 
/*27256*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27259*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTBr_rot), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (SXTBr_rot:i32 GPR:i32:$Rm, (imm:i32):$rot)
/*27270*/         /*Scope*/ 21, /*->27292*/
/*27271*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27273*/           OPC_EmitConvertToTarget, 1,
/*27275*/           OPC_EmitInteger, MVT::i32, 14, 
/*27278*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27281*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTBr_rot), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (t2SXTBr_rot:i32 rGPR:i32:$Rm, (imm:i32):$rot)
/*27292*/         0, /*End of Scope*/
/*27293*/       /*Scope*/ 49, /*->27343*/
/*27294*/         OPC_CheckValueType, MVT::i16,
/*27296*/         OPC_MoveParent,
/*27297*/         OPC_Scope, 21, /*->27320*/ // 2 children in Scope
/*27299*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27301*/           OPC_EmitConvertToTarget, 1,
/*27303*/           OPC_EmitInteger, MVT::i32, 14, 
/*27306*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27309*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTHr_rot), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (SXTHr_rot:i32 GPR:i32:$Rm, (imm:i32):$rot)
/*27320*/         /*Scope*/ 21, /*->27342*/
/*27321*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27323*/           OPC_EmitConvertToTarget, 1,
/*27325*/           OPC_EmitInteger, MVT::i32, 14, 
/*27328*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27331*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTHr_rot), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (t2SXTHr_rot:i32 rGPR:i32:$Rm, (imm:i32):$rot)
/*27342*/         0, /*End of Scope*/
/*27343*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*27345*/   /*Scope*/ 3|128,1/*131*/, /*->27478*/
/*27347*/     OPC_RecordChild0, // #0 = $Rm
/*27348*/     OPC_MoveChild, 1,
/*27350*/     OPC_Scope, 62, /*->27414*/ // 2 children in Scope
/*27352*/       OPC_CheckValueType, MVT::i8,
/*27354*/       OPC_MoveParent,
/*27355*/       OPC_Scope, 18, /*->27375*/ // 3 children in Scope
/*27357*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27359*/         OPC_EmitInteger, MVT::i32, 14, 
/*27362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27365*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTBr), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 GPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (SXTBr:i32 GPR:i32:$Rm)
/*27375*/       /*Scope*/ 18, /*->27394*/
/*27376*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27378*/         OPC_EmitInteger, MVT::i32, 14, 
/*27381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27384*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*27394*/       /*Scope*/ 18, /*->27413*/
/*27395*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27397*/         OPC_EmitInteger, MVT::i32, 14, 
/*27400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27403*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTBr), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (t2SXTBr:i32 rGPR:i32:$Rm)
/*27413*/       0, /*End of Scope*/
/*27414*/     /*Scope*/ 62, /*->27477*/
/*27415*/       OPC_CheckValueType, MVT::i16,
/*27417*/       OPC_MoveParent,
/*27418*/       OPC_Scope, 18, /*->27438*/ // 3 children in Scope
/*27420*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27422*/         OPC_EmitInteger, MVT::i32, 14, 
/*27425*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27428*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTHr), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 GPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (SXTHr:i32 GPR:i32:$Rm)
/*27438*/       /*Scope*/ 18, /*->27457*/
/*27439*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27441*/         OPC_EmitInteger, MVT::i32, 14, 
/*27444*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27447*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*27457*/       /*Scope*/ 18, /*->27476*/
/*27458*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27460*/         OPC_EmitInteger, MVT::i32, 14, 
/*27463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27466*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTHr), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (t2SXTHr:i32 rGPR:i32:$Rm)
/*27476*/       0, /*End of Scope*/
/*27477*/     0, /*End of Scope*/
/*27478*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 122|128,4/*634*/,  TARGET_VAL(ISD::SRA),// ->28117
/*27483*/   OPC_Scope, 3|128,3/*387*/, /*->27873*/ // 4 children in Scope
/*27486*/     OPC_MoveChild, 0,
/*27488*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*27491*/     OPC_Scope, 57, /*->27550*/ // 6 children in Scope
/*27493*/       OPC_RecordChild0, // #0 = $a
/*27494*/       OPC_MoveChild, 1,
/*27496*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*27499*/       OPC_MoveChild, 0,
/*27501*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*27504*/       OPC_RecordChild0, // #1 = $b
/*27505*/       OPC_MoveChild, 1,
/*27507*/       OPC_CheckInteger, 16, 
/*27509*/       OPC_CheckType, MVT::i32,
/*27511*/       OPC_MoveParent,
/*27512*/       OPC_MoveParent,
/*27513*/       OPC_MoveChild, 1,
/*27515*/       OPC_CheckInteger, 16, 
/*27517*/       OPC_CheckType, MVT::i32,
/*27519*/       OPC_MoveParent,
/*27520*/       OPC_MoveParent,
/*27521*/       OPC_MoveParent,
/*27522*/       OPC_MoveChild, 1,
/*27524*/       OPC_CheckInteger, 16, 
/*27526*/       OPC_CheckType, MVT::i32,
/*27528*/       OPC_MoveParent,
/*27529*/       OPC_CheckType, MVT::i32,
/*27531*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27533*/       OPC_EmitInteger, MVT::i32, 14, 
/*27536*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27539*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32) - Complexity = 27
                // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*27550*/     /*Scope*/ 57, /*->27608*/
/*27551*/       OPC_MoveChild, 0,
/*27553*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*27556*/       OPC_MoveChild, 0,
/*27558*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*27561*/       OPC_RecordChild0, // #0 = $b
/*27562*/       OPC_MoveChild, 1,
/*27564*/       OPC_CheckInteger, 16, 
/*27566*/       OPC_CheckType, MVT::i32,
/*27568*/       OPC_MoveParent,
/*27569*/       OPC_MoveParent,
/*27570*/       OPC_MoveChild, 1,
/*27572*/       OPC_CheckInteger, 16, 
/*27574*/       OPC_CheckType, MVT::i32,
/*27576*/       OPC_MoveParent,
/*27577*/       OPC_MoveParent,
/*27578*/       OPC_RecordChild1, // #1 = $a
/*27579*/       OPC_MoveParent,
/*27580*/       OPC_MoveChild, 1,
/*27582*/       OPC_CheckInteger, 16, 
/*27584*/       OPC_CheckType, MVT::i32,
/*27586*/       OPC_MoveParent,
/*27587*/       OPC_CheckType, MVT::i32,
/*27589*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27591*/       OPC_EmitInteger, MVT::i32, 14, 
/*27594*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27597*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32) - Complexity = 27
                // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*27608*/     /*Scope*/ 67, /*->27676*/
/*27609*/       OPC_RecordChild0, // #0 = $Rn
/*27610*/       OPC_MoveChild, 1,
/*27612*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*27615*/       OPC_RecordChild0, // #1 = $Rm
/*27616*/       OPC_MoveChild, 1,
/*27618*/       OPC_CheckInteger, 16, 
/*27620*/       OPC_CheckType, MVT::i32,
/*27622*/       OPC_MoveParent,
/*27623*/       OPC_MoveParent,
/*27624*/       OPC_MoveParent,
/*27625*/       OPC_MoveChild, 1,
/*27627*/       OPC_CheckInteger, 16, 
/*27629*/       OPC_CheckType, MVT::i32,
/*27631*/       OPC_MoveParent,
/*27632*/       OPC_CheckType, MVT::i32,
/*27634*/       OPC_Scope, 19, /*->27655*/ // 2 children in Scope
/*27636*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27638*/         OPC_EmitInteger, MVT::i32, 14, 
/*27641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27644*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                  // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*27655*/       /*Scope*/ 19, /*->27675*/
/*27656*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27658*/         OPC_EmitInteger, MVT::i32, 14, 
/*27661*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27664*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                  // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*27675*/       0, /*End of Scope*/
/*27676*/     /*Scope*/ 67, /*->27744*/
/*27677*/       OPC_MoveChild, 0,
/*27679*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*27682*/       OPC_RecordChild0, // #0 = $Rm
/*27683*/       OPC_MoveChild, 1,
/*27685*/       OPC_CheckInteger, 16, 
/*27687*/       OPC_CheckType, MVT::i32,
/*27689*/       OPC_MoveParent,
/*27690*/       OPC_MoveParent,
/*27691*/       OPC_RecordChild1, // #1 = $Rn
/*27692*/       OPC_MoveParent,
/*27693*/       OPC_MoveChild, 1,
/*27695*/       OPC_CheckInteger, 16, 
/*27697*/       OPC_CheckType, MVT::i32,
/*27699*/       OPC_MoveParent,
/*27700*/       OPC_CheckType, MVT::i32,
/*27702*/       OPC_Scope, 19, /*->27723*/ // 2 children in Scope
/*27704*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27706*/         OPC_EmitInteger, MVT::i32, 14, 
/*27709*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27712*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32) - Complexity = 19
                  // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*27723*/       /*Scope*/ 19, /*->27743*/
/*27724*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27726*/         OPC_EmitInteger, MVT::i32, 14, 
/*27729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27732*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32) - Complexity = 19
                  // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*27743*/       0, /*End of Scope*/
/*27744*/     /*Scope*/ 63, /*->27808*/
/*27745*/       OPC_RecordChild0, // #0 = $Rn
/*27746*/       OPC_MoveChild, 1,
/*27748*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*27751*/       OPC_RecordChild0, // #1 = $Rm
/*27752*/       OPC_MoveChild, 1,
/*27754*/       OPC_CheckValueType, MVT::i16,
/*27756*/       OPC_MoveParent,
/*27757*/       OPC_MoveParent,
/*27758*/       OPC_MoveParent,
/*27759*/       OPC_MoveChild, 1,
/*27761*/       OPC_CheckInteger, 16, 
/*27763*/       OPC_CheckType, MVT::i32,
/*27765*/       OPC_MoveParent,
/*27766*/       OPC_Scope, 19, /*->27787*/ // 2 children in Scope
/*27768*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27770*/         OPC_EmitInteger, MVT::i32, 14, 
/*27773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27776*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                  // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*27787*/       /*Scope*/ 19, /*->27807*/
/*27788*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27790*/         OPC_EmitInteger, MVT::i32, 14, 
/*27793*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27796*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                  // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*27807*/       0, /*End of Scope*/
/*27808*/     /*Scope*/ 63, /*->27872*/
/*27809*/       OPC_MoveChild, 0,
/*27811*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*27814*/       OPC_RecordChild0, // #0 = $Rm
/*27815*/       OPC_MoveChild, 1,
/*27817*/       OPC_CheckValueType, MVT::i16,
/*27819*/       OPC_MoveParent,
/*27820*/       OPC_MoveParent,
/*27821*/       OPC_RecordChild1, // #1 = $Rn
/*27822*/       OPC_MoveParent,
/*27823*/       OPC_MoveChild, 1,
/*27825*/       OPC_CheckInteger, 16, 
/*27827*/       OPC_CheckType, MVT::i32,
/*27829*/       OPC_MoveParent,
/*27830*/       OPC_Scope, 19, /*->27851*/ // 2 children in Scope
/*27832*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27834*/         OPC_EmitInteger, MVT::i32, 14, 
/*27837*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27840*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32) - Complexity = 14
                  // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*27851*/       /*Scope*/ 19, /*->27871*/
/*27852*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27854*/         OPC_EmitInteger, MVT::i32, 14, 
/*27857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27860*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32) - Complexity = 14
                  // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*27871*/       0, /*End of Scope*/
/*27872*/     0, /*End of Scope*/
/*27873*/   /*Scope*/ 30, /*->27904*/
/*27874*/     OPC_RecordNode, // #0 = $src
/*27875*/     OPC_CheckType, MVT::i32,
/*27877*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*27879*/     OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftShifterOperandReg:$src #1 #2 #3
/*27882*/     OPC_EmitInteger, MVT::i32, 14, 
/*27885*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27888*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27891*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg:i32:$src - Complexity = 12
              // Dst: (MOVs:i32 shift_so_reg:i32:$src)
/*27904*/   /*Scope*/ 80, /*->27985*/
/*27905*/     OPC_MoveChild, 0,
/*27907*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*27910*/     OPC_RecordChild0, // #0 = $a
/*27911*/     OPC_Scope, 35, /*->27948*/ // 2 children in Scope
/*27913*/       OPC_RecordChild1, // #1 = $b
/*27914*/       OPC_MoveChild, 1,
/*27916*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*27918*/       OPC_MoveParent,
/*27919*/       OPC_MoveParent,
/*27920*/       OPC_MoveChild, 1,
/*27922*/       OPC_CheckInteger, 16, 
/*27924*/       OPC_CheckType, MVT::i32,
/*27926*/       OPC_MoveParent,
/*27927*/       OPC_CheckType, MVT::i32,
/*27929*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27931*/       OPC_EmitInteger, MVT::i32, 14, 
/*27934*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27937*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32) - Complexity = 12
                // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*27948*/     /*Scope*/ 35, /*->27984*/
/*27949*/       OPC_MoveChild, 0,
/*27951*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*27953*/       OPC_MoveParent,
/*27954*/       OPC_RecordChild1, // #1 = $a
/*27955*/       OPC_MoveParent,
/*27956*/       OPC_MoveChild, 1,
/*27958*/       OPC_CheckInteger, 16, 
/*27960*/       OPC_CheckType, MVT::i32,
/*27962*/       OPC_MoveParent,
/*27963*/       OPC_CheckType, MVT::i32,
/*27965*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27967*/       OPC_EmitInteger, MVT::i32, 14, 
/*27970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27973*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32) - Complexity = 12
                // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*27984*/     0, /*End of Scope*/
/*27985*/   /*Scope*/ 1|128,1/*129*/, /*->28116*/
/*27987*/     OPC_RecordChild0, // #0 = $Rm
/*27988*/     OPC_RecordChild1, // #1 = $imm
/*27989*/     OPC_Scope, 69, /*->28060*/ // 2 children in Scope
/*27991*/       OPC_MoveChild, 1,
/*27993*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27996*/       OPC_CheckType, MVT::i32,
/*27998*/       OPC_Scope, 30, /*->28030*/ // 2 children in Scope
/*28000*/         OPC_CheckPredicate, 22, // Predicate_imm1_31
/*28002*/         OPC_MoveParent,
/*28003*/         OPC_CheckType, MVT::i32,
/*28005*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*28007*/         OPC_EmitConvertToTarget, 1,
/*28009*/         OPC_EmitInteger, MVT::i32, 14, 
/*28012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28018*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm1_31>>:$imm) - Complexity = 7
                  // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*28030*/       /*Scope*/ 28, /*->28059*/
/*28031*/         OPC_MoveParent,
/*28032*/         OPC_CheckType, MVT::i32,
/*28034*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28036*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28039*/         OPC_EmitConvertToTarget, 1,
/*28041*/         OPC_EmitInteger, MVT::i32, 14, 
/*28044*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28047*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*28059*/       0, /*End of Scope*/
/*28060*/     /*Scope*/ 54, /*->28115*/
/*28061*/       OPC_CheckChild1Type, MVT::i32,
/*28063*/       OPC_CheckType, MVT::i32,
/*28065*/       OPC_Scope, 23, /*->28090*/ // 2 children in Scope
/*28067*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28069*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28072*/         OPC_EmitInteger, MVT::i32, 14, 
/*28075*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28078*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*28090*/       /*Scope*/ 23, /*->28114*/
/*28091*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*28093*/         OPC_EmitInteger, MVT::i32, 14, 
/*28096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28102*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*28114*/       0, /*End of Scope*/
/*28115*/     0, /*End of Scope*/
/*28116*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,2/*351*/,  TARGET_VAL(ARMISD::PRELOAD),// ->28472
/*28121*/   OPC_RecordNode,   // #0 = 'ARMPreload' chained node
/*28122*/   OPC_RecordChild1, // #1 = $shift
/*28123*/   OPC_CheckChild1Type, MVT::i32,
/*28125*/   OPC_MoveChild, 2,
/*28127*/   OPC_CheckType, MVT::i32,
/*28129*/   OPC_Scope, 22|128,1/*150*/, /*->28282*/ // 2 children in Scope
/*28132*/     OPC_CheckInteger, 1, 
/*28134*/     OPC_MoveParent,
/*28135*/     OPC_MoveChild, 3,
/*28137*/     OPC_Scope, 34, /*->28173*/ // 2 children in Scope
/*28139*/       OPC_CheckInteger, 1, 
/*28141*/       OPC_MoveParent,
/*28142*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28144*/       OPC_Scope, 13, /*->28159*/ // 2 children in Scope
/*28146*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*28149*/         OPC_EmitMergeInputChains1_0,
/*28150*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*28159*/       /*Scope*/ 12, /*->28172*/
/*28160*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28163*/         OPC_EmitMergeInputChains1_0,
/*28164*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*28172*/       0, /*End of Scope*/
/*28173*/     /*Scope*/ 107, /*->28281*/
/*28174*/       OPC_CheckInteger, 0, 
/*28176*/       OPC_MoveParent,
/*28177*/       OPC_Scope, 15, /*->28194*/ // 4 children in Scope
/*28179*/         OPC_CheckPatternPredicate, 10, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*28181*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*28184*/         OPC_EmitMergeInputChains1_0,
/*28185*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*28194*/       /*Scope*/ 23, /*->28218*/
/*28195*/         OPC_CheckPatternPredicate, 11, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*28197*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28200*/         OPC_EmitMergeInputChains1_0,
/*28201*/         OPC_EmitInteger, MVT::i32, 14, 
/*28204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28207*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*28218*/       /*Scope*/ 14, /*->28233*/
/*28219*/         OPC_CheckPatternPredicate, 10, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*28221*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28224*/         OPC_EmitMergeInputChains1_0,
/*28225*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                  // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*28233*/       /*Scope*/ 46, /*->28280*/
/*28234*/         OPC_CheckPatternPredicate, 11, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*28236*/         OPC_Scope, 20, /*->28258*/ // 2 children in Scope
/*28238*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28241*/           OPC_EmitMergeInputChains1_0,
/*28242*/           OPC_EmitInteger, MVT::i32, 14, 
/*28245*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28248*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*28258*/         /*Scope*/ 20, /*->28279*/
/*28259*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28262*/           OPC_EmitMergeInputChains1_0,
/*28263*/           OPC_EmitInteger, MVT::i32, 14, 
/*28266*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28269*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi8 t2addrmode_imm8:i32:$addr)
/*28279*/         0, /*End of Scope*/
/*28280*/       0, /*End of Scope*/
/*28281*/     0, /*End of Scope*/
/*28282*/   /*Scope*/ 59|128,1/*187*/, /*->28471*/
/*28284*/     OPC_CheckInteger, 0, 
/*28286*/     OPC_MoveParent,
/*28287*/     OPC_MoveChild, 3,
/*28289*/     OPC_Scope, 107, /*->28398*/ // 2 children in Scope
/*28291*/       OPC_CheckInteger, 1, 
/*28293*/       OPC_MoveParent,
/*28294*/       OPC_Scope, 15, /*->28311*/ // 4 children in Scope
/*28296*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*28298*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*28301*/         OPC_EmitMergeInputChains1_0,
/*28302*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*28311*/       /*Scope*/ 23, /*->28335*/
/*28312*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*28314*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28317*/         OPC_EmitMergeInputChains1_0,
/*28318*/         OPC_EmitInteger, MVT::i32, 14, 
/*28321*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28324*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*28335*/       /*Scope*/ 14, /*->28350*/
/*28336*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*28338*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28341*/         OPC_EmitMergeInputChains1_0,
/*28342*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*28350*/       /*Scope*/ 46, /*->28397*/
/*28351*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*28353*/         OPC_Scope, 20, /*->28375*/ // 2 children in Scope
/*28355*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28358*/           OPC_EmitMergeInputChains1_0,
/*28359*/           OPC_EmitInteger, MVT::i32, 14, 
/*28362*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28365*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*28375*/         /*Scope*/ 20, /*->28396*/
/*28376*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28379*/           OPC_EmitMergeInputChains1_0,
/*28380*/           OPC_EmitInteger, MVT::i32, 14, 
/*28383*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28386*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi8 t2addrmode_imm8:i32:$addr)
/*28396*/         0, /*End of Scope*/
/*28397*/       0, /*End of Scope*/
/*28398*/     /*Scope*/ 71, /*->28470*/
/*28399*/       OPC_CheckInteger, 0, 
/*28401*/       OPC_MoveParent,
/*28402*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*28404*/       OPC_Scope, 21, /*->28427*/ // 3 children in Scope
/*28406*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28409*/         OPC_EmitMergeInputChains1_0,
/*28410*/         OPC_EmitInteger, MVT::i32, 14, 
/*28413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28416*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*28427*/       /*Scope*/ 20, /*->28448*/
/*28428*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28431*/         OPC_EmitMergeInputChains1_0,
/*28432*/         OPC_EmitInteger, MVT::i32, 14, 
/*28435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28438*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*28448*/       /*Scope*/ 20, /*->28469*/
/*28449*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28452*/         OPC_EmitMergeInputChains1_0,
/*28453*/         OPC_EmitInteger, MVT::i32, 14, 
/*28456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28459*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_imm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi8 t2addrmode_imm8:i32:$addr)
/*28469*/       0, /*End of Scope*/
/*28470*/     0, /*End of Scope*/
/*28471*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::BR_JT),// ->28623
/*28476*/   OPC_RecordNode,   // #0 = 'ARMbrjt' chained node
/*28477*/   OPC_Scope, 93, /*->28572*/ // 2 children in Scope
/*28479*/     OPC_MoveChild, 1,
/*28481*/     OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::LOAD),// ->28534
/*28485*/       OPC_RecordMemRef,
/*28486*/       OPC_RecordNode, // #1 = 'ld' chained node
/*28487*/       OPC_CheckFoldableChainNode,
/*28488*/       OPC_RecordChild1, // #2 = $target
/*28489*/       OPC_CheckChild1Type, MVT::i32,
/*28491*/       OPC_CheckPredicate, 23, // Predicate_unindexedload
/*28493*/       OPC_CheckPredicate, 24, // Predicate_load
/*28495*/       OPC_CheckType, MVT::i32,
/*28497*/       OPC_MoveParent,
/*28498*/       OPC_RecordChild2, // #3 = $jt
/*28499*/       OPC_MoveChild, 2,
/*28501*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*28504*/       OPC_MoveParent,
/*28505*/       OPC_RecordChild3, // #4 = $id
/*28506*/       OPC_MoveChild, 3,
/*28508*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28511*/       OPC_MoveParent,
/*28512*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28514*/       OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectAddrMode2:$target #5 #6 #7
/*28517*/       OPC_EmitMergeInputChains, 2, 0, 1, 
/*28521*/       OPC_EmitConvertToTarget, 4,
/*28523*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 5, 6, 7, 3, 8, 
                // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 25
                // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
              /*SwitchOpcode*/ 34,  TARGET_VAL(ISD::ADD),// ->28571
/*28537*/       OPC_RecordChild0, // #1 = $target
/*28538*/       OPC_RecordChild1, // #2 = $idx
/*28539*/       OPC_CheckType, MVT::i32,
/*28541*/       OPC_MoveParent,
/*28542*/       OPC_RecordChild2, // #3 = $jt
/*28543*/       OPC_MoveChild, 2,
/*28545*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*28548*/       OPC_MoveParent,
/*28549*/       OPC_RecordChild3, // #4 = $id
/*28550*/       OPC_MoveChild, 3,
/*28552*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28555*/       OPC_MoveParent,
/*28556*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28558*/       OPC_EmitMergeInputChains1_0,
/*28559*/       OPC_EmitConvertToTarget, 4,
/*28561*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                    0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
                // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 12
                // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt, (imm:i32):$id)
              0, // EndSwitchOpcode
/*28572*/   /*Scope*/ 49, /*->28622*/
/*28573*/     OPC_RecordChild1, // #1 = $target
/*28574*/     OPC_CheckChild1Type, MVT::i32,
/*28576*/     OPC_RecordChild2, // #2 = $jt
/*28577*/     OPC_MoveChild, 2,
/*28579*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*28582*/     OPC_MoveParent,
/*28583*/     OPC_RecordChild3, // #3 = $id
/*28584*/     OPC_MoveChild, 3,
/*28586*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28589*/     OPC_MoveParent,
/*28590*/     OPC_Scope, 14, /*->28606*/ // 2 children in Scope
/*28592*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28594*/       OPC_EmitMergeInputChains1_0,
/*28595*/       OPC_EmitConvertToTarget, 3,
/*28597*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*28606*/     /*Scope*/ 14, /*->28621*/
/*28607*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28609*/       OPC_EmitMergeInputChains1_0,
/*28610*/       OPC_EmitConvertToTarget, 3,
/*28612*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*28621*/     0, /*End of Scope*/
/*28622*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123|128,14/*1915*/,  TARGET_VAL(ISD::STORE),// ->30542
/*28627*/   OPC_RecordMemRef,
/*28628*/   OPC_RecordNode,   // #0 = 'ist' chained node
/*28629*/   OPC_Scope, 85|128,2/*341*/, /*->28973*/ // 4 children in Scope
/*28632*/     OPC_MoveChild, 1,
/*28634*/     OPC_SwitchOpcode /*2 cases */, 91|128,1/*219*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->28858
/*28639*/       OPC_RecordChild0, // #1 = $Vd
/*28640*/       OPC_Scope, 53, /*->28695*/ // 4 children in Scope
/*28642*/         OPC_CheckChild0Type, MVT::v8i8,
/*28644*/         OPC_RecordChild1, // #2 = $lane
/*28645*/         OPC_MoveChild, 1,
/*28647*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28650*/         OPC_MoveParent,
/*28651*/         OPC_MoveParent,
/*28652*/         OPC_RecordChild2, // #3 = $Rn
/*28653*/         OPC_RecordChild3, // #4 = $Rm
/*28654*/         OPC_CheckChild3Type, MVT::i32,
/*28656*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*28658*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*28660*/         OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*28662*/         OPC_CheckType, MVT::i32,
/*28664*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*28666*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*28669*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*28672*/         OPC_EmitMergeInputChains1_0,
/*28673*/         OPC_EmitConvertToTarget, 2,
/*28675*/         OPC_EmitInteger, MVT::i32, 14, 
/*28678*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28681*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*28695*/       /*Scope*/ 53, /*->28749*/
/*28696*/         OPC_CheckChild0Type, MVT::v4i16,
/*28698*/         OPC_RecordChild1, // #2 = $lane
/*28699*/         OPC_MoveChild, 1,
/*28701*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28704*/         OPC_MoveParent,
/*28705*/         OPC_MoveParent,
/*28706*/         OPC_RecordChild2, // #3 = $Rn
/*28707*/         OPC_RecordChild3, // #4 = $Rm
/*28708*/         OPC_CheckChild3Type, MVT::i32,
/*28710*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*28712*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*28714*/         OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*28716*/         OPC_CheckType, MVT::i32,
/*28718*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*28720*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*28723*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*28726*/         OPC_EmitMergeInputChains1_0,
/*28727*/         OPC_EmitConvertToTarget, 2,
/*28729*/         OPC_EmitInteger, MVT::i32, 14, 
/*28732*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28735*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*28749*/       /*Scope*/ 53, /*->28803*/
/*28750*/         OPC_CheckChild0Type, MVT::v16i8,
/*28752*/         OPC_RecordChild1, // #2 = $lane
/*28753*/         OPC_MoveChild, 1,
/*28755*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28758*/         OPC_MoveParent,
/*28759*/         OPC_MoveParent,
/*28760*/         OPC_RecordChild2, // #3 = $addr
/*28761*/         OPC_RecordChild3, // #4 = $offset
/*28762*/         OPC_CheckChild3Type, MVT::i32,
/*28764*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*28766*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*28768*/         OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*28770*/         OPC_CheckType, MVT::i32,
/*28772*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*28774*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*28777*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*28780*/         OPC_EmitMergeInputChains1_0,
/*28781*/         OPC_EmitConvertToTarget, 2,
/*28783*/         OPC_EmitInteger, MVT::i32, 14, 
/*28786*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28789*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*28803*/       /*Scope*/ 53, /*->28857*/
/*28804*/         OPC_CheckChild0Type, MVT::v8i16,
/*28806*/         OPC_RecordChild1, // #2 = $lane
/*28807*/         OPC_MoveChild, 1,
/*28809*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28812*/         OPC_MoveParent,
/*28813*/         OPC_MoveParent,
/*28814*/         OPC_RecordChild2, // #3 = $addr
/*28815*/         OPC_RecordChild3, // #4 = $offset
/*28816*/         OPC_CheckChild3Type, MVT::i32,
/*28818*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*28820*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*28822*/         OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*28824*/         OPC_CheckType, MVT::i32,
/*28826*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*28828*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*28831*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*28834*/         OPC_EmitMergeInputChains1_0,
/*28835*/         OPC_EmitConvertToTarget, 2,
/*28837*/         OPC_EmitInteger, MVT::i32, 14, 
/*28840*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28843*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*28857*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 111,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->28972
/*28861*/       OPC_RecordChild0, // #1 = $Vd
/*28862*/       OPC_Scope, 53, /*->28917*/ // 2 children in Scope
/*28864*/         OPC_CheckChild0Type, MVT::v2i32,
/*28866*/         OPC_RecordChild1, // #2 = $lane
/*28867*/         OPC_MoveChild, 1,
/*28869*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28872*/         OPC_MoveParent,
/*28873*/         OPC_CheckType, MVT::i32,
/*28875*/         OPC_MoveParent,
/*28876*/         OPC_RecordChild2, // #3 = $Rn
/*28877*/         OPC_RecordChild3, // #4 = $Rm
/*28878*/         OPC_CheckChild3Type, MVT::i32,
/*28880*/         OPC_CheckPredicate, 29, // Predicate_istore
/*28882*/         OPC_CheckPredicate, 30, // Predicate_post_store
/*28884*/         OPC_CheckType, MVT::i32,
/*28886*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*28888*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*28891*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*28894*/         OPC_EmitMergeInputChains1_0,
/*28895*/         OPC_EmitConvertToTarget, 2,
/*28897*/         OPC_EmitInteger, MVT::i32, 14, 
/*28900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28903*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNd32_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*28917*/       /*Scope*/ 53, /*->28971*/
/*28918*/         OPC_CheckChild0Type, MVT::v4i32,
/*28920*/         OPC_RecordChild1, // #2 = $lane
/*28921*/         OPC_MoveChild, 1,
/*28923*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28926*/         OPC_MoveParent,
/*28927*/         OPC_CheckType, MVT::i32,
/*28929*/         OPC_MoveParent,
/*28930*/         OPC_RecordChild2, // #3 = $addr
/*28931*/         OPC_RecordChild3, // #4 = $offset
/*28932*/         OPC_CheckChild3Type, MVT::i32,
/*28934*/         OPC_CheckPredicate, 29, // Predicate_istore
/*28936*/         OPC_CheckPredicate, 30, // Predicate_post_store
/*28938*/         OPC_CheckType, MVT::i32,
/*28940*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*28942*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*28945*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*28948*/         OPC_EmitMergeInputChains1_0,
/*28949*/         OPC_EmitConvertToTarget, 2,
/*28951*/         OPC_EmitInteger, MVT::i32, 14, 
/*28954*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28957*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*28971*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*28973*/   /*Scope*/ 93, /*->29067*/
/*28974*/     OPC_RecordChild1, // #1 = $src
/*28975*/     OPC_CheckChild1Type, MVT::i32,
/*28977*/     OPC_RecordChild2, // #2 = $addr
/*28978*/     OPC_CheckChild2Type, MVT::i32,
/*28980*/     OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*28982*/     OPC_Scope, 25, /*->29009*/ // 2 children in Scope
/*28984*/       OPC_CheckPredicate, 32, // Predicate_store
/*28986*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28988*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*28991*/       OPC_EmitMergeInputChains1_0,
/*28992*/       OPC_EmitInteger, MVT::i32, 14, 
/*28995*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28998*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*29009*/     /*Scope*/ 56, /*->29066*/
/*29010*/       OPC_CheckPredicate, 33, // Predicate_truncstore
/*29012*/       OPC_Scope, 25, /*->29039*/ // 2 children in Scope
/*29014*/         OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*29016*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29018*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*29021*/         OPC_EmitMergeInputChains1_0,
/*29022*/         OPC_EmitInteger, MVT::i32, 14, 
/*29025*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29028*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                  // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*29039*/       /*Scope*/ 25, /*->29065*/
/*29040*/         OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29042*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29044*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*29047*/         OPC_EmitMergeInputChains1_0,
/*29048*/         OPC_EmitInteger, MVT::i32, 14, 
/*29051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29054*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                  // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*29065*/       0, /*End of Scope*/
/*29066*/     0, /*End of Scope*/
/*29067*/   /*Scope*/ 126|128,2/*382*/, /*->29451*/
/*29069*/     OPC_MoveChild, 1,
/*29071*/     OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->29263
/*29076*/       OPC_RecordChild0, // #1 = $Vd
/*29077*/       OPC_Scope, 45, /*->29124*/ // 4 children in Scope
/*29079*/         OPC_CheckChild0Type, MVT::v8i8,
/*29081*/         OPC_RecordChild1, // #2 = $lane
/*29082*/         OPC_MoveChild, 1,
/*29084*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29087*/         OPC_MoveParent,
/*29088*/         OPC_MoveParent,
/*29089*/         OPC_RecordChild2, // #3 = $Rn
/*29090*/         OPC_CheckChild2Type, MVT::i32,
/*29092*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29094*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*29096*/         OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29098*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*29100*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*29103*/         OPC_EmitMergeInputChains1_0,
/*29104*/         OPC_EmitConvertToTarget, 2,
/*29106*/         OPC_EmitInteger, MVT::i32, 14, 
/*29109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29112*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*29124*/       /*Scope*/ 45, /*->29170*/
/*29125*/         OPC_CheckChild0Type, MVT::v4i16,
/*29127*/         OPC_RecordChild1, // #2 = $lane
/*29128*/         OPC_MoveChild, 1,
/*29130*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29133*/         OPC_MoveParent,
/*29134*/         OPC_MoveParent,
/*29135*/         OPC_RecordChild2, // #3 = $Rn
/*29136*/         OPC_CheckChild2Type, MVT::i32,
/*29138*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29140*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*29142*/         OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*29144*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*29146*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*29149*/         OPC_EmitMergeInputChains1_0,
/*29150*/         OPC_EmitConvertToTarget, 2,
/*29152*/         OPC_EmitInteger, MVT::i32, 14, 
/*29155*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29158*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*29170*/       /*Scope*/ 45, /*->29216*/
/*29171*/         OPC_CheckChild0Type, MVT::v16i8,
/*29173*/         OPC_RecordChild1, // #2 = $lane
/*29174*/         OPC_MoveChild, 1,
/*29176*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29179*/         OPC_MoveParent,
/*29180*/         OPC_MoveParent,
/*29181*/         OPC_RecordChild2, // #3 = $addr
/*29182*/         OPC_CheckChild2Type, MVT::i32,
/*29184*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29186*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*29188*/         OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29190*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*29192*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*29195*/         OPC_EmitMergeInputChains1_0,
/*29196*/         OPC_EmitConvertToTarget, 2,
/*29198*/         OPC_EmitInteger, MVT::i32, 14, 
/*29201*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29204*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*29216*/       /*Scope*/ 45, /*->29262*/
/*29217*/         OPC_CheckChild0Type, MVT::v8i16,
/*29219*/         OPC_RecordChild1, // #2 = $lane
/*29220*/         OPC_MoveChild, 1,
/*29222*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29225*/         OPC_MoveParent,
/*29226*/         OPC_MoveParent,
/*29227*/         OPC_RecordChild2, // #3 = $addr
/*29228*/         OPC_CheckChild2Type, MVT::i32,
/*29230*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29232*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*29234*/         OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*29236*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*29238*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*29241*/         OPC_EmitMergeInputChains1_0,
/*29242*/         OPC_EmitConvertToTarget, 2,
/*29244*/         OPC_EmitInteger, MVT::i32, 14, 
/*29247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29250*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*29262*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->29450
/*29267*/       OPC_RecordChild0, // #1 = $Vd
/*29268*/       OPC_Scope, 45, /*->29315*/ // 4 children in Scope
/*29270*/         OPC_CheckChild0Type, MVT::v2i32,
/*29272*/         OPC_RecordChild1, // #2 = $lane
/*29273*/         OPC_MoveChild, 1,
/*29275*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29278*/         OPC_MoveParent,
/*29279*/         OPC_CheckType, MVT::i32,
/*29281*/         OPC_MoveParent,
/*29282*/         OPC_RecordChild2, // #3 = $Rn
/*29283*/         OPC_CheckChild2Type, MVT::i32,
/*29285*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29287*/         OPC_CheckPredicate, 32, // Predicate_store
/*29289*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*29291*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*29294*/         OPC_EmitMergeInputChains1_0,
/*29295*/         OPC_EmitConvertToTarget, 2,
/*29297*/         OPC_EmitInteger, MVT::i32, 14, 
/*29300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29303*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*29315*/       /*Scope*/ 45, /*->29361*/
/*29316*/         OPC_CheckChild0Type, MVT::v4i32,
/*29318*/         OPC_RecordChild1, // #2 = $lane
/*29319*/         OPC_MoveChild, 1,
/*29321*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29324*/         OPC_MoveParent,
/*29325*/         OPC_CheckType, MVT::i32,
/*29327*/         OPC_MoveParent,
/*29328*/         OPC_RecordChild2, // #3 = $addr
/*29329*/         OPC_CheckChild2Type, MVT::i32,
/*29331*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29333*/         OPC_CheckPredicate, 32, // Predicate_store
/*29335*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*29337*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*29340*/         OPC_EmitMergeInputChains1_0,
/*29341*/         OPC_EmitConvertToTarget, 2,
/*29343*/         OPC_EmitInteger, MVT::i32, 14, 
/*29346*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29349*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*29361*/       /*Scope*/ 43, /*->29405*/
/*29362*/         OPC_CheckChild0Type, MVT::v2f32,
/*29364*/         OPC_RecordChild1, // #2 = $lane
/*29365*/         OPC_MoveChild, 1,
/*29367*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29370*/         OPC_MoveParent,
/*29371*/         OPC_CheckType, MVT::f32,
/*29373*/         OPC_MoveParent,
/*29374*/         OPC_RecordChild2, // #3 = $addr
/*29375*/         OPC_CheckChild2Type, MVT::i32,
/*29377*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29379*/         OPC_CheckPredicate, 32, // Predicate_store
/*29381*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*29384*/         OPC_EmitMergeInputChains1_0,
/*29385*/         OPC_EmitConvertToTarget, 2,
/*29387*/         OPC_EmitInteger, MVT::i32, 14, 
/*29390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29393*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*29405*/       /*Scope*/ 43, /*->29449*/
/*29406*/         OPC_CheckChild0Type, MVT::v4f32,
/*29408*/         OPC_RecordChild1, // #2 = $lane
/*29409*/         OPC_MoveChild, 1,
/*29411*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29414*/         OPC_MoveParent,
/*29415*/         OPC_CheckType, MVT::f32,
/*29417*/         OPC_MoveParent,
/*29418*/         OPC_RecordChild2, // #3 = $addr
/*29419*/         OPC_CheckChild2Type, MVT::i32,
/*29421*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29423*/         OPC_CheckPredicate, 32, // Predicate_store
/*29425*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*29428*/         OPC_EmitMergeInputChains1_0,
/*29429*/         OPC_EmitConvertToTarget, 2,
/*29431*/         OPC_EmitInteger, MVT::i32, 14, 
/*29434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29437*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*29449*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*29451*/   /*Scope*/ 64|128,8/*1088*/, /*->30541*/
/*29453*/     OPC_RecordChild1, // #1 = $Rt
/*29454*/     OPC_Scope, 78|128,7/*974*/, /*->30431*/ // 4 children in Scope
/*29457*/       OPC_CheckChild1Type, MVT::i32,
/*29459*/       OPC_RecordChild2, // #2 = $shift
/*29460*/       OPC_Scope, 104|128,1/*232*/, /*->29695*/ // 4 children in Scope
/*29463*/         OPC_CheckChild2Type, MVT::i32,
/*29465*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29467*/         OPC_Scope, 26, /*->29495*/ // 6 children in Scope
/*29469*/           OPC_CheckPredicate, 32, // Predicate_store
/*29471*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29473*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*29476*/           OPC_EmitMergeInputChains1_0,
/*29477*/           OPC_EmitInteger, MVT::i32, 14, 
/*29480*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29483*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*29495*/         /*Scope*/ 58, /*->29554*/
/*29496*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*29498*/           OPC_Scope, 26, /*->29526*/ // 2 children in Scope
/*29500*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29502*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29504*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*29507*/             OPC_EmitMergeInputChains1_0,
/*29508*/             OPC_EmitInteger, MVT::i32, 14, 
/*29511*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29514*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*29526*/           /*Scope*/ 26, /*->29553*/
/*29527*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*29529*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29531*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*29534*/             OPC_EmitMergeInputChains1_0,
/*29535*/             OPC_EmitInteger, MVT::i32, 14, 
/*29538*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29541*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*29553*/           0, /*End of Scope*/
/*29554*/         /*Scope*/ 26, /*->29581*/
/*29555*/           OPC_CheckPredicate, 32, // Predicate_store
/*29557*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29559*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*29562*/           OPC_EmitMergeInputChains1_0,
/*29563*/           OPC_EmitInteger, MVT::i32, 14, 
/*29566*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29569*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*29581*/         /*Scope*/ 58, /*->29640*/
/*29582*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*29584*/           OPC_Scope, 26, /*->29612*/ // 2 children in Scope
/*29586*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29588*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29590*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*29593*/             OPC_EmitMergeInputChains1_0,
/*29594*/             OPC_EmitInteger, MVT::i32, 14, 
/*29597*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29600*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*29612*/           /*Scope*/ 26, /*->29639*/
/*29613*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*29615*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29617*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*29620*/             OPC_EmitMergeInputChains1_0,
/*29621*/             OPC_EmitInteger, MVT::i32, 14, 
/*29624*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29627*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*29639*/           0, /*End of Scope*/
/*29640*/         /*Scope*/ 25, /*->29666*/
/*29641*/           OPC_CheckPredicate, 32, // Predicate_store
/*29643*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29645*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*29648*/           OPC_EmitMergeInputChains1_0,
/*29649*/           OPC_EmitInteger, MVT::i32, 14, 
/*29652*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29655*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                    // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*29666*/         /*Scope*/ 27, /*->29694*/
/*29667*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*29669*/           OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29671*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29673*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*29676*/           OPC_EmitMergeInputChains1_0,
/*29677*/           OPC_EmitInteger, MVT::i32, 14, 
/*29680*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29683*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                    // Dst: (STRBi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*29694*/         0, /*End of Scope*/
/*29695*/       /*Scope*/ 65|128,1/*193*/, /*->29890*/
/*29697*/         OPC_RecordChild3, // #3 = $offset
/*29698*/         OPC_CheckChild3Type, MVT::i32,
/*29700*/         OPC_CheckType, MVT::i32,
/*29702*/         OPC_Scope, 60, /*->29764*/ // 2 children in Scope
/*29704*/           OPC_CheckPredicate, 29, // Predicate_istore
/*29706*/           OPC_Scope, 27, /*->29735*/ // 2 children in Scope
/*29708*/             OPC_CheckPredicate, 36, // Predicate_pre_store
/*29710*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29712*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2Offset:$offset #4 #5
/*29715*/             OPC_EmitMergeInputChains1_0,
/*29716*/             OPC_EmitInteger, MVT::i32, 14, 
/*29719*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29722*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STR_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)
/*29735*/           /*Scope*/ 27, /*->29763*/
/*29736*/             OPC_CheckPredicate, 30, // Predicate_post_store
/*29738*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29740*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2Offset:$offset #4 #5
/*29743*/             OPC_EmitMergeInputChains1_0,
/*29744*/             OPC_EmitInteger, MVT::i32, 14, 
/*29747*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29750*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 13
                      // Dst: (STR_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)
/*29763*/           0, /*End of Scope*/
/*29764*/         /*Scope*/ 124, /*->29889*/
/*29765*/           OPC_CheckPredicate, 25, // Predicate_itruncstore
/*29767*/           OPC_Scope, 29, /*->29798*/ // 4 children in Scope
/*29769*/             OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*29771*/             OPC_CheckPredicate, 38, // Predicate_pre_truncsti8
/*29773*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29775*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2Offset:$offset #4 #5
/*29778*/             OPC_EmitMergeInputChains1_0,
/*29779*/             OPC_EmitInteger, MVT::i32, 14, 
/*29782*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29785*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                      // Dst: (STRB_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)
/*29798*/           /*Scope*/ 29, /*->29828*/
/*29799*/             OPC_CheckPredicate, 26, // Predicate_post_truncst
/*29801*/             OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*29803*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29805*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2Offset:$offset #4 #5
/*29808*/             OPC_EmitMergeInputChains1_0,
/*29809*/             OPC_EmitInteger, MVT::i32, 14, 
/*29812*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29815*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 13
                      // Dst: (STRB_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)
/*29828*/           /*Scope*/ 29, /*->29858*/
/*29829*/             OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*29831*/             OPC_CheckPredicate, 39, // Predicate_pre_truncsti16
/*29833*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29835*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*29838*/             OPC_EmitMergeInputChains1_0,
/*29839*/             OPC_EmitInteger, MVT::i32, 14, 
/*29842*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29845*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                      // Dst: (STRH_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*29858*/           /*Scope*/ 29, /*->29888*/
/*29859*/             OPC_CheckPredicate, 26, // Predicate_post_truncst
/*29861*/             OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*29863*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29865*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*29868*/             OPC_EmitMergeInputChains1_0,
/*29869*/             OPC_EmitInteger, MVT::i32, 14, 
/*29872*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29875*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 13
                      // Dst: (STRH_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*29888*/           0, /*End of Scope*/
/*29889*/         0, /*End of Scope*/
/*29890*/       /*Scope*/ 93|128,2/*349*/, /*->30241*/
/*29892*/         OPC_CheckChild2Type, MVT::i32,
/*29894*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29896*/         OPC_Scope, 50, /*->29948*/ // 4 children in Scope
/*29898*/           OPC_CheckPredicate, 32, // Predicate_store
/*29900*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29902*/           OPC_Scope, 21, /*->29925*/ // 2 children in Scope
/*29904*/             OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectThumbAddrModeRI5S4:$addr #3 #4
/*29907*/             OPC_EmitMergeInputChains1_0,
/*29908*/             OPC_EmitInteger, MVT::i32, 14, 
/*29911*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29914*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)
/*29925*/           /*Scope*/ 21, /*->29947*/
/*29926*/             OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*29929*/             OPC_EmitMergeInputChains1_0,
/*29930*/             OPC_EmitInteger, MVT::i32, 14, 
/*29933*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29936*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*29947*/           0, /*End of Scope*/
/*29948*/         /*Scope*/ 106, /*->30055*/
/*29949*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*29951*/           OPC_Scope, 50, /*->30003*/ // 2 children in Scope
/*29953*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29955*/             OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29957*/             OPC_Scope, 21, /*->29980*/ // 2 children in Scope
/*29959*/               OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectThumbAddrModeRI5S1:$addr #3 #4
/*29962*/               OPC_EmitMergeInputChains1_0,
/*29963*/               OPC_EmitInteger, MVT::i32, 14, 
/*29966*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29969*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)
/*29980*/             /*Scope*/ 21, /*->30002*/
/*29981*/               OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*29984*/               OPC_EmitMergeInputChains1_0,
/*29985*/               OPC_EmitInteger, MVT::i32, 14, 
/*29988*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29991*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*30002*/             0, /*End of Scope*/
/*30003*/           /*Scope*/ 50, /*->30054*/
/*30004*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*30006*/             OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*30008*/             OPC_Scope, 21, /*->30031*/ // 2 children in Scope
/*30010*/               OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*30013*/               OPC_EmitMergeInputChains1_0,
/*30014*/               OPC_EmitInteger, MVT::i32, 14, 
/*30017*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30020*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)
/*30031*/             /*Scope*/ 21, /*->30053*/
/*30032*/               OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*30035*/               OPC_EmitMergeInputChains1_0,
/*30036*/               OPC_EmitInteger, MVT::i32, 14, 
/*30039*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30042*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*30053*/             0, /*End of Scope*/
/*30054*/           0, /*End of Scope*/
/*30055*/         /*Scope*/ 77, /*->30133*/
/*30056*/           OPC_CheckPredicate, 32, // Predicate_store
/*30058*/           OPC_Scope, 23, /*->30083*/ // 2 children in Scope
/*30060*/             OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*30062*/             OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*30065*/             OPC_EmitMergeInputChains1_0,
/*30066*/             OPC_EmitInteger, MVT::i32, 14, 
/*30069*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30072*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*30083*/           /*Scope*/ 48, /*->30132*/
/*30084*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30086*/             OPC_Scope, 21, /*->30109*/ // 2 children in Scope
/*30088*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*30091*/               OPC_EmitMergeInputChains1_0,
/*30092*/               OPC_EmitInteger, MVT::i32, 14, 
/*30095*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30098*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*30109*/             /*Scope*/ 21, /*->30131*/
/*30110*/               OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*30113*/               OPC_EmitMergeInputChains1_0,
/*30114*/               OPC_EmitInteger, MVT::i32, 14, 
/*30117*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30120*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)
/*30131*/             0, /*End of Scope*/
/*30132*/           0, /*End of Scope*/
/*30133*/         /*Scope*/ 106, /*->30240*/
/*30134*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*30136*/           OPC_Scope, 50, /*->30188*/ // 2 children in Scope
/*30138*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*30140*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30142*/             OPC_Scope, 21, /*->30165*/ // 2 children in Scope
/*30144*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*30147*/               OPC_EmitMergeInputChains1_0,
/*30148*/               OPC_EmitInteger, MVT::i32, 14, 
/*30151*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30154*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*30165*/             /*Scope*/ 21, /*->30187*/
/*30166*/               OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*30169*/               OPC_EmitMergeInputChains1_0,
/*30170*/               OPC_EmitInteger, MVT::i32, 14, 
/*30173*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30176*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi8 GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)
/*30187*/             0, /*End of Scope*/
/*30188*/           /*Scope*/ 50, /*->30239*/
/*30189*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*30191*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30193*/             OPC_Scope, 21, /*->30216*/ // 2 children in Scope
/*30195*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*30198*/               OPC_EmitMergeInputChains1_0,
/*30199*/               OPC_EmitInteger, MVT::i32, 14, 
/*30202*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30205*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*30216*/             /*Scope*/ 21, /*->30238*/
/*30217*/               OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*30220*/               OPC_EmitMergeInputChains1_0,
/*30221*/               OPC_EmitInteger, MVT::i32, 14, 
/*30224*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30227*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi8 GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)
/*30238*/             0, /*End of Scope*/
/*30239*/           0, /*End of Scope*/
/*30240*/         0, /*End of Scope*/
/*30241*/       /*Scope*/ 59|128,1/*187*/, /*->30430*/
/*30243*/         OPC_RecordChild3, // #3 = $addr
/*30244*/         OPC_CheckChild3Type, MVT::i32,
/*30246*/         OPC_CheckType, MVT::i32,
/*30248*/         OPC_Scope, 58, /*->30308*/ // 2 children in Scope
/*30250*/           OPC_CheckPredicate, 29, // Predicate_istore
/*30252*/           OPC_Scope, 26, /*->30280*/ // 2 children in Scope
/*30254*/             OPC_CheckPredicate, 36, // Predicate_pre_store
/*30256*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30258*/             OPC_CheckComplexPat, /*CP*/22, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*30261*/             OPC_EmitMergeInputChains1_0,
/*30262*/             OPC_EmitInteger, MVT::i32, 14, 
/*30265*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30268*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                      // Dst: (t2STR_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*30280*/           /*Scope*/ 26, /*->30307*/
/*30281*/             OPC_CheckPredicate, 30, // Predicate_post_store
/*30283*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30285*/             OPC_CheckComplexPat, /*CP*/22, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*30288*/             OPC_EmitMergeInputChains1_0,
/*30289*/             OPC_EmitInteger, MVT::i32, 14, 
/*30292*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30295*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 10
                      // Dst: (t2STR_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*30307*/           0, /*End of Scope*/
/*30308*/         /*Scope*/ 120, /*->30429*/
/*30309*/           OPC_CheckPredicate, 25, // Predicate_itruncstore
/*30311*/           OPC_Scope, 28, /*->30341*/ // 4 children in Scope
/*30313*/             OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*30315*/             OPC_CheckPredicate, 39, // Predicate_pre_truncsti16
/*30317*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30319*/             OPC_CheckComplexPat, /*CP*/22, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*30322*/             OPC_EmitMergeInputChains1_0,
/*30323*/             OPC_EmitInteger, MVT::i32, 14, 
/*30326*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30329*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                      // Dst: (t2STRH_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*30341*/           /*Scope*/ 28, /*->30370*/
/*30342*/             OPC_CheckPredicate, 26, // Predicate_post_truncst
/*30344*/             OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*30346*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30348*/             OPC_CheckComplexPat, /*CP*/22, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*30351*/             OPC_EmitMergeInputChains1_0,
/*30352*/             OPC_EmitInteger, MVT::i32, 14, 
/*30355*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30358*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 10
                      // Dst: (t2STRH_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*30370*/           /*Scope*/ 28, /*->30399*/
/*30371*/             OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*30373*/             OPC_CheckPredicate, 38, // Predicate_pre_truncsti8
/*30375*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30377*/             OPC_CheckComplexPat, /*CP*/22, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*30380*/             OPC_EmitMergeInputChains1_0,
/*30381*/             OPC_EmitInteger, MVT::i32, 14, 
/*30384*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30387*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                      // Dst: (t2STRB_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*30399*/           /*Scope*/ 28, /*->30428*/
/*30400*/             OPC_CheckPredicate, 26, // Predicate_post_truncst
/*30402*/             OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*30404*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30406*/             OPC_CheckComplexPat, /*CP*/22, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*30409*/             OPC_EmitMergeInputChains1_0,
/*30410*/             OPC_EmitInteger, MVT::i32, 14, 
/*30413*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30416*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 10
                      // Dst: (t2STRB_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*30428*/           0, /*End of Scope*/
/*30429*/         0, /*End of Scope*/
/*30430*/       0, /*End of Scope*/
/*30431*/     /*Scope*/ 32, /*->30464*/
/*30432*/       OPC_CheckChild1Type, MVT::f64,
/*30434*/       OPC_RecordChild2, // #2 = $addr
/*30435*/       OPC_CheckChild2Type, MVT::i32,
/*30437*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*30439*/       OPC_CheckPredicate, 32, // Predicate_store
/*30441*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*30443*/       OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*30446*/       OPC_EmitMergeInputChains1_0,
/*30447*/       OPC_EmitInteger, MVT::i32, 14, 
/*30450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30453*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*30464*/     /*Scope*/ 32, /*->30497*/
/*30465*/       OPC_CheckChild1Type, MVT::f32,
/*30467*/       OPC_RecordChild2, // #2 = $addr
/*30468*/       OPC_CheckChild2Type, MVT::i32,
/*30470*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*30472*/       OPC_CheckPredicate, 32, // Predicate_store
/*30474*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*30476*/       OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*30479*/       OPC_EmitMergeInputChains1_0,
/*30480*/       OPC_EmitInteger, MVT::i32, 14, 
/*30483*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30486*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*30497*/     /*Scope*/ 42, /*->30540*/
/*30498*/       OPC_CheckChild1Type, MVT::v2f64,
/*30500*/       OPC_RecordChild2, // #2 = $Rn
/*30501*/       OPC_CheckChild2Type, MVT::i32,
/*30503*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*30505*/       OPC_CheckPredicate, 32, // Predicate_store
/*30507*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*30509*/       OPC_EmitMergeInputChains1_0,
/*30510*/       OPC_EmitInteger, MVT::i32, 14, 
/*30513*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30516*/       OPC_Scope, 10, /*->30528*/ // 2 children in Scope
/*30518*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (st QPR:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                  // Dst: (VSTMQIA QPR:v2f64:$src, GPR:i32:$Rn)
/*30528*/       /*Scope*/ 10, /*->30539*/
/*30529*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQDB), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (st QPR:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                  // Dst: (VSTMQDB QPR:v2f64:$src, GPR:i32:$Rn)
/*30539*/       0, /*End of Scope*/
/*30540*/     0, /*End of Scope*/
/*30541*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 27|128,11/*1435*/,  TARGET_VAL(ARMISD::CMPZ),// ->31981
/*30546*/   OPC_Scope, 6|128,1/*134*/, /*->30683*/ // 14 children in Scope
/*30549*/     OPC_MoveChild, 0,
/*30551*/     OPC_SwitchOpcode /*2 cases */, 62,  TARGET_VAL(ISD::AND),// ->30617
/*30555*/       OPC_RecordChild0, // #0 = $Rn
/*30556*/       OPC_RecordChild1, // #1 = $shift
/*30557*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*30559*/       OPC_CheckType, MVT::i32,
/*30561*/       OPC_MoveParent,
/*30562*/       OPC_MoveChild, 1,
/*30564*/       OPC_CheckInteger, 0, 
/*30566*/       OPC_MoveParent,
/*30567*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30569*/       OPC_Scope, 22, /*->30593*/ // 2 children in Scope
/*30571*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*30574*/         OPC_EmitInteger, MVT::i32, 14, 
/*30577*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30580*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*30593*/       /*Scope*/ 22, /*->30616*/
/*30594*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*30597*/         OPC_EmitInteger, MVT::i32, 14, 
/*30600*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30603*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*30616*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::XOR),// ->30682
/*30620*/       OPC_RecordChild0, // #0 = $Rn
/*30621*/       OPC_RecordChild1, // #1 = $shift
/*30622*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*30624*/       OPC_CheckType, MVT::i32,
/*30626*/       OPC_MoveParent,
/*30627*/       OPC_MoveChild, 1,
/*30629*/       OPC_CheckInteger, 0, 
/*30631*/       OPC_MoveParent,
/*30632*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30634*/       OPC_Scope, 22, /*->30658*/ // 2 children in Scope
/*30636*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*30639*/         OPC_EmitInteger, MVT::i32, 14, 
/*30642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30645*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*30658*/       /*Scope*/ 22, /*->30681*/
/*30659*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*30662*/         OPC_EmitInteger, MVT::i32, 14, 
/*30665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30668*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*30681*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*30683*/   /*Scope*/ 39, /*->30723*/
/*30684*/     OPC_RecordChild0, // #0 = $Rn
/*30685*/     OPC_CheckChild0Type, MVT::i32,
/*30687*/     OPC_MoveChild, 1,
/*30689*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*30692*/     OPC_MoveChild, 0,
/*30694*/     OPC_CheckInteger, 0, 
/*30696*/     OPC_MoveParent,
/*30697*/     OPC_RecordChild1, // #1 = $shift
/*30698*/     OPC_MoveParent,
/*30699*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30701*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*30704*/     OPC_EmitInteger, MVT::i32, 14, 
/*30707*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30710*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg:i32:$shift)) - Complexity = 23
              // Dst: (CMNzrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*30723*/   /*Scope*/ 39|128,1/*167*/, /*->30892*/
/*30725*/     OPC_MoveChild, 0,
/*30727*/     OPC_SwitchOpcode /*3 cases */, 34,  TARGET_VAL(ISD::SUB),// ->30765
/*30731*/       OPC_MoveChild, 0,
/*30733*/       OPC_CheckInteger, 0, 
/*30735*/       OPC_MoveParent,
/*30736*/       OPC_RecordChild1, // #0 = $shift
/*30737*/       OPC_CheckType, MVT::i32,
/*30739*/       OPC_MoveParent,
/*30740*/       OPC_RecordChild1, // #1 = $Rn
/*30741*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30743*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*30746*/       OPC_EmitInteger, MVT::i32, 14, 
/*30749*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30752*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ (sub:i32 0:i32, so_reg:i32:$shift), GPR:i32:$Rn) - Complexity = 23
                // Dst: (CMNzrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
              /*SwitchOpcode*/ 60,  TARGET_VAL(ISD::AND),// ->30828
/*30768*/       OPC_RecordChild0, // #0 = $Rn
/*30769*/       OPC_RecordChild1, // #1 = $ShiftedRm
/*30770*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*30772*/       OPC_CheckType, MVT::i32,
/*30774*/       OPC_MoveParent,
/*30775*/       OPC_MoveChild, 1,
/*30777*/       OPC_CheckInteger, 0, 
/*30779*/       OPC_MoveParent,
/*30780*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30782*/       OPC_Scope, 21, /*->30805*/ // 2 children in Scope
/*30784*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30787*/         OPC_EmitInteger, MVT::i32, 14, 
/*30790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30793*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30805*/       /*Scope*/ 21, /*->30827*/
/*30806*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30809*/         OPC_EmitInteger, MVT::i32, 14, 
/*30812*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30815*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30827*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 60,  TARGET_VAL(ISD::XOR),// ->30891
/*30831*/       OPC_RecordChild0, // #0 = $Rn
/*30832*/       OPC_RecordChild1, // #1 = $ShiftedRm
/*30833*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*30835*/       OPC_CheckType, MVT::i32,
/*30837*/       OPC_MoveParent,
/*30838*/       OPC_MoveChild, 1,
/*30840*/       OPC_CheckInteger, 0, 
/*30842*/       OPC_MoveParent,
/*30843*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30845*/       OPC_Scope, 21, /*->30868*/ // 2 children in Scope
/*30847*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30850*/         OPC_EmitInteger, MVT::i32, 14, 
/*30853*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30856*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30868*/       /*Scope*/ 21, /*->30890*/
/*30869*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30872*/         OPC_EmitInteger, MVT::i32, 14, 
/*30875*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30878*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30890*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*30892*/   /*Scope*/ 38, /*->30931*/
/*30893*/     OPC_RecordChild0, // #0 = $Rn
/*30894*/     OPC_CheckChild0Type, MVT::i32,
/*30896*/     OPC_MoveChild, 1,
/*30898*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*30901*/     OPC_MoveChild, 0,
/*30903*/     OPC_CheckInteger, 0, 
/*30905*/     OPC_MoveParent,
/*30906*/     OPC_RecordChild1, // #1 = $ShiftedRm
/*30907*/     OPC_MoveParent,
/*30908*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30910*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30913*/     OPC_EmitInteger, MVT::i32, 14, 
/*30916*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30919*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
              // Dst: (t2CMNzrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30931*/   /*Scope*/ 76|128,1/*204*/, /*->31137*/
/*30933*/     OPC_MoveChild, 0,
/*30935*/     OPC_SwitchOpcode /*3 cases */, 33,  TARGET_VAL(ISD::SUB),// ->30972
/*30939*/       OPC_MoveChild, 0,
/*30941*/       OPC_CheckInteger, 0, 
/*30943*/       OPC_MoveParent,
/*30944*/       OPC_RecordChild1, // #0 = $ShiftedRm
/*30945*/       OPC_CheckType, MVT::i32,
/*30947*/       OPC_MoveParent,
/*30948*/       OPC_RecordChild1, // #1 = $Rn
/*30949*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30951*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30954*/       OPC_EmitInteger, MVT::i32, 14, 
/*30957*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30960*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPR:i32:$Rn) - Complexity = 20
                // Dst: (t2CMNzrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::AND),// ->31054
/*30975*/       OPC_RecordChild0, // #0 = $Rn
/*30976*/       OPC_RecordChild1, // #1 = $imm
/*30977*/       OPC_MoveChild, 1,
/*30979*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30982*/       OPC_Scope, 34, /*->31018*/ // 2 children in Scope
/*30984*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*30986*/         OPC_MoveParent,
/*30987*/         OPC_CheckPredicate, 40, // Predicate_and_su
/*30989*/         OPC_CheckType, MVT::i32,
/*30991*/         OPC_MoveParent,
/*30992*/         OPC_MoveChild, 1,
/*30994*/         OPC_CheckInteger, 0, 
/*30996*/         OPC_MoveParent,
/*30997*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30999*/         OPC_EmitConvertToTarget, 1,
/*31001*/         OPC_EmitInteger, MVT::i32, 14, 
/*31004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31007*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31018*/       /*Scope*/ 34, /*->31053*/
/*31019*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*31021*/         OPC_MoveParent,
/*31022*/         OPC_CheckPredicate, 40, // Predicate_and_su
/*31024*/         OPC_CheckType, MVT::i32,
/*31026*/         OPC_MoveParent,
/*31027*/         OPC_MoveChild, 1,
/*31029*/         OPC_CheckInteger, 0, 
/*31031*/         OPC_MoveParent,
/*31032*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31034*/         OPC_EmitConvertToTarget, 1,
/*31036*/         OPC_EmitInteger, MVT::i32, 14, 
/*31039*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31042*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31053*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::XOR),// ->31136
/*31057*/       OPC_RecordChild0, // #0 = $Rn
/*31058*/       OPC_RecordChild1, // #1 = $imm
/*31059*/       OPC_MoveChild, 1,
/*31061*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31064*/       OPC_Scope, 34, /*->31100*/ // 2 children in Scope
/*31066*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*31068*/         OPC_MoveParent,
/*31069*/         OPC_CheckPredicate, 41, // Predicate_xor_su
/*31071*/         OPC_CheckType, MVT::i32,
/*31073*/         OPC_MoveParent,
/*31074*/         OPC_MoveChild, 1,
/*31076*/         OPC_CheckInteger, 0, 
/*31078*/         OPC_MoveParent,
/*31079*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31081*/         OPC_EmitConvertToTarget, 1,
/*31083*/         OPC_EmitInteger, MVT::i32, 14, 
/*31086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31089*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31100*/       /*Scope*/ 34, /*->31135*/
/*31101*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*31103*/         OPC_MoveParent,
/*31104*/         OPC_CheckPredicate, 41, // Predicate_xor_su
/*31106*/         OPC_CheckType, MVT::i32,
/*31108*/         OPC_MoveParent,
/*31109*/         OPC_MoveChild, 1,
/*31111*/         OPC_CheckInteger, 0, 
/*31113*/         OPC_MoveParent,
/*31114*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31116*/         OPC_EmitConvertToTarget, 1,
/*31118*/         OPC_EmitInteger, MVT::i32, 14, 
/*31121*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31124*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31135*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*31137*/   /*Scope*/ 102, /*->31240*/
/*31138*/     OPC_RecordChild0, // #0 = $src
/*31139*/     OPC_CheckChild0Type, MVT::i32,
/*31141*/     OPC_Scope, 25, /*->31168*/ // 2 children in Scope
/*31143*/       OPC_RecordChild1, // #1 = $rhs
/*31144*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31146*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$rhs #2 #3 #4
/*31149*/       OPC_EmitInteger, MVT::i32, 14, 
/*31152*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31155*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg:i32:$rhs) - Complexity = 15
                // Dst: (CMPrs:i32 GPR:i32:$src, so_reg:i32:$rhs)
/*31168*/     /*Scope*/ 70, /*->31239*/
/*31169*/       OPC_MoveChild, 1,
/*31171*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*31174*/       OPC_MoveChild, 0,
/*31176*/       OPC_CheckInteger, 0, 
/*31178*/       OPC_MoveParent,
/*31179*/       OPC_RecordChild1, // #1 = $imm
/*31180*/       OPC_MoveChild, 1,
/*31182*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31185*/       OPC_Scope, 25, /*->31212*/ // 2 children in Scope
/*31187*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*31189*/         OPC_MoveParent,
/*31190*/         OPC_MoveParent,
/*31191*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31193*/         OPC_EmitConvertToTarget, 1,
/*31195*/         OPC_EmitInteger, MVT::i32, 14, 
/*31198*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31201*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31212*/       /*Scope*/ 25, /*->31238*/
/*31213*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*31215*/         OPC_MoveParent,
/*31216*/         OPC_MoveParent,
/*31217*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31219*/         OPC_EmitConvertToTarget, 1,
/*31221*/         OPC_EmitInteger, MVT::i32, 14, 
/*31224*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31227*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31238*/       0, /*End of Scope*/
/*31239*/     0, /*End of Scope*/
/*31240*/   /*Scope*/ 76, /*->31317*/
/*31241*/     OPC_MoveChild, 0,
/*31243*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*31246*/     OPC_MoveChild, 0,
/*31248*/     OPC_CheckInteger, 0, 
/*31250*/     OPC_MoveParent,
/*31251*/     OPC_RecordChild1, // #0 = $imm
/*31252*/     OPC_MoveChild, 1,
/*31254*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31257*/     OPC_Scope, 28, /*->31287*/ // 2 children in Scope
/*31259*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*31261*/       OPC_MoveParent,
/*31262*/       OPC_CheckType, MVT::i32,
/*31264*/       OPC_MoveParent,
/*31265*/       OPC_RecordChild1, // #1 = $Rn
/*31266*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31268*/       OPC_EmitConvertToTarget, 0,
/*31270*/       OPC_EmitInteger, MVT::i32, 14, 
/*31273*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31276*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcmpZ (sub:i32 0:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31287*/     /*Scope*/ 28, /*->31316*/
/*31288*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*31290*/       OPC_MoveParent,
/*31291*/       OPC_CheckType, MVT::i32,
/*31293*/       OPC_MoveParent,
/*31294*/       OPC_RecordChild1, // #1 = $Rn
/*31295*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31297*/       OPC_EmitConvertToTarget, 0,
/*31299*/       OPC_EmitInteger, MVT::i32, 14, 
/*31302*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31305*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcmpZ (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (t2CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31316*/     0, /*End of Scope*/
/*31317*/   /*Scope*/ 28, /*->31346*/
/*31318*/     OPC_RecordChild0, // #0 = $rhs
/*31319*/     OPC_CheckChild0Type, MVT::i32,
/*31321*/     OPC_RecordChild1, // #1 = $src
/*31322*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31324*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$rhs #2 #3 #4
/*31327*/     OPC_EmitInteger, MVT::i32, 14, 
/*31330*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31333*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (ARMcmpZ so_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
              // Dst: (CMPrs:i32 GPR:i32:$src, so_reg:i32:$rhs)
/*31346*/   /*Scope*/ 95, /*->31442*/
/*31347*/     OPC_MoveChild, 0,
/*31349*/     OPC_SwitchOpcode /*2 cases */, 54,  TARGET_VAL(ISD::AND),// ->31407
/*31353*/       OPC_RecordChild0, // #0 = $Rn
/*31354*/       OPC_RecordChild1, // #1 = $Rm
/*31355*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*31357*/       OPC_CheckType, MVT::i32,
/*31359*/       OPC_MoveParent,
/*31360*/       OPC_MoveChild, 1,
/*31362*/       OPC_CheckInteger, 0, 
/*31364*/       OPC_MoveParent,
/*31365*/       OPC_Scope, 19, /*->31386*/ // 2 children in Scope
/*31367*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31369*/         OPC_EmitInteger, MVT::i32, 14, 
/*31372*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31375*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*31386*/       /*Scope*/ 19, /*->31406*/
/*31387*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31389*/         OPC_EmitInteger, MVT::i32, 14, 
/*31392*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31395*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*31406*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 31,  TARGET_VAL(ISD::XOR),// ->31441
/*31410*/       OPC_RecordChild0, // #0 = $Rn
/*31411*/       OPC_RecordChild1, // #1 = $Rm
/*31412*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*31414*/       OPC_CheckType, MVT::i32,
/*31416*/       OPC_MoveParent,
/*31417*/       OPC_MoveChild, 1,
/*31419*/       OPC_CheckInteger, 0, 
/*31421*/       OPC_MoveParent,
/*31422*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31424*/       OPC_EmitInteger, MVT::i32, 14, 
/*31427*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31430*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*31442*/   /*Scope*/ 27, /*->31470*/
/*31443*/     OPC_RecordChild0, // #0 = $lhs
/*31444*/     OPC_CheckChild0Type, MVT::i32,
/*31446*/     OPC_RecordChild1, // #1 = $rhs
/*31447*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31449*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*31452*/     OPC_EmitInteger, MVT::i32, 14, 
/*31455*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31458*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmpZ GPR:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*31470*/   /*Scope*/ 102, /*->31573*/
/*31471*/     OPC_MoveChild, 0,
/*31473*/     OPC_SwitchOpcode /*2 cases */, 46,  TARGET_VAL(ISD::AND),// ->31523
/*31477*/       OPC_RecordChild0, // #0 = $lhs
/*31478*/       OPC_RecordChild1, // #1 = $rhs
/*31479*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*31481*/       OPC_CheckType, MVT::i32,
/*31483*/       OPC_MoveParent,
/*31484*/       OPC_MoveChild, 1,
/*31486*/       OPC_CheckInteger, 0, 
/*31488*/       OPC_MoveParent,
/*31489*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31491*/       OPC_EmitInteger, MVT::i32, 14, 
/*31494*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31497*/       OPC_Scope, 11, /*->31510*/ // 2 children in Scope
/*31499*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$lhs, rGPR:i32:$rhs)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31510*/       /*Scope*/ 11, /*->31522*/
/*31511*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 rGPR:i32:$rhs, GPR:i32:$lhs)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31522*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::XOR),// ->31572
/*31526*/       OPC_RecordChild0, // #0 = $lhs
/*31527*/       OPC_RecordChild1, // #1 = $rhs
/*31528*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*31530*/       OPC_CheckType, MVT::i32,
/*31532*/       OPC_MoveParent,
/*31533*/       OPC_MoveChild, 1,
/*31535*/       OPC_CheckInteger, 0, 
/*31537*/       OPC_MoveParent,
/*31538*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31540*/       OPC_EmitInteger, MVT::i32, 14, 
/*31543*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31546*/       OPC_Scope, 11, /*->31559*/ // 2 children in Scope
/*31548*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$lhs, rGPR:i32:$rhs)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31559*/       /*Scope*/ 11, /*->31571*/
/*31560*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 rGPR:i32:$rhs, GPR:i32:$lhs)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31571*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*31573*/   /*Scope*/ 105, /*->31679*/
/*31574*/     OPC_RecordChild0, // #0 = $rhs
/*31575*/     OPC_CheckChild0Type, MVT::i32,
/*31577*/     OPC_Scope, 24, /*->31603*/ // 2 children in Scope
/*31579*/       OPC_RecordChild1, // #1 = $lhs
/*31580*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31582*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*31585*/       OPC_EmitInteger, MVT::i32, 14, 
/*31588*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31591*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPR:i32:$lhs) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*31603*/     /*Scope*/ 74, /*->31678*/
/*31604*/       OPC_MoveChild, 1,
/*31606*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*31609*/       OPC_MoveChild, 0,
/*31611*/       OPC_CheckInteger, 0, 
/*31613*/       OPC_MoveParent,
/*31614*/       OPC_RecordChild1, // #1 = $Rm
/*31615*/       OPC_MoveParent,
/*31616*/       OPC_Scope, 19, /*->31637*/ // 3 children in Scope
/*31618*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31620*/         OPC_EmitInteger, MVT::i32, 14, 
/*31623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31626*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*31637*/       /*Scope*/ 19, /*->31657*/
/*31638*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31640*/         OPC_EmitInteger, MVT::i32, 14, 
/*31643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31646*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*31657*/       /*Scope*/ 19, /*->31677*/
/*31658*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31660*/         OPC_EmitInteger, MVT::i32, 14, 
/*31663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31666*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$lhs, (sub:i32 0:i32, rGPR:i32:$rhs)) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31677*/       0, /*End of Scope*/
/*31678*/     0, /*End of Scope*/
/*31679*/   /*Scope*/ 77, /*->31757*/
/*31680*/     OPC_MoveChild, 0,
/*31682*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*31685*/     OPC_MoveChild, 0,
/*31687*/     OPC_CheckInteger, 0, 
/*31689*/     OPC_MoveParent,
/*31690*/     OPC_RecordChild1, // #0 = $Rm
/*31691*/     OPC_CheckType, MVT::i32,
/*31693*/     OPC_MoveParent,
/*31694*/     OPC_RecordChild1, // #1 = $Rn
/*31695*/     OPC_Scope, 19, /*->31716*/ // 3 children in Scope
/*31697*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31699*/       OPC_EmitInteger, MVT::i32, 14, 
/*31702*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31705*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*31716*/     /*Scope*/ 19, /*->31736*/
/*31717*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31719*/       OPC_EmitInteger, MVT::i32, 14, 
/*31722*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31725*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*31736*/     /*Scope*/ 19, /*->31756*/
/*31737*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31739*/       OPC_EmitInteger, MVT::i32, 14, 
/*31742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31745*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$rhs), GPR:i32:$lhs) - Complexity = 11
                // Dst: (t2CMNzrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31756*/     0, /*End of Scope*/
/*31757*/   /*Scope*/ 93|128,1/*221*/, /*->31980*/
/*31759*/     OPC_RecordChild0, // #0 = $src
/*31760*/     OPC_CheckChild0Type, MVT::i32,
/*31762*/     OPC_RecordChild1, // #1 = $imm
/*31763*/     OPC_Scope, 10|128,1/*138*/, /*->31904*/ // 4 children in Scope
/*31766*/       OPC_MoveChild, 1,
/*31768*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31771*/       OPC_Scope, 24, /*->31797*/ // 5 children in Scope
/*31773*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*31775*/         OPC_MoveParent,
/*31776*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31778*/         OPC_EmitConvertToTarget, 1,
/*31780*/         OPC_EmitInteger, MVT::i32, 14, 
/*31783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31786*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm)
/*31797*/       /*Scope*/ 27, /*->31825*/
/*31798*/         OPC_CheckPredicate, 12, // Predicate_so_imm_neg
/*31800*/         OPC_MoveParent,
/*31801*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31803*/         OPC_EmitConvertToTarget, 1,
/*31805*/         OPC_EmitNodeXForm, 9, 2, // so_imm_neg_XFORM
/*31808*/         OPC_EmitInteger, MVT::i32, 14, 
/*31811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31814*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNzri:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*31825*/       /*Scope*/ 24, /*->31850*/
/*31826*/         OPC_CheckPredicate, 42, // Predicate_imm0_255
/*31828*/         OPC_MoveParent,
/*31829*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31831*/         OPC_EmitConvertToTarget, 1,
/*31833*/         OPC_EmitInteger, MVT::i32, 14, 
/*31836*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31839*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*31850*/       /*Scope*/ 24, /*->31875*/
/*31851*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*31853*/         OPC_MoveParent,
/*31854*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31856*/         OPC_EmitConvertToTarget, 1,
/*31858*/         OPC_EmitInteger, MVT::i32, 14, 
/*31861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31864*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*31875*/       /*Scope*/ 27, /*->31903*/
/*31876*/         OPC_CheckPredicate, 18, // Predicate_t2_so_imm_neg
/*31878*/         OPC_MoveParent,
/*31879*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31881*/         OPC_EmitConvertToTarget, 1,
/*31883*/         OPC_EmitNodeXForm, 10, 2, // t2_so_imm_neg_XFORM
/*31886*/         OPC_EmitInteger, MVT::i32, 14, 
/*31889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31892*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNzri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*31903*/       0, /*End of Scope*/
/*31904*/     /*Scope*/ 19, /*->31924*/
/*31905*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31907*/       OPC_EmitInteger, MVT::i32, 14, 
/*31910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31913*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*31924*/     /*Scope*/ 19, /*->31944*/
/*31925*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31927*/       OPC_EmitInteger, MVT::i32, 14, 
/*31930*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31933*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*31944*/     /*Scope*/ 34, /*->31979*/
/*31945*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31947*/       OPC_EmitInteger, MVT::i32, 14, 
/*31950*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31953*/       OPC_Scope, 11, /*->31966*/ // 2 children in Scope
/*31955*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31966*/       /*Scope*/ 11, /*->31978*/
/*31967*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ rGPR:i32:$rhs, GPR:i32:$lhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31978*/       0, /*End of Scope*/
/*31979*/     0, /*End of Scope*/
/*31980*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 120|128,20/*2680*/,  TARGET_VAL(ISD::LOAD),// ->34665
/*31985*/   OPC_RecordMemRef,
/*31986*/   OPC_RecordNode,   // #0 = 'ld' chained node
/*31987*/   OPC_Scope, 74|128,1/*202*/, /*->32192*/ // 5 children in Scope
/*31990*/     OPC_RecordChild1, // #1 = $addr
/*31991*/     OPC_CheckChild1Type, MVT::i32,
/*31993*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*31995*/     OPC_CheckType, MVT::i32,
/*31997*/     OPC_Scope, 25, /*->32024*/ // 3 children in Scope
/*31999*/       OPC_CheckPredicate, 24, // Predicate_load
/*32001*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32003*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32006*/       OPC_EmitMergeInputChains1_0,
/*32007*/       OPC_EmitInteger, MVT::i32, 14, 
/*32010*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32013*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*32024*/     /*Scope*/ 56, /*->32081*/
/*32025*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32027*/       OPC_Scope, 25, /*->32054*/ // 2 children in Scope
/*32029*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*32031*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32033*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32036*/         OPC_EmitMergeInputChains1_0,
/*32037*/         OPC_EmitInteger, MVT::i32, 14, 
/*32040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32043*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*32054*/       /*Scope*/ 25, /*->32080*/
/*32055*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*32057*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32059*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32062*/         OPC_EmitMergeInputChains1_0,
/*32063*/         OPC_EmitInteger, MVT::i32, 14, 
/*32066*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32069*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                  // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*32080*/       0, /*End of Scope*/
/*32081*/     /*Scope*/ 109, /*->32191*/
/*32082*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*32084*/       OPC_Scope, 25, /*->32111*/ // 3 children in Scope
/*32086*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*32088*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32090*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32093*/         OPC_EmitMergeInputChains1_0,
/*32094*/         OPC_EmitInteger, MVT::i32, 14, 
/*32097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32100*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*32111*/       /*Scope*/ 52, /*->32164*/
/*32112*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*32114*/         OPC_Scope, 23, /*->32139*/ // 2 children in Scope
/*32116*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32118*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32121*/           OPC_EmitMergeInputChains1_0,
/*32122*/           OPC_EmitInteger, MVT::i32, 14, 
/*32125*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32128*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*32139*/         /*Scope*/ 23, /*->32163*/
/*32140*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32142*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*32145*/           OPC_EmitMergeInputChains1_0,
/*32146*/           OPC_EmitInteger, MVT::i32, 14, 
/*32149*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32152*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*32163*/         0, /*End of Scope*/
/*32164*/       /*Scope*/ 25, /*->32190*/
/*32165*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*32167*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32169*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*32172*/         OPC_EmitMergeInputChains1_0,
/*32173*/         OPC_EmitInteger, MVT::i32, 14, 
/*32176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32179*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*32190*/       0, /*End of Scope*/
/*32191*/     0, /*End of Scope*/
/*32192*/   /*Scope*/ 30, /*->32223*/
/*32193*/     OPC_MoveChild, 1,
/*32195*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::WrapperPIC),
/*32198*/     OPC_RecordChild0, // #1 = $addr
/*32199*/     OPC_MoveChild, 0,
/*32201*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*32204*/     OPC_MoveParent,
/*32205*/     OPC_MoveParent,
/*32206*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*32208*/     OPC_CheckPredicate, 24, // Predicate_load
/*32210*/     OPC_CheckType, MVT::i32,
/*32212*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*32214*/     OPC_EmitMergeInputChains1_0,
/*32215*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
              // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*32223*/   /*Scope*/ 37|128,16/*2085*/, /*->34310*/
/*32225*/     OPC_RecordChild1, // #1 = $shift
/*32226*/     OPC_CheckChild1Type, MVT::i32,
/*32228*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*32230*/     OPC_CheckType, MVT::i32,
/*32232*/     OPC_Scope, 26, /*->32260*/ // 24 children in Scope
/*32234*/       OPC_CheckPredicate, 24, // Predicate_load
/*32236*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32238*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*32241*/       OPC_EmitMergeInputChains1_0,
/*32242*/       OPC_EmitInteger, MVT::i32, 14, 
/*32245*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32248*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*32260*/     /*Scope*/ 58, /*->32319*/
/*32261*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32263*/       OPC_Scope, 26, /*->32291*/ // 2 children in Scope
/*32265*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*32267*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32269*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*32272*/         OPC_EmitMergeInputChains1_0,
/*32273*/         OPC_EmitInteger, MVT::i32, 14, 
/*32276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32279*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*32291*/       /*Scope*/ 26, /*->32318*/
/*32292*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*32294*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32296*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*32299*/         OPC_EmitMergeInputChains1_0,
/*32300*/         OPC_EmitInteger, MVT::i32, 14, 
/*32303*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32306*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*32318*/       0, /*End of Scope*/
/*32319*/     /*Scope*/ 58, /*->32378*/
/*32320*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*32322*/       OPC_Scope, 26, /*->32350*/ // 2 children in Scope
/*32324*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*32326*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32328*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*32331*/         OPC_EmitMergeInputChains1_0,
/*32332*/         OPC_EmitInteger, MVT::i32, 14, 
/*32335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*32350*/       /*Scope*/ 26, /*->32377*/
/*32351*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*32353*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32355*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*32358*/         OPC_EmitMergeInputChains1_0,
/*32359*/         OPC_EmitInteger, MVT::i32, 14, 
/*32362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32365*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*32377*/       0, /*End of Scope*/
/*32378*/     /*Scope*/ 28, /*->32407*/
/*32379*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32381*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*32383*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32385*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*32388*/       OPC_EmitMergeInputChains1_0,
/*32389*/       OPC_EmitInteger, MVT::i32, 14, 
/*32392*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32395*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*32407*/     /*Scope*/ 85, /*->32493*/
/*32408*/       OPC_CheckPredicate, 50, // Predicate_extload
/*32410*/       OPC_Scope, 26, /*->32438*/ // 3 children in Scope
/*32412*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*32414*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32416*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*32419*/         OPC_EmitMergeInputChains1_0,
/*32420*/         OPC_EmitInteger, MVT::i32, 14, 
/*32423*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32426*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*32438*/       /*Scope*/ 26, /*->32465*/
/*32439*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*32441*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32443*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*32446*/         OPC_EmitMergeInputChains1_0,
/*32447*/         OPC_EmitInteger, MVT::i32, 14, 
/*32450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32453*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*32465*/       /*Scope*/ 26, /*->32492*/
/*32466*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*32468*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32470*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*32473*/         OPC_EmitMergeInputChains1_0,
/*32474*/         OPC_EmitInteger, MVT::i32, 14, 
/*32477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32480*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*32492*/       0, /*End of Scope*/
/*32493*/     /*Scope*/ 26, /*->32520*/
/*32494*/       OPC_CheckPredicate, 24, // Predicate_load
/*32496*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32498*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32501*/       OPC_EmitMergeInputChains1_0,
/*32502*/       OPC_EmitInteger, MVT::i32, 14, 
/*32505*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32508*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*32520*/     /*Scope*/ 58, /*->32579*/
/*32521*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32523*/       OPC_Scope, 26, /*->32551*/ // 2 children in Scope
/*32525*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*32527*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32529*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32532*/         OPC_EmitMergeInputChains1_0,
/*32533*/         OPC_EmitInteger, MVT::i32, 14, 
/*32536*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32539*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*32551*/       /*Scope*/ 26, /*->32578*/
/*32552*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*32554*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32556*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32559*/         OPC_EmitMergeInputChains1_0,
/*32560*/         OPC_EmitInteger, MVT::i32, 14, 
/*32563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32566*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*32578*/       0, /*End of Scope*/
/*32579*/     /*Scope*/ 58, /*->32638*/
/*32580*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*32582*/       OPC_Scope, 26, /*->32610*/ // 2 children in Scope
/*32584*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*32586*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32588*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32591*/         OPC_EmitMergeInputChains1_0,
/*32592*/         OPC_EmitInteger, MVT::i32, 14, 
/*32595*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32598*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*32610*/       /*Scope*/ 26, /*->32637*/
/*32611*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*32613*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32615*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32618*/         OPC_EmitMergeInputChains1_0,
/*32619*/         OPC_EmitInteger, MVT::i32, 14, 
/*32622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32625*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*32637*/       0, /*End of Scope*/
/*32638*/     /*Scope*/ 28, /*->32667*/
/*32639*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32641*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*32643*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32645*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32648*/       OPC_EmitMergeInputChains1_0,
/*32649*/       OPC_EmitInteger, MVT::i32, 14, 
/*32652*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32655*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*32667*/     /*Scope*/ 85, /*->32753*/
/*32668*/       OPC_CheckPredicate, 50, // Predicate_extload
/*32670*/       OPC_Scope, 26, /*->32698*/ // 3 children in Scope
/*32672*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*32674*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32676*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32679*/         OPC_EmitMergeInputChains1_0,
/*32680*/         OPC_EmitInteger, MVT::i32, 14, 
/*32683*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32686*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*32698*/       /*Scope*/ 26, /*->32725*/
/*32699*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*32701*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32703*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32706*/         OPC_EmitMergeInputChains1_0,
/*32707*/         OPC_EmitInteger, MVT::i32, 14, 
/*32710*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32713*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*32725*/       /*Scope*/ 26, /*->32752*/
/*32726*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*32728*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32730*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32733*/         OPC_EmitMergeInputChains1_0,
/*32734*/         OPC_EmitInteger, MVT::i32, 14, 
/*32737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32740*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*32752*/       0, /*End of Scope*/
/*32753*/     /*Scope*/ 25, /*->32779*/
/*32754*/       OPC_CheckPredicate, 24, // Predicate_load
/*32756*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32758*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*32761*/       OPC_EmitMergeInputChains1_0,
/*32762*/       OPC_EmitInteger, MVT::i32, 14, 
/*32765*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32768*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*32779*/     /*Scope*/ 56, /*->32836*/
/*32780*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32782*/       OPC_Scope, 25, /*->32809*/ // 2 children in Scope
/*32784*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*32786*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32788*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*32791*/         OPC_EmitMergeInputChains1_0,
/*32792*/         OPC_EmitInteger, MVT::i32, 14, 
/*32795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*32809*/       /*Scope*/ 25, /*->32835*/
/*32810*/         OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*32812*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32814*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*32817*/         OPC_EmitMergeInputChains1_0,
/*32818*/         OPC_EmitInteger, MVT::i32, 14, 
/*32821*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32824*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*32835*/       0, /*End of Scope*/
/*32836*/     /*Scope*/ 107, /*->32944*/
/*32837*/       OPC_CheckPredicate, 50, // Predicate_extload
/*32839*/       OPC_Scope, 25, /*->32866*/ // 3 children in Scope
/*32841*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*32843*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32845*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*32848*/         OPC_EmitMergeInputChains1_0,
/*32849*/         OPC_EmitInteger, MVT::i32, 14, 
/*32852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32855*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*32866*/       /*Scope*/ 50, /*->32917*/
/*32867*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*32869*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32871*/         OPC_Scope, 21, /*->32894*/ // 2 children in Scope
/*32873*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*32876*/           OPC_EmitMergeInputChains1_0,
/*32877*/           OPC_EmitInteger, MVT::i32, 14, 
/*32880*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32883*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*32894*/         /*Scope*/ 21, /*->32916*/
/*32895*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32898*/           OPC_EmitMergeInputChains1_0,
/*32899*/           OPC_EmitInteger, MVT::i32, 14, 
/*32902*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32905*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*32916*/         0, /*End of Scope*/
/*32917*/       /*Scope*/ 25, /*->32943*/
/*32918*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*32920*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32922*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32925*/         OPC_EmitMergeInputChains1_0,
/*32926*/         OPC_EmitInteger, MVT::i32, 14, 
/*32929*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32932*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*32943*/       0, /*End of Scope*/
/*32944*/     /*Scope*/ 50, /*->32995*/
/*32945*/       OPC_CheckPredicate, 24, // Predicate_load
/*32947*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32949*/       OPC_Scope, 21, /*->32972*/ // 2 children in Scope
/*32951*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectThumbAddrModeRI5S4:$addr #2 #3
/*32954*/         OPC_EmitMergeInputChains1_0,
/*32955*/         OPC_EmitInteger, MVT::i32, 14, 
/*32958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32961*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$addr)
/*32972*/       /*Scope*/ 21, /*->32994*/
/*32973*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*32976*/         OPC_EmitMergeInputChains1_0,
/*32977*/         OPC_EmitInteger, MVT::i32, 14, 
/*32980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32983*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*32994*/       0, /*End of Scope*/
/*32995*/     /*Scope*/ 106, /*->33102*/
/*32996*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32998*/       OPC_Scope, 50, /*->33050*/ // 2 children in Scope
/*33000*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*33002*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33004*/         OPC_Scope, 21, /*->33027*/ // 2 children in Scope
/*33006*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*33009*/           OPC_EmitMergeInputChains1_0,
/*33010*/           OPC_EmitInteger, MVT::i32, 14, 
/*33013*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33016*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*33027*/         /*Scope*/ 21, /*->33049*/
/*33028*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*33031*/           OPC_EmitMergeInputChains1_0,
/*33032*/           OPC_EmitInteger, MVT::i32, 14, 
/*33035*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33038*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*33049*/         0, /*End of Scope*/
/*33050*/       /*Scope*/ 50, /*->33101*/
/*33051*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*33053*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33055*/         OPC_Scope, 21, /*->33078*/ // 2 children in Scope
/*33057*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*33060*/           OPC_EmitMergeInputChains1_0,
/*33061*/           OPC_EmitInteger, MVT::i32, 14, 
/*33064*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33067*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*33078*/         /*Scope*/ 21, /*->33100*/
/*33079*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*33082*/           OPC_EmitMergeInputChains1_0,
/*33083*/           OPC_EmitInteger, MVT::i32, 14, 
/*33086*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33089*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*33100*/         0, /*End of Scope*/
/*33101*/       0, /*End of Scope*/
/*33102*/     /*Scope*/ 25, /*->33128*/
/*33103*/       OPC_CheckPredicate, 24, // Predicate_load
/*33105*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33107*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*33110*/       OPC_EmitMergeInputChains1_0,
/*33111*/       OPC_EmitInteger, MVT::i32, 14, 
/*33114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33117*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*33128*/     /*Scope*/ 52, /*->33181*/
/*33129*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*33131*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*33133*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33135*/       OPC_Scope, 21, /*->33158*/ // 2 children in Scope
/*33137*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*33140*/         OPC_EmitMergeInputChains1_0,
/*33141*/         OPC_EmitInteger, MVT::i32, 14, 
/*33144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33147*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*33158*/       /*Scope*/ 21, /*->33180*/
/*33159*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*33162*/         OPC_EmitMergeInputChains1_0,
/*33163*/         OPC_EmitInteger, MVT::i32, 14, 
/*33166*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33169*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*33180*/       0, /*End of Scope*/
/*33181*/     /*Scope*/ 29|128,1/*157*/, /*->33340*/
/*33183*/       OPC_CheckPredicate, 50, // Predicate_extload
/*33185*/       OPC_Scope, 50, /*->33237*/ // 3 children in Scope
/*33187*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*33189*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33191*/         OPC_Scope, 21, /*->33214*/ // 2 children in Scope
/*33193*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*33196*/           OPC_EmitMergeInputChains1_0,
/*33197*/           OPC_EmitInteger, MVT::i32, 14, 
/*33200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33203*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*33214*/         /*Scope*/ 21, /*->33236*/
/*33215*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*33218*/           OPC_EmitMergeInputChains1_0,
/*33219*/           OPC_EmitInteger, MVT::i32, 14, 
/*33222*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33225*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*33236*/         0, /*End of Scope*/
/*33237*/       /*Scope*/ 50, /*->33288*/
/*33238*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*33240*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33242*/         OPC_Scope, 21, /*->33265*/ // 2 children in Scope
/*33244*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*33247*/           OPC_EmitMergeInputChains1_0,
/*33248*/           OPC_EmitInteger, MVT::i32, 14, 
/*33251*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33254*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*33265*/         /*Scope*/ 21, /*->33287*/
/*33266*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*33269*/           OPC_EmitMergeInputChains1_0,
/*33270*/           OPC_EmitInteger, MVT::i32, 14, 
/*33273*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33276*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*33287*/         0, /*End of Scope*/
/*33288*/       /*Scope*/ 50, /*->33339*/
/*33289*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*33291*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33293*/         OPC_Scope, 21, /*->33316*/ // 2 children in Scope
/*33295*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*33298*/           OPC_EmitMergeInputChains1_0,
/*33299*/           OPC_EmitInteger, MVT::i32, 14, 
/*33302*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33305*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*33316*/         /*Scope*/ 21, /*->33338*/
/*33317*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*33320*/           OPC_EmitMergeInputChains1_0,
/*33321*/           OPC_EmitInteger, MVT::i32, 14, 
/*33324*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33327*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*33338*/         0, /*End of Scope*/
/*33339*/       0, /*End of Scope*/
/*33340*/     /*Scope*/ 50, /*->33391*/
/*33341*/       OPC_CheckPredicate, 24, // Predicate_load
/*33343*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33345*/       OPC_Scope, 21, /*->33368*/ // 2 children in Scope
/*33347*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33350*/         OPC_EmitMergeInputChains1_0,
/*33351*/         OPC_EmitInteger, MVT::i32, 14, 
/*33354*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33357*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*33368*/       /*Scope*/ 21, /*->33390*/
/*33369*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33372*/         OPC_EmitMergeInputChains1_0,
/*33373*/         OPC_EmitInteger, MVT::i32, 14, 
/*33376*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33379*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_imm8:i32:$addr)
/*33390*/       0, /*End of Scope*/
/*33391*/     /*Scope*/ 106, /*->33498*/
/*33392*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*33394*/       OPC_Scope, 50, /*->33446*/ // 2 children in Scope
/*33396*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*33398*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33400*/         OPC_Scope, 21, /*->33423*/ // 2 children in Scope
/*33402*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33405*/           OPC_EmitMergeInputChains1_0,
/*33406*/           OPC_EmitInteger, MVT::i32, 14, 
/*33409*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33412*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*33423*/         /*Scope*/ 21, /*->33445*/
/*33424*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33427*/           OPC_EmitMergeInputChains1_0,
/*33428*/           OPC_EmitInteger, MVT::i32, 14, 
/*33431*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33434*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_imm8:i32:$addr)
/*33445*/         0, /*End of Scope*/
/*33446*/       /*Scope*/ 50, /*->33497*/
/*33447*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*33449*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33451*/         OPC_Scope, 21, /*->33474*/ // 2 children in Scope
/*33453*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33456*/           OPC_EmitMergeInputChains1_0,
/*33457*/           OPC_EmitInteger, MVT::i32, 14, 
/*33460*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33463*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*33474*/         /*Scope*/ 21, /*->33496*/
/*33475*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33478*/           OPC_EmitMergeInputChains1_0,
/*33479*/           OPC_EmitInteger, MVT::i32, 14, 
/*33482*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33485*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*33496*/         0, /*End of Scope*/
/*33497*/       0, /*End of Scope*/
/*33498*/     /*Scope*/ 106, /*->33605*/
/*33499*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*33501*/       OPC_Scope, 50, /*->33553*/ // 2 children in Scope
/*33503*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*33505*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33507*/         OPC_Scope, 21, /*->33530*/ // 2 children in Scope
/*33509*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33512*/           OPC_EmitMergeInputChains1_0,
/*33513*/           OPC_EmitInteger, MVT::i32, 14, 
/*33516*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33519*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*33530*/         /*Scope*/ 21, /*->33552*/
/*33531*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33534*/           OPC_EmitMergeInputChains1_0,
/*33535*/           OPC_EmitInteger, MVT::i32, 14, 
/*33538*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33541*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi8:i32 t2addrmode_imm8:i32:$addr)
/*33552*/         0, /*End of Scope*/
/*33553*/       /*Scope*/ 50, /*->33604*/
/*33554*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*33556*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33558*/         OPC_Scope, 21, /*->33581*/ // 2 children in Scope
/*33560*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33563*/           OPC_EmitMergeInputChains1_0,
/*33564*/           OPC_EmitInteger, MVT::i32, 14, 
/*33567*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33570*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*33581*/         /*Scope*/ 21, /*->33603*/
/*33582*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33585*/           OPC_EmitMergeInputChains1_0,
/*33586*/           OPC_EmitInteger, MVT::i32, 14, 
/*33589*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33592*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi8:i32 t2addrmode_imm8:i32:$addr)
/*33603*/         0, /*End of Scope*/
/*33604*/       0, /*End of Scope*/
/*33605*/     /*Scope*/ 52, /*->33658*/
/*33606*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*33608*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*33610*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33612*/       OPC_Scope, 21, /*->33635*/ // 2 children in Scope
/*33614*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33617*/         OPC_EmitMergeInputChains1_0,
/*33618*/         OPC_EmitInteger, MVT::i32, 14, 
/*33621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33624*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*33635*/       /*Scope*/ 21, /*->33657*/
/*33636*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33639*/         OPC_EmitMergeInputChains1_0,
/*33640*/         OPC_EmitInteger, MVT::i32, 14, 
/*33643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33646*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*33657*/       0, /*End of Scope*/
/*33658*/     /*Scope*/ 29|128,1/*157*/, /*->33817*/
/*33660*/       OPC_CheckPredicate, 50, // Predicate_extload
/*33662*/       OPC_Scope, 50, /*->33714*/ // 3 children in Scope
/*33664*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*33666*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33668*/         OPC_Scope, 21, /*->33691*/ // 2 children in Scope
/*33670*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33673*/           OPC_EmitMergeInputChains1_0,
/*33674*/           OPC_EmitInteger, MVT::i32, 14, 
/*33677*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33680*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*33691*/         /*Scope*/ 21, /*->33713*/
/*33692*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33695*/           OPC_EmitMergeInputChains1_0,
/*33696*/           OPC_EmitInteger, MVT::i32, 14, 
/*33699*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33702*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*33713*/         0, /*End of Scope*/
/*33714*/       /*Scope*/ 50, /*->33765*/
/*33715*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*33717*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33719*/         OPC_Scope, 21, /*->33742*/ // 2 children in Scope
/*33721*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33724*/           OPC_EmitMergeInputChains1_0,
/*33725*/           OPC_EmitInteger, MVT::i32, 14, 
/*33728*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33731*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*33742*/         /*Scope*/ 21, /*->33764*/
/*33743*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33746*/           OPC_EmitMergeInputChains1_0,
/*33747*/           OPC_EmitInteger, MVT::i32, 14, 
/*33750*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33753*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*33764*/         0, /*End of Scope*/
/*33765*/       /*Scope*/ 50, /*->33816*/
/*33766*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*33768*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33770*/         OPC_Scope, 21, /*->33793*/ // 2 children in Scope
/*33772*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33775*/           OPC_EmitMergeInputChains1_0,
/*33776*/           OPC_EmitInteger, MVT::i32, 14, 
/*33779*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33782*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*33793*/         /*Scope*/ 21, /*->33815*/
/*33794*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33797*/           OPC_EmitMergeInputChains1_0,
/*33798*/           OPC_EmitInteger, MVT::i32, 14, 
/*33801*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33804*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_imm8:i32:$addr)
/*33815*/         0, /*End of Scope*/
/*33816*/       0, /*End of Scope*/
/*33817*/     /*Scope*/ 106|128,3/*490*/, /*->34309*/
/*33819*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*33821*/       OPC_Scope, 88, /*->33911*/ // 4 children in Scope
/*33823*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*33825*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*33827*/         OPC_Scope, 40, /*->33869*/ // 2 children in Scope
/*33829*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*33832*/           OPC_EmitMergeInputChains1_0,
/*33833*/           OPC_EmitInteger, MVT::i32, 14, 
/*33836*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33839*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*33850*/           OPC_EmitInteger, MVT::i32, 14, 
/*33853*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33856*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*33866*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*33869*/         /*Scope*/ 40, /*->33910*/
/*33870*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*33873*/           OPC_EmitMergeInputChains1_0,
/*33874*/           OPC_EmitInteger, MVT::i32, 14, 
/*33877*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33880*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*33891*/           OPC_EmitInteger, MVT::i32, 14, 
/*33894*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33897*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*33907*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr))
/*33910*/         0, /*End of Scope*/
/*33911*/       /*Scope*/ 88, /*->34000*/
/*33912*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*33914*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*33916*/         OPC_Scope, 40, /*->33958*/ // 2 children in Scope
/*33918*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*33921*/           OPC_EmitMergeInputChains1_0,
/*33922*/           OPC_EmitInteger, MVT::i32, 14, 
/*33925*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33928*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*33939*/           OPC_EmitInteger, MVT::i32, 14, 
/*33942*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33945*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*33955*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*33958*/         /*Scope*/ 40, /*->33999*/
/*33959*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*33962*/           OPC_EmitMergeInputChains1_0,
/*33963*/           OPC_EmitInteger, MVT::i32, 14, 
/*33966*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33969*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*33980*/           OPC_EmitInteger, MVT::i32, 14, 
/*33983*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33986*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*33996*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*33999*/         0, /*End of Scope*/
/*34000*/       /*Scope*/ 24|128,1/*152*/, /*->34154*/
/*34002*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*34004*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34006*/         OPC_Scope, 72, /*->34080*/ // 2 children in Scope
/*34008*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*34011*/           OPC_EmitMergeInputChains1_0,
/*34012*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34015*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34018*/           OPC_EmitInteger, MVT::i32, 14, 
/*34021*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34024*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*34035*/           OPC_EmitInteger, MVT::i32, 24, 
/*34038*/           OPC_EmitInteger, MVT::i32, 14, 
/*34041*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34044*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*34056*/           OPC_EmitInteger, MVT::i32, 24, 
/*34059*/           OPC_EmitInteger, MVT::i32, 14, 
/*34062*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34065*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*34077*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr), 24:i32), 24:i32)
/*34080*/         /*Scope*/ 72, /*->34153*/
/*34081*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*34084*/           OPC_EmitMergeInputChains1_0,
/*34085*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34088*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34091*/           OPC_EmitInteger, MVT::i32, 14, 
/*34094*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34097*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*34108*/           OPC_EmitInteger, MVT::i32, 24, 
/*34111*/           OPC_EmitInteger, MVT::i32, 14, 
/*34114*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34117*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*34129*/           OPC_EmitInteger, MVT::i32, 24, 
/*34132*/           OPC_EmitInteger, MVT::i32, 14, 
/*34135*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34138*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*34150*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*34153*/         0, /*End of Scope*/
/*34154*/       /*Scope*/ 24|128,1/*152*/, /*->34308*/
/*34156*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*34158*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34160*/         OPC_Scope, 72, /*->34234*/ // 2 children in Scope
/*34162*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*34165*/           OPC_EmitMergeInputChains1_0,
/*34166*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34169*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34172*/           OPC_EmitInteger, MVT::i32, 14, 
/*34175*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34178*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*34189*/           OPC_EmitInteger, MVT::i32, 16, 
/*34192*/           OPC_EmitInteger, MVT::i32, 14, 
/*34195*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34198*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*34210*/           OPC_EmitInteger, MVT::i32, 16, 
/*34213*/           OPC_EmitInteger, MVT::i32, 14, 
/*34216*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34219*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*34231*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr), 16:i32), 16:i32)
/*34234*/         /*Scope*/ 72, /*->34307*/
/*34235*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*34238*/           OPC_EmitMergeInputChains1_0,
/*34239*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34242*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34245*/           OPC_EmitInteger, MVT::i32, 14, 
/*34248*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34251*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*34262*/           OPC_EmitInteger, MVT::i32, 16, 
/*34265*/           OPC_EmitInteger, MVT::i32, 14, 
/*34268*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34271*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*34283*/           OPC_EmitInteger, MVT::i32, 16, 
/*34286*/           OPC_EmitInteger, MVT::i32, 14, 
/*34289*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34292*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*34304*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*34307*/         0, /*End of Scope*/
/*34308*/       0, /*End of Scope*/
/*34309*/     0, /*End of Scope*/
/*34310*/   /*Scope*/ 1|128,2/*257*/, /*->34569*/
/*34312*/     OPC_MoveChild, 1,
/*34314*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*34317*/     OPC_RecordChild0, // #1 = $addr
/*34318*/     OPC_MoveChild, 0,
/*34320*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*34323*/     OPC_MoveParent,
/*34324*/     OPC_MoveParent,
/*34325*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*34327*/     OPC_CheckType, MVT::i32,
/*34329*/     OPC_Scope, 44, /*->34375*/ // 5 children in Scope
/*34331*/       OPC_CheckPredicate, 24, // Predicate_load
/*34333*/       OPC_Scope, 19, /*->34354*/ // 2 children in Scope
/*34335*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34337*/         OPC_EmitMergeInputChains1_0,
/*34338*/         OPC_EmitInteger, MVT::i32, 14, 
/*34341*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34344*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*34354*/       /*Scope*/ 19, /*->34374*/
/*34355*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34357*/         OPC_EmitMergeInputChains1_0,
/*34358*/         OPC_EmitInteger, MVT::i32, 14, 
/*34361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34364*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*34374*/       0, /*End of Scope*/
/*34375*/     /*Scope*/ 48, /*->34424*/
/*34376*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*34378*/       OPC_Scope, 21, /*->34401*/ // 2 children in Scope
/*34380*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*34382*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34384*/         OPC_EmitMergeInputChains1_0,
/*34385*/         OPC_EmitInteger, MVT::i32, 14, 
/*34388*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34391*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*34401*/       /*Scope*/ 21, /*->34423*/
/*34402*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*34404*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34406*/         OPC_EmitMergeInputChains1_0,
/*34407*/         OPC_EmitInteger, MVT::i32, 14, 
/*34410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34413*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*34423*/       0, /*End of Scope*/
/*34424*/     /*Scope*/ 48, /*->34473*/
/*34425*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*34427*/       OPC_Scope, 21, /*->34450*/ // 2 children in Scope
/*34429*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*34431*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34433*/         OPC_EmitMergeInputChains1_0,
/*34434*/         OPC_EmitInteger, MVT::i32, 14, 
/*34437*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34440*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                  // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*34450*/       /*Scope*/ 21, /*->34472*/
/*34451*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*34453*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34455*/         OPC_EmitMergeInputChains1_0,
/*34456*/         OPC_EmitInteger, MVT::i32, 14, 
/*34459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34462*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                  // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*34472*/       0, /*End of Scope*/
/*34473*/     /*Scope*/ 23, /*->34497*/
/*34474*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*34476*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*34478*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34480*/       OPC_EmitMergeInputChains1_0,
/*34481*/       OPC_EmitInteger, MVT::i32, 14, 
/*34484*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34487*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*34497*/     /*Scope*/ 70, /*->34568*/
/*34498*/       OPC_CheckPredicate, 50, // Predicate_extload
/*34500*/       OPC_Scope, 21, /*->34523*/ // 3 children in Scope
/*34502*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*34504*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34506*/         OPC_EmitMergeInputChains1_0,
/*34507*/         OPC_EmitInteger, MVT::i32, 14, 
/*34510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*34523*/       /*Scope*/ 21, /*->34545*/
/*34524*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*34526*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34528*/         OPC_EmitMergeInputChains1_0,
/*34529*/         OPC_EmitInteger, MVT::i32, 14, 
/*34532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34535*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*34545*/       /*Scope*/ 21, /*->34567*/
/*34546*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*34548*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34550*/         OPC_EmitMergeInputChains1_0,
/*34551*/         OPC_EmitInteger, MVT::i32, 14, 
/*34554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34557*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*34567*/       0, /*End of Scope*/
/*34568*/     0, /*End of Scope*/
/*34569*/   /*Scope*/ 94, /*->34664*/
/*34570*/     OPC_RecordChild1, // #1 = $addr
/*34571*/     OPC_CheckChild1Type, MVT::i32,
/*34573*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*34575*/     OPC_CheckPredicate, 24, // Predicate_load
/*34577*/     OPC_SwitchType /*3 cases */, 23,  MVT::f64,// ->34603
/*34580*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*34582*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*34585*/       OPC_EmitMergeInputChains1_0,
/*34586*/       OPC_EmitInteger, MVT::i32, 14, 
/*34589*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34592*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (VLDRD:f64 addrmode5:i32:$addr)
              /*SwitchType*/ 23,  MVT::f32,// ->34628
/*34605*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*34607*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*34610*/       OPC_EmitMergeInputChains1_0,
/*34611*/       OPC_EmitInteger, MVT::i32, 14, 
/*34614*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34617*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (VLDRS:f32 addrmode5:i32:$addr)
              /*SwitchType*/ 33,  MVT::v2f64,// ->34663
/*34630*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*34632*/       OPC_EmitMergeInputChains1_0,
/*34633*/       OPC_EmitInteger, MVT::i32, 14, 
/*34636*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34639*/       OPC_Scope, 10, /*->34651*/ // 2 children in Scope
/*34641*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                  // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*34651*/       /*Scope*/ 10, /*->34662*/
/*34652*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQDB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                  // Dst: (VLDMQDB:v2f64 GPR:i32:$Rn)
/*34662*/       0, /*End of Scope*/
              0, // EndSwitchType
/*34664*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 48|128,6/*816*/,  TARGET_VAL(ISD::XOR),// ->35485
/*34669*/   OPC_Scope, 60|128,1/*188*/, /*->34860*/ // 5 children in Scope
/*34672*/     OPC_RecordChild0, // #0 = $shift
/*34673*/     OPC_Scope, 73, /*->34748*/ // 3 children in Scope
/*34675*/       OPC_MoveChild, 1,
/*34677*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34688*/       OPC_MoveParent,
/*34689*/       OPC_CheckType, MVT::i32,
/*34691*/       OPC_Scope, 27, /*->34720*/ // 2 children in Scope
/*34693*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34695*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #1 #2 #3
/*34698*/         OPC_EmitInteger, MVT::i32, 14, 
/*34701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34707*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg:i32:$shift, -1:i32) - Complexity = 20
                  // Dst: (MVNs:i32 so_reg:i32:$shift)
/*34720*/       /*Scope*/ 26, /*->34747*/
/*34721*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34723*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*34726*/         OPC_EmitInteger, MVT::i32, 14, 
/*34729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34732*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34735*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                  // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*34747*/       0, /*End of Scope*/
/*34748*/     /*Scope*/ 61, /*->34810*/
/*34749*/       OPC_RecordChild1, // #1 = $shift
/*34750*/       OPC_CheckType, MVT::i32,
/*34752*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34754*/       OPC_Scope, 26, /*->34782*/ // 2 children in Scope
/*34756*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*34759*/         OPC_EmitInteger, MVT::i32, 14, 
/*34762*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34765*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34768*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrs), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                  // Dst: (EORrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*34782*/       /*Scope*/ 26, /*->34809*/
/*34783*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*34786*/         OPC_EmitInteger, MVT::i32, 14, 
/*34789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34795*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrs), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (EORrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*34809*/       0, /*End of Scope*/
/*34810*/     /*Scope*/ 48, /*->34859*/
/*34811*/       OPC_MoveChild, 0,
/*34813*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34816*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*34818*/       OPC_MoveParent,
/*34819*/       OPC_MoveChild, 1,
/*34821*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34832*/       OPC_MoveParent,
/*34833*/       OPC_CheckType, MVT::i32,
/*34835*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34837*/       OPC_EmitConvertToTarget, 0,
/*34839*/       OPC_EmitInteger, MVT::i32, 14, 
/*34842*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34845*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34848*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34859*/     0, /*End of Scope*/
/*34860*/   /*Scope*/ 49, /*->34910*/
/*34861*/     OPC_MoveChild, 0,
/*34863*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34874*/     OPC_MoveParent,
/*34875*/     OPC_RecordChild1, // #0 = $imm
/*34876*/     OPC_MoveChild, 1,
/*34878*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34881*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*34883*/     OPC_MoveParent,
/*34884*/     OPC_CheckType, MVT::i32,
/*34886*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34888*/     OPC_EmitConvertToTarget, 0,
/*34890*/     OPC_EmitInteger, MVT::i32, 14, 
/*34893*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34896*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34899*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
              // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34910*/   /*Scope*/ 44|128,1/*172*/, /*->35084*/
/*34912*/     OPC_RecordChild0, // #0 = $Rn
/*34913*/     OPC_Scope, 59, /*->34974*/ // 2 children in Scope
/*34915*/       OPC_RecordChild1, // #1 = $ShiftedRm
/*34916*/       OPC_CheckType, MVT::i32,
/*34918*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34920*/       OPC_Scope, 25, /*->34947*/ // 2 children in Scope
/*34922*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*34925*/         OPC_EmitInteger, MVT::i32, 14, 
/*34928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34931*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34934*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34947*/       /*Scope*/ 25, /*->34973*/
/*34948*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*34951*/         OPC_EmitInteger, MVT::i32, 14, 
/*34954*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34957*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34960*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34973*/       0, /*End of Scope*/
/*34974*/     /*Scope*/ 108, /*->35083*/
/*34975*/       OPC_MoveChild, 1,
/*34977*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34980*/       OPC_MoveChild, 0,
/*34982*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*34985*/       OPC_MoveChild, 0,
/*34987*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*34990*/       OPC_MoveParent,
/*34991*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*34993*/       OPC_SwitchType /*2 cases */, 42,  MVT::v8i8,// ->35038
/*34996*/         OPC_MoveParent,
/*34997*/         OPC_MoveParent,
/*34998*/         OPC_CheckType, MVT::v2i32,
/*35000*/         OPC_Scope, 18, /*->35020*/ // 2 children in Scope
/*35002*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35004*/           OPC_EmitInteger, MVT::i32, 14, 
/*35007*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35010*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35020*/         /*Scope*/ 16, /*->35037*/
/*35021*/           OPC_EmitInteger, MVT::i32, 14, 
/*35024*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35027*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35037*/         0, /*End of Scope*/
                /*SwitchType*/ 42,  MVT::v16i8,// ->35082
/*35040*/         OPC_MoveParent,
/*35041*/         OPC_MoveParent,
/*35042*/         OPC_CheckType, MVT::v4i32,
/*35044*/         OPC_Scope, 18, /*->35064*/ // 2 children in Scope
/*35046*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35048*/           OPC_EmitInteger, MVT::i32, 14, 
/*35051*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35054*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35064*/         /*Scope*/ 16, /*->35081*/
/*35065*/           OPC_EmitInteger, MVT::i32, 14, 
/*35068*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35071*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*35081*/         0, /*End of Scope*/
                0, // EndSwitchType
/*35083*/     0, /*End of Scope*/
/*35084*/   /*Scope*/ 110, /*->35195*/
/*35085*/     OPC_MoveChild, 0,
/*35087*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35090*/     OPC_MoveChild, 0,
/*35092*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35095*/     OPC_MoveChild, 0,
/*35097*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35100*/     OPC_MoveParent,
/*35101*/     OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*35103*/     OPC_SwitchType /*2 cases */, 43,  MVT::v8i8,// ->35149
/*35106*/       OPC_MoveParent,
/*35107*/       OPC_MoveParent,
/*35108*/       OPC_RecordChild1, // #0 = $Vm
/*35109*/       OPC_CheckType, MVT::v2i32,
/*35111*/       OPC_Scope, 18, /*->35131*/ // 2 children in Scope
/*35113*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35115*/         OPC_EmitInteger, MVT::i32, 14, 
/*35118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35121*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35131*/       /*Scope*/ 16, /*->35148*/
/*35132*/         OPC_EmitInteger, MVT::i32, 14, 
/*35135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35148*/       0, /*End of Scope*/
              /*SwitchType*/ 43,  MVT::v16i8,// ->35194
/*35151*/       OPC_MoveParent,
/*35152*/       OPC_MoveParent,
/*35153*/       OPC_RecordChild1, // #0 = $Vm
/*35154*/       OPC_CheckType, MVT::v4i32,
/*35156*/       OPC_Scope, 18, /*->35176*/ // 2 children in Scope
/*35158*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35160*/         OPC_EmitInteger, MVT::i32, 14, 
/*35163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35176*/       /*Scope*/ 16, /*->35193*/
/*35177*/         OPC_EmitInteger, MVT::i32, 14, 
/*35180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35183*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*35193*/       0, /*End of Scope*/
              0, // EndSwitchType
/*35195*/   /*Scope*/ 31|128,2/*287*/, /*->35484*/
/*35197*/     OPC_RecordChild0, // #0 = $Rm
/*35198*/     OPC_Scope, 87, /*->35287*/ // 2 children in Scope
/*35200*/       OPC_MoveChild, 1,
/*35202*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35213*/       OPC_MoveParent,
/*35214*/       OPC_CheckType, MVT::i32,
/*35216*/       OPC_Scope, 22, /*->35240*/ // 3 children in Scope
/*35218*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35220*/         OPC_EmitInteger, MVT::i32, 14, 
/*35223*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35226*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35229*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                  // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*35240*/       /*Scope*/ 22, /*->35263*/
/*35241*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35243*/         OPC_EmitInteger, MVT::i32, 14, 
/*35246*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35249*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35252*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                  // Dst: (MVNr:i32 GPR:i32:$Rm)
/*35263*/       /*Scope*/ 22, /*->35286*/
/*35264*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35266*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*35269*/         OPC_EmitInteger, MVT::i32, 14, 
/*35272*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35275*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                  // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*35286*/       0, /*End of Scope*/
/*35287*/     /*Scope*/ 66|128,1/*194*/, /*->35483*/
/*35289*/       OPC_RecordChild1, // #1 = $imm
/*35290*/       OPC_Scope, 69, /*->35361*/ // 4 children in Scope
/*35292*/         OPC_MoveChild, 1,
/*35294*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35297*/         OPC_Scope, 30, /*->35329*/ // 2 children in Scope
/*35299*/           OPC_CheckPredicate, 7, // Predicate_so_imm
/*35301*/           OPC_MoveParent,
/*35302*/           OPC_CheckType, MVT::i32,
/*35304*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35306*/           OPC_EmitConvertToTarget, 1,
/*35308*/           OPC_EmitInteger, MVT::i32, 14, 
/*35311*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35314*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35317*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35329*/         /*Scope*/ 30, /*->35360*/
/*35330*/           OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*35332*/           OPC_MoveParent,
/*35333*/           OPC_CheckType, MVT::i32,
/*35335*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35337*/           OPC_EmitConvertToTarget, 1,
/*35339*/           OPC_EmitInteger, MVT::i32, 14, 
/*35342*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35345*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35348*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*35360*/         0, /*End of Scope*/
/*35361*/       /*Scope*/ 76, /*->35438*/
/*35362*/         OPC_CheckType, MVT::i32,
/*35364*/         OPC_Scope, 23, /*->35389*/ // 3 children in Scope
/*35366*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35368*/           OPC_EmitInteger, MVT::i32, 14, 
/*35371*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35374*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35377*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35389*/         /*Scope*/ 23, /*->35413*/
/*35390*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35392*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*35395*/           OPC_EmitInteger, MVT::i32, 14, 
/*35398*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35401*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*35413*/         /*Scope*/ 23, /*->35437*/
/*35414*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35416*/           OPC_EmitInteger, MVT::i32, 14, 
/*35419*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35422*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35425*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35437*/         0, /*End of Scope*/
/*35438*/       /*Scope*/ 21, /*->35460*/
/*35439*/         OPC_CheckType, MVT::v2i32,
/*35441*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35443*/         OPC_EmitInteger, MVT::i32, 14, 
/*35446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35460*/       /*Scope*/ 21, /*->35482*/
/*35461*/         OPC_CheckType, MVT::v4i32,
/*35463*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35465*/         OPC_EmitInteger, MVT::i32, 14, 
/*35468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35471*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*35482*/       0, /*End of Scope*/
/*35483*/     0, /*End of Scope*/
/*35484*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 92|128,4/*604*/,  TARGET_VAL(ISD::ADDE),// ->36093
/*35489*/   OPC_CaptureGlueInput,
/*35490*/   OPC_RecordChild0, // #0 = $Rn
/*35491*/   OPC_RecordChild1, // #1 = $shift
/*35492*/   OPC_Scope, 32, /*->35526*/ // 14 children in Scope
/*35494*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35496*/     OPC_CheckType, MVT::i32,
/*35498*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35500*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*35503*/     OPC_EmitInteger, MVT::i32, 14, 
/*35506*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35509*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35512*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (adde:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_adde_dead_carry>> - Complexity = 16
              // Dst: (ADCrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*35526*/   /*Scope*/ 21, /*->35548*/
/*35527*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35529*/     OPC_CheckType, MVT::i32,
/*35531*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35533*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*35536*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (adde:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_adde_live_carry>> - Complexity = 16
              // Dst: (ADCSSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*35548*/   /*Scope*/ 32, /*->35581*/
/*35549*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35551*/     OPC_CheckType, MVT::i32,
/*35553*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35555*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*35558*/     OPC_EmitInteger, MVT::i32, 14, 
/*35561*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35564*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35567*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
              // Src: (adde:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_adde_dead_carry>> - Complexity = 16
              // Dst: (ADCrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*35581*/   /*Scope*/ 21, /*->35603*/
/*35582*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35584*/     OPC_CheckType, MVT::i32,
/*35586*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35588*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*35591*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (adde:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_adde_live_carry>> - Complexity = 16
              // Dst: (ADCSSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*35603*/   /*Scope*/ 31, /*->35635*/
/*35604*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35606*/     OPC_CheckType, MVT::i32,
/*35608*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35610*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35613*/     OPC_EmitInteger, MVT::i32, 14, 
/*35616*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35619*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35622*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (adde:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_adde_dead_carry>> - Complexity = 13
              // Dst: (t2ADCrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35635*/   /*Scope*/ 32, /*->35668*/
/*35636*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35638*/     OPC_CheckType, MVT::i32,
/*35640*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35642*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35645*/     OPC_EmitInteger, MVT::i32, 14, 
/*35648*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35651*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35654*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (adde:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_adde_live_carry>> - Complexity = 13
              // Dst: (t2ADCSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35668*/   /*Scope*/ 31, /*->35700*/
/*35669*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35671*/     OPC_CheckType, MVT::i32,
/*35673*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35675*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35678*/     OPC_EmitInteger, MVT::i32, 14, 
/*35681*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35684*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35687*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (adde:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn)<<P:Predicate_adde_dead_carry>> - Complexity = 13
              // Dst: (t2ADCrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35700*/   /*Scope*/ 32, /*->35733*/
/*35701*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35703*/     OPC_CheckType, MVT::i32,
/*35705*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35707*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35710*/     OPC_EmitInteger, MVT::i32, 14, 
/*35713*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35716*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35719*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (adde:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn)<<P:Predicate_adde_live_carry>> - Complexity = 13
              // Dst: (t2ADCSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35733*/   /*Scope*/ 101|128,1/*229*/, /*->35964*/
/*35735*/     OPC_MoveChild, 1,
/*35737*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35740*/     OPC_Scope, 52, /*->35794*/ // 5 children in Scope
/*35742*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*35744*/       OPC_MoveParent,
/*35745*/       OPC_CheckType, MVT::i32,
/*35747*/       OPC_Scope, 27, /*->35776*/ // 2 children in Scope
/*35749*/         OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35751*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35753*/         OPC_EmitConvertToTarget, 1,
/*35755*/         OPC_EmitInteger, MVT::i32, 14, 
/*35758*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35764*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (adde:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_adde_dead_carry>> - Complexity = 8
                  // Dst: (ADCri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35776*/       /*Scope*/ 16, /*->35793*/
/*35777*/         OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35779*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35781*/         OPC_EmitConvertToTarget, 1,
/*35783*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (adde:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_adde_live_carry>> - Complexity = 8
                  // Dst: (ADCSSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35793*/       0, /*End of Scope*/
/*35794*/     /*Scope*/ 64, /*->35859*/
/*35795*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*35797*/       OPC_MoveParent,
/*35798*/       OPC_CheckType, MVT::i32,
/*35800*/       OPC_Scope, 27, /*->35829*/ // 2 children in Scope
/*35802*/         OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35804*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35806*/         OPC_EmitConvertToTarget, 1,
/*35808*/         OPC_EmitInteger, MVT::i32, 14, 
/*35811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35814*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35817*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (adde:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_adde_dead_carry>> - Complexity = 8
                  // Dst: (t2ADCri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*35829*/       /*Scope*/ 28, /*->35858*/
/*35830*/         OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35832*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35834*/         OPC_EmitConvertToTarget, 1,
/*35836*/         OPC_EmitInteger, MVT::i32, 14, 
/*35839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35842*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35845*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (adde:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_adde_live_carry>> - Complexity = 8
                  // Dst: (t2ADCSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*35858*/       0, /*End of Scope*/
/*35859*/     /*Scope*/ 34, /*->35894*/
/*35860*/       OPC_CheckPredicate, 56, // Predicate_imm0_255_not
/*35862*/       OPC_MoveParent,
/*35863*/       OPC_CheckType, MVT::i32,
/*35865*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35867*/       OPC_EmitConvertToTarget, 1,
/*35869*/       OPC_EmitNodeXForm, 12, 2, // imm_comp_XFORM
/*35872*/       OPC_EmitInteger, MVT::i32, 14, 
/*35875*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35878*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35881*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (adde:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SBCSri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*35894*/     /*Scope*/ 33, /*->35928*/
/*35895*/       OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*35897*/       OPC_MoveParent,
/*35898*/       OPC_CheckType, MVT::i32,
/*35900*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35902*/       OPC_EmitConvertToTarget, 1,
/*35904*/       OPC_EmitNodeXForm, 11, 2, // so_imm_not_XFORM
/*35907*/       OPC_EmitInteger, MVT::i32, 14, 
/*35910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35916*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (adde:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm) - Complexity = 7
                // Dst: (SBCri:i32 GPR:i32:$src, (so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*35928*/     /*Scope*/ 34, /*->35963*/
/*35929*/       OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*35931*/       OPC_MoveParent,
/*35932*/       OPC_CheckType, MVT::i32,
/*35934*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35936*/       OPC_EmitConvertToTarget, 1,
/*35938*/       OPC_EmitNodeXForm, 3, 2, // t2_so_imm_not_XFORM
/*35941*/       OPC_EmitInteger, MVT::i32, 14, 
/*35944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35947*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35950*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (adde:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SBCSri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*35963*/     0, /*End of Scope*/
/*35964*/   /*Scope*/ 27, /*->35992*/
/*35965*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35967*/     OPC_CheckType, MVT::i32,
/*35969*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35971*/     OPC_EmitInteger, MVT::i32, 14, 
/*35974*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35977*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35980*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (adde:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_adde_dead_carry>> - Complexity = 4
              // Dst: (ADCrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35992*/   /*Scope*/ 16, /*->36009*/
/*35993*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35995*/     OPC_CheckType, MVT::i32,
/*35997*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35999*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSSrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (adde:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_adde_live_carry>> - Complexity = 4
              // Dst: (ADCSSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36009*/   /*Scope*/ 27, /*->36037*/
/*36010*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*36012*/     OPC_CheckType, MVT::i32,
/*36014*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36016*/     OPC_EmitInteger, MVT::i32, 14, 
/*36019*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36022*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36025*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (adde:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_adde_dead_carry>> - Complexity = 4
              // Dst: (t2ADCrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36037*/   /*Scope*/ 28, /*->36066*/
/*36038*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*36040*/     OPC_CheckType, MVT::i32,
/*36042*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36044*/     OPC_EmitInteger, MVT::i32, 14, 
/*36047*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36050*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36053*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCSrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (adde:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_adde_live_carry>> - Complexity = 4
              // Dst: (t2ADCSrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36066*/   /*Scope*/ 25, /*->36092*/
/*36067*/     OPC_CheckType, MVT::i32,
/*36069*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36071*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36074*/     OPC_EmitInteger, MVT::i32, 14, 
/*36077*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36080*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*36092*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 107|128,3/*491*/,  TARGET_VAL(ISD::SUBE),// ->36588
/*36097*/   OPC_CaptureGlueInput,
/*36098*/   OPC_RecordChild0, // #0 = $Rn
/*36099*/   OPC_Scope, 101|128,1/*229*/, /*->36331*/ // 3 children in Scope
/*36102*/     OPC_RecordChild1, // #1 = $shift
/*36103*/     OPC_Scope, 32, /*->36137*/ // 5 children in Scope
/*36105*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36107*/       OPC_CheckType, MVT::i32,
/*36109*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36111*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*36114*/       OPC_EmitInteger, MVT::i32, 14, 
/*36117*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36120*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36123*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (sube:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_sube_dead_carry>> - Complexity = 16
                // Dst: (SBCrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36137*/     /*Scope*/ 21, /*->36159*/
/*36138*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36140*/       OPC_CheckType, MVT::i32,
/*36142*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36144*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*36147*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCSSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (sube:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_sube_live_carry>> - Complexity = 16
                // Dst: (SBCSSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36159*/     /*Scope*/ 79, /*->36239*/
/*36160*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36162*/       OPC_CheckType, MVT::i32,
/*36164*/       OPC_Scope, 44, /*->36210*/ // 2 children in Scope
/*36166*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36168*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*36171*/         OPC_Scope, 23, /*->36196*/ // 2 children in Scope
/*36173*/           OPC_EmitInteger, MVT::i32, 14, 
/*36176*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (sube:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 16
                    // Dst: (RSCrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36196*/         /*Scope*/ 12, /*->36209*/
/*36197*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (sube:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 16
                    // Dst: (RSCSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36209*/         0, /*End of Scope*/
/*36210*/       /*Scope*/ 27, /*->36238*/
/*36211*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36213*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36216*/         OPC_EmitInteger, MVT::i32, 14, 
/*36219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36225*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sube:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_sube_dead_carry>> - Complexity = 13
                  // Dst: (t2SBCrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36238*/       0, /*End of Scope*/
/*36239*/     /*Scope*/ 32, /*->36272*/
/*36240*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36242*/       OPC_CheckType, MVT::i32,
/*36244*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36246*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36249*/       OPC_EmitInteger, MVT::i32, 14, 
/*36252*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36255*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36258*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (sube:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_sube_live_carry>> - Complexity = 13
                // Dst: (t2SBCSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36272*/     /*Scope*/ 57, /*->36330*/
/*36273*/       OPC_MoveChild, 1,
/*36275*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36278*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*36280*/       OPC_MoveParent,
/*36281*/       OPC_CheckType, MVT::i32,
/*36283*/       OPC_Scope, 27, /*->36312*/ // 2 children in Scope
/*36285*/         OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36287*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36289*/         OPC_EmitConvertToTarget, 1,
/*36291*/         OPC_EmitInteger, MVT::i32, 14, 
/*36294*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36297*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36300*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sube:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                  // Dst: (SBCri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36312*/       /*Scope*/ 16, /*->36329*/
/*36313*/         OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36315*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36317*/         OPC_EmitConvertToTarget, 1,
/*36319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCSSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (sube:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_sube_live_carry>> - Complexity = 8
                  // Dst: (SBCSSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36329*/       0, /*End of Scope*/
/*36330*/     0, /*End of Scope*/
/*36331*/   /*Scope*/ 52, /*->36384*/
/*36332*/     OPC_MoveChild, 0,
/*36334*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36337*/     OPC_CheckPredicate, 7, // Predicate_so_imm
/*36339*/     OPC_MoveParent,
/*36340*/     OPC_RecordChild1, // #1 = $Rn
/*36341*/     OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36343*/     OPC_CheckType, MVT::i32,
/*36345*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36347*/     OPC_EmitConvertToTarget, 0,
/*36349*/     OPC_Scope, 21, /*->36372*/ // 2 children in Scope
/*36351*/       OPC_EmitInteger, MVT::i32, 14, 
/*36354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36357*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36360*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sube:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                // Dst: (RSCri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36372*/     /*Scope*/ 10, /*->36383*/
/*36373*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (sube:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                // Dst: (RSCSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36383*/     0, /*End of Scope*/
/*36384*/   /*Scope*/ 73|128,1/*201*/, /*->36587*/
/*36386*/     OPC_RecordChild1, // #1 = $imm
/*36387*/     OPC_Scope, 69, /*->36458*/ // 6 children in Scope
/*36389*/       OPC_MoveChild, 1,
/*36391*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36394*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*36396*/       OPC_MoveParent,
/*36397*/       OPC_CheckType, MVT::i32,
/*36399*/       OPC_Scope, 27, /*->36428*/ // 2 children in Scope
/*36401*/         OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36403*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36405*/         OPC_EmitConvertToTarget, 1,
/*36407*/         OPC_EmitInteger, MVT::i32, 14, 
/*36410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36416*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sube:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                  // Dst: (t2SBCri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*36428*/       /*Scope*/ 28, /*->36457*/
/*36429*/         OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36431*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36433*/         OPC_EmitConvertToTarget, 1,
/*36435*/         OPC_EmitInteger, MVT::i32, 14, 
/*36438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36444*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sube:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_sube_live_carry>> - Complexity = 8
                  // Dst: (t2SBCSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*36457*/       0, /*End of Scope*/
/*36458*/     /*Scope*/ 27, /*->36486*/
/*36459*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36461*/       OPC_CheckType, MVT::i32,
/*36463*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36465*/       OPC_EmitInteger, MVT::i32, 14, 
/*36468*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36471*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36474*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (sube:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_sube_dead_carry>> - Complexity = 4
                // Dst: (SBCrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36486*/     /*Scope*/ 16, /*->36503*/
/*36487*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36489*/       OPC_CheckType, MVT::i32,
/*36491*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36493*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCSSrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sube:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_sube_live_carry>> - Complexity = 4
                // Dst: (SBCSSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36503*/     /*Scope*/ 27, /*->36531*/
/*36504*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36506*/       OPC_CheckType, MVT::i32,
/*36508*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36510*/       OPC_EmitInteger, MVT::i32, 14, 
/*36513*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36516*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36519*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (sube:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_sube_dead_carry>> - Complexity = 4
                // Dst: (t2SBCrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36531*/     /*Scope*/ 28, /*->36560*/
/*36532*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36534*/       OPC_CheckType, MVT::i32,
/*36536*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36538*/       OPC_EmitInteger, MVT::i32, 14, 
/*36541*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36544*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36547*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (sube:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_sube_live_carry>> - Complexity = 4
                // Dst: (t2SBCSrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36560*/     /*Scope*/ 25, /*->36586*/
/*36561*/       OPC_CheckType, MVT::i32,
/*36563*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36565*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36568*/       OPC_EmitInteger, MVT::i32, 14, 
/*36571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36574*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*36586*/     0, /*End of Scope*/
/*36587*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119,  TARGET_VAL(ARMISD::PIC_ADD),// ->36710
/*36591*/   OPC_Scope, 67, /*->36660*/ // 2 children in Scope
/*36593*/     OPC_MoveChild, 0,
/*36595*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*36598*/     OPC_RecordMemRef,
/*36599*/     OPC_RecordNode, // #0 = 'ld' chained node
/*36600*/     OPC_CheckFoldableChainNode,
/*36601*/     OPC_MoveChild, 1,
/*36603*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*36606*/     OPC_RecordChild0, // #1 = $addr
/*36607*/     OPC_MoveChild, 0,
/*36609*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*36612*/     OPC_MoveParent,
/*36613*/     OPC_MoveParent,
/*36614*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*36616*/     OPC_CheckPredicate, 24, // Predicate_load
/*36618*/     OPC_MoveParent,
/*36619*/     OPC_RecordChild1, // #2 = $cp
/*36620*/     OPC_MoveChild, 1,
/*36622*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36625*/     OPC_MoveParent,
/*36626*/     OPC_CheckType, MVT::i32,
/*36628*/     OPC_Scope, 14, /*->36644*/ // 2 children in Scope
/*36630*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36632*/       OPC_EmitMergeInputChains1_0,
/*36633*/       OPC_EmitConvertToTarget, 2,
/*36635*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*36644*/     /*Scope*/ 14, /*->36659*/
/*36645*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36647*/       OPC_EmitMergeInputChains1_0,
/*36648*/       OPC_EmitConvertToTarget, 2,
/*36650*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*36659*/     0, /*End of Scope*/
/*36660*/   /*Scope*/ 48, /*->36709*/
/*36661*/     OPC_RecordChild0, // #0 = $a
/*36662*/     OPC_RecordChild1, // #1 = $cp
/*36663*/     OPC_MoveChild, 1,
/*36665*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36668*/     OPC_MoveParent,
/*36669*/     OPC_CheckType, MVT::i32,
/*36671*/     OPC_Scope, 21, /*->36694*/ // 2 children in Scope
/*36673*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36675*/       OPC_EmitConvertToTarget, 1,
/*36677*/       OPC_EmitInteger, MVT::i32, 14, 
/*36680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36683*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*36694*/     /*Scope*/ 13, /*->36708*/
/*36695*/       OPC_CheckPatternPredicate, 16, // (Subtarget->isThumb())
/*36697*/       OPC_EmitConvertToTarget, 1,
/*36699*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*36708*/     0, /*End of Scope*/
/*36709*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70,  TARGET_VAL(ARMISD::BCC_i64),// ->36783
/*36713*/   OPC_RecordNode,   // #0 = 'ARMBcci64' chained node
/*36714*/   OPC_RecordChild1, // #1 = $cc
/*36715*/   OPC_MoveChild, 1,
/*36717*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36720*/   OPC_MoveParent,
/*36721*/   OPC_RecordChild2, // #2 = $lhs1
/*36722*/   OPC_RecordChild3, // #3 = $lhs2
/*36723*/   OPC_Scope, 31, /*->36756*/ // 2 children in Scope
/*36725*/     OPC_MoveChild, 4,
/*36727*/     OPC_CheckInteger, 0, 
/*36729*/     OPC_MoveParent,
/*36730*/     OPC_MoveChild, 5,
/*36732*/     OPC_CheckInteger, 0, 
/*36734*/     OPC_MoveParent,
/*36735*/     OPC_RecordChild6, // #4 = $dst
/*36736*/     OPC_MoveChild, 6,
/*36738*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*36741*/     OPC_MoveParent,
/*36742*/     OPC_EmitMergeInputChains1_0,
/*36743*/     OPC_EmitConvertToTarget, 1,
/*36745*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
              // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*36756*/   /*Scope*/ 25, /*->36782*/
/*36757*/     OPC_RecordChild4, // #4 = $rhs1
/*36758*/     OPC_RecordChild5, // #5 = $rhs2
/*36759*/     OPC_RecordChild6, // #6 = $dst
/*36760*/     OPC_MoveChild, 6,
/*36762*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*36765*/     OPC_MoveParent,
/*36766*/     OPC_EmitMergeInputChains1_0,
/*36767*/     OPC_EmitConvertToTarget, 1,
/*36769*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
              // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*36782*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 101|128,18/*2405*/,  TARGET_VAL(ISD::SUB),// ->39192
/*36787*/   OPC_Scope, 122, /*->36911*/ // 7 children in Scope
/*36789*/     OPC_RecordChild0, // #0 = $Rn
/*36790*/     OPC_RecordChild1, // #1 = $shift
/*36791*/     OPC_CheckType, MVT::i32,
/*36793*/     OPC_Scope, 58, /*->36853*/ // 2 children in Scope
/*36795*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36797*/       OPC_Scope, 26, /*->36825*/ // 2 children in Scope
/*36799*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*36802*/         OPC_EmitInteger, MVT::i32, 14, 
/*36805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36811*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrs), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                  // Dst: (SUBrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36825*/       /*Scope*/ 26, /*->36852*/
/*36826*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*36829*/         OPC_EmitInteger, MVT::i32, 14, 
/*36832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrs), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (RSBrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36852*/       0, /*End of Scope*/
/*36853*/     /*Scope*/ 56, /*->36910*/
/*36854*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36856*/       OPC_Scope, 25, /*->36883*/ // 2 children in Scope
/*36858*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36861*/         OPC_EmitInteger, MVT::i32, 14, 
/*36864*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36870*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2SUBrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36883*/       /*Scope*/ 25, /*->36909*/
/*36884*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36887*/         OPC_EmitInteger, MVT::i32, 14, 
/*36890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36896*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36909*/       0, /*End of Scope*/
/*36910*/     0, /*End of Scope*/
/*36911*/   /*Scope*/ 66|128,1/*194*/, /*->37107*/
/*36913*/     OPC_MoveChild, 0,
/*36915*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36918*/     OPC_MoveChild, 0,
/*36920*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*36923*/     OPC_MoveChild, 0,
/*36925*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*36928*/     OPC_MoveParent,
/*36929*/     OPC_CheckPredicate, 59, // Predicate_NEONimmAllZerosV
/*36931*/     OPC_SwitchType /*2 cases */, 85,  MVT::v2i32,// ->37019
/*36934*/       OPC_MoveParent,
/*36935*/       OPC_MoveParent,
/*36936*/       OPC_RecordChild1, // #0 = $Vm
/*36937*/       OPC_SwitchType /*2 cases */, 38,  MVT::v8i8,// ->36978
/*36940*/         OPC_Scope, 18, /*->36960*/ // 2 children in Scope
/*36942*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36944*/           OPC_EmitInteger, MVT::i32, 14, 
/*36947*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36950*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*36960*/         /*Scope*/ 16, /*->36977*/
/*36961*/           OPC_EmitInteger, MVT::i32, 14, 
/*36964*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36967*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*36977*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i16,// ->37018
/*36980*/         OPC_Scope, 18, /*->37000*/ // 2 children in Scope
/*36982*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36984*/           OPC_EmitInteger, MVT::i32, 14, 
/*36987*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36990*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*37000*/         /*Scope*/ 16, /*->37017*/
/*37001*/           OPC_EmitInteger, MVT::i32, 14, 
/*37004*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37007*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*37017*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchType*/ 85,  MVT::v4i32,// ->37106
/*37021*/       OPC_MoveParent,
/*37022*/       OPC_MoveParent,
/*37023*/       OPC_RecordChild1, // #0 = $Vm
/*37024*/       OPC_SwitchType /*2 cases */, 38,  MVT::v16i8,// ->37065
/*37027*/         OPC_Scope, 18, /*->37047*/ // 2 children in Scope
/*37029*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37031*/           OPC_EmitInteger, MVT::i32, 14, 
/*37034*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37037*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*37047*/         /*Scope*/ 16, /*->37064*/
/*37048*/           OPC_EmitInteger, MVT::i32, 14, 
/*37051*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37054*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*37064*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v8i16,// ->37105
/*37067*/         OPC_Scope, 18, /*->37087*/ // 2 children in Scope
/*37069*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37071*/           OPC_EmitInteger, MVT::i32, 14, 
/*37074*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37077*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*37087*/         /*Scope*/ 16, /*->37104*/
/*37088*/           OPC_EmitInteger, MVT::i32, 14, 
/*37091*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37094*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*37104*/         0, /*End of Scope*/
                0, // EndSwitchType
              0, // EndSwitchType
/*37107*/   /*Scope*/ 71|128,5/*711*/, /*->37820*/
/*37109*/     OPC_RecordChild0, // #0 = $src1
/*37110*/     OPC_MoveChild, 1,
/*37112*/     OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/,  TARGET_VAL(ISD::MUL),// ->37627
/*37117*/       OPC_Scope, 9|128,1/*137*/, /*->37257*/ // 4 children in Scope
/*37120*/         OPC_RecordChild0, // #1 = $Vn
/*37121*/         OPC_MoveChild, 1,
/*37123*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37126*/         OPC_RecordChild0, // #2 = $Vm
/*37127*/         OPC_Scope, 63, /*->37192*/ // 2 children in Scope
/*37129*/           OPC_CheckChild0Type, MVT::v4i16,
/*37131*/           OPC_RecordChild1, // #3 = $lane
/*37132*/           OPC_MoveChild, 1,
/*37134*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37137*/           OPC_MoveParent,
/*37138*/           OPC_MoveParent,
/*37139*/           OPC_MoveParent,
/*37140*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->37166
/*37143*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37145*/             OPC_EmitConvertToTarget, 3,
/*37147*/             OPC_EmitInteger, MVT::i32, 14, 
/*37150*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37153*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->37191
/*37168*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37170*/             OPC_EmitConvertToTarget, 3,
/*37172*/             OPC_EmitInteger, MVT::i32, 14, 
/*37175*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37178*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*37192*/         /*Scope*/ 63, /*->37256*/
/*37193*/           OPC_CheckChild0Type, MVT::v2i32,
/*37195*/           OPC_RecordChild1, // #3 = $lane
/*37196*/           OPC_MoveChild, 1,
/*37198*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37201*/           OPC_MoveParent,
/*37202*/           OPC_MoveParent,
/*37203*/           OPC_MoveParent,
/*37204*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->37230
/*37207*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37209*/             OPC_EmitConvertToTarget, 3,
/*37211*/             OPC_EmitInteger, MVT::i32, 14, 
/*37214*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37217*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->37255
/*37232*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37234*/             OPC_EmitConvertToTarget, 3,
/*37236*/             OPC_EmitInteger, MVT::i32, 14, 
/*37239*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37242*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*37256*/         0, /*End of Scope*/
/*37257*/       /*Scope*/ 10|128,1/*138*/, /*->37397*/
/*37259*/         OPC_MoveChild, 0,
/*37261*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37264*/         OPC_RecordChild0, // #1 = $Vm
/*37265*/         OPC_Scope, 64, /*->37331*/ // 2 children in Scope
/*37267*/           OPC_CheckChild0Type, MVT::v4i16,
/*37269*/           OPC_RecordChild1, // #2 = $lane
/*37270*/           OPC_MoveChild, 1,
/*37272*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37275*/           OPC_MoveParent,
/*37276*/           OPC_MoveParent,
/*37277*/           OPC_RecordChild1, // #3 = $Vn
/*37278*/           OPC_MoveParent,
/*37279*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->37305
/*37282*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37284*/             OPC_EmitConvertToTarget, 2,
/*37286*/             OPC_EmitInteger, MVT::i32, 14, 
/*37289*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37292*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->37330
/*37307*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37309*/             OPC_EmitConvertToTarget, 2,
/*37311*/             OPC_EmitInteger, MVT::i32, 14, 
/*37314*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37317*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*37331*/         /*Scope*/ 64, /*->37396*/
/*37332*/           OPC_CheckChild0Type, MVT::v2i32,
/*37334*/           OPC_RecordChild1, // #2 = $lane
/*37335*/           OPC_MoveChild, 1,
/*37337*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37340*/           OPC_MoveParent,
/*37341*/           OPC_MoveParent,
/*37342*/           OPC_RecordChild1, // #3 = $Vn
/*37343*/           OPC_MoveParent,
/*37344*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->37370
/*37347*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37349*/             OPC_EmitConvertToTarget, 2,
/*37351*/             OPC_EmitInteger, MVT::i32, 14, 
/*37354*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37357*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->37395
/*37372*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37374*/             OPC_EmitConvertToTarget, 2,
/*37376*/             OPC_EmitInteger, MVT::i32, 14, 
/*37379*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37382*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*37396*/         0, /*End of Scope*/
/*37397*/       /*Scope*/ 113, /*->37511*/
/*37398*/         OPC_RecordChild0, // #1 = $src2
/*37399*/         OPC_MoveChild, 1,
/*37401*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37404*/         OPC_RecordChild0, // #2 = $src3
/*37405*/         OPC_Scope, 51, /*->37458*/ // 2 children in Scope
/*37407*/           OPC_CheckChild0Type, MVT::v8i16,
/*37409*/           OPC_RecordChild1, // #3 = $lane
/*37410*/           OPC_MoveChild, 1,
/*37412*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37415*/           OPC_MoveParent,
/*37416*/           OPC_MoveParent,
/*37417*/           OPC_MoveParent,
/*37418*/           OPC_CheckType, MVT::v8i16,
/*37420*/           OPC_EmitConvertToTarget, 3,
/*37422*/           OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*37425*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6 
/*37434*/           OPC_EmitConvertToTarget, 3,
/*37436*/           OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*37439*/           OPC_EmitInteger, MVT::i32, 14, 
/*37442*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37445*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*37458*/         /*Scope*/ 51, /*->37510*/
/*37459*/           OPC_CheckChild0Type, MVT::v4i32,
/*37461*/           OPC_RecordChild1, // #3 = $lane
/*37462*/           OPC_MoveChild, 1,
/*37464*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37467*/           OPC_MoveParent,
/*37468*/           OPC_MoveParent,
/*37469*/           OPC_MoveParent,
/*37470*/           OPC_CheckType, MVT::v4i32,
/*37472*/           OPC_EmitConvertToTarget, 3,
/*37474*/           OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*37477*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*37486*/           OPC_EmitConvertToTarget, 3,
/*37488*/           OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*37491*/           OPC_EmitInteger, MVT::i32, 14, 
/*37494*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37497*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*37510*/         0, /*End of Scope*/
/*37511*/       /*Scope*/ 114, /*->37626*/
/*37512*/         OPC_MoveChild, 0,
/*37514*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37517*/         OPC_RecordChild0, // #1 = $src3
/*37518*/         OPC_Scope, 52, /*->37572*/ // 2 children in Scope
/*37520*/           OPC_CheckChild0Type, MVT::v8i16,
/*37522*/           OPC_RecordChild1, // #2 = $lane
/*37523*/           OPC_MoveChild, 1,
/*37525*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37528*/           OPC_MoveParent,
/*37529*/           OPC_MoveParent,
/*37530*/           OPC_RecordChild1, // #3 = $src2
/*37531*/           OPC_MoveParent,
/*37532*/           OPC_CheckType, MVT::v8i16,
/*37534*/           OPC_EmitConvertToTarget, 2,
/*37536*/           OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*37539*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*37548*/           OPC_EmitConvertToTarget, 2,
/*37550*/           OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*37553*/           OPC_EmitInteger, MVT::i32, 14, 
/*37556*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37559*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*37572*/         /*Scope*/ 52, /*->37625*/
/*37573*/           OPC_CheckChild0Type, MVT::v4i32,
/*37575*/           OPC_RecordChild1, // #2 = $lane
/*37576*/           OPC_MoveChild, 1,
/*37578*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37581*/           OPC_MoveParent,
/*37582*/           OPC_MoveParent,
/*37583*/           OPC_RecordChild1, // #3 = $src2
/*37584*/           OPC_MoveParent,
/*37585*/           OPC_CheckType, MVT::v4i32,
/*37587*/           OPC_EmitConvertToTarget, 2,
/*37589*/           OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*37592*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*37601*/           OPC_EmitConvertToTarget, 2,
/*37603*/           OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*37606*/           OPC_EmitInteger, MVT::i32, 14, 
/*37609*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37612*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*37625*/         0, /*End of Scope*/
/*37626*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->37723
/*37630*/       OPC_RecordChild0, // #1 = $Vn
/*37631*/       OPC_Scope, 44, /*->37677*/ // 2 children in Scope
/*37633*/         OPC_CheckChild0Type, MVT::v4i16,
/*37635*/         OPC_MoveChild, 1,
/*37637*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37640*/         OPC_RecordChild0, // #2 = $Vm
/*37641*/         OPC_CheckChild0Type, MVT::v4i16,
/*37643*/         OPC_RecordChild1, // #3 = $lane
/*37644*/         OPC_MoveChild, 1,
/*37646*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37649*/         OPC_MoveParent,
/*37650*/         OPC_MoveParent,
/*37651*/         OPC_MoveParent,
/*37652*/         OPC_CheckType, MVT::v4i32,
/*37654*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37656*/         OPC_EmitConvertToTarget, 3,
/*37658*/         OPC_EmitInteger, MVT::i32, 14, 
/*37661*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37664*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*37677*/       /*Scope*/ 44, /*->37722*/
/*37678*/         OPC_CheckChild0Type, MVT::v2i32,
/*37680*/         OPC_MoveChild, 1,
/*37682*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37685*/         OPC_RecordChild0, // #2 = $Vm
/*37686*/         OPC_CheckChild0Type, MVT::v2i32,
/*37688*/         OPC_RecordChild1, // #3 = $lane
/*37689*/         OPC_MoveChild, 1,
/*37691*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37694*/         OPC_MoveParent,
/*37695*/         OPC_MoveParent,
/*37696*/         OPC_MoveParent,
/*37697*/         OPC_CheckType, MVT::v2i64,
/*37699*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37701*/         OPC_EmitConvertToTarget, 3,
/*37703*/         OPC_EmitInteger, MVT::i32, 14, 
/*37706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37709*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*37722*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->37819
/*37726*/       OPC_RecordChild0, // #1 = $Vn
/*37727*/       OPC_Scope, 44, /*->37773*/ // 2 children in Scope
/*37729*/         OPC_CheckChild0Type, MVT::v4i16,
/*37731*/         OPC_MoveChild, 1,
/*37733*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37736*/         OPC_RecordChild0, // #2 = $Vm
/*37737*/         OPC_CheckChild0Type, MVT::v4i16,
/*37739*/         OPC_RecordChild1, // #3 = $lane
/*37740*/         OPC_MoveChild, 1,
/*37742*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37745*/         OPC_MoveParent,
/*37746*/         OPC_MoveParent,
/*37747*/         OPC_MoveParent,
/*37748*/         OPC_CheckType, MVT::v4i32,
/*37750*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37752*/         OPC_EmitConvertToTarget, 3,
/*37754*/         OPC_EmitInteger, MVT::i32, 14, 
/*37757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37760*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*37773*/       /*Scope*/ 44, /*->37818*/
/*37774*/         OPC_CheckChild0Type, MVT::v2i32,
/*37776*/         OPC_MoveChild, 1,
/*37778*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37781*/         OPC_RecordChild0, // #2 = $Vm
/*37782*/         OPC_CheckChild0Type, MVT::v2i32,
/*37784*/         OPC_RecordChild1, // #3 = $lane
/*37785*/         OPC_MoveChild, 1,
/*37787*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37790*/         OPC_MoveParent,
/*37791*/         OPC_MoveParent,
/*37792*/         OPC_MoveParent,
/*37793*/         OPC_CheckType, MVT::v2i64,
/*37795*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37797*/         OPC_EmitConvertToTarget, 3,
/*37799*/         OPC_EmitInteger, MVT::i32, 14, 
/*37802*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37805*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*37818*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*37820*/   /*Scope*/ 1|128,1/*129*/, /*->37951*/
/*37822*/     OPC_MoveChild, 0,
/*37824*/     OPC_Scope, 95, /*->37921*/ // 2 children in Scope
/*37826*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*37829*/       OPC_MoveChild, 0,
/*37831*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*37834*/       OPC_MoveParent,
/*37835*/       OPC_CheckPredicate, 59, // Predicate_NEONimmAllZerosV
/*37837*/       OPC_MoveParent,
/*37838*/       OPC_RecordChild1, // #0 = $Vm
/*37839*/       OPC_SwitchType /*2 cases */, 38,  MVT::v2i32,// ->37880
/*37842*/         OPC_Scope, 18, /*->37862*/ // 2 children in Scope
/*37844*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37846*/           OPC_EmitInteger, MVT::i32, 14, 
/*37849*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37852*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*37862*/         /*Scope*/ 16, /*->37879*/
/*37863*/           OPC_EmitInteger, MVT::i32, 14, 
/*37866*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37869*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*37879*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i32,// ->37920
/*37882*/         OPC_Scope, 18, /*->37902*/ // 2 children in Scope
/*37884*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37886*/           OPC_EmitInteger, MVT::i32, 14, 
/*37889*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37892*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*37902*/         /*Scope*/ 16, /*->37919*/
/*37903*/           OPC_EmitInteger, MVT::i32, 14, 
/*37906*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37909*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*37919*/         0, /*End of Scope*/
                0, // EndSwitchType
/*37921*/     /*Scope*/ 28, /*->37950*/
/*37922*/       OPC_CheckInteger, 0, 
/*37924*/       OPC_MoveParent,
/*37925*/       OPC_RecordChild1, // #0 = $Rn
/*37926*/       OPC_CheckType, MVT::i32,
/*37928*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37930*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*37933*/       OPC_EmitInteger, MVT::i32, 14, 
/*37936*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37939*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*37950*/     0, /*End of Scope*/
/*37951*/   /*Scope*/ 53|128,1/*181*/, /*->38134*/
/*37953*/     OPC_RecordChild0, // #0 = $Rn
/*37954*/     OPC_Scope, 36, /*->37992*/ // 4 children in Scope
/*37956*/       OPC_RecordChild1, // #1 = $imm
/*37957*/       OPC_MoveChild, 1,
/*37959*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37962*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*37964*/       OPC_MoveParent,
/*37965*/       OPC_CheckType, MVT::i32,
/*37967*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*37969*/       OPC_EmitConvertToTarget, 1,
/*37971*/       OPC_EmitInteger, MVT::i32, 14, 
/*37974*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37977*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37980*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37992*/     /*Scope*/ 36, /*->38029*/
/*37993*/       OPC_MoveChild, 0,
/*37995*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37998*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*38000*/       OPC_MoveParent,
/*38001*/       OPC_RecordChild1, // #1 = $Rn
/*38002*/       OPC_CheckType, MVT::i32,
/*38004*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*38006*/       OPC_EmitConvertToTarget, 0,
/*38008*/       OPC_EmitInteger, MVT::i32, 14, 
/*38011*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38014*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38017*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38029*/     /*Scope*/ 66, /*->38096*/
/*38030*/       OPC_RecordChild1, // #1 = $imm
/*38031*/       OPC_MoveChild, 1,
/*38033*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38036*/       OPC_Scope, 30, /*->38068*/ // 2 children in Scope
/*38038*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*38040*/         OPC_MoveParent,
/*38041*/         OPC_CheckType, MVT::i32,
/*38043*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38045*/         OPC_EmitConvertToTarget, 1,
/*38047*/         OPC_EmitInteger, MVT::i32, 14, 
/*38050*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38056*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38068*/       /*Scope*/ 26, /*->38095*/
/*38069*/         OPC_CheckPredicate, 17, // Predicate_imm0_4095
/*38071*/         OPC_MoveParent,
/*38072*/         OPC_CheckType, MVT::i32,
/*38074*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38076*/         OPC_EmitConvertToTarget, 1,
/*38078*/         OPC_EmitInteger, MVT::i32, 14, 
/*38081*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38084*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38095*/       0, /*End of Scope*/
/*38096*/     /*Scope*/ 36, /*->38133*/
/*38097*/       OPC_MoveChild, 0,
/*38099*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38102*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*38104*/       OPC_MoveParent,
/*38105*/       OPC_RecordChild1, // #1 = $Rn
/*38106*/       OPC_CheckType, MVT::i32,
/*38108*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38110*/       OPC_EmitConvertToTarget, 0,
/*38112*/       OPC_EmitInteger, MVT::i32, 14, 
/*38115*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38118*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38121*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*38133*/     0, /*End of Scope*/
/*38134*/   /*Scope*/ 92|128,1/*220*/, /*->38356*/
/*38136*/     OPC_MoveChild, 0,
/*38138*/     OPC_SwitchOpcode /*2 cases */, 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->38247
/*38142*/       OPC_RecordChild0, // #0 = $Vn
/*38143*/       OPC_Scope, 33, /*->38178*/ // 3 children in Scope
/*38145*/         OPC_CheckChild0Type, MVT::v8i8,
/*38147*/         OPC_MoveParent,
/*38148*/         OPC_MoveChild, 1,
/*38150*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*38153*/         OPC_RecordChild0, // #1 = $Vm
/*38154*/         OPC_CheckChild0Type, MVT::v8i8,
/*38156*/         OPC_MoveParent,
/*38157*/         OPC_CheckType, MVT::v8i16,
/*38159*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38161*/         OPC_EmitInteger, MVT::i32, 14, 
/*38164*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38167*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38178*/       /*Scope*/ 33, /*->38212*/
/*38179*/         OPC_CheckChild0Type, MVT::v4i16,
/*38181*/         OPC_MoveParent,
/*38182*/         OPC_MoveChild, 1,
/*38184*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*38187*/         OPC_RecordChild0, // #1 = $Vm
/*38188*/         OPC_CheckChild0Type, MVT::v4i16,
/*38190*/         OPC_MoveParent,
/*38191*/         OPC_CheckType, MVT::v4i32,
/*38193*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38195*/         OPC_EmitInteger, MVT::i32, 14, 
/*38198*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38201*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38212*/       /*Scope*/ 33, /*->38246*/
/*38213*/         OPC_CheckChild0Type, MVT::v2i32,
/*38215*/         OPC_MoveParent,
/*38216*/         OPC_MoveChild, 1,
/*38218*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*38221*/         OPC_RecordChild0, // #1 = $Vm
/*38222*/         OPC_CheckChild0Type, MVT::v2i32,
/*38224*/         OPC_MoveParent,
/*38225*/         OPC_CheckType, MVT::v2i64,
/*38227*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38229*/         OPC_EmitInteger, MVT::i32, 14, 
/*38232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38246*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->38355
/*38250*/       OPC_RecordChild0, // #0 = $Vn
/*38251*/       OPC_Scope, 33, /*->38286*/ // 3 children in Scope
/*38253*/         OPC_CheckChild0Type, MVT::v8i8,
/*38255*/         OPC_MoveParent,
/*38256*/         OPC_MoveChild, 1,
/*38258*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*38261*/         OPC_RecordChild0, // #1 = $Vm
/*38262*/         OPC_CheckChild0Type, MVT::v8i8,
/*38264*/         OPC_MoveParent,
/*38265*/         OPC_CheckType, MVT::v8i16,
/*38267*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38269*/         OPC_EmitInteger, MVT::i32, 14, 
/*38272*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38275*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38286*/       /*Scope*/ 33, /*->38320*/
/*38287*/         OPC_CheckChild0Type, MVT::v4i16,
/*38289*/         OPC_MoveParent,
/*38290*/         OPC_MoveChild, 1,
/*38292*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*38295*/         OPC_RecordChild0, // #1 = $Vm
/*38296*/         OPC_CheckChild0Type, MVT::v4i16,
/*38298*/         OPC_MoveParent,
/*38299*/         OPC_CheckType, MVT::v4i32,
/*38301*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38303*/         OPC_EmitInteger, MVT::i32, 14, 
/*38306*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38309*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38320*/       /*Scope*/ 33, /*->38354*/
/*38321*/         OPC_CheckChild0Type, MVT::v2i32,
/*38323*/         OPC_MoveParent,
/*38324*/         OPC_MoveChild, 1,
/*38326*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*38329*/         OPC_RecordChild0, // #1 = $Vm
/*38330*/         OPC_CheckChild0Type, MVT::v2i32,
/*38332*/         OPC_MoveParent,
/*38333*/         OPC_CheckType, MVT::v2i64,
/*38335*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38337*/         OPC_EmitInteger, MVT::i32, 14, 
/*38340*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38343*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38354*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*38356*/   /*Scope*/ 65|128,6/*833*/, /*->39191*/
/*38358*/     OPC_RecordChild0, // #0 = $Ra
/*38359*/     OPC_Scope, 67|128,4/*579*/, /*->38941*/ // 2 children in Scope
/*38362*/       OPC_MoveChild, 1,
/*38364*/       OPC_SwitchOpcode /*6 cases */, 55|128,1/*183*/,  TARGET_VAL(ISD::MUL),// ->38552
/*38369*/         OPC_RecordChild0, // #1 = $Rn
/*38370*/         OPC_RecordChild1, // #2 = $Rm
/*38371*/         OPC_MoveParent,
/*38372*/         OPC_SwitchType /*7 cases */, 44,  MVT::i32,// ->38419
/*38375*/           OPC_Scope, 20, /*->38397*/ // 2 children in Scope
/*38377*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*38379*/             OPC_EmitInteger, MVT::i32, 14, 
/*38382*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38385*/             OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                      // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*38397*/           /*Scope*/ 20, /*->38418*/
/*38398*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38400*/             OPC_EmitInteger, MVT::i32, 14, 
/*38403*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38406*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                      // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*38418*/           0, /*End of Scope*/
                  /*SwitchType*/ 20,  MVT::v8i8,// ->38441
/*38421*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38423*/           OPC_EmitInteger, MVT::i32, 14, 
/*38426*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38429*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i16,// ->38463
/*38443*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38445*/           OPC_EmitInteger, MVT::i32, 14, 
/*38448*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38451*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v2i32,// ->38485
/*38465*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38467*/           OPC_EmitInteger, MVT::i32, 14, 
/*38470*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38473*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 20,  MVT::v16i8,// ->38507
/*38487*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38489*/           OPC_EmitInteger, MVT::i32, 14, 
/*38492*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38495*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v8i16,// ->38529
/*38509*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38511*/           OPC_EmitInteger, MVT::i32, 14, 
/*38514*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38517*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i32,// ->38551
/*38531*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38533*/           OPC_EmitInteger, MVT::i32, 14, 
/*38536*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38539*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
                /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::MULHS),// ->38604
/*38555*/         OPC_RecordChild0, // #1 = $Rn
/*38556*/         OPC_RecordChild1, // #2 = $Rm
/*38557*/         OPC_MoveParent,
/*38558*/         OPC_CheckType, MVT::i32,
/*38560*/         OPC_Scope, 20, /*->38582*/ // 2 children in Scope
/*38562*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*38564*/           OPC_EmitInteger, MVT::i32, 14, 
/*38567*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38570*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (SMMLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*38582*/         /*Scope*/ 20, /*->38603*/
/*38583*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38585*/           OPC_EmitInteger, MVT::i32, 14, 
/*38588*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38591*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*38603*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->38691
/*38607*/         OPC_RecordChild0, // #1 = $Vn
/*38608*/         OPC_Scope, 26, /*->38636*/ // 3 children in Scope
/*38610*/           OPC_CheckChild0Type, MVT::v8i8,
/*38612*/           OPC_RecordChild1, // #2 = $Vm
/*38613*/           OPC_MoveParent,
/*38614*/           OPC_CheckType, MVT::v8i16,
/*38616*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38618*/           OPC_EmitInteger, MVT::i32, 14, 
/*38621*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38624*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38636*/         /*Scope*/ 26, /*->38663*/
/*38637*/           OPC_CheckChild0Type, MVT::v4i16,
/*38639*/           OPC_RecordChild1, // #2 = $Vm
/*38640*/           OPC_MoveParent,
/*38641*/           OPC_CheckType, MVT::v4i32,
/*38643*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38645*/           OPC_EmitInteger, MVT::i32, 14, 
/*38648*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38651*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38663*/         /*Scope*/ 26, /*->38690*/
/*38664*/           OPC_CheckChild0Type, MVT::v2i32,
/*38666*/           OPC_RecordChild1, // #2 = $Vm
/*38667*/           OPC_MoveParent,
/*38668*/           OPC_CheckType, MVT::v2i64,
/*38670*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38672*/           OPC_EmitInteger, MVT::i32, 14, 
/*38675*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38678*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38690*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->38778
/*38694*/         OPC_RecordChild0, // #1 = $Vn
/*38695*/         OPC_Scope, 26, /*->38723*/ // 3 children in Scope
/*38697*/           OPC_CheckChild0Type, MVT::v8i8,
/*38699*/           OPC_RecordChild1, // #2 = $Vm
/*38700*/           OPC_MoveParent,
/*38701*/           OPC_CheckType, MVT::v8i16,
/*38703*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38705*/           OPC_EmitInteger, MVT::i32, 14, 
/*38708*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38711*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38723*/         /*Scope*/ 26, /*->38750*/
/*38724*/           OPC_CheckChild0Type, MVT::v4i16,
/*38726*/           OPC_RecordChild1, // #2 = $Vm
/*38727*/           OPC_MoveParent,
/*38728*/           OPC_CheckType, MVT::v4i32,
/*38730*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38732*/           OPC_EmitInteger, MVT::i32, 14, 
/*38735*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38738*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38750*/         /*Scope*/ 26, /*->38777*/
/*38751*/           OPC_CheckChild0Type, MVT::v2i32,
/*38753*/           OPC_RecordChild1, // #2 = $Vm
/*38754*/           OPC_MoveParent,
/*38755*/           OPC_CheckType, MVT::v2i64,
/*38757*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38759*/           OPC_EmitInteger, MVT::i32, 14, 
/*38762*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38765*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38777*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->38859
/*38781*/         OPC_RecordChild0, // #1 = $Vm
/*38782*/         OPC_Scope, 24, /*->38808*/ // 3 children in Scope
/*38784*/           OPC_CheckChild0Type, MVT::v8i8,
/*38786*/           OPC_MoveParent,
/*38787*/           OPC_CheckType, MVT::v8i16,
/*38789*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38791*/           OPC_EmitInteger, MVT::i32, 14, 
/*38794*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38797*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*38808*/         /*Scope*/ 24, /*->38833*/
/*38809*/           OPC_CheckChild0Type, MVT::v4i16,
/*38811*/           OPC_MoveParent,
/*38812*/           OPC_CheckType, MVT::v4i32,
/*38814*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38816*/           OPC_EmitInteger, MVT::i32, 14, 
/*38819*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38822*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*38833*/         /*Scope*/ 24, /*->38858*/
/*38834*/           OPC_CheckChild0Type, MVT::v2i32,
/*38836*/           OPC_MoveParent,
/*38837*/           OPC_CheckType, MVT::v2i64,
/*38839*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38841*/           OPC_EmitInteger, MVT::i32, 14, 
/*38844*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38847*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*38858*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->38940
/*38862*/         OPC_RecordChild0, // #1 = $Vm
/*38863*/         OPC_Scope, 24, /*->38889*/ // 3 children in Scope
/*38865*/           OPC_CheckChild0Type, MVT::v8i8,
/*38867*/           OPC_MoveParent,
/*38868*/           OPC_CheckType, MVT::v8i16,
/*38870*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38872*/           OPC_EmitInteger, MVT::i32, 14, 
/*38875*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38878*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*38889*/         /*Scope*/ 24, /*->38914*/
/*38890*/           OPC_CheckChild0Type, MVT::v4i16,
/*38892*/           OPC_MoveParent,
/*38893*/           OPC_CheckType, MVT::v4i32,
/*38895*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38897*/           OPC_EmitInteger, MVT::i32, 14, 
/*38900*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38903*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*38914*/         /*Scope*/ 24, /*->38939*/
/*38915*/           OPC_CheckChild0Type, MVT::v2i32,
/*38917*/           OPC_MoveParent,
/*38918*/           OPC_CheckType, MVT::v2i64,
/*38920*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38922*/           OPC_EmitInteger, MVT::i32, 14, 
/*38925*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38928*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*38939*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*38941*/     /*Scope*/ 119|128,1/*247*/, /*->39190*/
/*38943*/       OPC_RecordChild1, // #1 = $Rm
/*38944*/       OPC_SwitchType /*9 cases */, 74,  MVT::i32,// ->39021
/*38947*/         OPC_Scope, 23, /*->38972*/ // 3 children in Scope
/*38949*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*38951*/           OPC_EmitInteger, MVT::i32, 14, 
/*38954*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38957*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38960*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*38972*/         /*Scope*/ 23, /*->38996*/
/*38973*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38975*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38978*/           OPC_EmitInteger, MVT::i32, 14, 
/*38981*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38984*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38996*/         /*Scope*/ 23, /*->39020*/
/*38997*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38999*/           OPC_EmitInteger, MVT::i32, 14, 
/*39002*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39005*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39008*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2SUBrr:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*39020*/         0, /*End of Scope*/
                /*SwitchType*/ 19,  MVT::v8i8,// ->39042
/*39023*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39025*/         OPC_EmitInteger, MVT::i32, 14, 
/*39028*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39031*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 19,  MVT::v4i16,// ->39063
/*39044*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39046*/         OPC_EmitInteger, MVT::i32, 14, 
/*39049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39052*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 19,  MVT::v2i32,// ->39084
/*39065*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39067*/         OPC_EmitInteger, MVT::i32, 14, 
/*39070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39073*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 19,  MVT::v16i8,// ->39105
/*39086*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39088*/         OPC_EmitInteger, MVT::i32, 14, 
/*39091*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39094*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 19,  MVT::v8i16,// ->39126
/*39107*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39109*/         OPC_EmitInteger, MVT::i32, 14, 
/*39112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39115*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 19,  MVT::v4i32,// ->39147
/*39128*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39130*/         OPC_EmitInteger, MVT::i32, 14, 
/*39133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39136*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                /*SwitchType*/ 19,  MVT::v1i64,// ->39168
/*39149*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39151*/         OPC_EmitInteger, MVT::i32, 14, 
/*39154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39157*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                /*SwitchType*/ 19,  MVT::v2i64,// ->39189
/*39170*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39172*/         OPC_EmitInteger, MVT::i32, 14, 
/*39175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39178*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                0, // EndSwitchType
/*39190*/     0, /*End of Scope*/
/*39191*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 104|128,3/*488*/,  TARGET_VAL(ISD::ADDC),// ->39684
/*39196*/   OPC_RecordChild0, // #0 = $Rn
/*39197*/   OPC_RecordChild1, // #1 = $shift
/*39198*/   OPC_Scope, 108, /*->39308*/ // 3 children in Scope
/*39200*/     OPC_CheckType, MVT::i32,
/*39202*/     OPC_Scope, 52, /*->39256*/ // 2 children in Scope
/*39204*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39206*/       OPC_Scope, 23, /*->39231*/ // 2 children in Scope
/*39208*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*39211*/         OPC_EmitInteger, MVT::i32, 14, 
/*39214*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39217*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrs), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (addc:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*39231*/       /*Scope*/ 23, /*->39255*/
/*39232*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*39235*/         OPC_EmitInteger, MVT::i32, 14, 
/*39238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39241*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrs), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (addc:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*39255*/       0, /*End of Scope*/
/*39256*/     /*Scope*/ 50, /*->39307*/
/*39257*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39259*/       OPC_Scope, 22, /*->39283*/ // 2 children in Scope
/*39261*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39264*/         OPC_EmitInteger, MVT::i32, 14, 
/*39267*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39270*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (addc:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39283*/       /*Scope*/ 22, /*->39306*/
/*39284*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39287*/         OPC_EmitInteger, MVT::i32, 14, 
/*39290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39293*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (addc:i32 t2_so_reg:i32:$ShiftedRm, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39306*/       0, /*End of Scope*/
/*39307*/     0, /*End of Scope*/
/*39308*/   /*Scope*/ 30|128,2/*286*/, /*->39596*/
/*39310*/     OPC_MoveChild, 1,
/*39312*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39315*/     OPC_Scope, 30, /*->39347*/ // 9 children in Scope
/*39317*/       OPC_CheckPredicate, 11, // Predicate_imm0_255_neg
/*39319*/       OPC_MoveParent,
/*39320*/       OPC_CheckType, MVT::i32,
/*39322*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39324*/       OPC_EmitConvertToTarget, 1,
/*39326*/       OPC_EmitNodeXForm, 8, 2, // imm_neg_XFORM
/*39329*/       OPC_EmitInteger, MVT::i32, 14, 
/*39332*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39335*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (addc:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_neg>>:$imm))
/*39347*/     /*Scope*/ 27, /*->39375*/
/*39348*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*39350*/       OPC_MoveParent,
/*39351*/       OPC_CheckType, MVT::i32,
/*39353*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39355*/       OPC_EmitConvertToTarget, 1,
/*39357*/       OPC_EmitInteger, MVT::i32, 14, 
/*39360*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39363*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (addc:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39375*/     /*Scope*/ 30, /*->39406*/
/*39376*/       OPC_CheckPredicate, 12, // Predicate_so_imm_neg
/*39378*/       OPC_MoveParent,
/*39379*/       OPC_CheckType, MVT::i32,
/*39381*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39383*/       OPC_EmitConvertToTarget, 1,
/*39385*/       OPC_EmitNodeXForm, 9, 2, // so_imm_neg_XFORM
/*39388*/       OPC_EmitInteger, MVT::i32, 14, 
/*39391*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39394*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (addc:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*39406*/     /*Scope*/ 30, /*->39437*/
/*39407*/       OPC_CheckPredicate, 13, // Predicate_imm0_7
/*39409*/       OPC_MoveParent,
/*39410*/       OPC_CheckType, MVT::i32,
/*39412*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39414*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39417*/       OPC_EmitConvertToTarget, 1,
/*39419*/       OPC_EmitInteger, MVT::i32, 14, 
/*39422*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39425*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*39437*/     /*Scope*/ 30, /*->39468*/
/*39438*/       OPC_CheckPredicate, 14, // Predicate_imm8_255
/*39440*/       OPC_MoveParent,
/*39441*/       OPC_CheckType, MVT::i32,
/*39443*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39445*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39448*/       OPC_EmitConvertToTarget, 1,
/*39450*/       OPC_EmitInteger, MVT::i32, 14, 
/*39453*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39456*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*39468*/     /*Scope*/ 33, /*->39502*/
/*39469*/       OPC_CheckPredicate, 15, // Predicate_imm0_7_neg
/*39471*/       OPC_MoveParent,
/*39472*/       OPC_CheckType, MVT::i32,
/*39474*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39476*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39479*/       OPC_EmitConvertToTarget, 1,
/*39481*/       OPC_EmitNodeXForm, 8, 3, // imm_neg_XFORM
/*39484*/       OPC_EmitInteger, MVT::i32, 14, 
/*39487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39490*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*39502*/     /*Scope*/ 33, /*->39536*/
/*39503*/       OPC_CheckPredicate, 16, // Predicate_imm8_255_neg
/*39505*/       OPC_MoveParent,
/*39506*/       OPC_CheckType, MVT::i32,
/*39508*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39510*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39513*/       OPC_EmitConvertToTarget, 1,
/*39515*/       OPC_EmitNodeXForm, 8, 3, // imm_neg_XFORM
/*39518*/       OPC_EmitInteger, MVT::i32, 14, 
/*39521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39524*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*39536*/     /*Scope*/ 27, /*->39564*/
/*39537*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*39539*/       OPC_MoveParent,
/*39540*/       OPC_CheckType, MVT::i32,
/*39542*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39544*/       OPC_EmitConvertToTarget, 1,
/*39546*/       OPC_EmitInteger, MVT::i32, 14, 
/*39549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39552*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (addc:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39564*/     /*Scope*/ 30, /*->39595*/
/*39565*/       OPC_CheckPredicate, 18, // Predicate_t2_so_imm_neg
/*39567*/       OPC_MoveParent,
/*39568*/       OPC_CheckType, MVT::i32,
/*39570*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39572*/       OPC_EmitConvertToTarget, 1,
/*39574*/       OPC_EmitNodeXForm, 10, 2, // t2_so_imm_neg_XFORM
/*39577*/       OPC_EmitInteger, MVT::i32, 14, 
/*39580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39583*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (addc:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*39595*/     0, /*End of Scope*/
/*39596*/   /*Scope*/ 86, /*->39683*/
/*39597*/     OPC_CheckType, MVT::i32,
/*39599*/     OPC_Scope, 20, /*->39621*/ // 3 children in Scope
/*39601*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39603*/       OPC_EmitInteger, MVT::i32, 14, 
/*39606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39609*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (addc:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39621*/     /*Scope*/ 23, /*->39645*/
/*39622*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39624*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39627*/       OPC_EmitInteger, MVT::i32, 14, 
/*39630*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39633*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*39645*/     /*Scope*/ 36, /*->39682*/
/*39646*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39648*/       OPC_EmitInteger, MVT::i32, 14, 
/*39651*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39654*/       OPC_Scope, 12, /*->39668*/ // 2 children in Scope
/*39656*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (addc:i32 GPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*39668*/       /*Scope*/ 12, /*->39681*/
/*39669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (addc:i32 rGPR:i32:$Rm, GPR:i32:$Rn) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*39681*/       0, /*End of Scope*/
/*39682*/     0, /*End of Scope*/
/*39683*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 68|128,2/*324*/,  TARGET_VAL(ISD::SUBC),// ->40012
/*39688*/   OPC_RecordChild0, // #0 = $Rn
/*39689*/   OPC_Scope, 17|128,1/*145*/, /*->39837*/ // 5 children in Scope
/*39692*/     OPC_RecordChild1, // #1 = $shift
/*39693*/     OPC_Scope, 108, /*->39803*/ // 2 children in Scope
/*39695*/       OPC_CheckType, MVT::i32,
/*39697*/       OPC_Scope, 52, /*->39751*/ // 2 children in Scope
/*39699*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39701*/         OPC_Scope, 23, /*->39726*/ // 2 children in Scope
/*39703*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*39706*/           OPC_EmitInteger, MVT::i32, 14, 
/*39709*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39712*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrs), 0|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (subc:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*39726*/         /*Scope*/ 23, /*->39750*/
/*39727*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*39730*/           OPC_EmitInteger, MVT::i32, 14, 
/*39733*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39736*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrs), 0|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (subc:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*39750*/         0, /*End of Scope*/
/*39751*/       /*Scope*/ 50, /*->39802*/
/*39752*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39754*/         OPC_Scope, 22, /*->39778*/ // 2 children in Scope
/*39756*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39759*/           OPC_EmitInteger, MVT::i32, 14, 
/*39762*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39765*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (subc:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBSrs:i32:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39778*/         /*Scope*/ 22, /*->39801*/
/*39779*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39782*/           OPC_EmitInteger, MVT::i32, 14, 
/*39785*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39788*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (subc:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39801*/         0, /*End of Scope*/
/*39802*/       0, /*End of Scope*/
/*39803*/     /*Scope*/ 32, /*->39836*/
/*39804*/       OPC_MoveChild, 1,
/*39806*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39809*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*39811*/       OPC_MoveParent,
/*39812*/       OPC_CheckType, MVT::i32,
/*39814*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39816*/       OPC_EmitConvertToTarget, 1,
/*39818*/       OPC_EmitInteger, MVT::i32, 14, 
/*39821*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39824*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (subc:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39836*/     0, /*End of Scope*/
/*39837*/   /*Scope*/ 33, /*->39871*/
/*39838*/     OPC_MoveChild, 0,
/*39840*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39843*/     OPC_CheckPredicate, 7, // Predicate_so_imm
/*39845*/     OPC_MoveParent,
/*39846*/     OPC_RecordChild1, // #1 = $Rn
/*39847*/     OPC_CheckType, MVT::i32,
/*39849*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39851*/     OPC_EmitConvertToTarget, 0,
/*39853*/     OPC_EmitInteger, MVT::i32, 14, 
/*39856*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39859*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (subc:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
              // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39871*/   /*Scope*/ 33, /*->39905*/
/*39872*/     OPC_RecordChild1, // #1 = $imm
/*39873*/     OPC_MoveChild, 1,
/*39875*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39878*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*39880*/     OPC_MoveParent,
/*39881*/     OPC_CheckType, MVT::i32,
/*39883*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39885*/     OPC_EmitConvertToTarget, 1,
/*39887*/     OPC_EmitInteger, MVT::i32, 14, 
/*39890*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39893*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (subc:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
              // Dst: (t2SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39905*/   /*Scope*/ 33, /*->39939*/
/*39906*/     OPC_MoveChild, 0,
/*39908*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39911*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*39913*/     OPC_MoveParent,
/*39914*/     OPC_RecordChild1, // #1 = $Rn
/*39915*/     OPC_CheckType, MVT::i32,
/*39917*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39919*/     OPC_EmitConvertToTarget, 0,
/*39921*/     OPC_EmitInteger, MVT::i32, 14, 
/*39924*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39927*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (subc:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
              // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*39939*/   /*Scope*/ 71, /*->40011*/
/*39940*/     OPC_RecordChild1, // #1 = $Rm
/*39941*/     OPC_CheckType, MVT::i32,
/*39943*/     OPC_Scope, 20, /*->39965*/ // 3 children in Scope
/*39945*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39947*/       OPC_EmitInteger, MVT::i32, 14, 
/*39950*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39953*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (subc:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39965*/     /*Scope*/ 23, /*->39989*/
/*39966*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39968*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39971*/       OPC_EmitInteger, MVT::i32, 14, 
/*39974*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39977*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*39989*/     /*Scope*/ 20, /*->40010*/
/*39990*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39992*/       OPC_EmitInteger, MVT::i32, 14, 
/*39995*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39998*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (subc:i32 GPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SUBSrr:i32:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*40010*/     0, /*End of Scope*/
/*40011*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70|128,1/*198*/,  TARGET_VAL(ARMISD::CMP),// ->40214
/*40016*/   OPC_RecordChild0, // #0 = $Rn
/*40017*/   OPC_CheckChild0Type, MVT::i32,
/*40019*/   OPC_RecordChild1, // #1 = $shift
/*40020*/   OPC_Scope, 24, /*->40046*/ // 6 children in Scope
/*40022*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40024*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*40027*/     OPC_EmitInteger, MVT::i32, 14, 
/*40030*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40033*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMcmp GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
              // Dst: (CMPrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*40046*/   /*Scope*/ 23, /*->40070*/
/*40047*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40049*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*40052*/     OPC_EmitInteger, MVT::i32, 14, 
/*40055*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40058*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmp GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*40070*/   /*Scope*/ 82, /*->40153*/
/*40071*/     OPC_MoveChild, 1,
/*40073*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40076*/     OPC_Scope, 24, /*->40102*/ // 3 children in Scope
/*40078*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*40080*/       OPC_MoveParent,
/*40081*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40083*/       OPC_EmitConvertToTarget, 1,
/*40085*/       OPC_EmitInteger, MVT::i32, 14, 
/*40088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40091*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40102*/     /*Scope*/ 24, /*->40127*/
/*40103*/       OPC_CheckPredicate, 42, // Predicate_imm0_255
/*40105*/       OPC_MoveParent,
/*40106*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40108*/       OPC_EmitConvertToTarget, 1,
/*40110*/       OPC_EmitInteger, MVT::i32, 14, 
/*40113*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40116*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*40127*/     /*Scope*/ 24, /*->40152*/
/*40128*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*40130*/       OPC_MoveParent,
/*40131*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40133*/       OPC_EmitConvertToTarget, 1,
/*40135*/       OPC_EmitInteger, MVT::i32, 14, 
/*40138*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40141*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40152*/     0, /*End of Scope*/
/*40153*/   /*Scope*/ 19, /*->40173*/
/*40154*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40156*/     OPC_EmitInteger, MVT::i32, 14, 
/*40159*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40162*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*40173*/   /*Scope*/ 19, /*->40193*/
/*40174*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40176*/     OPC_EmitInteger, MVT::i32, 14, 
/*40179*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40182*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40193*/   /*Scope*/ 19, /*->40213*/
/*40194*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40196*/     OPC_EmitInteger, MVT::i32, 14, 
/*40199*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40202*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
              // Dst: (t2CMPrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*40213*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 36|128,1/*164*/,  TARGET_VAL(ISD::SHL),// ->40382
/*40218*/   OPC_Scope, 30, /*->40250*/ // 2 children in Scope
/*40220*/     OPC_RecordNode, // #0 = $src
/*40221*/     OPC_CheckType, MVT::i32,
/*40223*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40225*/     OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftShifterOperandReg:$src #1 #2 #3
/*40228*/     OPC_EmitInteger, MVT::i32, 14, 
/*40231*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40234*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40237*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg:i32:$src - Complexity = 12
              // Dst: (MOVs:i32 shift_so_reg:i32:$src)
/*40250*/   /*Scope*/ 1|128,1/*129*/, /*->40381*/
/*40252*/     OPC_RecordChild0, // #0 = $Rm
/*40253*/     OPC_RecordChild1, // #1 = $imm
/*40254*/     OPC_Scope, 69, /*->40325*/ // 2 children in Scope
/*40256*/       OPC_MoveChild, 1,
/*40258*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40261*/       OPC_CheckType, MVT::i32,
/*40263*/       OPC_Scope, 30, /*->40295*/ // 2 children in Scope
/*40265*/         OPC_CheckPredicate, 22, // Predicate_imm1_31
/*40267*/         OPC_MoveParent,
/*40268*/         OPC_CheckType, MVT::i32,
/*40270*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40272*/         OPC_EmitConvertToTarget, 1,
/*40274*/         OPC_EmitInteger, MVT::i32, 14, 
/*40277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40280*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40283*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm1_31>>:$imm) - Complexity = 7
                  // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*40295*/       /*Scope*/ 28, /*->40324*/
/*40296*/         OPC_MoveParent,
/*40297*/         OPC_CheckType, MVT::i32,
/*40299*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40301*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40304*/         OPC_EmitConvertToTarget, 1,
/*40306*/         OPC_EmitInteger, MVT::i32, 14, 
/*40309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40312*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*40324*/       0, /*End of Scope*/
/*40325*/     /*Scope*/ 54, /*->40380*/
/*40326*/       OPC_CheckChild1Type, MVT::i32,
/*40328*/       OPC_CheckType, MVT::i32,
/*40330*/       OPC_Scope, 23, /*->40355*/ // 2 children in Scope
/*40332*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40334*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40337*/         OPC_EmitInteger, MVT::i32, 14, 
/*40340*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40343*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40355*/       /*Scope*/ 23, /*->40379*/
/*40356*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40358*/         OPC_EmitInteger, MVT::i32, 14, 
/*40361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40364*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40367*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*40379*/       0, /*End of Scope*/
/*40380*/     0, /*End of Scope*/
/*40381*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 36|128,1/*164*/,  TARGET_VAL(ISD::SRL),// ->40550
/*40386*/   OPC_Scope, 30, /*->40418*/ // 2 children in Scope
/*40388*/     OPC_RecordNode, // #0 = $src
/*40389*/     OPC_CheckType, MVT::i32,
/*40391*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40393*/     OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftShifterOperandReg:$src #1 #2 #3
/*40396*/     OPC_EmitInteger, MVT::i32, 14, 
/*40399*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40402*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40405*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg:i32:$src - Complexity = 12
              // Dst: (MOVs:i32 shift_so_reg:i32:$src)
/*40418*/   /*Scope*/ 1|128,1/*129*/, /*->40549*/
/*40420*/     OPC_RecordChild0, // #0 = $Rm
/*40421*/     OPC_RecordChild1, // #1 = $imm
/*40422*/     OPC_Scope, 69, /*->40493*/ // 2 children in Scope
/*40424*/       OPC_MoveChild, 1,
/*40426*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40429*/       OPC_CheckType, MVT::i32,
/*40431*/       OPC_Scope, 30, /*->40463*/ // 2 children in Scope
/*40433*/         OPC_CheckPredicate, 22, // Predicate_imm1_31
/*40435*/         OPC_MoveParent,
/*40436*/         OPC_CheckType, MVT::i32,
/*40438*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40440*/         OPC_EmitConvertToTarget, 1,
/*40442*/         OPC_EmitInteger, MVT::i32, 14, 
/*40445*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40451*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm1_31>>:$imm) - Complexity = 7
                  // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*40463*/       /*Scope*/ 28, /*->40492*/
/*40464*/         OPC_MoveParent,
/*40465*/         OPC_CheckType, MVT::i32,
/*40467*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40469*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40472*/         OPC_EmitConvertToTarget, 1,
/*40474*/         OPC_EmitInteger, MVT::i32, 14, 
/*40477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40480*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*40492*/       0, /*End of Scope*/
/*40493*/     /*Scope*/ 54, /*->40548*/
/*40494*/       OPC_CheckChild1Type, MVT::i32,
/*40496*/       OPC_CheckType, MVT::i32,
/*40498*/       OPC_Scope, 23, /*->40523*/ // 2 children in Scope
/*40500*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40502*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40505*/         OPC_EmitInteger, MVT::i32, 14, 
/*40508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40511*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40523*/       /*Scope*/ 23, /*->40547*/
/*40524*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40526*/         OPC_EmitInteger, MVT::i32, 14, 
/*40529*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40535*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*40547*/       0, /*End of Scope*/
/*40548*/     0, /*End of Scope*/
/*40549*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 3|128,1/*131*/,  TARGET_VAL(ISD::ROTR),// ->40685
/*40554*/   OPC_Scope, 30, /*->40586*/ // 2 children in Scope
/*40556*/     OPC_RecordNode, // #0 = $src
/*40557*/     OPC_CheckType, MVT::i32,
/*40559*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40561*/     OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftShifterOperandReg:$src #1 #2 #3
/*40564*/     OPC_EmitInteger, MVT::i32, 14, 
/*40567*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40570*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40573*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg:i32:$src - Complexity = 12
              // Dst: (MOVs:i32 shift_so_reg:i32:$src)
/*40586*/   /*Scope*/ 97, /*->40684*/
/*40587*/     OPC_RecordChild0, // #0 = $Rm
/*40588*/     OPC_RecordChild1, // #1 = $imm
/*40589*/     OPC_Scope, 37, /*->40628*/ // 2 children in Scope
/*40591*/       OPC_MoveChild, 1,
/*40593*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40596*/       OPC_CheckPredicate, 22, // Predicate_imm1_31
/*40598*/       OPC_CheckType, MVT::i32,
/*40600*/       OPC_MoveParent,
/*40601*/       OPC_CheckType, MVT::i32,
/*40603*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40605*/       OPC_EmitConvertToTarget, 1,
/*40607*/       OPC_EmitInteger, MVT::i32, 14, 
/*40610*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40613*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40616*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm1_31>>:$imm) - Complexity = 7
                // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*40628*/     /*Scope*/ 54, /*->40683*/
/*40629*/       OPC_CheckChild1Type, MVT::i32,
/*40631*/       OPC_CheckType, MVT::i32,
/*40633*/       OPC_Scope, 23, /*->40658*/ // 2 children in Scope
/*40635*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40637*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40640*/         OPC_EmitInteger, MVT::i32, 14, 
/*40643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40646*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40658*/       /*Scope*/ 23, /*->40682*/
/*40659*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40661*/         OPC_EmitInteger, MVT::i32, 14, 
/*40664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40667*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40670*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*40682*/       0, /*End of Scope*/
/*40683*/     0, /*End of Scope*/
/*40684*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 76|128,83/*10700*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->51389
/*40689*/   OPC_MoveChild, 0,
/*40691*/   OPC_Scope, 65, /*->40758*/ // 76 children in Scope
/*40693*/     OPC_CheckInteger, 108, 
/*40695*/     OPC_MoveParent,
/*40696*/     OPC_RecordChild1, // #0 = $a
/*40697*/     OPC_RecordChild2, // #1 = $pos
/*40698*/     OPC_MoveChild, 2,
/*40700*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40703*/     OPC_MoveParent,
/*40704*/     OPC_Scope, 25, /*->40731*/ // 2 children in Scope
/*40706*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*40708*/       OPC_EmitConvertToTarget, 1,
/*40710*/       OPC_EmitInteger, MVT::i32, 0, 
/*40713*/       OPC_EmitInteger, MVT::i32, 14, 
/*40716*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40719*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 108:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40731*/     /*Scope*/ 25, /*->40757*/
/*40732*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40734*/       OPC_EmitConvertToTarget, 1,
/*40736*/       OPC_EmitInteger, MVT::i32, 0, 
/*40739*/       OPC_EmitInteger, MVT::i32, 14, 
/*40742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40745*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 108:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40757*/     0, /*End of Scope*/
/*40758*/   /*Scope*/ 65, /*->40824*/
/*40759*/     OPC_CheckInteger, 110, 
/*40761*/     OPC_MoveParent,
/*40762*/     OPC_RecordChild1, // #0 = $a
/*40763*/     OPC_RecordChild2, // #1 = $pos
/*40764*/     OPC_MoveChild, 2,
/*40766*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40769*/     OPC_MoveParent,
/*40770*/     OPC_Scope, 25, /*->40797*/ // 2 children in Scope
/*40772*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*40774*/       OPC_EmitConvertToTarget, 1,
/*40776*/       OPC_EmitInteger, MVT::i32, 0, 
/*40779*/       OPC_EmitInteger, MVT::i32, 14, 
/*40782*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40785*/       OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 110:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40797*/     /*Scope*/ 25, /*->40823*/
/*40798*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40800*/       OPC_EmitConvertToTarget, 1,
/*40802*/       OPC_EmitInteger, MVT::i32, 0, 
/*40805*/       OPC_EmitInteger, MVT::i32, 14, 
/*40808*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40811*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 110:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40823*/     0, /*End of Scope*/
/*40824*/   /*Scope*/ 55|128,5/*695*/, /*->41521*/
/*40826*/     OPC_CheckInteger, 52, 
/*40828*/     OPC_MoveParent,
/*40829*/     OPC_Scope, 55|128,1/*183*/, /*->41015*/ // 5 children in Scope
/*40832*/       OPC_RecordChild1, // #0 = $Vn
/*40833*/       OPC_Scope, 44, /*->40879*/ // 4 children in Scope
/*40835*/         OPC_CheckChild1Type, MVT::v4i16,
/*40837*/         OPC_MoveChild, 2,
/*40839*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40842*/         OPC_RecordChild0, // #1 = $Vm
/*40843*/         OPC_CheckChild0Type, MVT::v4i16,
/*40845*/         OPC_RecordChild1, // #2 = $lane
/*40846*/         OPC_MoveChild, 1,
/*40848*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40851*/         OPC_MoveParent,
/*40852*/         OPC_CheckType, MVT::v4i16,
/*40854*/         OPC_MoveParent,
/*40855*/         OPC_CheckType, MVT::v4i16,
/*40857*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40859*/         OPC_EmitConvertToTarget, 2,
/*40861*/         OPC_EmitInteger, MVT::i32, 14, 
/*40864*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40867*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 52:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40879*/       /*Scope*/ 44, /*->40924*/
/*40880*/         OPC_CheckChild1Type, MVT::v2i32,
/*40882*/         OPC_MoveChild, 2,
/*40884*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40887*/         OPC_RecordChild0, // #1 = $Vm
/*40888*/         OPC_CheckChild0Type, MVT::v2i32,
/*40890*/         OPC_RecordChild1, // #2 = $lane
/*40891*/         OPC_MoveChild, 1,
/*40893*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40896*/         OPC_MoveParent,
/*40897*/         OPC_CheckType, MVT::v2i32,
/*40899*/         OPC_MoveParent,
/*40900*/         OPC_CheckType, MVT::v2i32,
/*40902*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40904*/         OPC_EmitConvertToTarget, 2,
/*40906*/         OPC_EmitInteger, MVT::i32, 14, 
/*40909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40912*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 52:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40924*/       /*Scope*/ 44, /*->40969*/
/*40925*/         OPC_CheckChild1Type, MVT::v8i16,
/*40927*/         OPC_MoveChild, 2,
/*40929*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40932*/         OPC_RecordChild0, // #1 = $Vm
/*40933*/         OPC_CheckChild0Type, MVT::v4i16,
/*40935*/         OPC_RecordChild1, // #2 = $lane
/*40936*/         OPC_MoveChild, 1,
/*40938*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40941*/         OPC_MoveParent,
/*40942*/         OPC_CheckType, MVT::v8i16,
/*40944*/         OPC_MoveParent,
/*40945*/         OPC_CheckType, MVT::v8i16,
/*40947*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40949*/         OPC_EmitConvertToTarget, 2,
/*40951*/         OPC_EmitInteger, MVT::i32, 14, 
/*40954*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40957*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 52:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40969*/       /*Scope*/ 44, /*->41014*/
/*40970*/         OPC_CheckChild1Type, MVT::v4i32,
/*40972*/         OPC_MoveChild, 2,
/*40974*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40977*/         OPC_RecordChild0, // #1 = $Vm
/*40978*/         OPC_CheckChild0Type, MVT::v2i32,
/*40980*/         OPC_RecordChild1, // #2 = $lane
/*40981*/         OPC_MoveChild, 1,
/*40983*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40986*/         OPC_MoveParent,
/*40987*/         OPC_CheckType, MVT::v4i32,
/*40989*/         OPC_MoveParent,
/*40990*/         OPC_CheckType, MVT::v4i32,
/*40992*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40994*/         OPC_EmitConvertToTarget, 2,
/*40996*/         OPC_EmitInteger, MVT::i32, 14, 
/*40999*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41002*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 52:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41014*/       0, /*End of Scope*/
/*41015*/     /*Scope*/ 24|128,1/*152*/, /*->41169*/
/*41017*/       OPC_MoveChild, 1,
/*41019*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41022*/       OPC_RecordChild0, // #0 = $Vm
/*41023*/       OPC_Scope, 71, /*->41096*/ // 2 children in Scope
/*41025*/         OPC_CheckChild0Type, MVT::v4i16,
/*41027*/         OPC_RecordChild1, // #1 = $lane
/*41028*/         OPC_MoveChild, 1,
/*41030*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41033*/         OPC_MoveParent,
/*41034*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->41065
/*41037*/           OPC_MoveParent,
/*41038*/           OPC_RecordChild2, // #2 = $Vn
/*41039*/           OPC_CheckChild2Type, MVT::v4i16,
/*41041*/           OPC_CheckType, MVT::v4i16,
/*41043*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41045*/           OPC_EmitConvertToTarget, 1,
/*41047*/           OPC_EmitInteger, MVT::i32, 14, 
/*41050*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41053*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 52:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->41095
/*41067*/           OPC_MoveParent,
/*41068*/           OPC_RecordChild2, // #2 = $Vn
/*41069*/           OPC_CheckChild2Type, MVT::v8i16,
/*41071*/           OPC_CheckType, MVT::v8i16,
/*41073*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41075*/           OPC_EmitConvertToTarget, 1,
/*41077*/           OPC_EmitInteger, MVT::i32, 14, 
/*41080*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41083*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 52:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*41096*/       /*Scope*/ 71, /*->41168*/
/*41097*/         OPC_CheckChild0Type, MVT::v2i32,
/*41099*/         OPC_RecordChild1, // #1 = $lane
/*41100*/         OPC_MoveChild, 1,
/*41102*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41105*/         OPC_MoveParent,
/*41106*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->41137
/*41109*/           OPC_MoveParent,
/*41110*/           OPC_RecordChild2, // #2 = $Vn
/*41111*/           OPC_CheckChild2Type, MVT::v2i32,
/*41113*/           OPC_CheckType, MVT::v2i32,
/*41115*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41117*/           OPC_EmitConvertToTarget, 1,
/*41119*/           OPC_EmitInteger, MVT::i32, 14, 
/*41122*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41125*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 52:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->41167
/*41139*/           OPC_MoveParent,
/*41140*/           OPC_RecordChild2, // #2 = $Vn
/*41141*/           OPC_CheckChild2Type, MVT::v4i32,
/*41143*/           OPC_CheckType, MVT::v4i32,
/*41145*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41147*/           OPC_EmitConvertToTarget, 1,
/*41149*/           OPC_EmitInteger, MVT::i32, 14, 
/*41152*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41155*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 52:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*41168*/       0, /*End of Scope*/
/*41169*/     /*Scope*/ 123, /*->41293*/
/*41170*/       OPC_RecordChild1, // #0 = $src1
/*41171*/       OPC_Scope, 59, /*->41232*/ // 2 children in Scope
/*41173*/         OPC_CheckChild1Type, MVT::v8i16,
/*41175*/         OPC_MoveChild, 2,
/*41177*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41180*/         OPC_RecordChild0, // #1 = $src2
/*41181*/         OPC_CheckChild0Type, MVT::v8i16,
/*41183*/         OPC_RecordChild1, // #2 = $lane
/*41184*/         OPC_MoveChild, 1,
/*41186*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41189*/         OPC_MoveParent,
/*41190*/         OPC_CheckType, MVT::v8i16,
/*41192*/         OPC_MoveParent,
/*41193*/         OPC_CheckType, MVT::v8i16,
/*41195*/         OPC_EmitConvertToTarget, 2,
/*41197*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*41200*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*41209*/         OPC_EmitConvertToTarget, 2,
/*41211*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*41214*/         OPC_EmitInteger, MVT::i32, 14, 
/*41217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41220*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 52:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*41232*/       /*Scope*/ 59, /*->41292*/
/*41233*/         OPC_CheckChild1Type, MVT::v4i32,
/*41235*/         OPC_MoveChild, 2,
/*41237*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41240*/         OPC_RecordChild0, // #1 = $src2
/*41241*/         OPC_CheckChild0Type, MVT::v4i32,
/*41243*/         OPC_RecordChild1, // #2 = $lane
/*41244*/         OPC_MoveChild, 1,
/*41246*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41249*/         OPC_MoveParent,
/*41250*/         OPC_CheckType, MVT::v4i32,
/*41252*/         OPC_MoveParent,
/*41253*/         OPC_CheckType, MVT::v4i32,
/*41255*/         OPC_EmitConvertToTarget, 2,
/*41257*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*41260*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*41269*/         OPC_EmitConvertToTarget, 2,
/*41271*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*41274*/         OPC_EmitInteger, MVT::i32, 14, 
/*41277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41280*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 52:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*41292*/       0, /*End of Scope*/
/*41293*/     /*Scope*/ 118, /*->41412*/
/*41294*/       OPC_MoveChild, 1,
/*41296*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41299*/       OPC_RecordChild0, // #0 = $src2
/*41300*/       OPC_Scope, 54, /*->41356*/ // 2 children in Scope
/*41302*/         OPC_CheckChild0Type, MVT::v8i16,
/*41304*/         OPC_RecordChild1, // #1 = $lane
/*41305*/         OPC_MoveChild, 1,
/*41307*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41310*/         OPC_MoveParent,
/*41311*/         OPC_CheckType, MVT::v8i16,
/*41313*/         OPC_MoveParent,
/*41314*/         OPC_RecordChild2, // #2 = $src1
/*41315*/         OPC_CheckChild2Type, MVT::v8i16,
/*41317*/         OPC_CheckType, MVT::v8i16,
/*41319*/         OPC_EmitConvertToTarget, 1,
/*41321*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*41324*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*41333*/         OPC_EmitConvertToTarget, 1,
/*41335*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*41338*/         OPC_EmitInteger, MVT::i32, 14, 
/*41341*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41344*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 52:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*41356*/       /*Scope*/ 54, /*->41411*/
/*41357*/         OPC_CheckChild0Type, MVT::v4i32,
/*41359*/         OPC_RecordChild1, // #1 = $lane
/*41360*/         OPC_MoveChild, 1,
/*41362*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41365*/         OPC_MoveParent,
/*41366*/         OPC_CheckType, MVT::v4i32,
/*41368*/         OPC_MoveParent,
/*41369*/         OPC_RecordChild2, // #2 = $src1
/*41370*/         OPC_CheckChild2Type, MVT::v4i32,
/*41372*/         OPC_CheckType, MVT::v4i32,
/*41374*/         OPC_EmitConvertToTarget, 1,
/*41376*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*41379*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*41388*/         OPC_EmitConvertToTarget, 1,
/*41390*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*41393*/         OPC_EmitInteger, MVT::i32, 14, 
/*41396*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41399*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 52:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*41411*/       0, /*End of Scope*/
/*41412*/     /*Scope*/ 107, /*->41520*/
/*41413*/       OPC_RecordChild1, // #0 = $Vn
/*41414*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->41441
/*41417*/         OPC_CheckChild1Type, MVT::v4i16,
/*41419*/         OPC_RecordChild2, // #1 = $Vm
/*41420*/         OPC_CheckChild2Type, MVT::v4i16,
/*41422*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41424*/         OPC_EmitInteger, MVT::i32, 14, 
/*41427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41430*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 52:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->41467
/*41443*/         OPC_CheckChild1Type, MVT::v2i32,
/*41445*/         OPC_RecordChild2, // #1 = $Vm
/*41446*/         OPC_CheckChild2Type, MVT::v2i32,
/*41448*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41450*/         OPC_EmitInteger, MVT::i32, 14, 
/*41453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41456*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 52:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->41493
/*41469*/         OPC_CheckChild1Type, MVT::v8i16,
/*41471*/         OPC_RecordChild2, // #1 = $Vm
/*41472*/         OPC_CheckChild2Type, MVT::v8i16,
/*41474*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41476*/         OPC_EmitInteger, MVT::i32, 14, 
/*41479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41482*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 52:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->41519
/*41495*/         OPC_CheckChild1Type, MVT::v4i32,
/*41497*/         OPC_RecordChild2, // #1 = $Vm
/*41498*/         OPC_CheckChild2Type, MVT::v4i32,
/*41500*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41502*/         OPC_EmitInteger, MVT::i32, 14, 
/*41505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 52:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*41520*/     0, /*End of Scope*/
/*41521*/   /*Scope*/ 55|128,5/*695*/, /*->42218*/
/*41523*/     OPC_CheckInteger, 58, 
/*41525*/     OPC_MoveParent,
/*41526*/     OPC_Scope, 55|128,1/*183*/, /*->41712*/ // 5 children in Scope
/*41529*/       OPC_RecordChild1, // #0 = $Vn
/*41530*/       OPC_Scope, 44, /*->41576*/ // 4 children in Scope
/*41532*/         OPC_CheckChild1Type, MVT::v4i16,
/*41534*/         OPC_MoveChild, 2,
/*41536*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41539*/         OPC_RecordChild0, // #1 = $Vm
/*41540*/         OPC_CheckChild0Type, MVT::v4i16,
/*41542*/         OPC_RecordChild1, // #2 = $lane
/*41543*/         OPC_MoveChild, 1,
/*41545*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41548*/         OPC_MoveParent,
/*41549*/         OPC_CheckType, MVT::v4i16,
/*41551*/         OPC_MoveParent,
/*41552*/         OPC_CheckType, MVT::v4i16,
/*41554*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41556*/         OPC_EmitConvertToTarget, 2,
/*41558*/         OPC_EmitInteger, MVT::i32, 14, 
/*41561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41564*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 58:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41576*/       /*Scope*/ 44, /*->41621*/
/*41577*/         OPC_CheckChild1Type, MVT::v2i32,
/*41579*/         OPC_MoveChild, 2,
/*41581*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41584*/         OPC_RecordChild0, // #1 = $Vm
/*41585*/         OPC_CheckChild0Type, MVT::v2i32,
/*41587*/         OPC_RecordChild1, // #2 = $lane
/*41588*/         OPC_MoveChild, 1,
/*41590*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41593*/         OPC_MoveParent,
/*41594*/         OPC_CheckType, MVT::v2i32,
/*41596*/         OPC_MoveParent,
/*41597*/         OPC_CheckType, MVT::v2i32,
/*41599*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41601*/         OPC_EmitConvertToTarget, 2,
/*41603*/         OPC_EmitInteger, MVT::i32, 14, 
/*41606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41609*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 58:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41621*/       /*Scope*/ 44, /*->41666*/
/*41622*/         OPC_CheckChild1Type, MVT::v8i16,
/*41624*/         OPC_MoveChild, 2,
/*41626*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41629*/         OPC_RecordChild0, // #1 = $Vm
/*41630*/         OPC_CheckChild0Type, MVT::v4i16,
/*41632*/         OPC_RecordChild1, // #2 = $lane
/*41633*/         OPC_MoveChild, 1,
/*41635*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41638*/         OPC_MoveParent,
/*41639*/         OPC_CheckType, MVT::v8i16,
/*41641*/         OPC_MoveParent,
/*41642*/         OPC_CheckType, MVT::v8i16,
/*41644*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41646*/         OPC_EmitConvertToTarget, 2,
/*41648*/         OPC_EmitInteger, MVT::i32, 14, 
/*41651*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41654*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 58:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41666*/       /*Scope*/ 44, /*->41711*/
/*41667*/         OPC_CheckChild1Type, MVT::v4i32,
/*41669*/         OPC_MoveChild, 2,
/*41671*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41674*/         OPC_RecordChild0, // #1 = $Vm
/*41675*/         OPC_CheckChild0Type, MVT::v2i32,
/*41677*/         OPC_RecordChild1, // #2 = $lane
/*41678*/         OPC_MoveChild, 1,
/*41680*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41683*/         OPC_MoveParent,
/*41684*/         OPC_CheckType, MVT::v4i32,
/*41686*/         OPC_MoveParent,
/*41687*/         OPC_CheckType, MVT::v4i32,
/*41689*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41691*/         OPC_EmitConvertToTarget, 2,
/*41693*/         OPC_EmitInteger, MVT::i32, 14, 
/*41696*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41699*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 58:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41711*/       0, /*End of Scope*/
/*41712*/     /*Scope*/ 24|128,1/*152*/, /*->41866*/
/*41714*/       OPC_MoveChild, 1,
/*41716*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41719*/       OPC_RecordChild0, // #0 = $Vm
/*41720*/       OPC_Scope, 71, /*->41793*/ // 2 children in Scope
/*41722*/         OPC_CheckChild0Type, MVT::v4i16,
/*41724*/         OPC_RecordChild1, // #1 = $lane
/*41725*/         OPC_MoveChild, 1,
/*41727*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41730*/         OPC_MoveParent,
/*41731*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->41762
/*41734*/           OPC_MoveParent,
/*41735*/           OPC_RecordChild2, // #2 = $Vn
/*41736*/           OPC_CheckChild2Type, MVT::v4i16,
/*41738*/           OPC_CheckType, MVT::v4i16,
/*41740*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41742*/           OPC_EmitConvertToTarget, 1,
/*41744*/           OPC_EmitInteger, MVT::i32, 14, 
/*41747*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41750*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 58:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->41792
/*41764*/           OPC_MoveParent,
/*41765*/           OPC_RecordChild2, // #2 = $Vn
/*41766*/           OPC_CheckChild2Type, MVT::v8i16,
/*41768*/           OPC_CheckType, MVT::v8i16,
/*41770*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41772*/           OPC_EmitConvertToTarget, 1,
/*41774*/           OPC_EmitInteger, MVT::i32, 14, 
/*41777*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41780*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 58:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*41793*/       /*Scope*/ 71, /*->41865*/
/*41794*/         OPC_CheckChild0Type, MVT::v2i32,
/*41796*/         OPC_RecordChild1, // #1 = $lane
/*41797*/         OPC_MoveChild, 1,
/*41799*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41802*/         OPC_MoveParent,
/*41803*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->41834
/*41806*/           OPC_MoveParent,
/*41807*/           OPC_RecordChild2, // #2 = $Vn
/*41808*/           OPC_CheckChild2Type, MVT::v2i32,
/*41810*/           OPC_CheckType, MVT::v2i32,
/*41812*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41814*/           OPC_EmitConvertToTarget, 1,
/*41816*/           OPC_EmitInteger, MVT::i32, 14, 
/*41819*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41822*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 58:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->41864
/*41836*/           OPC_MoveParent,
/*41837*/           OPC_RecordChild2, // #2 = $Vn
/*41838*/           OPC_CheckChild2Type, MVT::v4i32,
/*41840*/           OPC_CheckType, MVT::v4i32,
/*41842*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41844*/           OPC_EmitConvertToTarget, 1,
/*41846*/           OPC_EmitInteger, MVT::i32, 14, 
/*41849*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41852*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 58:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*41865*/       0, /*End of Scope*/
/*41866*/     /*Scope*/ 123, /*->41990*/
/*41867*/       OPC_RecordChild1, // #0 = $src1
/*41868*/       OPC_Scope, 59, /*->41929*/ // 2 children in Scope
/*41870*/         OPC_CheckChild1Type, MVT::v8i16,
/*41872*/         OPC_MoveChild, 2,
/*41874*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41877*/         OPC_RecordChild0, // #1 = $src2
/*41878*/         OPC_CheckChild0Type, MVT::v8i16,
/*41880*/         OPC_RecordChild1, // #2 = $lane
/*41881*/         OPC_MoveChild, 1,
/*41883*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41886*/         OPC_MoveParent,
/*41887*/         OPC_CheckType, MVT::v8i16,
/*41889*/         OPC_MoveParent,
/*41890*/         OPC_CheckType, MVT::v8i16,
/*41892*/         OPC_EmitConvertToTarget, 2,
/*41894*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*41897*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*41906*/         OPC_EmitConvertToTarget, 2,
/*41908*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*41911*/         OPC_EmitInteger, MVT::i32, 14, 
/*41914*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41917*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 58:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*41929*/       /*Scope*/ 59, /*->41989*/
/*41930*/         OPC_CheckChild1Type, MVT::v4i32,
/*41932*/         OPC_MoveChild, 2,
/*41934*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41937*/         OPC_RecordChild0, // #1 = $src2
/*41938*/         OPC_CheckChild0Type, MVT::v4i32,
/*41940*/         OPC_RecordChild1, // #2 = $lane
/*41941*/         OPC_MoveChild, 1,
/*41943*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41946*/         OPC_MoveParent,
/*41947*/         OPC_CheckType, MVT::v4i32,
/*41949*/         OPC_MoveParent,
/*41950*/         OPC_CheckType, MVT::v4i32,
/*41952*/         OPC_EmitConvertToTarget, 2,
/*41954*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*41957*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*41966*/         OPC_EmitConvertToTarget, 2,
/*41968*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*41971*/         OPC_EmitInteger, MVT::i32, 14, 
/*41974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41977*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 58:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*41989*/       0, /*End of Scope*/
/*41990*/     /*Scope*/ 118, /*->42109*/
/*41991*/       OPC_MoveChild, 1,
/*41993*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41996*/       OPC_RecordChild0, // #0 = $src2
/*41997*/       OPC_Scope, 54, /*->42053*/ // 2 children in Scope
/*41999*/         OPC_CheckChild0Type, MVT::v8i16,
/*42001*/         OPC_RecordChild1, // #1 = $lane
/*42002*/         OPC_MoveChild, 1,
/*42004*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42007*/         OPC_MoveParent,
/*42008*/         OPC_CheckType, MVT::v8i16,
/*42010*/         OPC_MoveParent,
/*42011*/         OPC_RecordChild2, // #2 = $src1
/*42012*/         OPC_CheckChild2Type, MVT::v8i16,
/*42014*/         OPC_CheckType, MVT::v8i16,
/*42016*/         OPC_EmitConvertToTarget, 1,
/*42018*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*42021*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*42030*/         OPC_EmitConvertToTarget, 1,
/*42032*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*42035*/         OPC_EmitInteger, MVT::i32, 14, 
/*42038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42041*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 58:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*42053*/       /*Scope*/ 54, /*->42108*/
/*42054*/         OPC_CheckChild0Type, MVT::v4i32,
/*42056*/         OPC_RecordChild1, // #1 = $lane
/*42057*/         OPC_MoveChild, 1,
/*42059*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42062*/         OPC_MoveParent,
/*42063*/         OPC_CheckType, MVT::v4i32,
/*42065*/         OPC_MoveParent,
/*42066*/         OPC_RecordChild2, // #2 = $src1
/*42067*/         OPC_CheckChild2Type, MVT::v4i32,
/*42069*/         OPC_CheckType, MVT::v4i32,
/*42071*/         OPC_EmitConvertToTarget, 1,
/*42073*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*42076*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*42085*/         OPC_EmitConvertToTarget, 1,
/*42087*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*42090*/         OPC_EmitInteger, MVT::i32, 14, 
/*42093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42096*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 58:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*42108*/       0, /*End of Scope*/
/*42109*/     /*Scope*/ 107, /*->42217*/
/*42110*/       OPC_RecordChild1, // #0 = $Vn
/*42111*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->42138
/*42114*/         OPC_CheckChild1Type, MVT::v4i16,
/*42116*/         OPC_RecordChild2, // #1 = $Vm
/*42117*/         OPC_CheckChild2Type, MVT::v4i16,
/*42119*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42121*/         OPC_EmitInteger, MVT::i32, 14, 
/*42124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42127*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 58:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->42164
/*42140*/         OPC_CheckChild1Type, MVT::v2i32,
/*42142*/         OPC_RecordChild2, // #1 = $Vm
/*42143*/         OPC_CheckChild2Type, MVT::v2i32,
/*42145*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42147*/         OPC_EmitInteger, MVT::i32, 14, 
/*42150*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42153*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 58:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->42190
/*42166*/         OPC_CheckChild1Type, MVT::v8i16,
/*42168*/         OPC_RecordChild2, // #1 = $Vm
/*42169*/         OPC_CheckChild2Type, MVT::v8i16,
/*42171*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42173*/         OPC_EmitInteger, MVT::i32, 14, 
/*42176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42179*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 58:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->42216
/*42192*/         OPC_CheckChild1Type, MVT::v4i32,
/*42194*/         OPC_RecordChild2, // #1 = $Vm
/*42195*/         OPC_CheckChild2Type, MVT::v4i32,
/*42197*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42199*/         OPC_EmitInteger, MVT::i32, 14, 
/*42202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42205*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 58:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*42217*/     0, /*End of Scope*/
/*42218*/   /*Scope*/ 116|128,1/*244*/, /*->42464*/
/*42220*/     OPC_CheckInteger, 53, 
/*42222*/     OPC_MoveParent,
/*42223*/     OPC_Scope, 93, /*->42318*/ // 3 children in Scope
/*42225*/       OPC_RecordChild1, // #0 = $Vn
/*42226*/       OPC_Scope, 44, /*->42272*/ // 2 children in Scope
/*42228*/         OPC_CheckChild1Type, MVT::v4i16,
/*42230*/         OPC_MoveChild, 2,
/*42232*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42235*/         OPC_RecordChild0, // #1 = $Vm
/*42236*/         OPC_CheckChild0Type, MVT::v4i16,
/*42238*/         OPC_RecordChild1, // #2 = $lane
/*42239*/         OPC_MoveChild, 1,
/*42241*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42244*/         OPC_MoveParent,
/*42245*/         OPC_CheckType, MVT::v4i16,
/*42247*/         OPC_MoveParent,
/*42248*/         OPC_CheckType, MVT::v4i32,
/*42250*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42252*/         OPC_EmitConvertToTarget, 2,
/*42254*/         OPC_EmitInteger, MVT::i32, 14, 
/*42257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42260*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 53:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42272*/       /*Scope*/ 44, /*->42317*/
/*42273*/         OPC_CheckChild1Type, MVT::v2i32,
/*42275*/         OPC_MoveChild, 2,
/*42277*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42280*/         OPC_RecordChild0, // #1 = $Vm
/*42281*/         OPC_CheckChild0Type, MVT::v2i32,
/*42283*/         OPC_RecordChild1, // #2 = $lane
/*42284*/         OPC_MoveChild, 1,
/*42286*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42289*/         OPC_MoveParent,
/*42290*/         OPC_CheckType, MVT::v2i32,
/*42292*/         OPC_MoveParent,
/*42293*/         OPC_CheckType, MVT::v2i64,
/*42295*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42297*/         OPC_EmitConvertToTarget, 2,
/*42299*/         OPC_EmitInteger, MVT::i32, 14, 
/*42302*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42305*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 53:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42317*/       0, /*End of Scope*/
/*42318*/     /*Scope*/ 88, /*->42407*/
/*42319*/       OPC_MoveChild, 1,
/*42321*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42324*/       OPC_RecordChild0, // #0 = $Vm
/*42325*/       OPC_Scope, 39, /*->42366*/ // 2 children in Scope
/*42327*/         OPC_CheckChild0Type, MVT::v4i16,
/*42329*/         OPC_RecordChild1, // #1 = $lane
/*42330*/         OPC_MoveChild, 1,
/*42332*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42335*/         OPC_MoveParent,
/*42336*/         OPC_CheckType, MVT::v4i16,
/*42338*/         OPC_MoveParent,
/*42339*/         OPC_RecordChild2, // #2 = $Vn
/*42340*/         OPC_CheckChild2Type, MVT::v4i16,
/*42342*/         OPC_CheckType, MVT::v4i32,
/*42344*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42346*/         OPC_EmitConvertToTarget, 1,
/*42348*/         OPC_EmitInteger, MVT::i32, 14, 
/*42351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42354*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 53:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42366*/       /*Scope*/ 39, /*->42406*/
/*42367*/         OPC_CheckChild0Type, MVT::v2i32,
/*42369*/         OPC_RecordChild1, // #1 = $lane
/*42370*/         OPC_MoveChild, 1,
/*42372*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42375*/         OPC_MoveParent,
/*42376*/         OPC_CheckType, MVT::v2i32,
/*42378*/         OPC_MoveParent,
/*42379*/         OPC_RecordChild2, // #2 = $Vn
/*42380*/         OPC_CheckChild2Type, MVT::v2i32,
/*42382*/         OPC_CheckType, MVT::v2i64,
/*42384*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42386*/         OPC_EmitConvertToTarget, 1,
/*42388*/         OPC_EmitInteger, MVT::i32, 14, 
/*42391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42394*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 53:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42406*/       0, /*End of Scope*/
/*42407*/     /*Scope*/ 55, /*->42463*/
/*42408*/       OPC_RecordChild1, // #0 = $Vn
/*42409*/       OPC_SwitchType /*2 cases */, 24,  MVT::v4i32,// ->42436
/*42412*/         OPC_CheckChild1Type, MVT::v4i16,
/*42414*/         OPC_RecordChild2, // #1 = $Vm
/*42415*/         OPC_CheckChild2Type, MVT::v4i16,
/*42417*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42419*/         OPC_EmitInteger, MVT::i32, 14, 
/*42422*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42425*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 53:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i64,// ->42462
/*42438*/         OPC_CheckChild1Type, MVT::v2i32,
/*42440*/         OPC_RecordChild2, // #1 = $Vm
/*42441*/         OPC_CheckChild2Type, MVT::v2i32,
/*42443*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42445*/         OPC_EmitInteger, MVT::i32, 14, 
/*42448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42451*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 53:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*42463*/     0, /*End of Scope*/
/*42464*/   /*Scope*/ 62|128,2/*318*/, /*->42784*/
/*42466*/     OPC_CheckInteger, 50, 
/*42468*/     OPC_MoveParent,
/*42469*/     OPC_RecordChild1, // #0 = $src1
/*42470*/     OPC_Scope, 77, /*->42549*/ // 4 children in Scope
/*42472*/       OPC_CheckChild1Type, MVT::v4i32,
/*42474*/       OPC_RecordChild2, // #1 = $Vn
/*42475*/       OPC_CheckChild2Type, MVT::v4i16,
/*42477*/       OPC_Scope, 43, /*->42522*/ // 2 children in Scope
/*42479*/         OPC_MoveChild, 3,
/*42481*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42484*/         OPC_RecordChild0, // #2 = $Vm
/*42485*/         OPC_CheckChild0Type, MVT::v4i16,
/*42487*/         OPC_RecordChild1, // #3 = $lane
/*42488*/         OPC_MoveChild, 1,
/*42490*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42493*/         OPC_MoveParent,
/*42494*/         OPC_CheckType, MVT::v4i16,
/*42496*/         OPC_MoveParent,
/*42497*/         OPC_CheckType, MVT::v4i32,
/*42499*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42501*/         OPC_EmitConvertToTarget, 3,
/*42503*/         OPC_EmitInteger, MVT::i32, 14, 
/*42506*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42509*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 50:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42522*/       /*Scope*/ 25, /*->42548*/
/*42523*/         OPC_RecordChild3, // #2 = $Vm
/*42524*/         OPC_CheckChild3Type, MVT::v4i16,
/*42526*/         OPC_CheckType, MVT::v4i32,
/*42528*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42530*/         OPC_EmitInteger, MVT::i32, 14, 
/*42533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42536*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 50:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42548*/       0, /*End of Scope*/
/*42549*/     /*Scope*/ 77, /*->42627*/
/*42550*/       OPC_CheckChild1Type, MVT::v2i64,
/*42552*/       OPC_RecordChild2, // #1 = $Vn
/*42553*/       OPC_CheckChild2Type, MVT::v2i32,
/*42555*/       OPC_Scope, 43, /*->42600*/ // 2 children in Scope
/*42557*/         OPC_MoveChild, 3,
/*42559*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42562*/         OPC_RecordChild0, // #2 = $Vm
/*42563*/         OPC_CheckChild0Type, MVT::v2i32,
/*42565*/         OPC_RecordChild1, // #3 = $lane
/*42566*/         OPC_MoveChild, 1,
/*42568*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42571*/         OPC_MoveParent,
/*42572*/         OPC_CheckType, MVT::v2i32,
/*42574*/         OPC_MoveParent,
/*42575*/         OPC_CheckType, MVT::v2i64,
/*42577*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42579*/         OPC_EmitConvertToTarget, 3,
/*42581*/         OPC_EmitInteger, MVT::i32, 14, 
/*42584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42587*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 50:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42600*/       /*Scope*/ 25, /*->42626*/
/*42601*/         OPC_RecordChild3, // #2 = $Vm
/*42602*/         OPC_CheckChild3Type, MVT::v2i32,
/*42604*/         OPC_CheckType, MVT::v2i64,
/*42606*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42608*/         OPC_EmitInteger, MVT::i32, 14, 
/*42611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42614*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 50:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42626*/       0, /*End of Scope*/
/*42627*/     /*Scope*/ 77, /*->42705*/
/*42628*/       OPC_CheckChild1Type, MVT::v4i16,
/*42630*/       OPC_RecordChild2, // #1 = $src1
/*42631*/       OPC_CheckChild2Type, MVT::v4i32,
/*42633*/       OPC_Scope, 43, /*->42678*/ // 2 children in Scope
/*42635*/         OPC_MoveChild, 3,
/*42637*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42640*/         OPC_RecordChild0, // #2 = $Vm
/*42641*/         OPC_CheckChild0Type, MVT::v4i16,
/*42643*/         OPC_RecordChild1, // #3 = $lane
/*42644*/         OPC_MoveChild, 1,
/*42646*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42649*/         OPC_MoveParent,
/*42650*/         OPC_CheckType, MVT::v4i16,
/*42652*/         OPC_MoveParent,
/*42653*/         OPC_CheckType, MVT::v4i32,
/*42655*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42657*/         OPC_EmitConvertToTarget, 3,
/*42659*/         OPC_EmitInteger, MVT::i32, 14, 
/*42662*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42665*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 50:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42678*/       /*Scope*/ 25, /*->42704*/
/*42679*/         OPC_RecordChild3, // #2 = $Vm
/*42680*/         OPC_CheckChild3Type, MVT::v4i16,
/*42682*/         OPC_CheckType, MVT::v4i32,
/*42684*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42686*/         OPC_EmitInteger, MVT::i32, 14, 
/*42689*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42692*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 50:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42704*/       0, /*End of Scope*/
/*42705*/     /*Scope*/ 77, /*->42783*/
/*42706*/       OPC_CheckChild1Type, MVT::v2i32,
/*42708*/       OPC_RecordChild2, // #1 = $src1
/*42709*/       OPC_CheckChild2Type, MVT::v2i64,
/*42711*/       OPC_Scope, 43, /*->42756*/ // 2 children in Scope
/*42713*/         OPC_MoveChild, 3,
/*42715*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42718*/         OPC_RecordChild0, // #2 = $Vm
/*42719*/         OPC_CheckChild0Type, MVT::v2i32,
/*42721*/         OPC_RecordChild1, // #3 = $lane
/*42722*/         OPC_MoveChild, 1,
/*42724*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42727*/         OPC_MoveParent,
/*42728*/         OPC_CheckType, MVT::v2i32,
/*42730*/         OPC_MoveParent,
/*42731*/         OPC_CheckType, MVT::v2i64,
/*42733*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42735*/         OPC_EmitConvertToTarget, 3,
/*42737*/         OPC_EmitInteger, MVT::i32, 14, 
/*42740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42743*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 50:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42756*/       /*Scope*/ 25, /*->42782*/
/*42757*/         OPC_RecordChild3, // #2 = $Vm
/*42758*/         OPC_CheckChild3Type, MVT::v2i32,
/*42760*/         OPC_CheckType, MVT::v2i64,
/*42762*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42764*/         OPC_EmitInteger, MVT::i32, 14, 
/*42767*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42770*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 50:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42782*/       0, /*End of Scope*/
/*42783*/     0, /*End of Scope*/
/*42784*/   /*Scope*/ 62|128,2/*318*/, /*->43104*/
/*42786*/     OPC_CheckInteger, 51, 
/*42788*/     OPC_MoveParent,
/*42789*/     OPC_RecordChild1, // #0 = $src1
/*42790*/     OPC_Scope, 77, /*->42869*/ // 4 children in Scope
/*42792*/       OPC_CheckChild1Type, MVT::v4i32,
/*42794*/       OPC_RecordChild2, // #1 = $Vn
/*42795*/       OPC_CheckChild2Type, MVT::v4i16,
/*42797*/       OPC_Scope, 43, /*->42842*/ // 2 children in Scope
/*42799*/         OPC_MoveChild, 3,
/*42801*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42804*/         OPC_RecordChild0, // #2 = $Vm
/*42805*/         OPC_CheckChild0Type, MVT::v4i16,
/*42807*/         OPC_RecordChild1, // #3 = $lane
/*42808*/         OPC_MoveChild, 1,
/*42810*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42813*/         OPC_MoveParent,
/*42814*/         OPC_CheckType, MVT::v4i16,
/*42816*/         OPC_MoveParent,
/*42817*/         OPC_CheckType, MVT::v4i32,
/*42819*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42821*/         OPC_EmitConvertToTarget, 3,
/*42823*/         OPC_EmitInteger, MVT::i32, 14, 
/*42826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42829*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 51:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42842*/       /*Scope*/ 25, /*->42868*/
/*42843*/         OPC_RecordChild3, // #2 = $Vm
/*42844*/         OPC_CheckChild3Type, MVT::v4i16,
/*42846*/         OPC_CheckType, MVT::v4i32,
/*42848*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42850*/         OPC_EmitInteger, MVT::i32, 14, 
/*42853*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42856*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 51:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42868*/       0, /*End of Scope*/
/*42869*/     /*Scope*/ 77, /*->42947*/
/*42870*/       OPC_CheckChild1Type, MVT::v2i64,
/*42872*/       OPC_RecordChild2, // #1 = $Vn
/*42873*/       OPC_CheckChild2Type, MVT::v2i32,
/*42875*/       OPC_Scope, 43, /*->42920*/ // 2 children in Scope
/*42877*/         OPC_MoveChild, 3,
/*42879*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42882*/         OPC_RecordChild0, // #2 = $Vm
/*42883*/         OPC_CheckChild0Type, MVT::v2i32,
/*42885*/         OPC_RecordChild1, // #3 = $lane
/*42886*/         OPC_MoveChild, 1,
/*42888*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42891*/         OPC_MoveParent,
/*42892*/         OPC_CheckType, MVT::v2i32,
/*42894*/         OPC_MoveParent,
/*42895*/         OPC_CheckType, MVT::v2i64,
/*42897*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42899*/         OPC_EmitConvertToTarget, 3,
/*42901*/         OPC_EmitInteger, MVT::i32, 14, 
/*42904*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42907*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 51:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42920*/       /*Scope*/ 25, /*->42946*/
/*42921*/         OPC_RecordChild3, // #2 = $Vm
/*42922*/         OPC_CheckChild3Type, MVT::v2i32,
/*42924*/         OPC_CheckType, MVT::v2i64,
/*42926*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42928*/         OPC_EmitInteger, MVT::i32, 14, 
/*42931*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42934*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 51:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42946*/       0, /*End of Scope*/
/*42947*/     /*Scope*/ 77, /*->43025*/
/*42948*/       OPC_CheckChild1Type, MVT::v4i16,
/*42950*/       OPC_RecordChild2, // #1 = $src1
/*42951*/       OPC_CheckChild2Type, MVT::v4i32,
/*42953*/       OPC_Scope, 43, /*->42998*/ // 2 children in Scope
/*42955*/         OPC_MoveChild, 3,
/*42957*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42960*/         OPC_RecordChild0, // #2 = $Vm
/*42961*/         OPC_CheckChild0Type, MVT::v4i16,
/*42963*/         OPC_RecordChild1, // #3 = $lane
/*42964*/         OPC_MoveChild, 1,
/*42966*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42969*/         OPC_MoveParent,
/*42970*/         OPC_CheckType, MVT::v4i16,
/*42972*/         OPC_MoveParent,
/*42973*/         OPC_CheckType, MVT::v4i32,
/*42975*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42977*/         OPC_EmitConvertToTarget, 3,
/*42979*/         OPC_EmitInteger, MVT::i32, 14, 
/*42982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42985*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 51:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42998*/       /*Scope*/ 25, /*->43024*/
/*42999*/         OPC_RecordChild3, // #2 = $Vm
/*43000*/         OPC_CheckChild3Type, MVT::v4i16,
/*43002*/         OPC_CheckType, MVT::v4i32,
/*43004*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43006*/         OPC_EmitInteger, MVT::i32, 14, 
/*43009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43012*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 51:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*43024*/       0, /*End of Scope*/
/*43025*/     /*Scope*/ 77, /*->43103*/
/*43026*/       OPC_CheckChild1Type, MVT::v2i32,
/*43028*/       OPC_RecordChild2, // #1 = $src1
/*43029*/       OPC_CheckChild2Type, MVT::v2i64,
/*43031*/       OPC_Scope, 43, /*->43076*/ // 2 children in Scope
/*43033*/         OPC_MoveChild, 3,
/*43035*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43038*/         OPC_RecordChild0, // #2 = $Vm
/*43039*/         OPC_CheckChild0Type, MVT::v2i32,
/*43041*/         OPC_RecordChild1, // #3 = $lane
/*43042*/         OPC_MoveChild, 1,
/*43044*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43047*/         OPC_MoveParent,
/*43048*/         OPC_CheckType, MVT::v2i32,
/*43050*/         OPC_MoveParent,
/*43051*/         OPC_CheckType, MVT::v2i64,
/*43053*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43055*/         OPC_EmitConvertToTarget, 3,
/*43057*/         OPC_EmitInteger, MVT::i32, 14, 
/*43060*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43063*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 51:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43076*/       /*Scope*/ 25, /*->43102*/
/*43077*/         OPC_RecordChild3, // #2 = $Vm
/*43078*/         OPC_CheckChild3Type, MVT::v2i32,
/*43080*/         OPC_CheckType, MVT::v2i64,
/*43082*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43084*/         OPC_EmitInteger, MVT::i32, 14, 
/*43087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43090*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 51:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*43102*/       0, /*End of Scope*/
/*43103*/     0, /*End of Scope*/
/*43104*/   /*Scope*/ 72, /*->43177*/
/*43105*/     OPC_CheckInteger, 15, 
/*43107*/     OPC_MoveParent,
/*43108*/     OPC_RecordChild1, // #0 = $Vm
/*43109*/     OPC_Scope, 32, /*->43143*/ // 2 children in Scope
/*43111*/       OPC_CheckChild1Type, MVT::v2f32,
/*43113*/       OPC_RecordChild2, // #1 = $SIMM
/*43114*/       OPC_MoveChild, 2,
/*43116*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43119*/       OPC_MoveParent,
/*43120*/       OPC_CheckType, MVT::v2i32,
/*43122*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43124*/       OPC_EmitConvertToTarget, 1,
/*43126*/       OPC_EmitInteger, MVT::i32, 14, 
/*43129*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43132*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 15:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*43143*/     /*Scope*/ 32, /*->43176*/
/*43144*/       OPC_CheckChild1Type, MVT::v4f32,
/*43146*/       OPC_RecordChild2, // #1 = $SIMM
/*43147*/       OPC_MoveChild, 2,
/*43149*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43152*/       OPC_MoveParent,
/*43153*/       OPC_CheckType, MVT::v4i32,
/*43155*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43157*/       OPC_EmitConvertToTarget, 1,
/*43159*/       OPC_EmitInteger, MVT::i32, 14, 
/*43162*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43165*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 15:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*43176*/     0, /*End of Scope*/
/*43177*/   /*Scope*/ 72, /*->43250*/
/*43178*/     OPC_CheckInteger, 16, 
/*43180*/     OPC_MoveParent,
/*43181*/     OPC_RecordChild1, // #0 = $Vm
/*43182*/     OPC_Scope, 32, /*->43216*/ // 2 children in Scope
/*43184*/       OPC_CheckChild1Type, MVT::v2f32,
/*43186*/       OPC_RecordChild2, // #1 = $SIMM
/*43187*/       OPC_MoveChild, 2,
/*43189*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43192*/       OPC_MoveParent,
/*43193*/       OPC_CheckType, MVT::v2i32,
/*43195*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43197*/       OPC_EmitConvertToTarget, 1,
/*43199*/       OPC_EmitInteger, MVT::i32, 14, 
/*43202*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43205*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 16:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*43216*/     /*Scope*/ 32, /*->43249*/
/*43217*/       OPC_CheckChild1Type, MVT::v4f32,
/*43219*/       OPC_RecordChild2, // #1 = $SIMM
/*43220*/       OPC_MoveChild, 2,
/*43222*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43225*/       OPC_MoveParent,
/*43226*/       OPC_CheckType, MVT::v4i32,
/*43228*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43230*/       OPC_EmitConvertToTarget, 1,
/*43232*/       OPC_EmitInteger, MVT::i32, 14, 
/*43235*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43238*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 16:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*43249*/     0, /*End of Scope*/
/*43250*/   /*Scope*/ 72, /*->43323*/
/*43251*/     OPC_CheckInteger, 18, 
/*43253*/     OPC_MoveParent,
/*43254*/     OPC_RecordChild1, // #0 = $Vm
/*43255*/     OPC_Scope, 32, /*->43289*/ // 2 children in Scope
/*43257*/       OPC_CheckChild1Type, MVT::v2i32,
/*43259*/       OPC_RecordChild2, // #1 = $SIMM
/*43260*/       OPC_MoveChild, 2,
/*43262*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43265*/       OPC_MoveParent,
/*43266*/       OPC_CheckType, MVT::v2f32,
/*43268*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43270*/       OPC_EmitConvertToTarget, 1,
/*43272*/       OPC_EmitInteger, MVT::i32, 14, 
/*43275*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43278*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 18:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*43289*/     /*Scope*/ 32, /*->43322*/
/*43290*/       OPC_CheckChild1Type, MVT::v4i32,
/*43292*/       OPC_RecordChild2, // #1 = $SIMM
/*43293*/       OPC_MoveChild, 2,
/*43295*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43298*/       OPC_MoveParent,
/*43299*/       OPC_CheckType, MVT::v4f32,
/*43301*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43303*/       OPC_EmitConvertToTarget, 1,
/*43305*/       OPC_EmitInteger, MVT::i32, 14, 
/*43308*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43311*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 18:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*43322*/     0, /*End of Scope*/
/*43323*/   /*Scope*/ 72, /*->43396*/
/*43324*/     OPC_CheckInteger, 19, 
/*43326*/     OPC_MoveParent,
/*43327*/     OPC_RecordChild1, // #0 = $Vm
/*43328*/     OPC_Scope, 32, /*->43362*/ // 2 children in Scope
/*43330*/       OPC_CheckChild1Type, MVT::v2i32,
/*43332*/       OPC_RecordChild2, // #1 = $SIMM
/*43333*/       OPC_MoveChild, 2,
/*43335*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43338*/       OPC_MoveParent,
/*43339*/       OPC_CheckType, MVT::v2f32,
/*43341*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43343*/       OPC_EmitConvertToTarget, 1,
/*43345*/       OPC_EmitInteger, MVT::i32, 14, 
/*43348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43351*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 19:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*43362*/     /*Scope*/ 32, /*->43395*/
/*43363*/       OPC_CheckChild1Type, MVT::v4i32,
/*43365*/       OPC_RecordChild2, // #1 = $SIMM
/*43366*/       OPC_MoveChild, 2,
/*43368*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43371*/       OPC_MoveParent,
/*43372*/       OPC_CheckType, MVT::v4f32,
/*43374*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43376*/       OPC_EmitConvertToTarget, 1,
/*43378*/       OPC_EmitInteger, MVT::i32, 14, 
/*43381*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43384*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 19:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*43395*/     0, /*End of Scope*/
/*43396*/   /*Scope*/ 47, /*->43444*/
/*43397*/     OPC_CheckInteger, 105, 
/*43399*/     OPC_MoveParent,
/*43400*/     OPC_RecordChild1, // #0 = $Rm
/*43401*/     OPC_RecordChild2, // #1 = $Rn
/*43402*/     OPC_Scope, 19, /*->43423*/ // 2 children in Scope
/*43404*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*43406*/       OPC_EmitInteger, MVT::i32, 14, 
/*43409*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43412*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 105:iPTR, GPR:i32:$Rm, GPR:i32:$Rn) - Complexity = 8
                // Dst: (QADD:i32 GPR:i32:$Rm, GPR:i32:$Rn)
/*43423*/     /*Scope*/ 19, /*->43443*/
/*43424*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*43426*/       OPC_EmitInteger, MVT::i32, 14, 
/*43429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43432*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 105:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43443*/     0, /*End of Scope*/
/*43444*/   /*Scope*/ 47, /*->43492*/
/*43445*/     OPC_CheckInteger, 106, 
/*43447*/     OPC_MoveParent,
/*43448*/     OPC_RecordChild1, // #0 = $Rm
/*43449*/     OPC_RecordChild2, // #1 = $Rn
/*43450*/     OPC_Scope, 19, /*->43471*/ // 2 children in Scope
/*43452*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*43454*/       OPC_EmitInteger, MVT::i32, 14, 
/*43457*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43460*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 106:iPTR, GPR:i32:$Rm, GPR:i32:$Rn) - Complexity = 8
                // Dst: (QSUB:i32 GPR:i32:$Rm, GPR:i32:$Rn)
/*43471*/     /*Scope*/ 19, /*->43491*/
/*43472*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*43474*/       OPC_EmitInteger, MVT::i32, 14, 
/*43477*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43480*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 106:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43491*/     0, /*End of Scope*/
/*43492*/   /*Scope*/ 20, /*->43513*/
/*43493*/     OPC_CheckInteger, 3, 
/*43495*/     OPC_MoveParent,
/*43496*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*43498*/     OPC_EmitInteger, MVT::i32, 14, 
/*43501*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43504*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 3:iPTR) - Complexity = 8
              // Dst: (VMRS:i32)
/*43513*/   /*Scope*/ 48, /*->43562*/
/*43514*/     OPC_CheckInteger, 111, 
/*43516*/     OPC_MoveParent,
/*43517*/     OPC_RecordChild1, // #0 = $Dm
/*43518*/     OPC_Scope, 20, /*->43540*/ // 2 children in Scope
/*43520*/       OPC_CheckChild1Type, MVT::f64,
/*43522*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*43524*/       OPC_EmitInteger, MVT::i32, 14, 
/*43527*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43530*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 111:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*43540*/     /*Scope*/ 20, /*->43561*/
/*43541*/       OPC_CheckChild1Type, MVT::f32,
/*43543*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*43545*/       OPC_EmitInteger, MVT::i32, 14, 
/*43548*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43551*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 111:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*43561*/     0, /*End of Scope*/
/*43562*/   /*Scope*/ 48, /*->43611*/
/*43563*/     OPC_CheckInteger, 112, 
/*43565*/     OPC_MoveParent,
/*43566*/     OPC_RecordChild1, // #0 = $Dm
/*43567*/     OPC_Scope, 20, /*->43589*/ // 2 children in Scope
/*43569*/       OPC_CheckChild1Type, MVT::f64,
/*43571*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*43573*/       OPC_EmitInteger, MVT::i32, 14, 
/*43576*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43579*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 112:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*43589*/     /*Scope*/ 20, /*->43610*/
/*43590*/       OPC_CheckChild1Type, MVT::f32,
/*43592*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*43594*/       OPC_EmitInteger, MVT::i32, 14, 
/*43597*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43600*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 112:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*43610*/     0, /*End of Scope*/
/*43611*/   /*Scope*/ 34|128,1/*162*/, /*->43775*/
/*43613*/     OPC_CheckInteger, 21, 
/*43615*/     OPC_MoveParent,
/*43616*/     OPC_RecordChild1, // #0 = $Vn
/*43617*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43644
/*43620*/       OPC_CheckChild1Type, MVT::v4i16,
/*43622*/       OPC_RecordChild2, // #1 = $Vm
/*43623*/       OPC_CheckChild2Type, MVT::v4i16,
/*43625*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43627*/       OPC_EmitInteger, MVT::i32, 14, 
/*43630*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43633*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 21:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43670
/*43646*/       OPC_CheckChild1Type, MVT::v2i32,
/*43648*/       OPC_RecordChild2, // #1 = $Vm
/*43649*/       OPC_CheckChild2Type, MVT::v2i32,
/*43651*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43653*/       OPC_EmitInteger, MVT::i32, 14, 
/*43656*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43659*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 21:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43696
/*43672*/       OPC_CheckChild1Type, MVT::v8i16,
/*43674*/       OPC_RecordChild2, // #1 = $Vm
/*43675*/       OPC_CheckChild2Type, MVT::v8i16,
/*43677*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43679*/       OPC_EmitInteger, MVT::i32, 14, 
/*43682*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43685*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 21:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43722
/*43698*/       OPC_CheckChild1Type, MVT::v4i32,
/*43700*/       OPC_RecordChild2, // #1 = $Vm
/*43701*/       OPC_CheckChild2Type, MVT::v4i32,
/*43703*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43705*/       OPC_EmitInteger, MVT::i32, 14, 
/*43708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43711*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 21:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43748
/*43724*/       OPC_CheckChild1Type, MVT::v8i8,
/*43726*/       OPC_RecordChild2, // #1 = $Vm
/*43727*/       OPC_CheckChild2Type, MVT::v8i8,
/*43729*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43731*/       OPC_EmitInteger, MVT::i32, 14, 
/*43734*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43737*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 21:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43774
/*43750*/       OPC_CheckChild1Type, MVT::v16i8,
/*43752*/       OPC_RecordChild2, // #1 = $Vm
/*43753*/       OPC_CheckChild2Type, MVT::v16i8,
/*43755*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43757*/       OPC_EmitInteger, MVT::i32, 14, 
/*43760*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43763*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 21:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43775*/   /*Scope*/ 34|128,1/*162*/, /*->43939*/
/*43777*/     OPC_CheckInteger, 22, 
/*43779*/     OPC_MoveParent,
/*43780*/     OPC_RecordChild1, // #0 = $Vn
/*43781*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43808
/*43784*/       OPC_CheckChild1Type, MVT::v4i16,
/*43786*/       OPC_RecordChild2, // #1 = $Vm
/*43787*/       OPC_CheckChild2Type, MVT::v4i16,
/*43789*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43791*/       OPC_EmitInteger, MVT::i32, 14, 
/*43794*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43797*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43834
/*43810*/       OPC_CheckChild1Type, MVT::v2i32,
/*43812*/       OPC_RecordChild2, // #1 = $Vm
/*43813*/       OPC_CheckChild2Type, MVT::v2i32,
/*43815*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43817*/       OPC_EmitInteger, MVT::i32, 14, 
/*43820*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43823*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43860
/*43836*/       OPC_CheckChild1Type, MVT::v8i16,
/*43838*/       OPC_RecordChild2, // #1 = $Vm
/*43839*/       OPC_CheckChild2Type, MVT::v8i16,
/*43841*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43843*/       OPC_EmitInteger, MVT::i32, 14, 
/*43846*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43849*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 22:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43886
/*43862*/       OPC_CheckChild1Type, MVT::v4i32,
/*43864*/       OPC_RecordChild2, // #1 = $Vm
/*43865*/       OPC_CheckChild2Type, MVT::v4i32,
/*43867*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43869*/       OPC_EmitInteger, MVT::i32, 14, 
/*43872*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43875*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 22:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43912
/*43888*/       OPC_CheckChild1Type, MVT::v8i8,
/*43890*/       OPC_RecordChild2, // #1 = $Vm
/*43891*/       OPC_CheckChild2Type, MVT::v8i8,
/*43893*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43895*/       OPC_EmitInteger, MVT::i32, 14, 
/*43898*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43901*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43938
/*43914*/       OPC_CheckChild1Type, MVT::v16i8,
/*43916*/       OPC_RecordChild2, // #1 = $Vm
/*43917*/       OPC_CheckChild2Type, MVT::v16i8,
/*43919*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43921*/       OPC_EmitInteger, MVT::i32, 14, 
/*43924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43927*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 22:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43939*/   /*Scope*/ 34|128,1/*162*/, /*->44103*/
/*43941*/     OPC_CheckInteger, 75, 
/*43943*/     OPC_MoveParent,
/*43944*/     OPC_RecordChild1, // #0 = $Vn
/*43945*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43972
/*43948*/       OPC_CheckChild1Type, MVT::v4i16,
/*43950*/       OPC_RecordChild2, // #1 = $Vm
/*43951*/       OPC_CheckChild2Type, MVT::v4i16,
/*43953*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43955*/       OPC_EmitInteger, MVT::i32, 14, 
/*43958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43961*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 75:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43998
/*43974*/       OPC_CheckChild1Type, MVT::v2i32,
/*43976*/       OPC_RecordChild2, // #1 = $Vm
/*43977*/       OPC_CheckChild2Type, MVT::v2i32,
/*43979*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43981*/       OPC_EmitInteger, MVT::i32, 14, 
/*43984*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43987*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 75:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44024
/*44000*/       OPC_CheckChild1Type, MVT::v8i16,
/*44002*/       OPC_RecordChild2, // #1 = $Vm
/*44003*/       OPC_CheckChild2Type, MVT::v8i16,
/*44005*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44007*/       OPC_EmitInteger, MVT::i32, 14, 
/*44010*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44013*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 75:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44050
/*44026*/       OPC_CheckChild1Type, MVT::v4i32,
/*44028*/       OPC_RecordChild2, // #1 = $Vm
/*44029*/       OPC_CheckChild2Type, MVT::v4i32,
/*44031*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44033*/       OPC_EmitInteger, MVT::i32, 14, 
/*44036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44039*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 75:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44076
/*44052*/       OPC_CheckChild1Type, MVT::v8i8,
/*44054*/       OPC_RecordChild2, // #1 = $Vm
/*44055*/       OPC_CheckChild2Type, MVT::v8i8,
/*44057*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44059*/       OPC_EmitInteger, MVT::i32, 14, 
/*44062*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44065*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 75:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44102
/*44078*/       OPC_CheckChild1Type, MVT::v16i8,
/*44080*/       OPC_RecordChild2, // #1 = $Vm
/*44081*/       OPC_CheckChild2Type, MVT::v16i8,
/*44083*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44085*/       OPC_EmitInteger, MVT::i32, 14, 
/*44088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44091*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 75:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44103*/   /*Scope*/ 34|128,1/*162*/, /*->44267*/
/*44105*/     OPC_CheckInteger, 76, 
/*44107*/     OPC_MoveParent,
/*44108*/     OPC_RecordChild1, // #0 = $Vn
/*44109*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->44136
/*44112*/       OPC_CheckChild1Type, MVT::v4i16,
/*44114*/       OPC_RecordChild2, // #1 = $Vm
/*44115*/       OPC_CheckChild2Type, MVT::v4i16,
/*44117*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44119*/       OPC_EmitInteger, MVT::i32, 14, 
/*44122*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44125*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 76:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44162
/*44138*/       OPC_CheckChild1Type, MVT::v2i32,
/*44140*/       OPC_RecordChild2, // #1 = $Vm
/*44141*/       OPC_CheckChild2Type, MVT::v2i32,
/*44143*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44145*/       OPC_EmitInteger, MVT::i32, 14, 
/*44148*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44151*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 76:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44188
/*44164*/       OPC_CheckChild1Type, MVT::v8i16,
/*44166*/       OPC_RecordChild2, // #1 = $Vm
/*44167*/       OPC_CheckChild2Type, MVT::v8i16,
/*44169*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44171*/       OPC_EmitInteger, MVT::i32, 14, 
/*44174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44177*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 76:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44214
/*44190*/       OPC_CheckChild1Type, MVT::v4i32,
/*44192*/       OPC_RecordChild2, // #1 = $Vm
/*44193*/       OPC_CheckChild2Type, MVT::v4i32,
/*44195*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44197*/       OPC_EmitInteger, MVT::i32, 14, 
/*44200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44203*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 76:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44240
/*44216*/       OPC_CheckChild1Type, MVT::v8i8,
/*44218*/       OPC_RecordChild2, // #1 = $Vm
/*44219*/       OPC_CheckChild2Type, MVT::v8i8,
/*44221*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44223*/       OPC_EmitInteger, MVT::i32, 14, 
/*44226*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44229*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 76:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44266
/*44242*/       OPC_CheckChild1Type, MVT::v16i8,
/*44244*/       OPC_RecordChild2, // #1 = $Vm
/*44245*/       OPC_CheckChild2Type, MVT::v16i8,
/*44247*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44249*/       OPC_EmitInteger, MVT::i32, 14, 
/*44252*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44255*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 76:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44267*/   /*Scope*/ 86|128,1/*214*/, /*->44483*/
/*44269*/     OPC_CheckInteger, 48, 
/*44271*/     OPC_MoveParent,
/*44272*/     OPC_RecordChild1, // #0 = $Vn
/*44273*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44300
/*44276*/       OPC_CheckChild1Type, MVT::v4i16,
/*44278*/       OPC_RecordChild2, // #1 = $Vm
/*44279*/       OPC_CheckChild2Type, MVT::v4i16,
/*44281*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44283*/       OPC_EmitInteger, MVT::i32, 14, 
/*44286*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44289*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 48:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44326
/*44302*/       OPC_CheckChild1Type, MVT::v2i32,
/*44304*/       OPC_RecordChild2, // #1 = $Vm
/*44305*/       OPC_CheckChild2Type, MVT::v2i32,
/*44307*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44309*/       OPC_EmitInteger, MVT::i32, 14, 
/*44312*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44315*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 48:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44352
/*44328*/       OPC_CheckChild1Type, MVT::v8i16,
/*44330*/       OPC_RecordChild2, // #1 = $Vm
/*44331*/       OPC_CheckChild2Type, MVT::v8i16,
/*44333*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44335*/       OPC_EmitInteger, MVT::i32, 14, 
/*44338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44341*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 48:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44378
/*44354*/       OPC_CheckChild1Type, MVT::v4i32,
/*44356*/       OPC_RecordChild2, // #1 = $Vm
/*44357*/       OPC_CheckChild2Type, MVT::v4i32,
/*44359*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44361*/       OPC_EmitInteger, MVT::i32, 14, 
/*44364*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44367*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 48:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44404
/*44380*/       OPC_CheckChild1Type, MVT::v8i8,
/*44382*/       OPC_RecordChild2, // #1 = $Vm
/*44383*/       OPC_CheckChild2Type, MVT::v8i8,
/*44385*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44387*/       OPC_EmitInteger, MVT::i32, 14, 
/*44390*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44393*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 48:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44430
/*44406*/       OPC_CheckChild1Type, MVT::v16i8,
/*44408*/       OPC_RecordChild2, // #1 = $Vm
/*44409*/       OPC_CheckChild2Type, MVT::v16i8,
/*44411*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44413*/       OPC_EmitInteger, MVT::i32, 14, 
/*44416*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44419*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 48:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->44456
/*44432*/       OPC_CheckChild1Type, MVT::v1i64,
/*44434*/       OPC_RecordChild2, // #1 = $Vm
/*44435*/       OPC_CheckChild2Type, MVT::v1i64,
/*44437*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44439*/       OPC_EmitInteger, MVT::i32, 14, 
/*44442*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44445*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 48:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->44482
/*44458*/       OPC_CheckChild1Type, MVT::v2i64,
/*44460*/       OPC_RecordChild2, // #1 = $Vm
/*44461*/       OPC_CheckChild2Type, MVT::v2i64,
/*44463*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44465*/       OPC_EmitInteger, MVT::i32, 14, 
/*44468*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44471*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 48:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44483*/   /*Scope*/ 86|128,1/*214*/, /*->44699*/
/*44485*/     OPC_CheckInteger, 49, 
/*44487*/     OPC_MoveParent,
/*44488*/     OPC_RecordChild1, // #0 = $Vn
/*44489*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44516
/*44492*/       OPC_CheckChild1Type, MVT::v4i16,
/*44494*/       OPC_RecordChild2, // #1 = $Vm
/*44495*/       OPC_CheckChild2Type, MVT::v4i16,
/*44497*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44499*/       OPC_EmitInteger, MVT::i32, 14, 
/*44502*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44505*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 49:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44542
/*44518*/       OPC_CheckChild1Type, MVT::v2i32,
/*44520*/       OPC_RecordChild2, // #1 = $Vm
/*44521*/       OPC_CheckChild2Type, MVT::v2i32,
/*44523*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44525*/       OPC_EmitInteger, MVT::i32, 14, 
/*44528*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44531*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 49:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44568
/*44544*/       OPC_CheckChild1Type, MVT::v8i16,
/*44546*/       OPC_RecordChild2, // #1 = $Vm
/*44547*/       OPC_CheckChild2Type, MVT::v8i16,
/*44549*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44551*/       OPC_EmitInteger, MVT::i32, 14, 
/*44554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 49:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44594
/*44570*/       OPC_CheckChild1Type, MVT::v4i32,
/*44572*/       OPC_RecordChild2, // #1 = $Vm
/*44573*/       OPC_CheckChild2Type, MVT::v4i32,
/*44575*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44577*/       OPC_EmitInteger, MVT::i32, 14, 
/*44580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44583*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 49:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44620
/*44596*/       OPC_CheckChild1Type, MVT::v8i8,
/*44598*/       OPC_RecordChild2, // #1 = $Vm
/*44599*/       OPC_CheckChild2Type, MVT::v8i8,
/*44601*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44603*/       OPC_EmitInteger, MVT::i32, 14, 
/*44606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44609*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 49:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44646
/*44622*/       OPC_CheckChild1Type, MVT::v16i8,
/*44624*/       OPC_RecordChild2, // #1 = $Vm
/*44625*/       OPC_CheckChild2Type, MVT::v16i8,
/*44627*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44629*/       OPC_EmitInteger, MVT::i32, 14, 
/*44632*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44635*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 49:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->44672
/*44648*/       OPC_CheckChild1Type, MVT::v1i64,
/*44650*/       OPC_RecordChild2, // #1 = $Vm
/*44651*/       OPC_CheckChild2Type, MVT::v1i64,
/*44653*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44655*/       OPC_EmitInteger, MVT::i32, 14, 
/*44658*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44661*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 49:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->44698
/*44674*/       OPC_CheckChild1Type, MVT::v2i64,
/*44676*/       OPC_RecordChild2, // #1 = $Vm
/*44677*/       OPC_CheckChild2Type, MVT::v2i64,
/*44679*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44681*/       OPC_EmitInteger, MVT::i32, 14, 
/*44684*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44687*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 49:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44699*/   /*Scope*/ 84, /*->44784*/
/*44700*/     OPC_CheckInteger, 11, 
/*44702*/     OPC_MoveParent,
/*44703*/     OPC_RecordChild1, // #0 = $Vn
/*44704*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->44731
/*44707*/       OPC_CheckChild1Type, MVT::v8i16,
/*44709*/       OPC_RecordChild2, // #1 = $Vm
/*44710*/       OPC_CheckChild2Type, MVT::v8i16,
/*44712*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44714*/       OPC_EmitInteger, MVT::i32, 14, 
/*44717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44720*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 11:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->44757
/*44733*/       OPC_CheckChild1Type, MVT::v4i32,
/*44735*/       OPC_RecordChild2, // #1 = $Vm
/*44736*/       OPC_CheckChild2Type, MVT::v4i32,
/*44738*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44740*/       OPC_EmitInteger, MVT::i32, 14, 
/*44743*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44746*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 11:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44783
/*44759*/       OPC_CheckChild1Type, MVT::v2i64,
/*44761*/       OPC_RecordChild2, // #1 = $Vm
/*44762*/       OPC_CheckChild2Type, MVT::v2i64,
/*44764*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44766*/       OPC_EmitInteger, MVT::i32, 14, 
/*44769*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44772*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 11:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44784*/   /*Scope*/ 84, /*->44869*/
/*44785*/     OPC_CheckInteger, 72, 
/*44787*/     OPC_MoveParent,
/*44788*/     OPC_RecordChild1, // #0 = $Vn
/*44789*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->44816
/*44792*/       OPC_CheckChild1Type, MVT::v8i16,
/*44794*/       OPC_RecordChild2, // #1 = $Vm
/*44795*/       OPC_CheckChild2Type, MVT::v8i16,
/*44797*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44799*/       OPC_EmitInteger, MVT::i32, 14, 
/*44802*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44805*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 72:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->44842
/*44818*/       OPC_CheckChild1Type, MVT::v4i32,
/*44820*/       OPC_RecordChild2, // #1 = $Vm
/*44821*/       OPC_CheckChild2Type, MVT::v4i32,
/*44823*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44825*/       OPC_EmitInteger, MVT::i32, 14, 
/*44828*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44831*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 72:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44868
/*44844*/       OPC_CheckChild1Type, MVT::v2i64,
/*44846*/       OPC_RecordChild2, // #1 = $Vm
/*44847*/       OPC_CheckChild2Type, MVT::v2i64,
/*44849*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44851*/       OPC_EmitInteger, MVT::i32, 14, 
/*44854*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44857*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 72:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44869*/   /*Scope*/ 58, /*->44928*/
/*44870*/     OPC_CheckInteger, 37, 
/*44872*/     OPC_MoveParent,
/*44873*/     OPC_RecordChild1, // #0 = $Vn
/*44874*/     OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->44901
/*44877*/       OPC_CheckChild1Type, MVT::v8i8,
/*44879*/       OPC_RecordChild2, // #1 = $Vm
/*44880*/       OPC_CheckChild2Type, MVT::v8i8,
/*44882*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44884*/       OPC_EmitInteger, MVT::i32, 14, 
/*44887*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44890*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 37:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44927
/*44903*/       OPC_CheckChild1Type, MVT::v16i8,
/*44905*/       OPC_RecordChild2, // #1 = $Vm
/*44906*/       OPC_CheckChild2Type, MVT::v16i8,
/*44908*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44910*/       OPC_EmitInteger, MVT::i32, 14, 
/*44913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44916*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 37:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44928*/   /*Scope*/ 30, /*->44959*/
/*44929*/     OPC_CheckInteger, 36, 
/*44931*/     OPC_MoveParent,
/*44932*/     OPC_RecordChild1, // #0 = $Vn
/*44933*/     OPC_CheckChild1Type, MVT::v8i8,
/*44935*/     OPC_RecordChild2, // #1 = $Vm
/*44936*/     OPC_CheckChild2Type, MVT::v8i8,
/*44938*/     OPC_CheckType, MVT::v8i16,
/*44940*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44942*/     OPC_EmitInteger, MVT::i32, 14, 
/*44945*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44948*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i16 36:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VMULLp:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*44959*/   /*Scope*/ 34|128,1/*162*/, /*->45123*/
/*44961*/     OPC_CheckInteger, 23, 
/*44963*/     OPC_MoveParent,
/*44964*/     OPC_RecordChild1, // #0 = $Vn
/*44965*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->44992
/*44968*/       OPC_CheckChild1Type, MVT::v4i16,
/*44970*/       OPC_RecordChild2, // #1 = $Vm
/*44971*/       OPC_CheckChild2Type, MVT::v4i16,
/*44973*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44975*/       OPC_EmitInteger, MVT::i32, 14, 
/*44978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44981*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45018
/*44994*/       OPC_CheckChild1Type, MVT::v2i32,
/*44996*/       OPC_RecordChild2, // #1 = $Vm
/*44997*/       OPC_CheckChild2Type, MVT::v2i32,
/*44999*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45001*/       OPC_EmitInteger, MVT::i32, 14, 
/*45004*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45007*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45044
/*45020*/       OPC_CheckChild1Type, MVT::v8i16,
/*45022*/       OPC_RecordChild2, // #1 = $Vm
/*45023*/       OPC_CheckChild2Type, MVT::v8i16,
/*45025*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45027*/       OPC_EmitInteger, MVT::i32, 14, 
/*45030*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45033*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 23:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45070
/*45046*/       OPC_CheckChild1Type, MVT::v4i32,
/*45048*/       OPC_RecordChild2, // #1 = $Vm
/*45049*/       OPC_CheckChild2Type, MVT::v4i32,
/*45051*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45053*/       OPC_EmitInteger, MVT::i32, 14, 
/*45056*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45059*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 23:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45096
/*45072*/       OPC_CheckChild1Type, MVT::v8i8,
/*45074*/       OPC_RecordChild2, // #1 = $Vm
/*45075*/       OPC_CheckChild2Type, MVT::v8i8,
/*45077*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45079*/       OPC_EmitInteger, MVT::i32, 14, 
/*45082*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45085*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45122
/*45098*/       OPC_CheckChild1Type, MVT::v16i8,
/*45100*/       OPC_RecordChild2, // #1 = $Vm
/*45101*/       OPC_CheckChild2Type, MVT::v16i8,
/*45103*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45105*/       OPC_EmitInteger, MVT::i32, 14, 
/*45108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45111*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 23:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*45123*/   /*Scope*/ 34|128,1/*162*/, /*->45287*/
/*45125*/     OPC_CheckInteger, 24, 
/*45127*/     OPC_MoveParent,
/*45128*/     OPC_RecordChild1, // #0 = $Vn
/*45129*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45156
/*45132*/       OPC_CheckChild1Type, MVT::v4i16,
/*45134*/       OPC_RecordChild2, // #1 = $Vm
/*45135*/       OPC_CheckChild2Type, MVT::v4i16,
/*45137*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45139*/       OPC_EmitInteger, MVT::i32, 14, 
/*45142*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45145*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 24:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45182
/*45158*/       OPC_CheckChild1Type, MVT::v2i32,
/*45160*/       OPC_RecordChild2, // #1 = $Vm
/*45161*/       OPC_CheckChild2Type, MVT::v2i32,
/*45163*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45165*/       OPC_EmitInteger, MVT::i32, 14, 
/*45168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45171*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 24:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45208
/*45184*/       OPC_CheckChild1Type, MVT::v8i16,
/*45186*/       OPC_RecordChild2, // #1 = $Vm
/*45187*/       OPC_CheckChild2Type, MVT::v8i16,
/*45189*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45191*/       OPC_EmitInteger, MVT::i32, 14, 
/*45194*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45197*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 24:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45234
/*45210*/       OPC_CheckChild1Type, MVT::v4i32,
/*45212*/       OPC_RecordChild2, // #1 = $Vm
/*45213*/       OPC_CheckChild2Type, MVT::v4i32,
/*45215*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45217*/       OPC_EmitInteger, MVT::i32, 14, 
/*45220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 24:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45260
/*45236*/       OPC_CheckChild1Type, MVT::v8i8,
/*45238*/       OPC_RecordChild2, // #1 = $Vm
/*45239*/       OPC_CheckChild2Type, MVT::v8i8,
/*45241*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45243*/       OPC_EmitInteger, MVT::i32, 14, 
/*45246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45249*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 24:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45286
/*45262*/       OPC_CheckChild1Type, MVT::v16i8,
/*45264*/       OPC_RecordChild2, // #1 = $Vm
/*45265*/       OPC_CheckChild2Type, MVT::v16i8,
/*45267*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45269*/       OPC_EmitInteger, MVT::i32, 14, 
/*45272*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45275*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 24:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*45287*/   /*Scope*/ 86|128,1/*214*/, /*->45503*/
/*45289*/     OPC_CheckInteger, 70, 
/*45291*/     OPC_MoveParent,
/*45292*/     OPC_RecordChild1, // #0 = $Vn
/*45293*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45320
/*45296*/       OPC_CheckChild1Type, MVT::v4i16,
/*45298*/       OPC_RecordChild2, // #1 = $Vm
/*45299*/       OPC_CheckChild2Type, MVT::v4i16,
/*45301*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45303*/       OPC_EmitInteger, MVT::i32, 14, 
/*45306*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45309*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 70:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45346
/*45322*/       OPC_CheckChild1Type, MVT::v2i32,
/*45324*/       OPC_RecordChild2, // #1 = $Vm
/*45325*/       OPC_CheckChild2Type, MVT::v2i32,
/*45327*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45329*/       OPC_EmitInteger, MVT::i32, 14, 
/*45332*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45335*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 70:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45372
/*45348*/       OPC_CheckChild1Type, MVT::v8i16,
/*45350*/       OPC_RecordChild2, // #1 = $Vm
/*45351*/       OPC_CheckChild2Type, MVT::v8i16,
/*45353*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45355*/       OPC_EmitInteger, MVT::i32, 14, 
/*45358*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45361*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 70:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45398
/*45374*/       OPC_CheckChild1Type, MVT::v4i32,
/*45376*/       OPC_RecordChild2, // #1 = $Vm
/*45377*/       OPC_CheckChild2Type, MVT::v4i32,
/*45379*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45381*/       OPC_EmitInteger, MVT::i32, 14, 
/*45384*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45387*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 70:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45424
/*45400*/       OPC_CheckChild1Type, MVT::v8i8,
/*45402*/       OPC_RecordChild2, // #1 = $Vm
/*45403*/       OPC_CheckChild2Type, MVT::v8i8,
/*45405*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45407*/       OPC_EmitInteger, MVT::i32, 14, 
/*45410*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45413*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 70:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45450
/*45426*/       OPC_CheckChild1Type, MVT::v16i8,
/*45428*/       OPC_RecordChild2, // #1 = $Vm
/*45429*/       OPC_CheckChild2Type, MVT::v16i8,
/*45431*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45433*/       OPC_EmitInteger, MVT::i32, 14, 
/*45436*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45439*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 70:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->45476
/*45452*/       OPC_CheckChild1Type, MVT::v1i64,
/*45454*/       OPC_RecordChild2, // #1 = $Vm
/*45455*/       OPC_CheckChild2Type, MVT::v1i64,
/*45457*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45459*/       OPC_EmitInteger, MVT::i32, 14, 
/*45462*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45465*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 70:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->45502
/*45478*/       OPC_CheckChild1Type, MVT::v2i64,
/*45480*/       OPC_RecordChild2, // #1 = $Vm
/*45481*/       OPC_CheckChild2Type, MVT::v2i64,
/*45483*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45485*/       OPC_EmitInteger, MVT::i32, 14, 
/*45488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45491*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 70:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45503*/   /*Scope*/ 86|128,1/*214*/, /*->45719*/
/*45505*/     OPC_CheckInteger, 71, 
/*45507*/     OPC_MoveParent,
/*45508*/     OPC_RecordChild1, // #0 = $Vn
/*45509*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45536
/*45512*/       OPC_CheckChild1Type, MVT::v4i16,
/*45514*/       OPC_RecordChild2, // #1 = $Vm
/*45515*/       OPC_CheckChild2Type, MVT::v4i16,
/*45517*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45519*/       OPC_EmitInteger, MVT::i32, 14, 
/*45522*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45525*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 71:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45562
/*45538*/       OPC_CheckChild1Type, MVT::v2i32,
/*45540*/       OPC_RecordChild2, // #1 = $Vm
/*45541*/       OPC_CheckChild2Type, MVT::v2i32,
/*45543*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45545*/       OPC_EmitInteger, MVT::i32, 14, 
/*45548*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45551*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 71:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45588
/*45564*/       OPC_CheckChild1Type, MVT::v8i16,
/*45566*/       OPC_RecordChild2, // #1 = $Vm
/*45567*/       OPC_CheckChild2Type, MVT::v8i16,
/*45569*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45571*/       OPC_EmitInteger, MVT::i32, 14, 
/*45574*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45577*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 71:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45614
/*45590*/       OPC_CheckChild1Type, MVT::v4i32,
/*45592*/       OPC_RecordChild2, // #1 = $Vm
/*45593*/       OPC_CheckChild2Type, MVT::v4i32,
/*45595*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45597*/       OPC_EmitInteger, MVT::i32, 14, 
/*45600*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45603*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 71:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45640
/*45616*/       OPC_CheckChild1Type, MVT::v8i8,
/*45618*/       OPC_RecordChild2, // #1 = $Vm
/*45619*/       OPC_CheckChild2Type, MVT::v8i8,
/*45621*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45623*/       OPC_EmitInteger, MVT::i32, 14, 
/*45626*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45629*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 71:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45666
/*45642*/       OPC_CheckChild1Type, MVT::v16i8,
/*45644*/       OPC_RecordChild2, // #1 = $Vm
/*45645*/       OPC_CheckChild2Type, MVT::v16i8,
/*45647*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45649*/       OPC_EmitInteger, MVT::i32, 14, 
/*45652*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45655*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 71:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->45692
/*45668*/       OPC_CheckChild1Type, MVT::v1i64,
/*45670*/       OPC_RecordChild2, // #1 = $Vm
/*45671*/       OPC_CheckChild2Type, MVT::v1i64,
/*45673*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45675*/       OPC_EmitInteger, MVT::i32, 14, 
/*45678*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45681*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 71:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->45718
/*45694*/       OPC_CheckChild1Type, MVT::v2i64,
/*45696*/       OPC_RecordChild2, // #1 = $Vm
/*45697*/       OPC_CheckChild2Type, MVT::v2i64,
/*45699*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45701*/       OPC_EmitInteger, MVT::i32, 14, 
/*45704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45707*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 71:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45719*/   /*Scope*/ 84, /*->45804*/
/*45720*/     OPC_CheckInteger, 96, 
/*45722*/     OPC_MoveParent,
/*45723*/     OPC_RecordChild1, // #0 = $Vn
/*45724*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->45751
/*45727*/       OPC_CheckChild1Type, MVT::v8i16,
/*45729*/       OPC_RecordChild2, // #1 = $Vm
/*45730*/       OPC_CheckChild2Type, MVT::v8i16,
/*45732*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45734*/       OPC_EmitInteger, MVT::i32, 14, 
/*45737*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45740*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 96:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->45777
/*45753*/       OPC_CheckChild1Type, MVT::v4i32,
/*45755*/       OPC_RecordChild2, // #1 = $Vm
/*45756*/       OPC_CheckChild2Type, MVT::v4i32,
/*45758*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45760*/       OPC_EmitInteger, MVT::i32, 14, 
/*45763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45766*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 96:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45803
/*45779*/       OPC_CheckChild1Type, MVT::v2i64,
/*45781*/       OPC_RecordChild2, // #1 = $Vm
/*45782*/       OPC_CheckChild2Type, MVT::v2i64,
/*45784*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45786*/       OPC_EmitInteger, MVT::i32, 14, 
/*45789*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45792*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 96:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45804*/   /*Scope*/ 84, /*->45889*/
/*45805*/     OPC_CheckInteger, 82, 
/*45807*/     OPC_MoveParent,
/*45808*/     OPC_RecordChild1, // #0 = $Vn
/*45809*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->45836
/*45812*/       OPC_CheckChild1Type, MVT::v8i16,
/*45814*/       OPC_RecordChild2, // #1 = $Vm
/*45815*/       OPC_CheckChild2Type, MVT::v8i16,
/*45817*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45819*/       OPC_EmitInteger, MVT::i32, 14, 
/*45822*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45825*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 82:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->45862
/*45838*/       OPC_CheckChild1Type, MVT::v4i32,
/*45840*/       OPC_RecordChild2, // #1 = $Vm
/*45841*/       OPC_CheckChild2Type, MVT::v4i32,
/*45843*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45845*/       OPC_EmitInteger, MVT::i32, 14, 
/*45848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 82:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45888
/*45864*/       OPC_CheckChild1Type, MVT::v2i64,
/*45866*/       OPC_RecordChild2, // #1 = $Vm
/*45867*/       OPC_CheckChild2Type, MVT::v2i64,
/*45869*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45871*/       OPC_EmitInteger, MVT::i32, 14, 
/*45874*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45877*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 82:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45889*/   /*Scope*/ 24, /*->45914*/
/*45890*/     OPC_CheckInteger, 7, 
/*45892*/     OPC_MoveParent,
/*45893*/     OPC_RecordChild1, // #0 = $Vn
/*45894*/     OPC_RecordChild2, // #1 = $Vm
/*45895*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45897*/     OPC_EmitInteger, MVT::i32, 14, 
/*45900*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45903*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 7:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*45914*/   /*Scope*/ 24, /*->45939*/
/*45915*/     OPC_CheckInteger, 8, 
/*45917*/     OPC_MoveParent,
/*45918*/     OPC_RecordChild1, // #0 = $Vn
/*45919*/     OPC_RecordChild2, // #1 = $Vm
/*45920*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45922*/     OPC_EmitInteger, MVT::i32, 14, 
/*45925*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45928*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 8:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*45939*/   /*Scope*/ 24, /*->45964*/
/*45940*/     OPC_CheckInteger, 9, 
/*45942*/     OPC_MoveParent,
/*45943*/     OPC_RecordChild1, // #0 = $Vn
/*45944*/     OPC_RecordChild2, // #1 = $Vm
/*45945*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45947*/     OPC_EmitInteger, MVT::i32, 14, 
/*45950*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45953*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 9:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*45964*/   /*Scope*/ 24, /*->45989*/
/*45965*/     OPC_CheckInteger, 10, 
/*45967*/     OPC_MoveParent,
/*45968*/     OPC_RecordChild1, // #0 = $Vn
/*45969*/     OPC_RecordChild2, // #1 = $Vm
/*45970*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45972*/     OPC_EmitInteger, MVT::i32, 14, 
/*45975*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45978*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 10:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*45989*/   /*Scope*/ 86|128,1/*214*/, /*->46205*/
/*45991*/     OPC_CheckInteger, 4, 
/*45993*/     OPC_MoveParent,
/*45994*/     OPC_RecordChild1, // #0 = $Vn
/*45995*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46022
/*45998*/       OPC_CheckChild1Type, MVT::v4i16,
/*46000*/       OPC_RecordChild2, // #1 = $Vm
/*46001*/       OPC_CheckChild2Type, MVT::v4i16,
/*46003*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46005*/       OPC_EmitInteger, MVT::i32, 14, 
/*46008*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46011*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46048
/*46024*/       OPC_CheckChild1Type, MVT::v2i32,
/*46026*/       OPC_RecordChild2, // #1 = $Vm
/*46027*/       OPC_CheckChild2Type, MVT::v2i32,
/*46029*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46031*/       OPC_EmitInteger, MVT::i32, 14, 
/*46034*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46037*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46074
/*46050*/       OPC_CheckChild1Type, MVT::v8i16,
/*46052*/       OPC_RecordChild2, // #1 = $Vm
/*46053*/       OPC_CheckChild2Type, MVT::v8i16,
/*46055*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46057*/       OPC_EmitInteger, MVT::i32, 14, 
/*46060*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46063*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 4:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46100
/*46076*/       OPC_CheckChild1Type, MVT::v4i32,
/*46078*/       OPC_RecordChild2, // #1 = $Vm
/*46079*/       OPC_CheckChild2Type, MVT::v4i32,
/*46081*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46083*/       OPC_EmitInteger, MVT::i32, 14, 
/*46086*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46089*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 4:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46126
/*46102*/       OPC_CheckChild1Type, MVT::v8i8,
/*46104*/       OPC_RecordChild2, // #1 = $Vm
/*46105*/       OPC_CheckChild2Type, MVT::v8i8,
/*46107*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46109*/       OPC_EmitInteger, MVT::i32, 14, 
/*46112*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46115*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46152
/*46128*/       OPC_CheckChild1Type, MVT::v16i8,
/*46130*/       OPC_RecordChild2, // #1 = $Vm
/*46131*/       OPC_CheckChild2Type, MVT::v16i8,
/*46133*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46135*/       OPC_EmitInteger, MVT::i32, 14, 
/*46138*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46141*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 4:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46178
/*46154*/       OPC_CheckChild1Type, MVT::v2f32,
/*46156*/       OPC_RecordChild2, // #1 = $Vm
/*46157*/       OPC_CheckChild2Type, MVT::v2f32,
/*46159*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46161*/       OPC_EmitInteger, MVT::i32, 14, 
/*46164*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46167*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 4:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->46204
/*46180*/       OPC_CheckChild1Type, MVT::v4f32,
/*46182*/       OPC_RecordChild2, // #1 = $Vm
/*46183*/       OPC_CheckChild2Type, MVT::v4f32,
/*46185*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46187*/       OPC_EmitInteger, MVT::i32, 14, 
/*46190*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46193*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 4:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46205*/   /*Scope*/ 34|128,1/*162*/, /*->46369*/
/*46207*/     OPC_CheckInteger, 5, 
/*46209*/     OPC_MoveParent,
/*46210*/     OPC_RecordChild1, // #0 = $Vn
/*46211*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46238
/*46214*/       OPC_CheckChild1Type, MVT::v4i16,
/*46216*/       OPC_RecordChild2, // #1 = $Vm
/*46217*/       OPC_CheckChild2Type, MVT::v4i16,
/*46219*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46221*/       OPC_EmitInteger, MVT::i32, 14, 
/*46224*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46227*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46264
/*46240*/       OPC_CheckChild1Type, MVT::v2i32,
/*46242*/       OPC_RecordChild2, // #1 = $Vm
/*46243*/       OPC_CheckChild2Type, MVT::v2i32,
/*46245*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46247*/       OPC_EmitInteger, MVT::i32, 14, 
/*46250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46253*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46290
/*46266*/       OPC_CheckChild1Type, MVT::v8i16,
/*46268*/       OPC_RecordChild2, // #1 = $Vm
/*46269*/       OPC_CheckChild2Type, MVT::v8i16,
/*46271*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46273*/       OPC_EmitInteger, MVT::i32, 14, 
/*46276*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46279*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 5:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46316
/*46292*/       OPC_CheckChild1Type, MVT::v4i32,
/*46294*/       OPC_RecordChild2, // #1 = $Vm
/*46295*/       OPC_CheckChild2Type, MVT::v4i32,
/*46297*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46299*/       OPC_EmitInteger, MVT::i32, 14, 
/*46302*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46305*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 5:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46342
/*46318*/       OPC_CheckChild1Type, MVT::v8i8,
/*46320*/       OPC_RecordChild2, // #1 = $Vm
/*46321*/       OPC_CheckChild2Type, MVT::v8i8,
/*46323*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46325*/       OPC_EmitInteger, MVT::i32, 14, 
/*46328*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46331*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46368
/*46344*/       OPC_CheckChild1Type, MVT::v16i8,
/*46346*/       OPC_RecordChild2, // #1 = $Vm
/*46347*/       OPC_CheckChild2Type, MVT::v16i8,
/*46349*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46351*/       OPC_EmitInteger, MVT::i32, 14, 
/*46354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46357*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 5:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*46369*/   /*Scope*/ 86|128,1/*214*/, /*->46585*/
/*46371*/     OPC_CheckInteger, 32, 
/*46373*/     OPC_MoveParent,
/*46374*/     OPC_RecordChild1, // #0 = $Vn
/*46375*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46402
/*46378*/       OPC_CheckChild1Type, MVT::v4i16,
/*46380*/       OPC_RecordChild2, // #1 = $Vm
/*46381*/       OPC_CheckChild2Type, MVT::v4i16,
/*46383*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46385*/       OPC_EmitInteger, MVT::i32, 14, 
/*46388*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46391*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 32:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46428
/*46404*/       OPC_CheckChild1Type, MVT::v2i32,
/*46406*/       OPC_RecordChild2, // #1 = $Vm
/*46407*/       OPC_CheckChild2Type, MVT::v2i32,
/*46409*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46411*/       OPC_EmitInteger, MVT::i32, 14, 
/*46414*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46417*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 32:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46454
/*46430*/       OPC_CheckChild1Type, MVT::v8i16,
/*46432*/       OPC_RecordChild2, // #1 = $Vm
/*46433*/       OPC_CheckChild2Type, MVT::v8i16,
/*46435*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46437*/       OPC_EmitInteger, MVT::i32, 14, 
/*46440*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46443*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 32:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46480
/*46456*/       OPC_CheckChild1Type, MVT::v4i32,
/*46458*/       OPC_RecordChild2, // #1 = $Vm
/*46459*/       OPC_CheckChild2Type, MVT::v4i32,
/*46461*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46463*/       OPC_EmitInteger, MVT::i32, 14, 
/*46466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46469*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 32:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46506
/*46482*/       OPC_CheckChild1Type, MVT::v8i8,
/*46484*/       OPC_RecordChild2, // #1 = $Vm
/*46485*/       OPC_CheckChild2Type, MVT::v8i8,
/*46487*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46489*/       OPC_EmitInteger, MVT::i32, 14, 
/*46492*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46495*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 32:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46532
/*46508*/       OPC_CheckChild1Type, MVT::v16i8,
/*46510*/       OPC_RecordChild2, // #1 = $Vm
/*46511*/       OPC_CheckChild2Type, MVT::v16i8,
/*46513*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46515*/       OPC_EmitInteger, MVT::i32, 14, 
/*46518*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46521*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 32:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46558
/*46534*/       OPC_CheckChild1Type, MVT::v2f32,
/*46536*/       OPC_RecordChild2, // #1 = $Vm
/*46537*/       OPC_CheckChild2Type, MVT::v2f32,
/*46539*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46541*/       OPC_EmitInteger, MVT::i32, 14, 
/*46544*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46547*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 32:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->46584
/*46560*/       OPC_CheckChild1Type, MVT::v4f32,
/*46562*/       OPC_RecordChild2, // #1 = $Vm
/*46563*/       OPC_CheckChild2Type, MVT::v4f32,
/*46565*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46567*/       OPC_EmitInteger, MVT::i32, 14, 
/*46570*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46573*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 32:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46585*/   /*Scope*/ 34|128,1/*162*/, /*->46749*/
/*46587*/     OPC_CheckInteger, 33, 
/*46589*/     OPC_MoveParent,
/*46590*/     OPC_RecordChild1, // #0 = $Vn
/*46591*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46618
/*46594*/       OPC_CheckChild1Type, MVT::v4i16,
/*46596*/       OPC_RecordChild2, // #1 = $Vm
/*46597*/       OPC_CheckChild2Type, MVT::v4i16,
/*46599*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46601*/       OPC_EmitInteger, MVT::i32, 14, 
/*46604*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46607*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 33:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46644
/*46620*/       OPC_CheckChild1Type, MVT::v2i32,
/*46622*/       OPC_RecordChild2, // #1 = $Vm
/*46623*/       OPC_CheckChild2Type, MVT::v2i32,
/*46625*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46627*/       OPC_EmitInteger, MVT::i32, 14, 
/*46630*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46633*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 33:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46670
/*46646*/       OPC_CheckChild1Type, MVT::v8i16,
/*46648*/       OPC_RecordChild2, // #1 = $Vm
/*46649*/       OPC_CheckChild2Type, MVT::v8i16,
/*46651*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46653*/       OPC_EmitInteger, MVT::i32, 14, 
/*46656*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46659*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 33:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46696
/*46672*/       OPC_CheckChild1Type, MVT::v4i32,
/*46674*/       OPC_RecordChild2, // #1 = $Vm
/*46675*/       OPC_CheckChild2Type, MVT::v4i32,
/*46677*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46679*/       OPC_EmitInteger, MVT::i32, 14, 
/*46682*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46685*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 33:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46722
/*46698*/       OPC_CheckChild1Type, MVT::v8i8,
/*46700*/       OPC_RecordChild2, // #1 = $Vm
/*46701*/       OPC_CheckChild2Type, MVT::v8i8,
/*46703*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46705*/       OPC_EmitInteger, MVT::i32, 14, 
/*46708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46711*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 33:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46748
/*46724*/       OPC_CheckChild1Type, MVT::v16i8,
/*46726*/       OPC_RecordChild2, // #1 = $Vm
/*46727*/       OPC_CheckChild2Type, MVT::v16i8,
/*46729*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46731*/       OPC_EmitInteger, MVT::i32, 14, 
/*46734*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46737*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 33:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*46749*/   /*Scope*/ 86|128,1/*214*/, /*->46965*/
/*46751*/     OPC_CheckInteger, 34, 
/*46753*/     OPC_MoveParent,
/*46754*/     OPC_RecordChild1, // #0 = $Vn
/*46755*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46782
/*46758*/       OPC_CheckChild1Type, MVT::v4i16,
/*46760*/       OPC_RecordChild2, // #1 = $Vm
/*46761*/       OPC_CheckChild2Type, MVT::v4i16,
/*46763*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46765*/       OPC_EmitInteger, MVT::i32, 14, 
/*46768*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46771*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 34:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46808
/*46784*/       OPC_CheckChild1Type, MVT::v2i32,
/*46786*/       OPC_RecordChild2, // #1 = $Vm
/*46787*/       OPC_CheckChild2Type, MVT::v2i32,
/*46789*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46791*/       OPC_EmitInteger, MVT::i32, 14, 
/*46794*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46797*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 34:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46834
/*46810*/       OPC_CheckChild1Type, MVT::v8i16,
/*46812*/       OPC_RecordChild2, // #1 = $Vm
/*46813*/       OPC_CheckChild2Type, MVT::v8i16,
/*46815*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46817*/       OPC_EmitInteger, MVT::i32, 14, 
/*46820*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46823*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 34:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46860
/*46836*/       OPC_CheckChild1Type, MVT::v4i32,
/*46838*/       OPC_RecordChild2, // #1 = $Vm
/*46839*/       OPC_CheckChild2Type, MVT::v4i32,
/*46841*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46843*/       OPC_EmitInteger, MVT::i32, 14, 
/*46846*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46849*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 34:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46886
/*46862*/       OPC_CheckChild1Type, MVT::v8i8,
/*46864*/       OPC_RecordChild2, // #1 = $Vm
/*46865*/       OPC_CheckChild2Type, MVT::v8i8,
/*46867*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46869*/       OPC_EmitInteger, MVT::i32, 14, 
/*46872*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46875*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 34:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46912
/*46888*/       OPC_CheckChild1Type, MVT::v16i8,
/*46890*/       OPC_RecordChild2, // #1 = $Vm
/*46891*/       OPC_CheckChild2Type, MVT::v16i8,
/*46893*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46895*/       OPC_EmitInteger, MVT::i32, 14, 
/*46898*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46901*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 34:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46938
/*46914*/       OPC_CheckChild1Type, MVT::v2f32,
/*46916*/       OPC_RecordChild2, // #1 = $Vm
/*46917*/       OPC_CheckChild2Type, MVT::v2f32,
/*46919*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46921*/       OPC_EmitInteger, MVT::i32, 14, 
/*46924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46927*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 34:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->46964
/*46940*/       OPC_CheckChild1Type, MVT::v4f32,
/*46942*/       OPC_RecordChild2, // #1 = $Vm
/*46943*/       OPC_CheckChild2Type, MVT::v4f32,
/*46945*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46947*/       OPC_EmitInteger, MVT::i32, 14, 
/*46950*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46953*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 34:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46965*/   /*Scope*/ 34|128,1/*162*/, /*->47129*/
/*46967*/     OPC_CheckInteger, 35, 
/*46969*/     OPC_MoveParent,
/*46970*/     OPC_RecordChild1, // #0 = $Vn
/*46971*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46998
/*46974*/       OPC_CheckChild1Type, MVT::v4i16,
/*46976*/       OPC_RecordChild2, // #1 = $Vm
/*46977*/       OPC_CheckChild2Type, MVT::v4i16,
/*46979*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46981*/       OPC_EmitInteger, MVT::i32, 14, 
/*46984*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46987*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 35:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47024
/*47000*/       OPC_CheckChild1Type, MVT::v2i32,
/*47002*/       OPC_RecordChild2, // #1 = $Vm
/*47003*/       OPC_CheckChild2Type, MVT::v2i32,
/*47005*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47007*/       OPC_EmitInteger, MVT::i32, 14, 
/*47010*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47013*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 35:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47050
/*47026*/       OPC_CheckChild1Type, MVT::v8i16,
/*47028*/       OPC_RecordChild2, // #1 = $Vm
/*47029*/       OPC_CheckChild2Type, MVT::v8i16,
/*47031*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47033*/       OPC_EmitInteger, MVT::i32, 14, 
/*47036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47039*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 35:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47076
/*47052*/       OPC_CheckChild1Type, MVT::v4i32,
/*47054*/       OPC_RecordChild2, // #1 = $Vm
/*47055*/       OPC_CheckChild2Type, MVT::v4i32,
/*47057*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47059*/       OPC_EmitInteger, MVT::i32, 14, 
/*47062*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47065*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 35:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47102
/*47078*/       OPC_CheckChild1Type, MVT::v8i8,
/*47080*/       OPC_RecordChild2, // #1 = $Vm
/*47081*/       OPC_CheckChild2Type, MVT::v8i8,
/*47083*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47085*/       OPC_EmitInteger, MVT::i32, 14, 
/*47088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47091*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 35:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47128
/*47104*/       OPC_CheckChild1Type, MVT::v16i8,
/*47106*/       OPC_RecordChild2, // #1 = $Vm
/*47107*/       OPC_CheckChild2Type, MVT::v16i8,
/*47109*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47111*/       OPC_EmitInteger, MVT::i32, 14, 
/*47114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47117*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 35:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*47129*/   /*Scope*/ 110, /*->47240*/
/*47130*/     OPC_CheckInteger, 40, 
/*47132*/     OPC_MoveParent,
/*47133*/     OPC_RecordChild1, // #0 = $Vn
/*47134*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->47161
/*47137*/       OPC_CheckChild1Type, MVT::v8i8,
/*47139*/       OPC_RecordChild2, // #1 = $Vm
/*47140*/       OPC_CheckChild2Type, MVT::v8i8,
/*47142*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47144*/       OPC_EmitInteger, MVT::i32, 14, 
/*47147*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47150*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 40:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47187
/*47163*/       OPC_CheckChild1Type, MVT::v4i16,
/*47165*/       OPC_RecordChild2, // #1 = $Vm
/*47166*/       OPC_CheckChild2Type, MVT::v4i16,
/*47168*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47170*/       OPC_EmitInteger, MVT::i32, 14, 
/*47173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 40:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47213
/*47189*/       OPC_CheckChild1Type, MVT::v2i32,
/*47191*/       OPC_RecordChild2, // #1 = $Vm
/*47192*/       OPC_CheckChild2Type, MVT::v2i32,
/*47194*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47196*/       OPC_EmitInteger, MVT::i32, 14, 
/*47199*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47202*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 40:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->47239
/*47215*/       OPC_CheckChild1Type, MVT::v2f32,
/*47217*/       OPC_RecordChild2, // #1 = $Vm
/*47218*/       OPC_CheckChild2Type, MVT::v2f32,
/*47220*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47222*/       OPC_EmitInteger, MVT::i32, 14, 
/*47225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47228*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 40:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*47240*/   /*Scope*/ 10|128,1/*138*/, /*->47380*/
/*47242*/     OPC_CheckInteger, 41, 
/*47244*/     OPC_MoveParent,
/*47245*/     OPC_RecordChild1, // #0 = $Vm
/*47246*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->47269
/*47249*/       OPC_CheckChild1Type, MVT::v8i8,
/*47251*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47253*/       OPC_EmitInteger, MVT::i32, 14, 
/*47256*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47259*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 41:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->47291
/*47271*/       OPC_CheckChild1Type, MVT::v4i16,
/*47273*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47275*/       OPC_EmitInteger, MVT::i32, 14, 
/*47278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47281*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 41:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->47313
/*47293*/       OPC_CheckChild1Type, MVT::v2i32,
/*47295*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47297*/       OPC_EmitInteger, MVT::i32, 14, 
/*47300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47303*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 41:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->47335
/*47315*/       OPC_CheckChild1Type, MVT::v16i8,
/*47317*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47319*/       OPC_EmitInteger, MVT::i32, 14, 
/*47322*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47325*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 41:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->47357
/*47337*/       OPC_CheckChild1Type, MVT::v8i16,
/*47339*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47341*/       OPC_EmitInteger, MVT::i32, 14, 
/*47344*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47347*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 41:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->47379
/*47359*/       OPC_CheckChild1Type, MVT::v4i32,
/*47361*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47363*/       OPC_EmitInteger, MVT::i32, 14, 
/*47366*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47369*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 41:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47380*/   /*Scope*/ 10|128,1/*138*/, /*->47520*/
/*47382*/     OPC_CheckInteger, 42, 
/*47384*/     OPC_MoveParent,
/*47385*/     OPC_RecordChild1, // #0 = $Vm
/*47386*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->47409
/*47389*/       OPC_CheckChild1Type, MVT::v8i8,
/*47391*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47393*/       OPC_EmitInteger, MVT::i32, 14, 
/*47396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47399*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 42:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->47431
/*47411*/       OPC_CheckChild1Type, MVT::v4i16,
/*47413*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47415*/       OPC_EmitInteger, MVT::i32, 14, 
/*47418*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47421*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 42:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->47453
/*47433*/       OPC_CheckChild1Type, MVT::v2i32,
/*47435*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47437*/       OPC_EmitInteger, MVT::i32, 14, 
/*47440*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47443*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 42:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->47475
/*47455*/       OPC_CheckChild1Type, MVT::v16i8,
/*47457*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47459*/       OPC_EmitInteger, MVT::i32, 14, 
/*47462*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47465*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 42:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->47497
/*47477*/       OPC_CheckChild1Type, MVT::v8i16,
/*47479*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47481*/       OPC_EmitInteger, MVT::i32, 14, 
/*47484*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47487*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 42:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->47519
/*47499*/       OPC_CheckChild1Type, MVT::v4i32,
/*47501*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47503*/       OPC_EmitInteger, MVT::i32, 14, 
/*47506*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47509*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 42:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47520*/   /*Scope*/ 34|128,1/*162*/, /*->47684*/
/*47522*/     OPC_CheckInteger, 38, 
/*47524*/     OPC_MoveParent,
/*47525*/     OPC_RecordChild1, // #0 = $src1
/*47526*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->47553
/*47529*/       OPC_CheckChild1Type, MVT::v4i16,
/*47531*/       OPC_RecordChild2, // #1 = $Vm
/*47532*/       OPC_CheckChild2Type, MVT::v8i8,
/*47534*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47536*/       OPC_EmitInteger, MVT::i32, 14, 
/*47539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 38:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47579
/*47555*/       OPC_CheckChild1Type, MVT::v2i32,
/*47557*/       OPC_RecordChild2, // #1 = $Vm
/*47558*/       OPC_CheckChild2Type, MVT::v4i16,
/*47560*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47562*/       OPC_EmitInteger, MVT::i32, 14, 
/*47565*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47568*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 38:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47605
/*47581*/       OPC_CheckChild1Type, MVT::v1i64,
/*47583*/       OPC_RecordChild2, // #1 = $Vm
/*47584*/       OPC_CheckChild2Type, MVT::v2i32,
/*47586*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47588*/       OPC_EmitInteger, MVT::i32, 14, 
/*47591*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47594*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 38:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47631
/*47607*/       OPC_CheckChild1Type, MVT::v8i16,
/*47609*/       OPC_RecordChild2, // #1 = $Vm
/*47610*/       OPC_CheckChild2Type, MVT::v16i8,
/*47612*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47614*/       OPC_EmitInteger, MVT::i32, 14, 
/*47617*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47620*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 38:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47657
/*47633*/       OPC_CheckChild1Type, MVT::v4i32,
/*47635*/       OPC_RecordChild2, // #1 = $Vm
/*47636*/       OPC_CheckChild2Type, MVT::v8i16,
/*47638*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47640*/       OPC_EmitInteger, MVT::i32, 14, 
/*47643*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47646*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 38:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47683
/*47659*/       OPC_CheckChild1Type, MVT::v2i64,
/*47661*/       OPC_RecordChild2, // #1 = $Vm
/*47662*/       OPC_CheckChild2Type, MVT::v4i32,
/*47664*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47666*/       OPC_EmitInteger, MVT::i32, 14, 
/*47669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47672*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 38:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47684*/   /*Scope*/ 34|128,1/*162*/, /*->47848*/
/*47686*/     OPC_CheckInteger, 39, 
/*47688*/     OPC_MoveParent,
/*47689*/     OPC_RecordChild1, // #0 = $src1
/*47690*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->47717
/*47693*/       OPC_CheckChild1Type, MVT::v4i16,
/*47695*/       OPC_RecordChild2, // #1 = $Vm
/*47696*/       OPC_CheckChild2Type, MVT::v8i8,
/*47698*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47700*/       OPC_EmitInteger, MVT::i32, 14, 
/*47703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47706*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 39:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47743
/*47719*/       OPC_CheckChild1Type, MVT::v2i32,
/*47721*/       OPC_RecordChild2, // #1 = $Vm
/*47722*/       OPC_CheckChild2Type, MVT::v4i16,
/*47724*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47726*/       OPC_EmitInteger, MVT::i32, 14, 
/*47729*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47732*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 39:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47769
/*47745*/       OPC_CheckChild1Type, MVT::v1i64,
/*47747*/       OPC_RecordChild2, // #1 = $Vm
/*47748*/       OPC_CheckChild2Type, MVT::v2i32,
/*47750*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47752*/       OPC_EmitInteger, MVT::i32, 14, 
/*47755*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47758*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 39:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47795
/*47771*/       OPC_CheckChild1Type, MVT::v8i16,
/*47773*/       OPC_RecordChild2, // #1 = $Vm
/*47774*/       OPC_CheckChild2Type, MVT::v16i8,
/*47776*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47778*/       OPC_EmitInteger, MVT::i32, 14, 
/*47781*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47784*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 39:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47821
/*47797*/       OPC_CheckChild1Type, MVT::v4i32,
/*47799*/       OPC_RecordChild2, // #1 = $Vm
/*47800*/       OPC_CheckChild2Type, MVT::v8i16,
/*47802*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47804*/       OPC_EmitInteger, MVT::i32, 14, 
/*47807*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47810*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 39:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47847
/*47823*/       OPC_CheckChild1Type, MVT::v2i64,
/*47825*/       OPC_RecordChild2, // #1 = $Vm
/*47826*/       OPC_CheckChild2Type, MVT::v4i32,
/*47828*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47830*/       OPC_EmitInteger, MVT::i32, 14, 
/*47833*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47836*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 39:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47848*/   /*Scope*/ 110, /*->47959*/
/*47849*/     OPC_CheckInteger, 43, 
/*47851*/     OPC_MoveParent,
/*47852*/     OPC_RecordChild1, // #0 = $Vn
/*47853*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->47880
/*47856*/       OPC_CheckChild1Type, MVT::v8i8,
/*47858*/       OPC_RecordChild2, // #1 = $Vm
/*47859*/       OPC_CheckChild2Type, MVT::v8i8,
/*47861*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47863*/       OPC_EmitInteger, MVT::i32, 14, 
/*47866*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47869*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 43:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47906
/*47882*/       OPC_CheckChild1Type, MVT::v4i16,
/*47884*/       OPC_RecordChild2, // #1 = $Vm
/*47885*/       OPC_CheckChild2Type, MVT::v4i16,
/*47887*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47889*/       OPC_EmitInteger, MVT::i32, 14, 
/*47892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47895*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 43:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47932
/*47908*/       OPC_CheckChild1Type, MVT::v2i32,
/*47910*/       OPC_RecordChild2, // #1 = $Vm
/*47911*/       OPC_CheckChild2Type, MVT::v2i32,
/*47913*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47915*/       OPC_EmitInteger, MVT::i32, 14, 
/*47918*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47921*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 43:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->47958
/*47934*/       OPC_CheckChild1Type, MVT::v2f32,
/*47936*/       OPC_RecordChild2, // #1 = $Vm
/*47937*/       OPC_CheckChild2Type, MVT::v2f32,
/*47939*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47941*/       OPC_EmitInteger, MVT::i32, 14, 
/*47944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47947*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 43:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*47959*/   /*Scope*/ 84, /*->48044*/
/*47960*/     OPC_CheckInteger, 44, 
/*47962*/     OPC_MoveParent,
/*47963*/     OPC_RecordChild1, // #0 = $Vn
/*47964*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->47991
/*47967*/       OPC_CheckChild1Type, MVT::v8i8,
/*47969*/       OPC_RecordChild2, // #1 = $Vm
/*47970*/       OPC_CheckChild2Type, MVT::v8i8,
/*47972*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47974*/       OPC_EmitInteger, MVT::i32, 14, 
/*47977*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47980*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 44:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->48017
/*47993*/       OPC_CheckChild1Type, MVT::v4i16,
/*47995*/       OPC_RecordChild2, // #1 = $Vm
/*47996*/       OPC_CheckChild2Type, MVT::v4i16,
/*47998*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48000*/       OPC_EmitInteger, MVT::i32, 14, 
/*48003*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48006*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 44:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48043
/*48019*/       OPC_CheckChild1Type, MVT::v2i32,
/*48021*/       OPC_RecordChild2, // #1 = $Vm
/*48022*/       OPC_CheckChild2Type, MVT::v2i32,
/*48024*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48026*/       OPC_EmitInteger, MVT::i32, 14, 
/*48029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48032*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 44:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*48044*/   /*Scope*/ 110, /*->48155*/
/*48045*/     OPC_CheckInteger, 45, 
/*48047*/     OPC_MoveParent,
/*48048*/     OPC_RecordChild1, // #0 = $Vn
/*48049*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->48076
/*48052*/       OPC_CheckChild1Type, MVT::v8i8,
/*48054*/       OPC_RecordChild2, // #1 = $Vm
/*48055*/       OPC_CheckChild2Type, MVT::v8i8,
/*48057*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48059*/       OPC_EmitInteger, MVT::i32, 14, 
/*48062*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48065*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 45:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->48102
/*48078*/       OPC_CheckChild1Type, MVT::v4i16,
/*48080*/       OPC_RecordChild2, // #1 = $Vm
/*48081*/       OPC_CheckChild2Type, MVT::v4i16,
/*48083*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48085*/       OPC_EmitInteger, MVT::i32, 14, 
/*48088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48091*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 45:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48128
/*48104*/       OPC_CheckChild1Type, MVT::v2i32,
/*48106*/       OPC_RecordChild2, // #1 = $Vm
/*48107*/       OPC_CheckChild2Type, MVT::v2i32,
/*48109*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48111*/       OPC_EmitInteger, MVT::i32, 14, 
/*48114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48117*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 45:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->48154
/*48130*/       OPC_CheckChild1Type, MVT::v2f32,
/*48132*/       OPC_RecordChild2, // #1 = $Vm
/*48133*/       OPC_CheckChild2Type, MVT::v2f32,
/*48135*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48137*/       OPC_EmitInteger, MVT::i32, 14, 
/*48140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 45:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*48155*/   /*Scope*/ 84, /*->48240*/
/*48156*/     OPC_CheckInteger, 46, 
/*48158*/     OPC_MoveParent,
/*48159*/     OPC_RecordChild1, // #0 = $Vn
/*48160*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->48187
/*48163*/       OPC_CheckChild1Type, MVT::v8i8,
/*48165*/       OPC_RecordChild2, // #1 = $Vm
/*48166*/       OPC_CheckChild2Type, MVT::v8i8,
/*48168*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48170*/       OPC_EmitInteger, MVT::i32, 14, 
/*48173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 46:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->48213
/*48189*/       OPC_CheckChild1Type, MVT::v4i16,
/*48191*/       OPC_RecordChild2, // #1 = $Vm
/*48192*/       OPC_CheckChild2Type, MVT::v4i16,
/*48194*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48196*/       OPC_EmitInteger, MVT::i32, 14, 
/*48199*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48202*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 46:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48239
/*48215*/       OPC_CheckChild1Type, MVT::v2i32,
/*48217*/       OPC_RecordChild2, // #1 = $Vm
/*48218*/       OPC_CheckChild2Type, MVT::v2i32,
/*48220*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48222*/       OPC_EmitInteger, MVT::i32, 14, 
/*48225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48228*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 46:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*48240*/   /*Scope*/ 94, /*->48335*/
/*48241*/     OPC_CheckInteger, 73, 
/*48243*/     OPC_MoveParent,
/*48244*/     OPC_RecordChild1, // #0 = $Vm
/*48245*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->48268
/*48248*/       OPC_CheckChild1Type, MVT::v2i32,
/*48250*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48252*/       OPC_EmitInteger, MVT::i32, 14, 
/*48255*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48258*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 73:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48290
/*48270*/       OPC_CheckChild1Type, MVT::v4i32,
/*48272*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48274*/       OPC_EmitInteger, MVT::i32, 14, 
/*48277*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48280*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 73:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->48312
/*48292*/       OPC_CheckChild1Type, MVT::v2f32,
/*48294*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48296*/       OPC_EmitInteger, MVT::i32, 14, 
/*48299*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48302*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 73:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->48334
/*48314*/       OPC_CheckChild1Type, MVT::v4f32,
/*48316*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48318*/       OPC_EmitInteger, MVT::i32, 14, 
/*48321*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48324*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 73:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*48335*/   /*Scope*/ 94, /*->48430*/
/*48336*/     OPC_CheckInteger, 80, 
/*48338*/     OPC_MoveParent,
/*48339*/     OPC_RecordChild1, // #0 = $Vm
/*48340*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->48363
/*48343*/       OPC_CheckChild1Type, MVT::v2i32,
/*48345*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48347*/       OPC_EmitInteger, MVT::i32, 14, 
/*48350*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48353*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 80:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48385
/*48365*/       OPC_CheckChild1Type, MVT::v4i32,
/*48367*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48369*/       OPC_EmitInteger, MVT::i32, 14, 
/*48372*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48375*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 80:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->48407
/*48387*/       OPC_CheckChild1Type, MVT::v2f32,
/*48389*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48391*/       OPC_EmitInteger, MVT::i32, 14, 
/*48394*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48397*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 80:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->48429
/*48409*/       OPC_CheckChild1Type, MVT::v4f32,
/*48411*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48413*/       OPC_EmitInteger, MVT::i32, 14, 
/*48416*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48419*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 80:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*48430*/   /*Scope*/ 86|128,1/*214*/, /*->48646*/
/*48432*/     OPC_CheckInteger, 87, 
/*48434*/     OPC_MoveParent,
/*48435*/     OPC_RecordChild1, // #0 = $Vm
/*48436*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48463
/*48439*/       OPC_CheckChild1Type, MVT::v4i16,
/*48441*/       OPC_RecordChild2, // #1 = $Vn
/*48442*/       OPC_CheckChild2Type, MVT::v4i16,
/*48444*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48446*/       OPC_EmitInteger, MVT::i32, 14, 
/*48449*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48452*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 87:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48489
/*48465*/       OPC_CheckChild1Type, MVT::v2i32,
/*48467*/       OPC_RecordChild2, // #1 = $Vn
/*48468*/       OPC_CheckChild2Type, MVT::v2i32,
/*48470*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48472*/       OPC_EmitInteger, MVT::i32, 14, 
/*48475*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48478*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 87:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48515
/*48491*/       OPC_CheckChild1Type, MVT::v8i16,
/*48493*/       OPC_RecordChild2, // #1 = $Vn
/*48494*/       OPC_CheckChild2Type, MVT::v8i16,
/*48496*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48498*/       OPC_EmitInteger, MVT::i32, 14, 
/*48501*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48504*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 87:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48541
/*48517*/       OPC_CheckChild1Type, MVT::v4i32,
/*48519*/       OPC_RecordChild2, // #1 = $Vn
/*48520*/       OPC_CheckChild2Type, MVT::v4i32,
/*48522*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48524*/       OPC_EmitInteger, MVT::i32, 14, 
/*48527*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48530*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 87:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48567
/*48543*/       OPC_CheckChild1Type, MVT::v8i8,
/*48545*/       OPC_RecordChild2, // #1 = $Vn
/*48546*/       OPC_CheckChild2Type, MVT::v8i8,
/*48548*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48550*/       OPC_EmitInteger, MVT::i32, 14, 
/*48553*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48556*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 87:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48593
/*48569*/       OPC_CheckChild1Type, MVT::v16i8,
/*48571*/       OPC_RecordChild2, // #1 = $Vn
/*48572*/       OPC_CheckChild2Type, MVT::v16i8,
/*48574*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48576*/       OPC_EmitInteger, MVT::i32, 14, 
/*48579*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48582*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 87:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48619
/*48595*/       OPC_CheckChild1Type, MVT::v1i64,
/*48597*/       OPC_RecordChild2, // #1 = $Vn
/*48598*/       OPC_CheckChild2Type, MVT::v1i64,
/*48600*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48602*/       OPC_EmitInteger, MVT::i32, 14, 
/*48605*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48608*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 87:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48645
/*48621*/       OPC_CheckChild1Type, MVT::v2i64,
/*48623*/       OPC_RecordChild2, // #1 = $Vn
/*48624*/       OPC_CheckChild2Type, MVT::v2i64,
/*48626*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48628*/       OPC_EmitInteger, MVT::i32, 14, 
/*48631*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48634*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 87:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48646*/   /*Scope*/ 86|128,1/*214*/, /*->48862*/
/*48648*/     OPC_CheckInteger, 88, 
/*48650*/     OPC_MoveParent,
/*48651*/     OPC_RecordChild1, // #0 = $Vm
/*48652*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48679
/*48655*/       OPC_CheckChild1Type, MVT::v4i16,
/*48657*/       OPC_RecordChild2, // #1 = $Vn
/*48658*/       OPC_CheckChild2Type, MVT::v4i16,
/*48660*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48662*/       OPC_EmitInteger, MVT::i32, 14, 
/*48665*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48668*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 88:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48705
/*48681*/       OPC_CheckChild1Type, MVT::v2i32,
/*48683*/       OPC_RecordChild2, // #1 = $Vn
/*48684*/       OPC_CheckChild2Type, MVT::v2i32,
/*48686*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48688*/       OPC_EmitInteger, MVT::i32, 14, 
/*48691*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48694*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 88:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48731
/*48707*/       OPC_CheckChild1Type, MVT::v8i16,
/*48709*/       OPC_RecordChild2, // #1 = $Vn
/*48710*/       OPC_CheckChild2Type, MVT::v8i16,
/*48712*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48714*/       OPC_EmitInteger, MVT::i32, 14, 
/*48717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48720*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 88:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48757
/*48733*/       OPC_CheckChild1Type, MVT::v4i32,
/*48735*/       OPC_RecordChild2, // #1 = $Vn
/*48736*/       OPC_CheckChild2Type, MVT::v4i32,
/*48738*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48740*/       OPC_EmitInteger, MVT::i32, 14, 
/*48743*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48746*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 88:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48783
/*48759*/       OPC_CheckChild1Type, MVT::v8i8,
/*48761*/       OPC_RecordChild2, // #1 = $Vn
/*48762*/       OPC_CheckChild2Type, MVT::v8i8,
/*48764*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48766*/       OPC_EmitInteger, MVT::i32, 14, 
/*48769*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48772*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 88:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48809
/*48785*/       OPC_CheckChild1Type, MVT::v16i8,
/*48787*/       OPC_RecordChild2, // #1 = $Vn
/*48788*/       OPC_CheckChild2Type, MVT::v16i8,
/*48790*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48792*/       OPC_EmitInteger, MVT::i32, 14, 
/*48795*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48798*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 88:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48835
/*48811*/       OPC_CheckChild1Type, MVT::v1i64,
/*48813*/       OPC_RecordChild2, // #1 = $Vn
/*48814*/       OPC_CheckChild2Type, MVT::v1i64,
/*48816*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48818*/       OPC_EmitInteger, MVT::i32, 14, 
/*48821*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48824*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 88:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48861
/*48837*/       OPC_CheckChild1Type, MVT::v2i64,
/*48839*/       OPC_RecordChild2, // #1 = $Vn
/*48840*/       OPC_CheckChild2Type, MVT::v2i64,
/*48842*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48844*/       OPC_EmitInteger, MVT::i32, 14, 
/*48847*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48850*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 88:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48862*/   /*Scope*/ 86|128,1/*214*/, /*->49078*/
/*48864*/     OPC_CheckInteger, 78, 
/*48866*/     OPC_MoveParent,
/*48867*/     OPC_RecordChild1, // #0 = $Vm
/*48868*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48895
/*48871*/       OPC_CheckChild1Type, MVT::v4i16,
/*48873*/       OPC_RecordChild2, // #1 = $Vn
/*48874*/       OPC_CheckChild2Type, MVT::v4i16,
/*48876*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48878*/       OPC_EmitInteger, MVT::i32, 14, 
/*48881*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48884*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 78:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48921
/*48897*/       OPC_CheckChild1Type, MVT::v2i32,
/*48899*/       OPC_RecordChild2, // #1 = $Vn
/*48900*/       OPC_CheckChild2Type, MVT::v2i32,
/*48902*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48904*/       OPC_EmitInteger, MVT::i32, 14, 
/*48907*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48910*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 78:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48947
/*48923*/       OPC_CheckChild1Type, MVT::v8i16,
/*48925*/       OPC_RecordChild2, // #1 = $Vn
/*48926*/       OPC_CheckChild2Type, MVT::v8i16,
/*48928*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48930*/       OPC_EmitInteger, MVT::i32, 14, 
/*48933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48936*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 78:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48973
/*48949*/       OPC_CheckChild1Type, MVT::v4i32,
/*48951*/       OPC_RecordChild2, // #1 = $Vn
/*48952*/       OPC_CheckChild2Type, MVT::v4i32,
/*48954*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48956*/       OPC_EmitInteger, MVT::i32, 14, 
/*48959*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48962*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 78:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48999
/*48975*/       OPC_CheckChild1Type, MVT::v8i8,
/*48977*/       OPC_RecordChild2, // #1 = $Vn
/*48978*/       OPC_CheckChild2Type, MVT::v8i8,
/*48980*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48982*/       OPC_EmitInteger, MVT::i32, 14, 
/*48985*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48988*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 78:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49025
/*49001*/       OPC_CheckChild1Type, MVT::v16i8,
/*49003*/       OPC_RecordChild2, // #1 = $Vn
/*49004*/       OPC_CheckChild2Type, MVT::v16i8,
/*49006*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49008*/       OPC_EmitInteger, MVT::i32, 14, 
/*49011*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49014*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 78:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49051
/*49027*/       OPC_CheckChild1Type, MVT::v1i64,
/*49029*/       OPC_RecordChild2, // #1 = $Vn
/*49030*/       OPC_CheckChild2Type, MVT::v1i64,
/*49032*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49034*/       OPC_EmitInteger, MVT::i32, 14, 
/*49037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 78:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49077
/*49053*/       OPC_CheckChild1Type, MVT::v2i64,
/*49055*/       OPC_RecordChild2, // #1 = $Vn
/*49056*/       OPC_CheckChild2Type, MVT::v2i64,
/*49058*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49060*/       OPC_EmitInteger, MVT::i32, 14, 
/*49063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 78:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49078*/   /*Scope*/ 86|128,1/*214*/, /*->49294*/
/*49080*/     OPC_CheckInteger, 79, 
/*49082*/     OPC_MoveParent,
/*49083*/     OPC_RecordChild1, // #0 = $Vm
/*49084*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49111
/*49087*/       OPC_CheckChild1Type, MVT::v4i16,
/*49089*/       OPC_RecordChild2, // #1 = $Vn
/*49090*/       OPC_CheckChild2Type, MVT::v4i16,
/*49092*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49094*/       OPC_EmitInteger, MVT::i32, 14, 
/*49097*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49100*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 79:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49137
/*49113*/       OPC_CheckChild1Type, MVT::v2i32,
/*49115*/       OPC_RecordChild2, // #1 = $Vn
/*49116*/       OPC_CheckChild2Type, MVT::v2i32,
/*49118*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49120*/       OPC_EmitInteger, MVT::i32, 14, 
/*49123*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49126*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 79:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49163
/*49139*/       OPC_CheckChild1Type, MVT::v8i16,
/*49141*/       OPC_RecordChild2, // #1 = $Vn
/*49142*/       OPC_CheckChild2Type, MVT::v8i16,
/*49144*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49146*/       OPC_EmitInteger, MVT::i32, 14, 
/*49149*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49152*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 79:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49189
/*49165*/       OPC_CheckChild1Type, MVT::v4i32,
/*49167*/       OPC_RecordChild2, // #1 = $Vn
/*49168*/       OPC_CheckChild2Type, MVT::v4i32,
/*49170*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49172*/       OPC_EmitInteger, MVT::i32, 14, 
/*49175*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49178*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 79:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49215
/*49191*/       OPC_CheckChild1Type, MVT::v8i8,
/*49193*/       OPC_RecordChild2, // #1 = $Vn
/*49194*/       OPC_CheckChild2Type, MVT::v8i8,
/*49196*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49198*/       OPC_EmitInteger, MVT::i32, 14, 
/*49201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49204*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 79:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49241
/*49217*/       OPC_CheckChild1Type, MVT::v16i8,
/*49219*/       OPC_RecordChild2, // #1 = $Vn
/*49220*/       OPC_CheckChild2Type, MVT::v16i8,
/*49222*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49224*/       OPC_EmitInteger, MVT::i32, 14, 
/*49227*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49230*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 79:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49267
/*49243*/       OPC_CheckChild1Type, MVT::v1i64,
/*49245*/       OPC_RecordChild2, // #1 = $Vn
/*49246*/       OPC_CheckChild2Type, MVT::v1i64,
/*49248*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49250*/       OPC_EmitInteger, MVT::i32, 14, 
/*49253*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49256*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 79:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49293
/*49269*/       OPC_CheckChild1Type, MVT::v2i64,
/*49271*/       OPC_RecordChild2, // #1 = $Vn
/*49272*/       OPC_CheckChild2Type, MVT::v2i64,
/*49274*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49276*/       OPC_EmitInteger, MVT::i32, 14, 
/*49279*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49282*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 79:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49294*/   /*Scope*/ 86|128,1/*214*/, /*->49510*/
/*49296*/     OPC_CheckInteger, 67, 
/*49298*/     OPC_MoveParent,
/*49299*/     OPC_RecordChild1, // #0 = $Vm
/*49300*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49327
/*49303*/       OPC_CheckChild1Type, MVT::v4i16,
/*49305*/       OPC_RecordChild2, // #1 = $Vn
/*49306*/       OPC_CheckChild2Type, MVT::v4i16,
/*49308*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49310*/       OPC_EmitInteger, MVT::i32, 14, 
/*49313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49316*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 67:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49353
/*49329*/       OPC_CheckChild1Type, MVT::v2i32,
/*49331*/       OPC_RecordChild2, // #1 = $Vn
/*49332*/       OPC_CheckChild2Type, MVT::v2i32,
/*49334*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49336*/       OPC_EmitInteger, MVT::i32, 14, 
/*49339*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49342*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 67:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49379
/*49355*/       OPC_CheckChild1Type, MVT::v8i16,
/*49357*/       OPC_RecordChild2, // #1 = $Vn
/*49358*/       OPC_CheckChild2Type, MVT::v8i16,
/*49360*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49362*/       OPC_EmitInteger, MVT::i32, 14, 
/*49365*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49368*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 67:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49405
/*49381*/       OPC_CheckChild1Type, MVT::v4i32,
/*49383*/       OPC_RecordChild2, // #1 = $Vn
/*49384*/       OPC_CheckChild2Type, MVT::v4i32,
/*49386*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49388*/       OPC_EmitInteger, MVT::i32, 14, 
/*49391*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49394*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 67:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49431
/*49407*/       OPC_CheckChild1Type, MVT::v8i8,
/*49409*/       OPC_RecordChild2, // #1 = $Vn
/*49410*/       OPC_CheckChild2Type, MVT::v8i8,
/*49412*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49414*/       OPC_EmitInteger, MVT::i32, 14, 
/*49417*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49420*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 67:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49457
/*49433*/       OPC_CheckChild1Type, MVT::v16i8,
/*49435*/       OPC_RecordChild2, // #1 = $Vn
/*49436*/       OPC_CheckChild2Type, MVT::v16i8,
/*49438*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49440*/       OPC_EmitInteger, MVT::i32, 14, 
/*49443*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49446*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 67:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49483
/*49459*/       OPC_CheckChild1Type, MVT::v1i64,
/*49461*/       OPC_RecordChild2, // #1 = $Vn
/*49462*/       OPC_CheckChild2Type, MVT::v1i64,
/*49464*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49466*/       OPC_EmitInteger, MVT::i32, 14, 
/*49469*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49472*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 67:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49509
/*49485*/       OPC_CheckChild1Type, MVT::v2i64,
/*49487*/       OPC_RecordChild2, // #1 = $Vn
/*49488*/       OPC_CheckChild2Type, MVT::v2i64,
/*49490*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49492*/       OPC_EmitInteger, MVT::i32, 14, 
/*49495*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49498*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 67:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49510*/   /*Scope*/ 86|128,1/*214*/, /*->49726*/
/*49512*/     OPC_CheckInteger, 69, 
/*49514*/     OPC_MoveParent,
/*49515*/     OPC_RecordChild1, // #0 = $Vm
/*49516*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49543
/*49519*/       OPC_CheckChild1Type, MVT::v4i16,
/*49521*/       OPC_RecordChild2, // #1 = $Vn
/*49522*/       OPC_CheckChild2Type, MVT::v4i16,
/*49524*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49526*/       OPC_EmitInteger, MVT::i32, 14, 
/*49529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49532*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 69:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49569
/*49545*/       OPC_CheckChild1Type, MVT::v2i32,
/*49547*/       OPC_RecordChild2, // #1 = $Vn
/*49548*/       OPC_CheckChild2Type, MVT::v2i32,
/*49550*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49552*/       OPC_EmitInteger, MVT::i32, 14, 
/*49555*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49558*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 69:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49595
/*49571*/       OPC_CheckChild1Type, MVT::v8i16,
/*49573*/       OPC_RecordChild2, // #1 = $Vn
/*49574*/       OPC_CheckChild2Type, MVT::v8i16,
/*49576*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49578*/       OPC_EmitInteger, MVT::i32, 14, 
/*49581*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49584*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 69:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49621
/*49597*/       OPC_CheckChild1Type, MVT::v4i32,
/*49599*/       OPC_RecordChild2, // #1 = $Vn
/*49600*/       OPC_CheckChild2Type, MVT::v4i32,
/*49602*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49604*/       OPC_EmitInteger, MVT::i32, 14, 
/*49607*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49610*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 69:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49647
/*49623*/       OPC_CheckChild1Type, MVT::v8i8,
/*49625*/       OPC_RecordChild2, // #1 = $Vn
/*49626*/       OPC_CheckChild2Type, MVT::v8i8,
/*49628*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49630*/       OPC_EmitInteger, MVT::i32, 14, 
/*49633*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49636*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 69:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49673
/*49649*/       OPC_CheckChild1Type, MVT::v16i8,
/*49651*/       OPC_RecordChild2, // #1 = $Vn
/*49652*/       OPC_CheckChild2Type, MVT::v16i8,
/*49654*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49656*/       OPC_EmitInteger, MVT::i32, 14, 
/*49659*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49662*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 69:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49699
/*49675*/       OPC_CheckChild1Type, MVT::v1i64,
/*49677*/       OPC_RecordChild2, // #1 = $Vn
/*49678*/       OPC_CheckChild2Type, MVT::v1i64,
/*49680*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49682*/       OPC_EmitInteger, MVT::i32, 14, 
/*49685*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49688*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 69:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49725
/*49701*/       OPC_CheckChild1Type, MVT::v2i64,
/*49703*/       OPC_RecordChild2, // #1 = $Vn
/*49704*/       OPC_CheckChild2Type, MVT::v2i64,
/*49706*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49708*/       OPC_EmitInteger, MVT::i32, 14, 
/*49711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49714*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 69:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49726*/   /*Scope*/ 86|128,1/*214*/, /*->49942*/
/*49728*/     OPC_CheckInteger, 62, 
/*49730*/     OPC_MoveParent,
/*49731*/     OPC_RecordChild1, // #0 = $Vm
/*49732*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49759
/*49735*/       OPC_CheckChild1Type, MVT::v4i16,
/*49737*/       OPC_RecordChild2, // #1 = $Vn
/*49738*/       OPC_CheckChild2Type, MVT::v4i16,
/*49740*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49742*/       OPC_EmitInteger, MVT::i32, 14, 
/*49745*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49748*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 62:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49785
/*49761*/       OPC_CheckChild1Type, MVT::v2i32,
/*49763*/       OPC_RecordChild2, // #1 = $Vn
/*49764*/       OPC_CheckChild2Type, MVT::v2i32,
/*49766*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49768*/       OPC_EmitInteger, MVT::i32, 14, 
/*49771*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49774*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 62:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49811
/*49787*/       OPC_CheckChild1Type, MVT::v8i16,
/*49789*/       OPC_RecordChild2, // #1 = $Vn
/*49790*/       OPC_CheckChild2Type, MVT::v8i16,
/*49792*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49794*/       OPC_EmitInteger, MVT::i32, 14, 
/*49797*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49800*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 62:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49837
/*49813*/       OPC_CheckChild1Type, MVT::v4i32,
/*49815*/       OPC_RecordChild2, // #1 = $Vn
/*49816*/       OPC_CheckChild2Type, MVT::v4i32,
/*49818*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49820*/       OPC_EmitInteger, MVT::i32, 14, 
/*49823*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49826*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 62:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49863
/*49839*/       OPC_CheckChild1Type, MVT::v8i8,
/*49841*/       OPC_RecordChild2, // #1 = $Vn
/*49842*/       OPC_CheckChild2Type, MVT::v8i8,
/*49844*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49846*/       OPC_EmitInteger, MVT::i32, 14, 
/*49849*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49852*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 62:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49889
/*49865*/       OPC_CheckChild1Type, MVT::v16i8,
/*49867*/       OPC_RecordChild2, // #1 = $Vn
/*49868*/       OPC_CheckChild2Type, MVT::v16i8,
/*49870*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49872*/       OPC_EmitInteger, MVT::i32, 14, 
/*49875*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49878*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 62:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49915
/*49891*/       OPC_CheckChild1Type, MVT::v1i64,
/*49893*/       OPC_RecordChild2, // #1 = $Vn
/*49894*/       OPC_CheckChild2Type, MVT::v1i64,
/*49896*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49898*/       OPC_EmitInteger, MVT::i32, 14, 
/*49901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49904*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 62:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49941
/*49917*/       OPC_CheckChild1Type, MVT::v2i64,
/*49919*/       OPC_RecordChild2, // #1 = $Vn
/*49920*/       OPC_CheckChild2Type, MVT::v2i64,
/*49922*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49924*/       OPC_EmitInteger, MVT::i32, 14, 
/*49927*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49930*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 62:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49942*/   /*Scope*/ 86|128,1/*214*/, /*->50158*/
/*49944*/     OPC_CheckInteger, 63, 
/*49946*/     OPC_MoveParent,
/*49947*/     OPC_RecordChild1, // #0 = $Vm
/*49948*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49975
/*49951*/       OPC_CheckChild1Type, MVT::v4i16,
/*49953*/       OPC_RecordChild2, // #1 = $Vn
/*49954*/       OPC_CheckChild2Type, MVT::v4i16,
/*49956*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49958*/       OPC_EmitInteger, MVT::i32, 14, 
/*49961*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49964*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 63:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->50001
/*49977*/       OPC_CheckChild1Type, MVT::v2i32,
/*49979*/       OPC_RecordChild2, // #1 = $Vn
/*49980*/       OPC_CheckChild2Type, MVT::v2i32,
/*49982*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49984*/       OPC_EmitInteger, MVT::i32, 14, 
/*49987*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49990*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 63:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->50027
/*50003*/       OPC_CheckChild1Type, MVT::v8i16,
/*50005*/       OPC_RecordChild2, // #1 = $Vn
/*50006*/       OPC_CheckChild2Type, MVT::v8i16,
/*50008*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50010*/       OPC_EmitInteger, MVT::i32, 14, 
/*50013*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50016*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 63:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->50053
/*50029*/       OPC_CheckChild1Type, MVT::v4i32,
/*50031*/       OPC_RecordChild2, // #1 = $Vn
/*50032*/       OPC_CheckChild2Type, MVT::v4i32,
/*50034*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50036*/       OPC_EmitInteger, MVT::i32, 14, 
/*50039*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50042*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->50079
/*50055*/       OPC_CheckChild1Type, MVT::v8i8,
/*50057*/       OPC_RecordChild2, // #1 = $Vn
/*50058*/       OPC_CheckChild2Type, MVT::v8i8,
/*50060*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50062*/       OPC_EmitInteger, MVT::i32, 14, 
/*50065*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50068*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 63:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->50105
/*50081*/       OPC_CheckChild1Type, MVT::v16i8,
/*50083*/       OPC_RecordChild2, // #1 = $Vn
/*50084*/       OPC_CheckChild2Type, MVT::v16i8,
/*50086*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50088*/       OPC_EmitInteger, MVT::i32, 14, 
/*50091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50094*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 63:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->50131
/*50107*/       OPC_CheckChild1Type, MVT::v1i64,
/*50109*/       OPC_RecordChild2, // #1 = $Vn
/*50110*/       OPC_CheckChild2Type, MVT::v1i64,
/*50112*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50114*/       OPC_EmitInteger, MVT::i32, 14, 
/*50117*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50120*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 63:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->50157
/*50133*/       OPC_CheckChild1Type, MVT::v2i64,
/*50135*/       OPC_RecordChild2, // #1 = $Vn
/*50136*/       OPC_CheckChild2Type, MVT::v2i64,
/*50138*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50140*/       OPC_EmitInteger, MVT::i32, 14, 
/*50143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50146*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 63:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*50158*/   /*Scope*/ 54|128,1/*182*/, /*->50342*/
/*50160*/     OPC_CheckInteger, 6, 
/*50162*/     OPC_MoveParent,
/*50163*/     OPC_RecordChild1, // #0 = $Vm
/*50164*/     OPC_SwitchType /*8 cases */, 20,  MVT::v8i8,// ->50187
/*50167*/       OPC_CheckChild1Type, MVT::v8i8,
/*50169*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50171*/       OPC_EmitInteger, MVT::i32, 14, 
/*50174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50177*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 6:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50209
/*50189*/       OPC_CheckChild1Type, MVT::v4i16,
/*50191*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50193*/       OPC_EmitInteger, MVT::i32, 14, 
/*50196*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50199*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 6:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50231
/*50211*/       OPC_CheckChild1Type, MVT::v2i32,
/*50213*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50215*/       OPC_EmitInteger, MVT::i32, 14, 
/*50218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50221*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 6:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50253
/*50233*/       OPC_CheckChild1Type, MVT::v16i8,
/*50235*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50237*/       OPC_EmitInteger, MVT::i32, 14, 
/*50240*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50243*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 6:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50275
/*50255*/       OPC_CheckChild1Type, MVT::v8i16,
/*50257*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50259*/       OPC_EmitInteger, MVT::i32, 14, 
/*50262*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50265*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 6:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50297
/*50277*/       OPC_CheckChild1Type, MVT::v4i32,
/*50279*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50281*/       OPC_EmitInteger, MVT::i32, 14, 
/*50284*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50287*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 6:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->50319
/*50299*/       OPC_CheckChild1Type, MVT::v2f32,
/*50301*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50303*/       OPC_EmitInteger, MVT::i32, 14, 
/*50306*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50309*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 6:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->50341
/*50321*/       OPC_CheckChild1Type, MVT::v4f32,
/*50323*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50325*/       OPC_EmitInteger, MVT::i32, 14, 
/*50328*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50331*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*50342*/   /*Scope*/ 10|128,1/*138*/, /*->50482*/
/*50344*/     OPC_CheckInteger, 47, 
/*50346*/     OPC_MoveParent,
/*50347*/     OPC_RecordChild1, // #0 = $Vm
/*50348*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50371
/*50351*/       OPC_CheckChild1Type, MVT::v8i8,
/*50353*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50355*/       OPC_EmitInteger, MVT::i32, 14, 
/*50358*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50361*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 47:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50393
/*50373*/       OPC_CheckChild1Type, MVT::v4i16,
/*50375*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50377*/       OPC_EmitInteger, MVT::i32, 14, 
/*50380*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50383*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 47:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50415
/*50395*/       OPC_CheckChild1Type, MVT::v2i32,
/*50397*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50399*/       OPC_EmitInteger, MVT::i32, 14, 
/*50402*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50405*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 47:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50437
/*50417*/       OPC_CheckChild1Type, MVT::v16i8,
/*50419*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50421*/       OPC_EmitInteger, MVT::i32, 14, 
/*50424*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50427*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 47:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50459
/*50439*/       OPC_CheckChild1Type, MVT::v8i16,
/*50441*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50443*/       OPC_EmitInteger, MVT::i32, 14, 
/*50446*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50449*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 47:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50481
/*50461*/       OPC_CheckChild1Type, MVT::v4i32,
/*50463*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50465*/       OPC_EmitInteger, MVT::i32, 14, 
/*50468*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50471*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 47:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50482*/   /*Scope*/ 10|128,1/*138*/, /*->50622*/
/*50484*/     OPC_CheckInteger, 57, 
/*50486*/     OPC_MoveParent,
/*50487*/     OPC_RecordChild1, // #0 = $Vm
/*50488*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50511
/*50491*/       OPC_CheckChild1Type, MVT::v8i8,
/*50493*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50495*/       OPC_EmitInteger, MVT::i32, 14, 
/*50498*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50501*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 57:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50533
/*50513*/       OPC_CheckChild1Type, MVT::v4i16,
/*50515*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50517*/       OPC_EmitInteger, MVT::i32, 14, 
/*50520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50523*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 57:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50555
/*50535*/       OPC_CheckChild1Type, MVT::v2i32,
/*50537*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50539*/       OPC_EmitInteger, MVT::i32, 14, 
/*50542*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50545*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 57:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50577
/*50557*/       OPC_CheckChild1Type, MVT::v16i8,
/*50559*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50561*/       OPC_EmitInteger, MVT::i32, 14, 
/*50564*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50567*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 57:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50599
/*50579*/       OPC_CheckChild1Type, MVT::v8i16,
/*50581*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50583*/       OPC_EmitInteger, MVT::i32, 14, 
/*50586*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50589*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 57:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50621
/*50601*/       OPC_CheckChild1Type, MVT::v4i32,
/*50603*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50605*/       OPC_EmitInteger, MVT::i32, 14, 
/*50608*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50611*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 57:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50622*/   /*Scope*/ 10|128,1/*138*/, /*->50762*/
/*50624*/     OPC_CheckInteger, 12, 
/*50626*/     OPC_MoveParent,
/*50627*/     OPC_RecordChild1, // #0 = $Vm
/*50628*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50651
/*50631*/       OPC_CheckChild1Type, MVT::v8i8,
/*50633*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50635*/       OPC_EmitInteger, MVT::i32, 14, 
/*50638*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50641*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 12:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50673
/*50653*/       OPC_CheckChild1Type, MVT::v4i16,
/*50655*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50657*/       OPC_EmitInteger, MVT::i32, 14, 
/*50660*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50663*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 12:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50695
/*50675*/       OPC_CheckChild1Type, MVT::v2i32,
/*50677*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50679*/       OPC_EmitInteger, MVT::i32, 14, 
/*50682*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50685*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 12:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50717
/*50697*/       OPC_CheckChild1Type, MVT::v16i8,
/*50699*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50701*/       OPC_EmitInteger, MVT::i32, 14, 
/*50704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50707*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 12:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50739
/*50719*/       OPC_CheckChild1Type, MVT::v8i16,
/*50721*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50723*/       OPC_EmitInteger, MVT::i32, 14, 
/*50726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 12:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50761
/*50741*/       OPC_CheckChild1Type, MVT::v4i32,
/*50743*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50745*/       OPC_EmitInteger, MVT::i32, 14, 
/*50748*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50751*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 12:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50762*/   /*Scope*/ 10|128,1/*138*/, /*->50902*/
/*50764*/     OPC_CheckInteger, 13, 
/*50766*/     OPC_MoveParent,
/*50767*/     OPC_RecordChild1, // #0 = $Vm
/*50768*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50791
/*50771*/       OPC_CheckChild1Type, MVT::v8i8,
/*50773*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50775*/       OPC_EmitInteger, MVT::i32, 14, 
/*50778*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50781*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50813
/*50793*/       OPC_CheckChild1Type, MVT::v4i16,
/*50795*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50797*/       OPC_EmitInteger, MVT::i32, 14, 
/*50800*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50803*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50835
/*50815*/       OPC_CheckChild1Type, MVT::v2i32,
/*50817*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50819*/       OPC_EmitInteger, MVT::i32, 14, 
/*50822*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50825*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50857
/*50837*/       OPC_CheckChild1Type, MVT::v16i8,
/*50839*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50841*/       OPC_EmitInteger, MVT::i32, 14, 
/*50844*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50847*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50879
/*50859*/       OPC_CheckChild1Type, MVT::v8i16,
/*50861*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50863*/       OPC_EmitInteger, MVT::i32, 14, 
/*50866*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50869*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50901
/*50881*/       OPC_CheckChild1Type, MVT::v4i32,
/*50883*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50885*/       OPC_EmitInteger, MVT::i32, 14, 
/*50888*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50891*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50902*/   /*Scope*/ 50, /*->50953*/
/*50903*/     OPC_CheckInteger, 14, 
/*50905*/     OPC_MoveParent,
/*50906*/     OPC_RecordChild1, // #0 = $Vm
/*50907*/     OPC_SwitchType /*2 cases */, 20,  MVT::v8i8,// ->50930
/*50910*/       OPC_CheckChild1Type, MVT::v8i8,
/*50912*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50914*/       OPC_EmitInteger, MVT::i32, 14, 
/*50917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50920*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50952
/*50932*/       OPC_CheckChild1Type, MVT::v16i8,
/*50934*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50936*/       OPC_EmitInteger, MVT::i32, 14, 
/*50939*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50942*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
              0, // EndSwitchType
/*50953*/   /*Scope*/ 72, /*->51026*/
/*50954*/     OPC_CheckInteger, 54, 
/*50956*/     OPC_MoveParent,
/*50957*/     OPC_RecordChild1, // #0 = $Vm
/*50958*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->50981
/*50961*/       OPC_CheckChild1Type, MVT::v8i16,
/*50963*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50965*/       OPC_EmitInteger, MVT::i32, 14, 
/*50968*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50971*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 54:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->51003
/*50983*/       OPC_CheckChild1Type, MVT::v4i32,
/*50985*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50987*/       OPC_EmitInteger, MVT::i32, 14, 
/*50990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50993*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 54:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->51025
/*51005*/       OPC_CheckChild1Type, MVT::v2i64,
/*51007*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51009*/       OPC_EmitInteger, MVT::i32, 14, 
/*51012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51015*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 54:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*51026*/   /*Scope*/ 72, /*->51099*/
/*51027*/     OPC_CheckInteger, 56, 
/*51029*/     OPC_MoveParent,
/*51030*/     OPC_RecordChild1, // #0 = $Vm
/*51031*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->51054
/*51034*/       OPC_CheckChild1Type, MVT::v8i16,
/*51036*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51038*/       OPC_EmitInteger, MVT::i32, 14, 
/*51041*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51044*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 56:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->51076
/*51056*/       OPC_CheckChild1Type, MVT::v4i32,
/*51058*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51060*/       OPC_EmitInteger, MVT::i32, 14, 
/*51063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 56:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->51098
/*51078*/       OPC_CheckChild1Type, MVT::v2i64,
/*51080*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51082*/       OPC_EmitInteger, MVT::i32, 14, 
/*51085*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51088*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 56:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*51099*/   /*Scope*/ 72, /*->51172*/
/*51100*/     OPC_CheckInteger, 55, 
/*51102*/     OPC_MoveParent,
/*51103*/     OPC_RecordChild1, // #0 = $Vm
/*51104*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->51127
/*51107*/       OPC_CheckChild1Type, MVT::v8i16,
/*51109*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51111*/       OPC_EmitInteger, MVT::i32, 14, 
/*51114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51117*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 55:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->51149
/*51129*/       OPC_CheckChild1Type, MVT::v4i32,
/*51131*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51133*/       OPC_EmitInteger, MVT::i32, 14, 
/*51136*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51139*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 55:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->51171
/*51151*/       OPC_CheckChild1Type, MVT::v2i64,
/*51153*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51155*/       OPC_EmitInteger, MVT::i32, 14, 
/*51158*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51161*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 55:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*51172*/   /*Scope*/ 22, /*->51195*/
/*51173*/     OPC_CheckInteger, 17, 
/*51175*/     OPC_MoveParent,
/*51176*/     OPC_RecordChild1, // #0 = $Vm
/*51177*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*51179*/     OPC_EmitInteger, MVT::i32, 14, 
/*51182*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51185*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i16 17:iPTR, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*51195*/   /*Scope*/ 24, /*->51220*/
/*51196*/     OPC_CheckInteger, 97, 
/*51198*/     OPC_MoveParent,
/*51199*/     OPC_RecordChild1, // #0 = $Vn
/*51200*/     OPC_RecordChild2, // #1 = $Vm
/*51201*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51203*/     OPC_EmitInteger, MVT::i32, 14, 
/*51206*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51209*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i8 97:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBL1:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51220*/   /*Scope*/ 26, /*->51247*/
/*51221*/     OPC_CheckInteger, 101, 
/*51223*/     OPC_MoveParent,
/*51224*/     OPC_RecordChild1, // #0 = $orig
/*51225*/     OPC_RecordChild2, // #1 = $Vn
/*51226*/     OPC_RecordChild3, // #2 = $Vm
/*51227*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51229*/     OPC_EmitInteger, MVT::i32, 14, 
/*51232*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51235*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (intrinsic_wo_chain:v8i8 101:iPTR, DPR:v8i8:$orig, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51247*/   /*Scope*/ 58, /*->51306*/
/*51248*/     OPC_CheckInteger, 74, 
/*51250*/     OPC_MoveParent,
/*51251*/     OPC_RecordChild1, // #0 = $Vn
/*51252*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->51279
/*51255*/       OPC_CheckChild1Type, MVT::v2f32,
/*51257*/       OPC_RecordChild2, // #1 = $Vm
/*51258*/       OPC_CheckChild2Type, MVT::v2f32,
/*51260*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51262*/       OPC_EmitInteger, MVT::i32, 14, 
/*51265*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51268*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 74:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->51305
/*51281*/       OPC_CheckChild1Type, MVT::v4f32,
/*51283*/       OPC_RecordChild2, // #1 = $Vm
/*51284*/       OPC_CheckChild2Type, MVT::v4f32,
/*51286*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51288*/       OPC_EmitInteger, MVT::i32, 14, 
/*51291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51294*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 74:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51306*/   /*Scope*/ 58, /*->51365*/
/*51307*/     OPC_CheckInteger, 81, 
/*51309*/     OPC_MoveParent,
/*51310*/     OPC_RecordChild1, // #0 = $Vn
/*51311*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->51338
/*51314*/       OPC_CheckChild1Type, MVT::v2f32,
/*51316*/       OPC_RecordChild2, // #1 = $Vm
/*51317*/       OPC_CheckChild2Type, MVT::v2f32,
/*51319*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51321*/       OPC_EmitInteger, MVT::i32, 14, 
/*51324*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51327*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 81:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->51364
/*51340*/       OPC_CheckChild1Type, MVT::v4f32,
/*51342*/       OPC_RecordChild2, // #1 = $Vm
/*51343*/       OPC_CheckChild2Type, MVT::v4f32,
/*51345*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51347*/       OPC_EmitInteger, MVT::i32, 14, 
/*51350*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51353*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 81:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51365*/   /*Scope*/ 22, /*->51388*/
/*51366*/     OPC_CheckInteger, 20, 
/*51368*/     OPC_MoveParent,
/*51369*/     OPC_RecordChild1, // #0 = $Vm
/*51370*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*51372*/     OPC_EmitInteger, MVT::i32, 14, 
/*51375*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51378*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4f32 20:iPTR, DPR:v4i16:$Vm) - Complexity = 8
              // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*51388*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 79|128,12/*1615*/,  TARGET_VAL(ISD::FADD),// ->53008
/*51393*/   OPC_Scope, 65, /*->51460*/ // 14 children in Scope
/*51395*/     OPC_MoveChild, 0,
/*51397*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*51400*/     OPC_MoveChild, 0,
/*51402*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51405*/     OPC_RecordChild0, // #0 = $Dn
/*51406*/     OPC_RecordChild1, // #1 = $Dm
/*51407*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51409*/     OPC_MoveParent,
/*51410*/     OPC_MoveParent,
/*51411*/     OPC_RecordChild1, // #2 = $Ddin
/*51412*/     OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51414*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->51437
/*51417*/       OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*51419*/       OPC_EmitInteger, MVT::i32, 14, 
/*51422*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51425*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->51459
/*51439*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*51441*/       OPC_EmitInteger, MVT::i32, 14, 
/*51444*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51447*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*51460*/   /*Scope*/ 67|128,1/*195*/, /*->51657*/
/*51462*/     OPC_RecordChild0, // #0 = $Ddin
/*51463*/     OPC_MoveChild, 1,
/*51465*/     OPC_SwitchOpcode /*2 cases */, 59,  TARGET_VAL(ISD::FNEG),// ->51528
/*51469*/       OPC_MoveChild, 0,
/*51471*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51474*/       OPC_RecordChild0, // #1 = $Dn
/*51475*/       OPC_RecordChild1, // #2 = $Dm
/*51476*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51478*/       OPC_MoveParent,
/*51479*/       OPC_MoveParent,
/*51480*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51482*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->51505
/*51485*/         OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*51487*/         OPC_EmitInteger, MVT::i32, 14, 
/*51490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->51527
/*51507*/         OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*51509*/         OPC_EmitInteger, MVT::i32, 14, 
/*51512*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51515*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 125,  TARGET_VAL(ISD::FMUL),// ->51656
/*51531*/       OPC_Scope, 74, /*->51607*/ // 2 children in Scope
/*51533*/         OPC_RecordChild0, // #1 = $Vn
/*51534*/         OPC_MoveChild, 1,
/*51536*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51539*/         OPC_RecordChild0, // #2 = $Vm
/*51540*/         OPC_CheckChild0Type, MVT::v2f32,
/*51542*/         OPC_RecordChild1, // #3 = $lane
/*51543*/         OPC_MoveChild, 1,
/*51545*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51548*/         OPC_MoveParent,
/*51549*/         OPC_MoveParent,
/*51550*/         OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51552*/         OPC_MoveParent,
/*51553*/         OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51555*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->51581
/*51558*/           OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51560*/           OPC_EmitConvertToTarget, 3,
/*51562*/           OPC_EmitInteger, MVT::i32, 14, 
/*51565*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51568*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->51606
/*51583*/           OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51585*/           OPC_EmitConvertToTarget, 3,
/*51587*/           OPC_EmitInteger, MVT::i32, 14, 
/*51590*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51593*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*51607*/       /*Scope*/ 47, /*->51655*/
/*51608*/         OPC_MoveChild, 0,
/*51610*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51613*/         OPC_RecordChild0, // #1 = $Vm
/*51614*/         OPC_CheckChild0Type, MVT::v2f32,
/*51616*/         OPC_RecordChild1, // #2 = $lane
/*51617*/         OPC_MoveChild, 1,
/*51619*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51622*/         OPC_MoveParent,
/*51623*/         OPC_MoveParent,
/*51624*/         OPC_RecordChild1, // #3 = $Vn
/*51625*/         OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51627*/         OPC_MoveParent,
/*51628*/         OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51630*/         OPC_CheckType, MVT::v2f32,
/*51632*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51634*/         OPC_EmitConvertToTarget, 2,
/*51636*/         OPC_EmitInteger, MVT::i32, 14, 
/*51639*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51642*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51655*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*51657*/   /*Scope*/ 105, /*->51763*/
/*51658*/     OPC_MoveChild, 0,
/*51660*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51663*/     OPC_Scope, 48, /*->51713*/ // 2 children in Scope
/*51665*/       OPC_RecordChild0, // #0 = $Vn
/*51666*/       OPC_MoveChild, 1,
/*51668*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51671*/       OPC_RecordChild0, // #1 = $Vm
/*51672*/       OPC_CheckChild0Type, MVT::v2f32,
/*51674*/       OPC_RecordChild1, // #2 = $lane
/*51675*/       OPC_MoveChild, 1,
/*51677*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51680*/       OPC_MoveParent,
/*51681*/       OPC_MoveParent,
/*51682*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51684*/       OPC_MoveParent,
/*51685*/       OPC_RecordChild1, // #3 = $src1
/*51686*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51688*/       OPC_CheckType, MVT::v2f32,
/*51690*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51692*/       OPC_EmitConvertToTarget, 2,
/*51694*/       OPC_EmitInteger, MVT::i32, 14, 
/*51697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51700*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51713*/     /*Scope*/ 48, /*->51762*/
/*51714*/       OPC_MoveChild, 0,
/*51716*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51719*/       OPC_RecordChild0, // #0 = $Vm
/*51720*/       OPC_CheckChild0Type, MVT::v2f32,
/*51722*/       OPC_RecordChild1, // #1 = $lane
/*51723*/       OPC_MoveChild, 1,
/*51725*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51728*/       OPC_MoveParent,
/*51729*/       OPC_MoveParent,
/*51730*/       OPC_RecordChild1, // #2 = $Vn
/*51731*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51733*/       OPC_MoveParent,
/*51734*/       OPC_RecordChild1, // #3 = $src1
/*51735*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51737*/       OPC_CheckType, MVT::v2f32,
/*51739*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51741*/       OPC_EmitConvertToTarget, 1,
/*51743*/       OPC_EmitInteger, MVT::i32, 14, 
/*51746*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51749*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51762*/     0, /*End of Scope*/
/*51763*/   /*Scope*/ 53, /*->51817*/
/*51764*/     OPC_RecordChild0, // #0 = $src1
/*51765*/     OPC_MoveChild, 1,
/*51767*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51770*/     OPC_MoveChild, 0,
/*51772*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51775*/     OPC_RecordChild0, // #1 = $Vm
/*51776*/     OPC_CheckChild0Type, MVT::v2f32,
/*51778*/     OPC_RecordChild1, // #2 = $lane
/*51779*/     OPC_MoveChild, 1,
/*51781*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51784*/     OPC_MoveParent,
/*51785*/     OPC_MoveParent,
/*51786*/     OPC_RecordChild1, // #3 = $Vn
/*51787*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51789*/     OPC_MoveParent,
/*51790*/     OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51792*/     OPC_CheckType, MVT::v4f32,
/*51794*/     OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51796*/     OPC_EmitConvertToTarget, 2,
/*51798*/     OPC_EmitInteger, MVT::i32, 14, 
/*51801*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51804*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
              // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51817*/   /*Scope*/ 105, /*->51923*/
/*51818*/     OPC_MoveChild, 0,
/*51820*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51823*/     OPC_Scope, 48, /*->51873*/ // 2 children in Scope
/*51825*/       OPC_RecordChild0, // #0 = $Vn
/*51826*/       OPC_MoveChild, 1,
/*51828*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51831*/       OPC_RecordChild0, // #1 = $Vm
/*51832*/       OPC_CheckChild0Type, MVT::v2f32,
/*51834*/       OPC_RecordChild1, // #2 = $lane
/*51835*/       OPC_MoveChild, 1,
/*51837*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51840*/       OPC_MoveParent,
/*51841*/       OPC_MoveParent,
/*51842*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51844*/       OPC_MoveParent,
/*51845*/       OPC_RecordChild1, // #3 = $src1
/*51846*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51848*/       OPC_CheckType, MVT::v4f32,
/*51850*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51852*/       OPC_EmitConvertToTarget, 2,
/*51854*/       OPC_EmitInteger, MVT::i32, 14, 
/*51857*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51860*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51873*/     /*Scope*/ 48, /*->51922*/
/*51874*/       OPC_MoveChild, 0,
/*51876*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51879*/       OPC_RecordChild0, // #0 = $Vm
/*51880*/       OPC_CheckChild0Type, MVT::v2f32,
/*51882*/       OPC_RecordChild1, // #1 = $lane
/*51883*/       OPC_MoveChild, 1,
/*51885*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51888*/       OPC_MoveParent,
/*51889*/       OPC_MoveParent,
/*51890*/       OPC_RecordChild1, // #2 = $Vn
/*51891*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51893*/       OPC_MoveParent,
/*51894*/       OPC_RecordChild1, // #3 = $src1
/*51895*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51897*/       OPC_CheckType, MVT::v4f32,
/*51899*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51901*/       OPC_EmitConvertToTarget, 1,
/*51903*/       OPC_EmitInteger, MVT::i32, 14, 
/*51906*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51909*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51922*/     0, /*End of Scope*/
/*51923*/   /*Scope*/ 10|128,1/*138*/, /*->52063*/
/*51925*/     OPC_RecordChild0, // #0 = $src1
/*51926*/     OPC_MoveChild, 1,
/*51928*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51931*/     OPC_Scope, 64, /*->51997*/ // 2 children in Scope
/*51933*/       OPC_RecordChild0, // #1 = $src2
/*51934*/       OPC_MoveChild, 1,
/*51936*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51939*/       OPC_RecordChild0, // #2 = $src3
/*51940*/       OPC_CheckChild0Type, MVT::v4f32,
/*51942*/       OPC_RecordChild1, // #3 = $lane
/*51943*/       OPC_MoveChild, 1,
/*51945*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51948*/       OPC_MoveParent,
/*51949*/       OPC_MoveParent,
/*51950*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51952*/       OPC_MoveParent,
/*51953*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51955*/       OPC_CheckType, MVT::v4f32,
/*51957*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51959*/       OPC_EmitConvertToTarget, 3,
/*51961*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*51964*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*51973*/       OPC_EmitConvertToTarget, 3,
/*51975*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*51978*/       OPC_EmitInteger, MVT::i32, 14, 
/*51981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51984*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*51997*/     /*Scope*/ 64, /*->52062*/
/*51998*/       OPC_MoveChild, 0,
/*52000*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52003*/       OPC_RecordChild0, // #1 = $src3
/*52004*/       OPC_CheckChild0Type, MVT::v4f32,
/*52006*/       OPC_RecordChild1, // #2 = $lane
/*52007*/       OPC_MoveChild, 1,
/*52009*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52012*/       OPC_MoveParent,
/*52013*/       OPC_MoveParent,
/*52014*/       OPC_RecordChild1, // #3 = $src2
/*52015*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52017*/       OPC_MoveParent,
/*52018*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*52020*/       OPC_CheckType, MVT::v4f32,
/*52022*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52024*/       OPC_EmitConvertToTarget, 2,
/*52026*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*52029*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*52038*/       OPC_EmitConvertToTarget, 2,
/*52040*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*52043*/       OPC_EmitInteger, MVT::i32, 14, 
/*52046*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52049*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*52062*/     0, /*End of Scope*/
/*52063*/   /*Scope*/ 66|128,1/*194*/, /*->52259*/
/*52065*/     OPC_MoveChild, 0,
/*52067*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52070*/     OPC_Scope, 65, /*->52137*/ // 3 children in Scope
/*52072*/       OPC_RecordChild0, // #0 = $src2
/*52073*/       OPC_MoveChild, 1,
/*52075*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52078*/       OPC_RecordChild0, // #1 = $src3
/*52079*/       OPC_CheckChild0Type, MVT::v4f32,
/*52081*/       OPC_RecordChild1, // #2 = $lane
/*52082*/       OPC_MoveChild, 1,
/*52084*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52087*/       OPC_MoveParent,
/*52088*/       OPC_MoveParent,
/*52089*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52091*/       OPC_MoveParent,
/*52092*/       OPC_RecordChild1, // #3 = $src1
/*52093*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*52095*/       OPC_CheckType, MVT::v4f32,
/*52097*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52099*/       OPC_EmitConvertToTarget, 2,
/*52101*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*52104*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*52113*/       OPC_EmitConvertToTarget, 2,
/*52115*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*52118*/       OPC_EmitInteger, MVT::i32, 14, 
/*52121*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52124*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*52137*/     /*Scope*/ 65, /*->52203*/
/*52138*/       OPC_MoveChild, 0,
/*52140*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52143*/       OPC_RecordChild0, // #0 = $src3
/*52144*/       OPC_CheckChild0Type, MVT::v4f32,
/*52146*/       OPC_RecordChild1, // #1 = $lane
/*52147*/       OPC_MoveChild, 1,
/*52149*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52152*/       OPC_MoveParent,
/*52153*/       OPC_MoveParent,
/*52154*/       OPC_RecordChild1, // #2 = $src2
/*52155*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52157*/       OPC_MoveParent,
/*52158*/       OPC_RecordChild1, // #3 = $src1
/*52159*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*52161*/       OPC_CheckType, MVT::v4f32,
/*52163*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52165*/       OPC_EmitConvertToTarget, 1,
/*52167*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*52170*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6 
/*52179*/       OPC_EmitConvertToTarget, 1,
/*52181*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*52184*/       OPC_EmitInteger, MVT::i32, 14, 
/*52187*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52190*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*52203*/     /*Scope*/ 54, /*->52258*/
/*52204*/       OPC_RecordChild0, // #0 = $Dn
/*52205*/       OPC_RecordChild1, // #1 = $Dm
/*52206*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52208*/       OPC_MoveParent,
/*52209*/       OPC_RecordChild1, // #2 = $Ddin
/*52210*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*52212*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->52235
/*52215*/         OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*52217*/         OPC_EmitInteger, MVT::i32, 14, 
/*52220*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52223*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->52257
/*52237*/         OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*52239*/         OPC_EmitInteger, MVT::i32, 14, 
/*52242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52245*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*52258*/     0, /*End of Scope*/
/*52259*/   /*Scope*/ 59, /*->52319*/
/*52260*/     OPC_RecordChild0, // #0 = $dstin
/*52261*/     OPC_MoveChild, 1,
/*52263*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52266*/     OPC_RecordChild0, // #1 = $a
/*52267*/     OPC_RecordChild1, // #2 = $b
/*52268*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52270*/     OPC_MoveParent,
/*52271*/     OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*52273*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->52296
/*52276*/       OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*52278*/       OPC_EmitInteger, MVT::i32, 14, 
/*52281*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52284*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->52318
/*52298*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*52300*/       OPC_EmitInteger, MVT::i32, 14, 
/*52303*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52306*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*52319*/   /*Scope*/ 59, /*->52379*/
/*52320*/     OPC_MoveChild, 0,
/*52322*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52325*/     OPC_RecordChild0, // #0 = $a
/*52326*/     OPC_RecordChild1, // #1 = $b
/*52327*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52329*/     OPC_MoveParent,
/*52330*/     OPC_RecordChild1, // #2 = $dstin
/*52331*/     OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*52333*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->52356
/*52336*/       OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*52338*/       OPC_EmitInteger, MVT::i32, 14, 
/*52341*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52344*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>, DPR:f64:$dstin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->52378
/*52358*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*52360*/       OPC_EmitInteger, MVT::i32, 14, 
/*52363*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52366*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>, SPR:f32:$dstin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*52379*/   /*Scope*/ 59, /*->52439*/
/*52380*/     OPC_RecordChild0, // #0 = $src1
/*52381*/     OPC_MoveChild, 1,
/*52383*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52386*/     OPC_RecordChild0, // #1 = $Vn
/*52387*/     OPC_RecordChild1, // #2 = $Vm
/*52388*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52390*/     OPC_MoveParent,
/*52391*/     OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*52393*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->52416
/*52396*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52398*/       OPC_EmitInteger, MVT::i32, 14, 
/*52401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52404*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->52438
/*52418*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52420*/       OPC_EmitInteger, MVT::i32, 14, 
/*52423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52426*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*52439*/   /*Scope*/ 59, /*->52499*/
/*52440*/     OPC_MoveChild, 0,
/*52442*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52445*/     OPC_RecordChild0, // #0 = $Vn
/*52446*/     OPC_RecordChild1, // #1 = $Vm
/*52447*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52449*/     OPC_MoveParent,
/*52450*/     OPC_RecordChild1, // #2 = $src1
/*52451*/     OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*52453*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->52476
/*52456*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52458*/       OPC_EmitInteger, MVT::i32, 14, 
/*52461*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52464*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->52498
/*52478*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52480*/       OPC_EmitInteger, MVT::i32, 14, 
/*52483*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52486*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*52499*/   /*Scope*/ 23|128,1/*151*/, /*->52652*/
/*52501*/     OPC_RecordChild0, // #0 = $acc
/*52502*/     OPC_MoveChild, 1,
/*52504*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52507*/     OPC_RecordChild0, // #1 = $a
/*52508*/     OPC_RecordChild1, // #2 = $b
/*52509*/     OPC_MoveParent,
/*52510*/     OPC_CheckType, MVT::f32,
/*52512*/     OPC_CheckPatternPredicate, 22, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*52514*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*52521*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52524*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*52533*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52536*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7 
/*52546*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*52553*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52556*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*52565*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52568*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12 
/*52578*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*52585*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52588*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*52597*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52600*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17 
/*52610*/     OPC_EmitInteger, MVT::i32, 14, 
/*52613*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52616*/     OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                  1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*52628*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52631*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*52640*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52643*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
              // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*52652*/   /*Scope*/ 23|128,1/*151*/, /*->52805*/
/*52654*/     OPC_MoveChild, 0,
/*52656*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52659*/     OPC_RecordChild0, // #0 = $a
/*52660*/     OPC_RecordChild1, // #1 = $b
/*52661*/     OPC_MoveParent,
/*52662*/     OPC_RecordChild1, // #2 = $acc
/*52663*/     OPC_CheckType, MVT::f32,
/*52665*/     OPC_CheckPatternPredicate, 22, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*52667*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*52674*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52677*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*52686*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52689*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7 
/*52699*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*52706*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52709*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*52718*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52721*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12 
/*52731*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*52738*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52741*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*52750*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52753*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17 
/*52763*/     OPC_EmitInteger, MVT::i32, 14, 
/*52766*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52769*/     OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                  1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*52781*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52784*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*52793*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52796*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
              // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*52805*/   /*Scope*/ 72|128,1/*200*/, /*->53007*/
/*52807*/     OPC_RecordChild0, // #0 = $Dn
/*52808*/     OPC_RecordChild1, // #1 = $Dm
/*52809*/     OPC_SwitchType /*4 cases */, 19,  MVT::f64,// ->52831
/*52812*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*52814*/       OPC_EmitInteger, MVT::i32, 14, 
/*52817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52820*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->52964
/*52834*/       OPC_Scope, 19, /*->52855*/ // 2 children in Scope
/*52836*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*52838*/         OPC_EmitInteger, MVT::i32, 14, 
/*52841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52844*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*52855*/       /*Scope*/ 107, /*->52963*/
/*52856*/         OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*52858*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*52865*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52868*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*52877*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52880*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*52890*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*52897*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52900*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*52909*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52912*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*52922*/         OPC_EmitInteger, MVT::i32, 14, 
/*52925*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52928*/         OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*52939*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52942*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*52951*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52954*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                  // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*52963*/       0, /*End of Scope*/
              /*SwitchType*/ 19,  MVT::v2f32,// ->52985
/*52966*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52968*/       OPC_EmitInteger, MVT::i32, 14, 
/*52971*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52974*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->53006
/*52987*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52989*/       OPC_EmitInteger, MVT::i32, 14, 
/*52992*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52995*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*53007*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 118|128,6/*886*/,  TARGET_VAL(ISD::FSUB),// ->53898
/*53012*/   OPC_Scope, 65, /*->53079*/ // 4 children in Scope
/*53014*/     OPC_MoveChild, 0,
/*53016*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53019*/     OPC_MoveChild, 0,
/*53021*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53024*/     OPC_RecordChild0, // #0 = $Dn
/*53025*/     OPC_RecordChild1, // #1 = $Dm
/*53026*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*53028*/     OPC_MoveParent,
/*53029*/     OPC_MoveParent,
/*53030*/     OPC_RecordChild1, // #2 = $Ddin
/*53031*/     OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*53033*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->53056
/*53036*/       OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*53038*/       OPC_EmitInteger, MVT::i32, 14, 
/*53041*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53044*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->53078
/*53058*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*53060*/       OPC_EmitInteger, MVT::i32, 14, 
/*53063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*53079*/   /*Scope*/ 86|128,2/*342*/, /*->53423*/
/*53081*/     OPC_RecordChild0, // #0 = $src1
/*53082*/     OPC_MoveChild, 1,
/*53084*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53087*/     OPC_Scope, 74, /*->53163*/ // 5 children in Scope
/*53089*/       OPC_RecordChild0, // #1 = $Vn
/*53090*/       OPC_MoveChild, 1,
/*53092*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53095*/       OPC_RecordChild0, // #2 = $Vm
/*53096*/       OPC_CheckChild0Type, MVT::v2f32,
/*53098*/       OPC_RecordChild1, // #3 = $lane
/*53099*/       OPC_MoveChild, 1,
/*53101*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53104*/       OPC_MoveParent,
/*53105*/       OPC_MoveParent,
/*53106*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*53108*/       OPC_MoveParent,
/*53109*/       OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*53111*/       OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->53137
/*53114*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53116*/         OPC_EmitConvertToTarget, 3,
/*53118*/         OPC_EmitInteger, MVT::i32, 14, 
/*53121*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53124*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 23,  MVT::v4f32,// ->53162
/*53139*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53141*/         OPC_EmitConvertToTarget, 3,
/*53143*/         OPC_EmitInteger, MVT::i32, 14, 
/*53146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53149*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*53163*/     /*Scope*/ 74, /*->53238*/
/*53164*/       OPC_MoveChild, 0,
/*53166*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53169*/       OPC_RecordChild0, // #1 = $Vm
/*53170*/       OPC_CheckChild0Type, MVT::v2f32,
/*53172*/       OPC_RecordChild1, // #2 = $lane
/*53173*/       OPC_MoveChild, 1,
/*53175*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53178*/       OPC_MoveParent,
/*53179*/       OPC_MoveParent,
/*53180*/       OPC_RecordChild1, // #3 = $Vn
/*53181*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*53183*/       OPC_MoveParent,
/*53184*/       OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*53186*/       OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->53212
/*53189*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53191*/         OPC_EmitConvertToTarget, 2,
/*53193*/         OPC_EmitInteger, MVT::i32, 14, 
/*53196*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53199*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 23,  MVT::v4f32,// ->53237
/*53214*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53216*/         OPC_EmitConvertToTarget, 2,
/*53218*/         OPC_EmitInteger, MVT::i32, 14, 
/*53221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53224*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*53238*/     /*Scope*/ 64, /*->53303*/
/*53239*/       OPC_RecordChild0, // #1 = $src2
/*53240*/       OPC_MoveChild, 1,
/*53242*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53245*/       OPC_RecordChild0, // #2 = $src3
/*53246*/       OPC_CheckChild0Type, MVT::v4f32,
/*53248*/       OPC_RecordChild1, // #3 = $lane
/*53249*/       OPC_MoveChild, 1,
/*53251*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53254*/       OPC_MoveParent,
/*53255*/       OPC_MoveParent,
/*53256*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*53258*/       OPC_MoveParent,
/*53259*/       OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*53261*/       OPC_CheckType, MVT::v4f32,
/*53263*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53265*/       OPC_EmitConvertToTarget, 3,
/*53267*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*53270*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*53279*/       OPC_EmitConvertToTarget, 3,
/*53281*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*53284*/       OPC_EmitInteger, MVT::i32, 14, 
/*53287*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53290*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*53303*/     /*Scope*/ 64, /*->53368*/
/*53304*/       OPC_MoveChild, 0,
/*53306*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53309*/       OPC_RecordChild0, // #1 = $src3
/*53310*/       OPC_CheckChild0Type, MVT::v4f32,
/*53312*/       OPC_RecordChild1, // #2 = $lane
/*53313*/       OPC_MoveChild, 1,
/*53315*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53318*/       OPC_MoveParent,
/*53319*/       OPC_MoveParent,
/*53320*/       OPC_RecordChild1, // #3 = $src2
/*53321*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*53323*/       OPC_MoveParent,
/*53324*/       OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*53326*/       OPC_CheckType, MVT::v4f32,
/*53328*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53330*/       OPC_EmitConvertToTarget, 2,
/*53332*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*53335*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*53344*/       OPC_EmitConvertToTarget, 2,
/*53346*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*53349*/       OPC_EmitInteger, MVT::i32, 14, 
/*53352*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53355*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*53368*/     /*Scope*/ 53, /*->53422*/
/*53369*/       OPC_RecordChild0, // #1 = $a
/*53370*/       OPC_RecordChild1, // #2 = $b
/*53371*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*53373*/       OPC_MoveParent,
/*53374*/       OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*53376*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->53399
/*53379*/         OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*53381*/         OPC_EmitInteger, MVT::i32, 14, 
/*53384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53387*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 20,  MVT::f32,// ->53421
/*53401*/         OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*53403*/         OPC_EmitInteger, MVT::i32, 14, 
/*53406*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53409*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*53422*/     0, /*End of Scope*/
/*53423*/   /*Scope*/ 59, /*->53483*/
/*53424*/     OPC_MoveChild, 0,
/*53426*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53429*/     OPC_RecordChild0, // #0 = $Dn
/*53430*/     OPC_RecordChild1, // #1 = $Dm
/*53431*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*53433*/     OPC_MoveParent,
/*53434*/     OPC_RecordChild1, // #2 = $Ddin
/*53435*/     OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*53437*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->53460
/*53440*/       OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*53442*/       OPC_EmitInteger, MVT::i32, 14, 
/*53445*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53448*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->53482
/*53462*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*53464*/       OPC_EmitInteger, MVT::i32, 14, 
/*53467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53470*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*53483*/   /*Scope*/ 28|128,3/*412*/, /*->53897*/
/*53485*/     OPC_RecordChild0, // #0 = $src1
/*53486*/     OPC_Scope, 78|128,1/*206*/, /*->53695*/ // 2 children in Scope
/*53489*/       OPC_MoveChild, 1,
/*53491*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53494*/       OPC_RecordChild0, // #1 = $Vn
/*53495*/       OPC_RecordChild1, // #2 = $Vm
/*53496*/       OPC_Scope, 51, /*->53549*/ // 2 children in Scope
/*53498*/         OPC_CheckPredicate, 60, // Predicate_fmul_su
/*53500*/         OPC_MoveParent,
/*53501*/         OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*53503*/         OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->53526
/*53506*/           OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53508*/           OPC_EmitInteger, MVT::i32, 14, 
/*53511*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53514*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                    // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                  /*SwitchType*/ 20,  MVT::v4f32,// ->53548
/*53528*/           OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53530*/           OPC_EmitInteger, MVT::i32, 14, 
/*53533*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53536*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                    // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                  0, // EndSwitchType
/*53549*/       /*Scope*/ 15|128,1/*143*/, /*->53694*/
/*53551*/         OPC_MoveParent,
/*53552*/         OPC_CheckType, MVT::f32,
/*53554*/         OPC_CheckPatternPredicate, 22, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*53556*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*53563*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53566*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*53575*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53578*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7 
/*53588*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*53595*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53598*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*53607*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53610*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12 
/*53620*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*53627*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53630*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*53639*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53642*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17 
/*53652*/         OPC_EmitInteger, MVT::i32, 14, 
/*53655*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53658*/         OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*53670*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53673*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*53682*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53685*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*53694*/       0, /*End of Scope*/
/*53695*/     /*Scope*/ 71|128,1/*199*/, /*->53896*/
/*53697*/       OPC_RecordChild1, // #1 = $Dm
/*53698*/       OPC_SwitchType /*4 cases */, 19,  MVT::f64,// ->53720
/*53701*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*53703*/         OPC_EmitInteger, MVT::i32, 14, 
/*53706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53709*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->53853
/*53723*/         OPC_Scope, 19, /*->53744*/ // 2 children in Scope
/*53725*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*53727*/           OPC_EmitInteger, MVT::i32, 14, 
/*53730*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53733*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*53744*/         /*Scope*/ 107, /*->53852*/
/*53745*/           OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*53747*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*53754*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53757*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*53766*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53769*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*53779*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*53786*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53789*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*53798*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53801*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*53811*/           OPC_EmitInteger, MVT::i32, 14, 
/*53814*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53817*/           OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*53828*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53831*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*53840*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53843*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*53852*/         0, /*End of Scope*/
                /*SwitchType*/ 19,  MVT::v2f32,// ->53874
/*53855*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53857*/         OPC_EmitInteger, MVT::i32, 14, 
/*53860*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53863*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                /*SwitchType*/ 19,  MVT::v4f32,// ->53895
/*53876*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53878*/         OPC_EmitInteger, MVT::i32, 14, 
/*53881*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53884*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                0, // EndSwitchType
/*53896*/     0, /*End of Scope*/
/*53897*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63|128,5/*703*/,  TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->54605
/*53902*/   OPC_RecordChild0, // #0 = $src
/*53903*/   OPC_Scope, 85|128,2/*341*/, /*->54247*/ // 2 children in Scope
/*53906*/     OPC_MoveChild, 1,
/*53908*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*53911*/     OPC_RecordMemRef,
/*53912*/     OPC_RecordNode, // #1 = 'ld' chained node
/*53913*/     OPC_CheckFoldableChainNode,
/*53914*/     OPC_RecordChild1, // #2 = $Rn
/*53915*/     OPC_CheckChild1Type, MVT::i32,
/*53917*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*53919*/     OPC_Scope, 86, /*->54007*/ // 4 children in Scope
/*53921*/       OPC_CheckPredicate, 50, // Predicate_extload
/*53923*/       OPC_CheckType, MVT::i32,
/*53925*/       OPC_Scope, 39, /*->53966*/ // 2 children in Scope
/*53927*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*53929*/         OPC_MoveParent,
/*53930*/         OPC_RecordChild2, // #3 = $lane
/*53931*/         OPC_MoveChild, 2,
/*53933*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53936*/         OPC_MoveParent,
/*53937*/         OPC_CheckType, MVT::v8i8,
/*53939*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53941*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*53944*/         OPC_EmitMergeInputChains1_1,
/*53945*/         OPC_EmitConvertToTarget, 3,
/*53947*/         OPC_EmitInteger, MVT::i32, 14, 
/*53950*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53953*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*53966*/       /*Scope*/ 39, /*->54006*/
/*53967*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*53969*/         OPC_MoveParent,
/*53970*/         OPC_RecordChild2, // #3 = $lane
/*53971*/         OPC_MoveChild, 2,
/*53973*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53976*/         OPC_MoveParent,
/*53977*/         OPC_CheckType, MVT::v4i16,
/*53979*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53981*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*53984*/         OPC_EmitMergeInputChains1_1,
/*53985*/         OPC_EmitConvertToTarget, 3,
/*53987*/         OPC_EmitInteger, MVT::i32, 14, 
/*53990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53993*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*54006*/       0, /*End of Scope*/
/*54007*/     /*Scope*/ 41, /*->54049*/
/*54008*/       OPC_CheckPredicate, 24, // Predicate_load
/*54010*/       OPC_CheckType, MVT::i32,
/*54012*/       OPC_MoveParent,
/*54013*/       OPC_RecordChild2, // #3 = $lane
/*54014*/       OPC_MoveChild, 2,
/*54016*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54019*/       OPC_MoveParent,
/*54020*/       OPC_CheckType, MVT::v2i32,
/*54022*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54024*/       OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*54027*/       OPC_EmitMergeInputChains1_1,
/*54028*/       OPC_EmitConvertToTarget, 3,
/*54030*/       OPC_EmitInteger, MVT::i32, 14, 
/*54033*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54036*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2i32 addrmode6:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*54049*/     /*Scope*/ 86, /*->54136*/
/*54050*/       OPC_CheckPredicate, 50, // Predicate_extload
/*54052*/       OPC_CheckType, MVT::i32,
/*54054*/       OPC_Scope, 39, /*->54095*/ // 2 children in Scope
/*54056*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*54058*/         OPC_MoveParent,
/*54059*/         OPC_RecordChild2, // #3 = $lane
/*54060*/         OPC_MoveChild, 2,
/*54062*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54065*/         OPC_MoveParent,
/*54066*/         OPC_CheckType, MVT::v16i8,
/*54068*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54070*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*54073*/         OPC_EmitMergeInputChains1_1,
/*54074*/         OPC_EmitConvertToTarget, 3,
/*54076*/         OPC_EmitInteger, MVT::i32, 14, 
/*54079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54082*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*54095*/       /*Scope*/ 39, /*->54135*/
/*54096*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*54098*/         OPC_MoveParent,
/*54099*/         OPC_RecordChild2, // #3 = $lane
/*54100*/         OPC_MoveChild, 2,
/*54102*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54105*/         OPC_MoveParent,
/*54106*/         OPC_CheckType, MVT::v8i16,
/*54108*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54110*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*54113*/         OPC_EmitMergeInputChains1_1,
/*54114*/         OPC_EmitConvertToTarget, 3,
/*54116*/         OPC_EmitInteger, MVT::i32, 14, 
/*54119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54122*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*54135*/       0, /*End of Scope*/
/*54136*/     /*Scope*/ 109, /*->54246*/
/*54137*/       OPC_CheckPredicate, 24, // Predicate_load
/*54139*/       OPC_SwitchType /*2 cases */, 37,  MVT::i32,// ->54179
/*54142*/         OPC_MoveParent,
/*54143*/         OPC_RecordChild2, // #3 = $lane
/*54144*/         OPC_MoveChild, 2,
/*54146*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54149*/         OPC_MoveParent,
/*54150*/         OPC_CheckType, MVT::v4i32,
/*54152*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54154*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*54157*/         OPC_EmitMergeInputChains1_1,
/*54158*/         OPC_EmitConvertToTarget, 3,
/*54160*/         OPC_EmitInteger, MVT::i32, 14, 
/*54163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
                /*SwitchType*/ 64,  MVT::f32,// ->54245
/*54181*/         OPC_MoveParent,
/*54182*/         OPC_RecordChild2, // #3 = $lane
/*54183*/         OPC_MoveChild, 2,
/*54185*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54188*/         OPC_MoveParent,
/*54189*/         OPC_SwitchType /*2 cases */, 25,  MVT::v2f32,// ->54217
/*54192*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*54195*/           OPC_EmitMergeInputChains1_1,
/*54196*/           OPC_EmitConvertToTarget, 3,
/*54198*/           OPC_EmitInteger, MVT::i32, 14, 
/*54201*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54204*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
                  /*SwitchType*/ 25,  MVT::v4f32,// ->54244
/*54219*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*54222*/           OPC_EmitMergeInputChains1_1,
/*54223*/           OPC_EmitConvertToTarget, 3,
/*54225*/           OPC_EmitInteger, MVT::i32, 14, 
/*54228*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54231*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
                  0, // EndSwitchType
                0, // EndSwitchType
/*54246*/     0, /*End of Scope*/
/*54247*/   /*Scope*/ 99|128,2/*355*/, /*->54604*/
/*54249*/     OPC_RecordChild1, // #1 = $R
/*54250*/     OPC_Scope, 59, /*->54311*/ // 4 children in Scope
/*54252*/       OPC_CheckChild1Type, MVT::i32,
/*54254*/       OPC_RecordChild2, // #2 = $lane
/*54255*/       OPC_MoveChild, 2,
/*54257*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54260*/       OPC_MoveParent,
/*54261*/       OPC_SwitchType /*2 cases */, 22,  MVT::v8i8,// ->54286
/*54264*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54266*/         OPC_EmitConvertToTarget, 2,
/*54268*/         OPC_EmitInteger, MVT::i32, 14, 
/*54271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54274*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i16,// ->54310
/*54288*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54290*/         OPC_EmitConvertToTarget, 2,
/*54292*/         OPC_EmitInteger, MVT::i32, 14, 
/*54295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54298*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
                0, // EndSwitchType
/*54311*/     /*Scope*/ 31, /*->54343*/
/*54312*/       OPC_RecordChild2, // #2 = $lane
/*54313*/       OPC_MoveChild, 2,
/*54315*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54318*/       OPC_MoveParent,
/*54319*/       OPC_CheckType, MVT::v2i32,
/*54321*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54323*/       OPC_EmitConvertToTarget, 2,
/*54325*/       OPC_EmitInteger, MVT::i32, 14, 
/*54328*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54331*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*54343*/     /*Scope*/ 119, /*->54463*/
/*54344*/       OPC_CheckChild1Type, MVT::i32,
/*54346*/       OPC_RecordChild2, // #2 = $lane
/*54347*/       OPC_MoveChild, 2,
/*54349*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54352*/       OPC_MoveParent,
/*54353*/       OPC_SwitchType /*2 cases */, 52,  MVT::v16i8,// ->54408
/*54356*/         OPC_EmitConvertToTarget, 2,
/*54358*/         OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*54361*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*54370*/         OPC_EmitConvertToTarget, 2,
/*54372*/         OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*54375*/         OPC_EmitInteger, MVT::i32, 14, 
/*54378*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54381*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*54393*/         OPC_EmitConvertToTarget, 2,
/*54395*/         OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*54398*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 52,  MVT::v8i16,// ->54462
/*54410*/         OPC_EmitConvertToTarget, 2,
/*54412*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*54415*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*54424*/         OPC_EmitConvertToTarget, 2,
/*54426*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*54429*/         OPC_EmitInteger, MVT::i32, 14, 
/*54432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54435*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*54447*/         OPC_EmitConvertToTarget, 2,
/*54449*/         OPC_EmitNodeXForm, 4, 11, // DSubReg_i16_reg
/*54452*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
                0, // EndSwitchType
/*54463*/     /*Scope*/ 10|128,1/*138*/, /*->54603*/
/*54465*/       OPC_RecordChild2, // #2 = $lane
/*54466*/       OPC_MoveChild, 2,
/*54468*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54471*/       OPC_MoveParent,
/*54472*/       OPC_SwitchType /*4 cases */, 52,  MVT::v4i32,// ->54527
/*54475*/         OPC_EmitConvertToTarget, 2,
/*54477*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*54480*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*54489*/         OPC_EmitConvertToTarget, 2,
/*54491*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*54494*/         OPC_EmitInteger, MVT::i32, 14, 
/*54497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54500*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*54512*/         OPC_EmitConvertToTarget, 2,
/*54514*/         OPC_EmitNodeXForm, 6, 11, // DSubReg_i32_reg
/*54517*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 15,  MVT::v2f64,// ->54544
/*54529*/         OPC_EmitConvertToTarget, 2,
/*54531*/         OPC_EmitNodeXForm, 15, 3, // DSubReg_f64_reg
/*54534*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
                /*SwitchType*/ 27,  MVT::v2f32,// ->54573
/*54546*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54549*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*54558*/         OPC_EmitConvertToTarget, 2,
/*54560*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*54563*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
                /*SwitchType*/ 27,  MVT::v4f32,// ->54602
/*54575*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*54578*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*54587*/         OPC_EmitConvertToTarget, 2,
/*54589*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*54592*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
                0, // EndSwitchType
/*54603*/     0, /*End of Scope*/
/*54604*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 105|128,3/*489*/,  TARGET_VAL(ARMISD::VDUP),// ->55098
/*54609*/   OPC_Scope, 3|128,2/*259*/, /*->54871*/ // 4 children in Scope
/*54612*/     OPC_MoveChild, 0,
/*54614*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*54617*/     OPC_RecordMemRef,
/*54618*/     OPC_RecordNode, // #0 = 'ld' chained node
/*54619*/     OPC_RecordChild1, // #1 = $Rn
/*54620*/     OPC_CheckChild1Type, MVT::i32,
/*54622*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*54624*/     OPC_Scope, 64, /*->54690*/ // 4 children in Scope
/*54626*/       OPC_CheckPredicate, 50, // Predicate_extload
/*54628*/       OPC_CheckType, MVT::i32,
/*54630*/       OPC_Scope, 28, /*->54660*/ // 2 children in Scope
/*54632*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*54634*/         OPC_MoveParent,
/*54635*/         OPC_CheckType, MVT::v8i8,
/*54637*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54639*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*54642*/         OPC_EmitMergeInputChains1_0,
/*54643*/         OPC_EmitInteger, MVT::i32, 14, 
/*54646*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54649*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                  // Dst: (VLD1DUPd8:v8i8 addrmode6dup:i32:$Rn)
/*54660*/       /*Scope*/ 28, /*->54689*/
/*54661*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*54663*/         OPC_MoveParent,
/*54664*/         OPC_CheckType, MVT::v4i16,
/*54666*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54668*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*54671*/         OPC_EmitMergeInputChains1_0,
/*54672*/         OPC_EmitInteger, MVT::i32, 14, 
/*54675*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54678*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                  // Dst: (VLD1DUPd16:v4i16 addrmode6dup:i32:$Rn)
/*54689*/       0, /*End of Scope*/
/*54690*/     /*Scope*/ 30, /*->54721*/
/*54691*/       OPC_CheckPredicate, 24, // Predicate_load
/*54693*/       OPC_CheckType, MVT::i32,
/*54695*/       OPC_MoveParent,
/*54696*/       OPC_CheckType, MVT::v2i32,
/*54698*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54700*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*54703*/       OPC_EmitMergeInputChains1_0,
/*54704*/       OPC_EmitInteger, MVT::i32, 14, 
/*54707*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54710*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                // Dst: (VLD1DUPd32:v2i32 addrmode6dup:i32:$Rn)
/*54721*/     /*Scope*/ 64, /*->54786*/
/*54722*/       OPC_CheckPredicate, 50, // Predicate_extload
/*54724*/       OPC_CheckType, MVT::i32,
/*54726*/       OPC_Scope, 28, /*->54756*/ // 2 children in Scope
/*54728*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*54730*/         OPC_MoveParent,
/*54731*/         OPC_CheckType, MVT::v16i8,
/*54733*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54735*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*54738*/         OPC_EmitMergeInputChains1_0,
/*54739*/         OPC_EmitInteger, MVT::i32, 14, 
/*54742*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54745*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                  // Dst: (VLD1DUPq8Pseudo:v16i8 addrmode6dup:i32:$addr)
/*54756*/       /*Scope*/ 28, /*->54785*/
/*54757*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*54759*/         OPC_MoveParent,
/*54760*/         OPC_CheckType, MVT::v8i16,
/*54762*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54764*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*54767*/         OPC_EmitMergeInputChains1_0,
/*54768*/         OPC_EmitInteger, MVT::i32, 14, 
/*54771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54774*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                  // Dst: (VLD1DUPq16Pseudo:v8i16 addrmode6dup:i32:$addr)
/*54785*/       0, /*End of Scope*/
/*54786*/     /*Scope*/ 83, /*->54870*/
/*54787*/       OPC_CheckPredicate, 24, // Predicate_load
/*54789*/       OPC_SwitchType /*2 cases */, 26,  MVT::i32,// ->54818
/*54792*/         OPC_MoveParent,
/*54793*/         OPC_CheckType, MVT::v4i32,
/*54795*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54797*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*54800*/         OPC_EmitMergeInputChains1_0,
/*54801*/         OPC_EmitInteger, MVT::i32, 14, 
/*54804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32Pseudo:v4i32 addrmode6dup:i32:$addr)
                /*SwitchType*/ 49,  MVT::f32,// ->54869
/*54820*/         OPC_MoveParent,
/*54821*/         OPC_SwitchType /*2 cases */, 21,  MVT::v2f32,// ->54845
/*54824*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*54827*/           OPC_EmitMergeInputChains1_0,
/*54828*/           OPC_EmitInteger, MVT::i32, 14, 
/*54831*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54834*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
                  /*SwitchType*/ 21,  MVT::v4f32,// ->54868
/*54847*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*54850*/           OPC_EmitMergeInputChains1_0,
/*54851*/           OPC_EmitInteger, MVT::i32, 14, 
/*54854*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54857*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32Pseudo:v4f32 addrmode6:i32:$addr)
                  0, // EndSwitchType
                0, // EndSwitchType
/*54870*/     0, /*End of Scope*/
/*54871*/   /*Scope*/ 125, /*->54997*/
/*54872*/     OPC_RecordChild0, // #0 = $R
/*54873*/     OPC_CheckChild0Type, MVT::i32,
/*54875*/     OPC_SwitchType /*6 cases */, 18,  MVT::v8i8,// ->54896
/*54878*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54880*/       OPC_EmitInteger, MVT::i32, 14, 
/*54883*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54886*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP8d:v8i8 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v4i16,// ->54916
/*54898*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54900*/       OPC_EmitInteger, MVT::i32, 14, 
/*54903*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54906*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP16d:v4i16 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v2i32,// ->54936
/*54918*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54920*/       OPC_EmitInteger, MVT::i32, 14, 
/*54923*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54926*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP32d:v2i32 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v16i8,// ->54956
/*54938*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54940*/       OPC_EmitInteger, MVT::i32, 14, 
/*54943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54946*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP8q:v16i8 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v8i16,// ->54976
/*54958*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54960*/       OPC_EmitInteger, MVT::i32, 14, 
/*54963*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54966*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP16q:v8i16 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v4i32,// ->54996
/*54978*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54980*/       OPC_EmitInteger, MVT::i32, 14, 
/*54983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54986*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP32q:v4i32 GPR:i32:$R)
              0, // EndSwitchType
/*54997*/   /*Scope*/ 53, /*->55051*/
/*54998*/     OPC_MoveChild, 0,
/*55000*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*55003*/     OPC_RecordChild0, // #0 = $R
/*55004*/     OPC_CheckChild0Type, MVT::i32,
/*55006*/     OPC_CheckType, MVT::f32,
/*55008*/     OPC_MoveParent,
/*55009*/     OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->55030
/*55012*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55014*/       OPC_EmitInteger, MVT::i32, 14, 
/*55017*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55020*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                // Dst: (VDUPfd:v2f32 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v4f32,// ->55050
/*55032*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55034*/       OPC_EmitInteger, MVT::i32, 14, 
/*55037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                // Dst: (VDUPfq:v4f32 GPR:i32:$R)
              0, // EndSwitchType
/*55051*/   /*Scope*/ 45, /*->55097*/
/*55052*/     OPC_RecordChild0, // #0 = $src
/*55053*/     OPC_CheckChild0Type, MVT::f32,
/*55055*/     OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->55076
/*55058*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55060*/       OPC_EmitInteger, MVT::i32, 14, 
/*55063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfdf), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (VDUPfdf:v2f32 SPR:f32:$src)
              /*SwitchType*/ 18,  MVT::v4f32,// ->55096
/*55078*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55080*/       OPC_EmitInteger, MVT::i32, 14, 
/*55083*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55086*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfqf), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (VDUPfqf:v4f32 SPR:f32:$src)
              0, // EndSwitchType
/*55097*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,2/*271*/,  TARGET_VAL(ISD::ZERO_EXTEND),// ->55373
/*55102*/   OPC_Scope, 69|128,1/*197*/, /*->55302*/ // 2 children in Scope
/*55105*/     OPC_MoveChild, 0,
/*55107*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*55110*/     OPC_MoveChild, 0,
/*55112*/     OPC_Scope, 93, /*->55207*/ // 2 children in Scope
/*55114*/       OPC_CheckInteger, 4, 
/*55116*/       OPC_MoveParent,
/*55117*/       OPC_RecordChild1, // #0 = $Vn
/*55118*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->55148
/*55121*/         OPC_CheckChild1Type, MVT::v8i8,
/*55123*/         OPC_RecordChild2, // #1 = $Vm
/*55124*/         OPC_CheckChild2Type, MVT::v8i8,
/*55126*/         OPC_MoveParent,
/*55127*/         OPC_CheckType, MVT::v8i16,
/*55129*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55131*/         OPC_EmitInteger, MVT::i32, 14, 
/*55134*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55137*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->55177
/*55150*/         OPC_CheckChild1Type, MVT::v4i16,
/*55152*/         OPC_RecordChild2, // #1 = $Vm
/*55153*/         OPC_CheckChild2Type, MVT::v4i16,
/*55155*/         OPC_MoveParent,
/*55156*/         OPC_CheckType, MVT::v4i32,
/*55158*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55160*/         OPC_EmitInteger, MVT::i32, 14, 
/*55163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->55206
/*55179*/         OPC_CheckChild1Type, MVT::v2i32,
/*55181*/         OPC_RecordChild2, // #1 = $Vm
/*55182*/         OPC_CheckChild2Type, MVT::v2i32,
/*55184*/         OPC_MoveParent,
/*55185*/         OPC_CheckType, MVT::v2i64,
/*55187*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55189*/         OPC_EmitInteger, MVT::i32, 14, 
/*55192*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55195*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*55207*/     /*Scope*/ 93, /*->55301*/
/*55208*/       OPC_CheckInteger, 5, 
/*55210*/       OPC_MoveParent,
/*55211*/       OPC_RecordChild1, // #0 = $Vn
/*55212*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->55242
/*55215*/         OPC_CheckChild1Type, MVT::v8i8,
/*55217*/         OPC_RecordChild2, // #1 = $Vm
/*55218*/         OPC_CheckChild2Type, MVT::v8i8,
/*55220*/         OPC_MoveParent,
/*55221*/         OPC_CheckType, MVT::v8i16,
/*55223*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55225*/         OPC_EmitInteger, MVT::i32, 14, 
/*55228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55231*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->55271
/*55244*/         OPC_CheckChild1Type, MVT::v4i16,
/*55246*/         OPC_RecordChild2, // #1 = $Vm
/*55247*/         OPC_CheckChild2Type, MVT::v4i16,
/*55249*/         OPC_MoveParent,
/*55250*/         OPC_CheckType, MVT::v4i32,
/*55252*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55254*/         OPC_EmitInteger, MVT::i32, 14, 
/*55257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55260*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->55300
/*55273*/         OPC_CheckChild1Type, MVT::v2i32,
/*55275*/         OPC_RecordChild2, // #1 = $Vm
/*55276*/         OPC_CheckChild2Type, MVT::v2i32,
/*55278*/         OPC_MoveParent,
/*55279*/         OPC_CheckType, MVT::v2i64,
/*55281*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55283*/         OPC_EmitInteger, MVT::i32, 14, 
/*55286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55289*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*55301*/     0, /*End of Scope*/
/*55302*/   /*Scope*/ 69, /*->55372*/
/*55303*/     OPC_RecordChild0, // #0 = $Vm
/*55304*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->55327
/*55307*/       OPC_CheckChild0Type, MVT::v8i8,
/*55309*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55311*/       OPC_EmitInteger, MVT::i32, 14, 
/*55314*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55317*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->55349
/*55329*/       OPC_CheckChild0Type, MVT::v4i16,
/*55331*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55333*/       OPC_EmitInteger, MVT::i32, 14, 
/*55336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55339*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->55371
/*55351*/       OPC_CheckChild0Type, MVT::v2i32,
/*55353*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55355*/       OPC_EmitInteger, MVT::i32, 14, 
/*55358*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55361*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
              0, // EndSwitchType
/*55372*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::CALLSEQ_END),// ->55439
/*55376*/   OPC_RecordNode,   // #0 = 'ARMcallseq_end' chained node
/*55377*/   OPC_CaptureGlueInput,
/*55378*/   OPC_RecordChild1, // #1 = $amt1
/*55379*/   OPC_MoveChild, 1,
/*55381*/   OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::TargetConstant),// ->55411
/*55385*/     OPC_MoveParent,
/*55386*/     OPC_RecordChild2, // #2 = $amt2
/*55387*/     OPC_MoveChild, 2,
/*55389*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*55392*/     OPC_MoveParent,
/*55393*/     OPC_EmitMergeInputChains1_0,
/*55394*/     OPC_EmitInteger, MVT::i32, 14, 
/*55397*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55400*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
              // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
            /*SwitchOpcode*/ 24,  TARGET_VAL(ISD::Constant),// ->55438
/*55414*/     OPC_MoveParent,
/*55415*/     OPC_RecordChild2, // #2 = $amt2
/*55416*/     OPC_MoveChild, 2,
/*55418*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55421*/     OPC_MoveParent,
/*55422*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55424*/     OPC_EmitMergeInputChains1_0,
/*55425*/     OPC_EmitConvertToTarget, 1,
/*55427*/     OPC_EmitConvertToTarget, 2,
/*55429*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
              // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
              // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 82,  TARGET_VAL(ARMISD::WrapperJT),// ->55524
/*55442*/   OPC_RecordChild0, // #0 = $dst
/*55443*/   OPC_MoveChild, 0,
/*55445*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*55448*/   OPC_MoveParent,
/*55449*/   OPC_RecordChild1, // #1 = $id
/*55450*/   OPC_MoveChild, 1,
/*55452*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55455*/   OPC_MoveParent,
/*55456*/   OPC_Scope, 21, /*->55479*/ // 3 children in Scope
/*55458*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*55460*/     OPC_EmitConvertToTarget, 1,
/*55462*/     OPC_EmitInteger, MVT::i32, 14, 
/*55465*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55468*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*55479*/   /*Scope*/ 21, /*->55501*/
/*55480*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55482*/     OPC_EmitConvertToTarget, 1,
/*55484*/     OPC_EmitInteger, MVT::i32, 14, 
/*55487*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55490*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*55501*/   /*Scope*/ 21, /*->55523*/
/*55502*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*55504*/     OPC_EmitConvertToTarget, 1,
/*55506*/     OPC_EmitInteger, MVT::i32, 14, 
/*55509*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55512*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*55523*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 34,  TARGET_VAL(ARMISD::BR2_JT),// ->55561
/*55527*/   OPC_RecordNode,   // #0 = 'ARMbr2jt' chained node
/*55528*/   OPC_RecordChild1, // #1 = $target
/*55529*/   OPC_CheckChild1Type, MVT::i32,
/*55531*/   OPC_RecordChild2, // #2 = $index
/*55532*/   OPC_RecordChild3, // #3 = $jt
/*55533*/   OPC_MoveChild, 3,
/*55535*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*55538*/   OPC_MoveParent,
/*55539*/   OPC_RecordChild4, // #4 = $id
/*55540*/   OPC_MoveChild, 4,
/*55542*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55545*/   OPC_MoveParent,
/*55546*/   OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*55548*/   OPC_EmitMergeInputChains1_0,
/*55549*/   OPC_EmitConvertToTarget, 4,
/*55551*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
            // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
            // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id)
          /*SwitchOpcode*/ 25,  TARGET_VAL(ISD::INTRINSIC_VOID),// ->55589
/*55564*/   OPC_RecordNode,   // #0 = 'intrinsic_void' chained node
/*55565*/   OPC_MoveChild, 1,
/*55567*/   OPC_CheckInteger, 107, 
/*55569*/   OPC_MoveParent,
/*55570*/   OPC_RecordChild2, // #1 = $src
/*55571*/   OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*55573*/   OPC_EmitMergeInputChains1_0,
/*55574*/   OPC_EmitInteger, MVT::i32, 14, 
/*55577*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55580*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
            // Src: (intrinsic_void 107:iPTR, GPR:i32:$src) - Complexity = 8
            // Dst: (VMSR GPR:i32:$src)
          /*SwitchOpcode*/ 59,  TARGET_VAL(ARMISD::BFI),// ->55651
/*55592*/   OPC_RecordChild0, // #0 = $src
/*55593*/   OPC_RecordChild1, // #1 = $Rn
/*55594*/   OPC_RecordChild2, // #2 = $imm
/*55595*/   OPC_MoveChild, 2,
/*55597*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55600*/   OPC_CheckPredicate, 20, // Predicate_bf_inv_mask_imm
/*55602*/   OPC_MoveParent,
/*55603*/   OPC_Scope, 22, /*->55627*/ // 2 children in Scope
/*55605*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*55607*/     OPC_EmitConvertToTarget, 2,
/*55609*/     OPC_EmitInteger, MVT::i32, 14, 
/*55612*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55615*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 GPR:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (BFI:i32 GPR:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*55627*/   /*Scope*/ 22, /*->55650*/
/*55628*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*55630*/     OPC_EmitConvertToTarget, 2,
/*55632*/     OPC_EmitInteger, MVT::i32, 14, 
/*55635*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55638*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*55650*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLs),// ->55821
/*55655*/   OPC_RecordChild0, // #0 = $Vn
/*55656*/   OPC_Scope, 68, /*->55726*/ // 3 children in Scope
/*55658*/     OPC_CheckChild0Type, MVT::v4i16,
/*55660*/     OPC_Scope, 40, /*->55702*/ // 2 children in Scope
/*55662*/       OPC_MoveChild, 1,
/*55664*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55667*/       OPC_RecordChild0, // #1 = $Vm
/*55668*/       OPC_CheckChild0Type, MVT::v4i16,
/*55670*/       OPC_RecordChild1, // #2 = $lane
/*55671*/       OPC_MoveChild, 1,
/*55673*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55676*/       OPC_MoveParent,
/*55677*/       OPC_MoveParent,
/*55678*/       OPC_CheckType, MVT::v4i32,
/*55680*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55682*/       OPC_EmitConvertToTarget, 2,
/*55684*/       OPC_EmitInteger, MVT::i32, 14, 
/*55687*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55690*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*55702*/     /*Scope*/ 22, /*->55725*/
/*55703*/       OPC_RecordChild1, // #1 = $Vm
/*55704*/       OPC_CheckType, MVT::v4i32,
/*55706*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55708*/       OPC_EmitInteger, MVT::i32, 14, 
/*55711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55714*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*55725*/     0, /*End of Scope*/
/*55726*/   /*Scope*/ 68, /*->55795*/
/*55727*/     OPC_CheckChild0Type, MVT::v2i32,
/*55729*/     OPC_Scope, 40, /*->55771*/ // 2 children in Scope
/*55731*/       OPC_MoveChild, 1,
/*55733*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55736*/       OPC_RecordChild0, // #1 = $Vm
/*55737*/       OPC_CheckChild0Type, MVT::v2i32,
/*55739*/       OPC_RecordChild1, // #2 = $lane
/*55740*/       OPC_MoveChild, 1,
/*55742*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55745*/       OPC_MoveParent,
/*55746*/       OPC_MoveParent,
/*55747*/       OPC_CheckType, MVT::v2i64,
/*55749*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55751*/       OPC_EmitConvertToTarget, 2,
/*55753*/       OPC_EmitInteger, MVT::i32, 14, 
/*55756*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55759*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*55771*/     /*Scope*/ 22, /*->55794*/
/*55772*/       OPC_RecordChild1, // #1 = $Vm
/*55773*/       OPC_CheckType, MVT::v2i64,
/*55775*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55777*/       OPC_EmitInteger, MVT::i32, 14, 
/*55780*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55783*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*55794*/     0, /*End of Scope*/
/*55795*/   /*Scope*/ 24, /*->55820*/
/*55796*/     OPC_CheckChild0Type, MVT::v8i8,
/*55798*/     OPC_RecordChild1, // #1 = $Vm
/*55799*/     OPC_CheckType, MVT::v8i16,
/*55801*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55803*/     OPC_EmitInteger, MVT::i32, 14, 
/*55806*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55809*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*55820*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLu),// ->55991
/*55825*/   OPC_RecordChild0, // #0 = $Vn
/*55826*/   OPC_Scope, 68, /*->55896*/ // 3 children in Scope
/*55828*/     OPC_CheckChild0Type, MVT::v4i16,
/*55830*/     OPC_Scope, 40, /*->55872*/ // 2 children in Scope
/*55832*/       OPC_MoveChild, 1,
/*55834*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55837*/       OPC_RecordChild0, // #1 = $Vm
/*55838*/       OPC_CheckChild0Type, MVT::v4i16,
/*55840*/       OPC_RecordChild1, // #2 = $lane
/*55841*/       OPC_MoveChild, 1,
/*55843*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55846*/       OPC_MoveParent,
/*55847*/       OPC_MoveParent,
/*55848*/       OPC_CheckType, MVT::v4i32,
/*55850*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55852*/       OPC_EmitConvertToTarget, 2,
/*55854*/       OPC_EmitInteger, MVT::i32, 14, 
/*55857*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55860*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*55872*/     /*Scope*/ 22, /*->55895*/
/*55873*/       OPC_RecordChild1, // #1 = $Vm
/*55874*/       OPC_CheckType, MVT::v4i32,
/*55876*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55878*/       OPC_EmitInteger, MVT::i32, 14, 
/*55881*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55884*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*55895*/     0, /*End of Scope*/
/*55896*/   /*Scope*/ 68, /*->55965*/
/*55897*/     OPC_CheckChild0Type, MVT::v2i32,
/*55899*/     OPC_Scope, 40, /*->55941*/ // 2 children in Scope
/*55901*/       OPC_MoveChild, 1,
/*55903*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55906*/       OPC_RecordChild0, // #1 = $Vm
/*55907*/       OPC_CheckChild0Type, MVT::v2i32,
/*55909*/       OPC_RecordChild1, // #2 = $lane
/*55910*/       OPC_MoveChild, 1,
/*55912*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55915*/       OPC_MoveParent,
/*55916*/       OPC_MoveParent,
/*55917*/       OPC_CheckType, MVT::v2i64,
/*55919*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55921*/       OPC_EmitConvertToTarget, 2,
/*55923*/       OPC_EmitInteger, MVT::i32, 14, 
/*55926*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55929*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*55941*/     /*Scope*/ 22, /*->55964*/
/*55942*/       OPC_RecordChild1, // #1 = $Vm
/*55943*/       OPC_CheckType, MVT::v2i64,
/*55945*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55947*/       OPC_EmitInteger, MVT::i32, 14, 
/*55950*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55953*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*55964*/     0, /*End of Scope*/
/*55965*/   /*Scope*/ 24, /*->55990*/
/*55966*/     OPC_CheckChild0Type, MVT::v8i8,
/*55968*/     OPC_RecordChild1, // #1 = $Vm
/*55969*/     OPC_CheckType, MVT::v8i16,
/*55971*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55973*/     OPC_EmitInteger, MVT::i32, 14, 
/*55976*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55979*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*55990*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 50|128,4/*562*/,  TARGET_VAL(ISD::FMUL),// ->56557
/*55995*/   OPC_Scope, 67, /*->56064*/ // 5 children in Scope
/*55997*/     OPC_RecordChild0, // #0 = $Vn
/*55998*/     OPC_MoveChild, 1,
/*56000*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56003*/     OPC_RecordChild0, // #1 = $Vm
/*56004*/     OPC_CheckChild0Type, MVT::v2f32,
/*56006*/     OPC_RecordChild1, // #2 = $lane
/*56007*/     OPC_MoveChild, 1,
/*56009*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56012*/     OPC_MoveParent,
/*56013*/     OPC_MoveParent,
/*56014*/     OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->56039
/*56017*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56019*/       OPC_EmitConvertToTarget, 2,
/*56021*/       OPC_EmitInteger, MVT::i32, 14, 
/*56024*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56027*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 22,  MVT::v4f32,// ->56063
/*56041*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56043*/       OPC_EmitConvertToTarget, 2,
/*56045*/       OPC_EmitInteger, MVT::i32, 14, 
/*56048*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56051*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*56064*/   /*Scope*/ 67, /*->56132*/
/*56065*/     OPC_MoveChild, 0,
/*56067*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56070*/     OPC_RecordChild0, // #0 = $Vm
/*56071*/     OPC_CheckChild0Type, MVT::v2f32,
/*56073*/     OPC_RecordChild1, // #1 = $lane
/*56074*/     OPC_MoveChild, 1,
/*56076*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56079*/     OPC_MoveParent,
/*56080*/     OPC_MoveParent,
/*56081*/     OPC_RecordChild1, // #2 = $Vn
/*56082*/     OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->56107
/*56085*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56087*/       OPC_EmitConvertToTarget, 1,
/*56089*/       OPC_EmitInteger, MVT::i32, 14, 
/*56092*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56095*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 22,  MVT::v4f32,// ->56131
/*56109*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56111*/       OPC_EmitConvertToTarget, 1,
/*56113*/       OPC_EmitInteger, MVT::i32, 14, 
/*56116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56119*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*56132*/   /*Scope*/ 56, /*->56189*/
/*56133*/     OPC_RecordChild0, // #0 = $src1
/*56134*/     OPC_MoveChild, 1,
/*56136*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56139*/     OPC_RecordChild0, // #1 = $src2
/*56140*/     OPC_CheckChild0Type, MVT::v4f32,
/*56142*/     OPC_RecordChild1, // #2 = $lane
/*56143*/     OPC_MoveChild, 1,
/*56145*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56148*/     OPC_MoveParent,
/*56149*/     OPC_MoveParent,
/*56150*/     OPC_CheckType, MVT::v4f32,
/*56152*/     OPC_EmitConvertToTarget, 2,
/*56154*/     OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*56157*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*56166*/     OPC_EmitConvertToTarget, 2,
/*56168*/     OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*56171*/     OPC_EmitInteger, MVT::i32, 14, 
/*56174*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56177*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*56189*/   /*Scope*/ 108, /*->56298*/
/*56190*/     OPC_MoveChild, 0,
/*56192*/     OPC_SwitchOpcode /*2 cases */, 51,  TARGET_VAL(ARMISD::VDUPLANE),// ->56247
/*56196*/       OPC_RecordChild0, // #0 = $src2
/*56197*/       OPC_CheckChild0Type, MVT::v4f32,
/*56199*/       OPC_RecordChild1, // #1 = $lane
/*56200*/       OPC_MoveChild, 1,
/*56202*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56205*/       OPC_MoveParent,
/*56206*/       OPC_MoveParent,
/*56207*/       OPC_RecordChild1, // #2 = $src1
/*56208*/       OPC_CheckType, MVT::v4f32,
/*56210*/       OPC_EmitConvertToTarget, 1,
/*56212*/       OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*56215*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*56224*/       OPC_EmitConvertToTarget, 1,
/*56226*/       OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*56229*/       OPC_EmitInteger, MVT::i32, 14, 
/*56232*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56235*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
              /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FNEG),// ->56297
/*56250*/       OPC_RecordChild0, // #0 = $a
/*56251*/       OPC_MoveParent,
/*56252*/       OPC_RecordChild1, // #1 = $b
/*56253*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->56275
/*56256*/         OPC_CheckPatternPredicate, 24, // (!HonorSignDependentRoundingFPMath())
/*56258*/         OPC_EmitInteger, MVT::i32, 14, 
/*56261*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56264*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 19,  MVT::f32,// ->56296
/*56277*/         OPC_CheckPatternPredicate, 24, // (!HonorSignDependentRoundingFPMath())
/*56279*/         OPC_EmitInteger, MVT::i32, 14, 
/*56282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56285*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*56298*/   /*Scope*/ 0|128,2/*256*/, /*->56556*/
/*56300*/     OPC_RecordChild0, // #0 = $b
/*56301*/     OPC_Scope, 51, /*->56354*/ // 2 children in Scope
/*56303*/       OPC_MoveChild, 1,
/*56305*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*56308*/       OPC_RecordChild0, // #1 = $a
/*56309*/       OPC_MoveParent,
/*56310*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->56332
/*56313*/         OPC_CheckPatternPredicate, 24, // (!HonorSignDependentRoundingFPMath())
/*56315*/         OPC_EmitInteger, MVT::i32, 14, 
/*56318*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56321*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 19,  MVT::f32,// ->56353
/*56334*/         OPC_CheckPatternPredicate, 24, // (!HonorSignDependentRoundingFPMath())
/*56336*/         OPC_EmitInteger, MVT::i32, 14, 
/*56339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56342*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*56354*/     /*Scope*/ 71|128,1/*199*/, /*->56555*/
/*56356*/       OPC_RecordChild1, // #1 = $Dm
/*56357*/       OPC_SwitchType /*4 cases */, 19,  MVT::f64,// ->56379
/*56360*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*56362*/         OPC_EmitInteger, MVT::i32, 14, 
/*56365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56368*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->56512
/*56382*/         OPC_Scope, 19, /*->56403*/ // 2 children in Scope
/*56384*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*56386*/           OPC_EmitInteger, MVT::i32, 14, 
/*56389*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56392*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*56403*/         /*Scope*/ 107, /*->56511*/
/*56404*/           OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*56406*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*56413*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56416*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*56425*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56428*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*56438*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*56445*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56448*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*56457*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56460*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*56470*/           OPC_EmitInteger, MVT::i32, 14, 
/*56473*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56476*/           OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*56487*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56490*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*56499*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56502*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*56511*/         0, /*End of Scope*/
                /*SwitchType*/ 19,  MVT::v2f32,// ->56533
/*56514*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56516*/         OPC_EmitInteger, MVT::i32, 14, 
/*56519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56522*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                /*SwitchType*/ 19,  MVT::v4f32,// ->56554
/*56535*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56537*/         OPC_EmitInteger, MVT::i32, 14, 
/*56540*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56543*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                0, // EndSwitchType
/*56555*/     0, /*End of Scope*/
/*56556*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 44,  TARGET_VAL(ISD::CALLSEQ_START),// ->56604
/*56560*/   OPC_RecordNode,   // #0 = 'ARMcallseq_start' chained node
/*56561*/   OPC_RecordChild1, // #1 = $amt
/*56562*/   OPC_MoveChild, 1,
/*56564*/   OPC_SwitchOpcode /*2 cases */, 18,  TARGET_VAL(ISD::TargetConstant),// ->56586
/*56568*/     OPC_MoveParent,
/*56569*/     OPC_EmitMergeInputChains1_0,
/*56570*/     OPC_EmitInteger, MVT::i32, 14, 
/*56573*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56576*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
              // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
            /*SwitchOpcode*/ 14,  TARGET_VAL(ISD::Constant),// ->56603
/*56589*/     OPC_MoveParent,
/*56590*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56592*/     OPC_EmitMergeInputChains1_0,
/*56593*/     OPC_EmitConvertToTarget, 1,
/*56595*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
              // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
              // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 68|128,1/*196*/,  TARGET_VAL(ARMISD::CALL),// ->56804
/*56608*/   OPC_RecordNode,   // #0 = 'ARMcall' chained node
/*56609*/   OPC_CaptureGlueInput,
/*56610*/   OPC_RecordChild1, // #1 = $func
/*56611*/   OPC_Scope, 0|128,1/*128*/, /*->56742*/ // 2 children in Scope
/*56614*/     OPC_MoveChild, 1,
/*56616*/     OPC_SwitchOpcode /*2 cases */, 59,  TARGET_VAL(ISD::TargetGlobalAddress),// ->56679
/*56620*/       OPC_MoveParent,
/*56621*/       OPC_Scope, 11, /*->56634*/ // 4 children in Scope
/*56623*/         OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*56625*/         OPC_EmitMergeInputChains1_0,
/*56626*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*56634*/       /*Scope*/ 11, /*->56646*/
/*56635*/         OPC_CheckPatternPredicate, 26, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*56637*/         OPC_EmitMergeInputChains1_0,
/*56638*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BLr9:i32 (tglobaladdr:i32):$func)
/*56646*/       /*Scope*/ 11, /*->56658*/
/*56647*/         OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*56649*/         OPC_EmitMergeInputChains1_0,
/*56650*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*56658*/       /*Scope*/ 19, /*->56678*/
/*56659*/         OPC_CheckPatternPredicate, 28, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*56661*/         OPC_EmitMergeInputChains1_0,
/*56662*/         OPC_EmitInteger, MVT::i32, 14, 
/*56665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56668*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi_r9:i32 (tglobaladdr:i32):$func)
/*56678*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 59,  TARGET_VAL(ISD::TargetExternalSymbol),// ->56741
/*56682*/       OPC_MoveParent,
/*56683*/       OPC_Scope, 11, /*->56696*/ // 4 children in Scope
/*56685*/         OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*56687*/         OPC_EmitMergeInputChains1_0,
/*56688*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (texternalsym:i32):$func)
/*56696*/       /*Scope*/ 11, /*->56708*/
/*56697*/         OPC_CheckPatternPredicate, 26, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*56699*/         OPC_EmitMergeInputChains1_0,
/*56700*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BLr9:i32 (texternalsym:i32):$func)
/*56708*/       /*Scope*/ 11, /*->56720*/
/*56709*/         OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*56711*/         OPC_EmitMergeInputChains1_0,
/*56712*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*56720*/       /*Scope*/ 19, /*->56740*/
/*56721*/         OPC_CheckPatternPredicate, 28, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*56723*/         OPC_EmitMergeInputChains1_0,
/*56724*/         OPC_EmitInteger, MVT::i32, 14, 
/*56727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56730*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi_r9:i32 (texternalsym:i32):$func)
/*56740*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*56742*/   /*Scope*/ 60, /*->56803*/
/*56743*/     OPC_CheckChild1Type, MVT::i32,
/*56745*/     OPC_Scope, 11, /*->56758*/ // 4 children in Scope
/*56747*/       OPC_CheckPatternPredicate, 29, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*56749*/       OPC_EmitMergeInputChains1_0,
/*56750*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLX:i32 GPR:i32:$func)
/*56758*/     /*Scope*/ 11, /*->56770*/
/*56759*/       OPC_CheckPatternPredicate, 30, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*56761*/       OPC_EmitMergeInputChains1_0,
/*56762*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLXr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLXr9:i32 GPR:i32:$func)
/*56770*/     /*Scope*/ 11, /*->56782*/
/*56771*/       OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*56773*/       OPC_EmitMergeInputChains1_0,
/*56774*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$dst)
/*56782*/     /*Scope*/ 19, /*->56802*/
/*56783*/       OPC_CheckPatternPredicate, 28, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*56785*/       OPC_EmitMergeInputChains1_0,
/*56786*/       OPC_EmitInteger, MVT::i32, 14, 
/*56789*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56792*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr_r9:i32 GPR:i32:$dst)
/*56802*/     0, /*End of Scope*/
/*56803*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 99,  TARGET_VAL(ARMISD::CALL_PRED),// ->56906
/*56807*/   OPC_RecordNode,   // #0 = 'ARMcall_pred' chained node
/*56808*/   OPC_CaptureGlueInput,
/*56809*/   OPC_RecordChild1, // #1 = $func
/*56810*/   OPC_Scope, 48, /*->56860*/ // 2 children in Scope
/*56812*/     OPC_MoveChild, 1,
/*56814*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*56817*/     OPC_MoveParent,
/*56818*/     OPC_Scope, 19, /*->56839*/ // 2 children in Scope
/*56820*/       OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*56822*/       OPC_EmitMergeInputChains1_0,
/*56823*/       OPC_EmitInteger, MVT::i32, 14, 
/*56826*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56829*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*56839*/     /*Scope*/ 19, /*->56859*/
/*56840*/       OPC_CheckPatternPredicate, 26, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*56842*/       OPC_EmitMergeInputChains1_0,
/*56843*/       OPC_EmitInteger, MVT::i32, 14, 
/*56846*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56849*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLr9_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BLr9_pred:i32 (tglobaladdr:i32):$func)
/*56859*/     0, /*End of Scope*/
/*56860*/   /*Scope*/ 44, /*->56905*/
/*56861*/     OPC_CheckChild1Type, MVT::i32,
/*56863*/     OPC_Scope, 19, /*->56884*/ // 2 children in Scope
/*56865*/       OPC_CheckPatternPredicate, 29, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*56867*/       OPC_EmitMergeInputChains1_0,
/*56868*/       OPC_EmitInteger, MVT::i32, 14, 
/*56871*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56874*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*56884*/     /*Scope*/ 19, /*->56904*/
/*56885*/       OPC_CheckPatternPredicate, 30, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*56887*/       OPC_EmitMergeInputChains1_0,
/*56888*/       OPC_EmitInteger, MVT::i32, 14, 
/*56891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56894*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLXr9_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLXr9_pred:i32 GPR:i32:$func)
/*56904*/     0, /*End of Scope*/
/*56905*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38,  TARGET_VAL(ARMISD::MEMBARRIER),// ->56947
/*56909*/   OPC_RecordNode,   // #0 = 'ARMMemBarrier' chained node
/*56910*/   OPC_RecordChild1, // #1 = $opt
/*56911*/   OPC_MoveChild, 1,
/*56913*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56916*/   OPC_CheckType, MVT::i32,
/*56918*/   OPC_MoveParent,
/*56919*/   OPC_Scope, 12, /*->56933*/ // 2 children in Scope
/*56921*/     OPC_CheckPatternPredicate, 31, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*56923*/     OPC_EmitMergeInputChains1_0,
/*56924*/     OPC_EmitConvertToTarget, 1,
/*56926*/     OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (DMB (imm:i32):$opt)
/*56933*/   /*Scope*/ 12, /*->56946*/
/*56934*/     OPC_CheckPatternPredicate, 32, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*56936*/     OPC_EmitMergeInputChains1_0,
/*56937*/     OPC_EmitConvertToTarget, 1,
/*56939*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (t2DMB (imm:i32):$opt)
/*56946*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperPIC),// ->56983
/*56950*/   OPC_RecordChild0, // #0 = $addr
/*56951*/   OPC_MoveChild, 0,
/*56953*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*56956*/   OPC_MoveParent,
/*56957*/   OPC_CheckType, MVT::i32,
/*56959*/   OPC_Scope, 10, /*->56971*/ // 2 children in Scope
/*56961*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*56963*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*56971*/   /*Scope*/ 10, /*->56982*/
/*56972*/     OPC_CheckPatternPredicate, 33, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*56974*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*56982*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperDYN),// ->57019
/*56986*/   OPC_RecordChild0, // #0 = $addr
/*56987*/   OPC_MoveChild, 0,
/*56989*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*56992*/   OPC_MoveParent,
/*56993*/   OPC_CheckType, MVT::i32,
/*56995*/   OPC_Scope, 10, /*->57007*/ // 2 children in Scope
/*56997*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*56999*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*57007*/   /*Scope*/ 10, /*->57018*/
/*57008*/     OPC_CheckPatternPredicate, 33, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*57010*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*57018*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::Wrapper),// ->57180
/*57023*/   OPC_RecordChild0, // #0 = $dst
/*57024*/   OPC_MoveChild, 0,
/*57026*/   OPC_SwitchOpcode /*2 cases */, 84,  TARGET_VAL(ISD::TargetGlobalAddress),// ->57114
/*57030*/     OPC_MoveParent,
/*57031*/     OPC_CheckType, MVT::i32,
/*57033*/     OPC_Scope, 18, /*->57053*/ // 5 children in Scope
/*57035*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (!Subtarget->useMovt())
/*57037*/       OPC_EmitInteger, MVT::i32, 14, 
/*57040*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57043*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tglobaladdr:i32):$dst)
/*57053*/     /*Scope*/ 10, /*->57064*/
/*57054*/       OPC_CheckPatternPredicate, 15, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*57056*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*57064*/     /*Scope*/ 18, /*->57083*/
/*57065*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57067*/       OPC_EmitInteger, MVT::i32, 14, 
/*57070*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57073*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tglobaladdr:i32):$dst)
/*57083*/     /*Scope*/ 18, /*->57102*/
/*57084*/       OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb2()) && (!Subtarget->useMovt())
/*57086*/       OPC_EmitInteger, MVT::i32, 14, 
/*57089*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57092*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tglobaladdr:i32):$dst)
/*57102*/     /*Scope*/ 10, /*->57113*/
/*57103*/       OPC_CheckPatternPredicate, 33, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*57105*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*57113*/     0, /*End of Scope*/
            /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::TargetConstantPool),// ->57179
/*57117*/     OPC_MoveParent,
/*57118*/     OPC_CheckType, MVT::i32,
/*57120*/     OPC_Scope, 18, /*->57140*/ // 3 children in Scope
/*57122*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*57124*/       OPC_EmitInteger, MVT::i32, 14, 
/*57127*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57130*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*57140*/     /*Scope*/ 18, /*->57159*/
/*57141*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57143*/       OPC_EmitInteger, MVT::i32, 14, 
/*57146*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57149*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*57159*/     /*Scope*/ 18, /*->57178*/
/*57160*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*57162*/       OPC_EmitInteger, MVT::i32, 14, 
/*57165*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57168*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*57178*/     0, /*End of Scope*/
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 103,  TARGET_VAL(ARMISD::TC_RETURN),// ->57286
/*57183*/   OPC_RecordNode,   // #0 = 'ARMtcret' chained node
/*57184*/   OPC_CaptureGlueInput,
/*57185*/   OPC_RecordChild1, // #1 = $dst
/*57186*/   OPC_Scope, 68, /*->57256*/ // 2 children in Scope
/*57188*/     OPC_MoveChild, 1,
/*57190*/     OPC_SwitchOpcode /*2 cases */, 29,  TARGET_VAL(ISD::TargetGlobalAddress),// ->57223
/*57194*/       OPC_CheckType, MVT::i32,
/*57196*/       OPC_MoveParent,
/*57197*/       OPC_Scope, 11, /*->57210*/ // 2 children in Scope
/*57199*/         OPC_CheckPatternPredicate, 36, // (Subtarget->isTargetDarwin())
/*57201*/         OPC_EmitMergeInputChains1_0,
/*57202*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi:i32 (texternalsym:i32):$dst)
/*57210*/       /*Scope*/ 11, /*->57222*/
/*57211*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->isTargetDarwin())
/*57213*/         OPC_EmitMergeInputChains1_0,
/*57214*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdiND), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdiND:i32 (texternalsym:i32):$dst)
/*57222*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 29,  TARGET_VAL(ISD::TargetExternalSymbol),// ->57255
/*57226*/       OPC_CheckType, MVT::i32,
/*57228*/       OPC_MoveParent,
/*57229*/       OPC_Scope, 11, /*->57242*/ // 2 children in Scope
/*57231*/         OPC_CheckPatternPredicate, 36, // (Subtarget->isTargetDarwin())
/*57233*/         OPC_EmitMergeInputChains1_0,
/*57234*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi:i32 (texternalsym:i32):$dst)
/*57242*/       /*Scope*/ 11, /*->57254*/
/*57243*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->isTargetDarwin())
/*57245*/         OPC_EmitMergeInputChains1_0,
/*57246*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdiND), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdiND:i32 (texternalsym:i32):$dst)
/*57254*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*57256*/   /*Scope*/ 28, /*->57285*/
/*57257*/     OPC_CheckChild1Type, MVT::i32,
/*57259*/     OPC_Scope, 11, /*->57272*/ // 2 children in Scope
/*57261*/       OPC_CheckPatternPredicate, 36, // (Subtarget->isTargetDarwin())
/*57263*/       OPC_EmitMergeInputChains1_0,
/*57264*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri:i32 tcGPR:i32:$dst)
/*57272*/     /*Scope*/ 11, /*->57284*/
/*57273*/       OPC_CheckPatternPredicate, 37, // (!Subtarget->isTargetDarwin())
/*57275*/       OPC_EmitMergeInputChains1_0,
/*57276*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNriND), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNriND:i32 tcGPR:i32:$dst)
/*57284*/     0, /*End of Scope*/
/*57285*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::tCALL),// ->57412
/*57289*/   OPC_RecordNode,   // #0 = 'ARMtcall' chained node
/*57290*/   OPC_CaptureGlueInput,
/*57291*/   OPC_RecordChild1, // #1 = $func
/*57292*/   OPC_Scope, 80, /*->57374*/ // 2 children in Scope
/*57294*/     OPC_MoveChild, 1,
/*57296*/     OPC_SwitchOpcode /*2 cases */, 35,  TARGET_VAL(ISD::TargetGlobalAddress),// ->57335
/*57300*/       OPC_MoveParent,
/*57301*/       OPC_Scope, 11, /*->57314*/ // 2 children in Scope
/*57303*/         OPC_CheckPatternPredicate, 38, // (Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*57305*/         OPC_EmitMergeInputChains1_0,
/*57306*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*57314*/       /*Scope*/ 19, /*->57334*/
/*57315*/         OPC_CheckPatternPredicate, 39, // (Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*57317*/         OPC_EmitMergeInputChains1_0,
/*57318*/         OPC_EmitInteger, MVT::i32, 14, 
/*57321*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57324*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLr9:i32 (tglobaladdr:i32):$func)
/*57334*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::TargetExternalSymbol),// ->57373
/*57338*/       OPC_MoveParent,
/*57339*/       OPC_Scope, 11, /*->57352*/ // 2 children in Scope
/*57341*/         OPC_CheckPatternPredicate, 38, // (Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*57343*/         OPC_EmitMergeInputChains1_0,
/*57344*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (texternalsym:i32):$func)
/*57352*/       /*Scope*/ 19, /*->57372*/
/*57353*/         OPC_CheckPatternPredicate, 39, // (Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*57355*/         OPC_EmitMergeInputChains1_0,
/*57356*/         OPC_EmitInteger, MVT::i32, 14, 
/*57359*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57362*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLr9:i32 (texternalsym:i32):$func)
/*57372*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*57374*/   /*Scope*/ 36, /*->57411*/
/*57375*/     OPC_CheckChild1Type, MVT::i32,
/*57377*/     OPC_Scope, 11, /*->57390*/ // 2 children in Scope
/*57379*/       OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*57381*/       OPC_EmitMergeInputChains1_0,
/*57382*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$func)
/*57390*/     /*Scope*/ 19, /*->57410*/
/*57391*/       OPC_CheckPatternPredicate, 28, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*57393*/       OPC_EmitMergeInputChains1_0,
/*57394*/       OPC_EmitInteger, MVT::i32, 14, 
/*57397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57400*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr_r9:i32 GPR:i32:$func)
/*57410*/     0, /*End of Scope*/
/*57411*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEs),// ->57573
/*57416*/   OPC_RecordChild0, // #0 = $V
/*57417*/   OPC_Scope, 30, /*->57449*/ // 4 children in Scope
/*57419*/     OPC_CheckChild0Type, MVT::v8i8,
/*57421*/     OPC_RecordChild1, // #1 = $lane
/*57422*/     OPC_MoveChild, 1,
/*57424*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57427*/     OPC_MoveParent,
/*57428*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57430*/     OPC_EmitConvertToTarget, 1,
/*57432*/     OPC_EmitInteger, MVT::i32, 14, 
/*57435*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57438*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*57449*/   /*Scope*/ 30, /*->57480*/
/*57450*/     OPC_CheckChild0Type, MVT::v4i16,
/*57452*/     OPC_RecordChild1, // #1 = $lane
/*57453*/     OPC_MoveChild, 1,
/*57455*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57458*/     OPC_MoveParent,
/*57459*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57461*/     OPC_EmitConvertToTarget, 1,
/*57463*/     OPC_EmitInteger, MVT::i32, 14, 
/*57466*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57469*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*57480*/   /*Scope*/ 45, /*->57526*/
/*57481*/     OPC_CheckChild0Type, MVT::v16i8,
/*57483*/     OPC_RecordChild1, // #1 = $lane
/*57484*/     OPC_MoveChild, 1,
/*57486*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57489*/     OPC_MoveParent,
/*57490*/     OPC_EmitConvertToTarget, 1,
/*57492*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*57495*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*57504*/     OPC_EmitConvertToTarget, 1,
/*57506*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*57509*/     OPC_EmitInteger, MVT::i32, 14, 
/*57512*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57515*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*57526*/   /*Scope*/ 45, /*->57572*/
/*57527*/     OPC_CheckChild0Type, MVT::v8i16,
/*57529*/     OPC_RecordChild1, // #1 = $lane
/*57530*/     OPC_MoveChild, 1,
/*57532*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57535*/     OPC_MoveParent,
/*57536*/     OPC_EmitConvertToTarget, 1,
/*57538*/     OPC_EmitNodeXForm, 4, 2, // DSubReg_i16_reg
/*57541*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*57550*/     OPC_EmitConvertToTarget, 1,
/*57552*/     OPC_EmitNodeXForm, 5, 5, // SubReg_i16_lane
/*57555*/     OPC_EmitInteger, MVT::i32, 14, 
/*57558*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57561*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*57572*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->57734
/*57577*/   OPC_RecordChild0, // #0 = $V
/*57578*/   OPC_Scope, 30, /*->57610*/ // 4 children in Scope
/*57580*/     OPC_CheckChild0Type, MVT::v8i8,
/*57582*/     OPC_RecordChild1, // #1 = $lane
/*57583*/     OPC_MoveChild, 1,
/*57585*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57588*/     OPC_MoveParent,
/*57589*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57591*/     OPC_EmitConvertToTarget, 1,
/*57593*/     OPC_EmitInteger, MVT::i32, 14, 
/*57596*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57599*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*57610*/   /*Scope*/ 30, /*->57641*/
/*57611*/     OPC_CheckChild0Type, MVT::v4i16,
/*57613*/     OPC_RecordChild1, // #1 = $lane
/*57614*/     OPC_MoveChild, 1,
/*57616*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57619*/     OPC_MoveParent,
/*57620*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57622*/     OPC_EmitConvertToTarget, 1,
/*57624*/     OPC_EmitInteger, MVT::i32, 14, 
/*57627*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57630*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*57641*/   /*Scope*/ 45, /*->57687*/
/*57642*/     OPC_CheckChild0Type, MVT::v16i8,
/*57644*/     OPC_RecordChild1, // #1 = $lane
/*57645*/     OPC_MoveChild, 1,
/*57647*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57650*/     OPC_MoveParent,
/*57651*/     OPC_EmitConvertToTarget, 1,
/*57653*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*57656*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*57665*/     OPC_EmitConvertToTarget, 1,
/*57667*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*57670*/     OPC_EmitInteger, MVT::i32, 14, 
/*57673*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57676*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*57687*/   /*Scope*/ 45, /*->57733*/
/*57688*/     OPC_CheckChild0Type, MVT::v8i16,
/*57690*/     OPC_RecordChild1, // #1 = $lane
/*57691*/     OPC_MoveChild, 1,
/*57693*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57696*/     OPC_MoveParent,
/*57697*/     OPC_EmitConvertToTarget, 1,
/*57699*/     OPC_EmitNodeXForm, 4, 2, // DSubReg_i16_reg
/*57702*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*57711*/     OPC_EmitConvertToTarget, 1,
/*57713*/     OPC_EmitNodeXForm, 5, 5, // SubReg_i16_lane
/*57716*/     OPC_EmitInteger, MVT::i32, 14, 
/*57719*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57722*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*57733*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 56|128,1/*184*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->57922
/*57738*/   OPC_RecordChild0, // #0 = $V
/*57739*/   OPC_Scope, 32, /*->57773*/ // 5 children in Scope
/*57741*/     OPC_CheckChild0Type, MVT::v2i32,
/*57743*/     OPC_RecordChild1, // #1 = $lane
/*57744*/     OPC_MoveChild, 1,
/*57746*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57749*/     OPC_MoveParent,
/*57750*/     OPC_CheckType, MVT::i32,
/*57752*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57754*/     OPC_EmitConvertToTarget, 1,
/*57756*/     OPC_EmitInteger, MVT::i32, 14, 
/*57759*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57762*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
              // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*57773*/   /*Scope*/ 47, /*->57821*/
/*57774*/     OPC_CheckChild0Type, MVT::v4i32,
/*57776*/     OPC_RecordChild1, // #1 = $lane
/*57777*/     OPC_MoveChild, 1,
/*57779*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57782*/     OPC_MoveParent,
/*57783*/     OPC_CheckType, MVT::i32,
/*57785*/     OPC_EmitConvertToTarget, 1,
/*57787*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*57790*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*57799*/     OPC_EmitConvertToTarget, 1,
/*57801*/     OPC_EmitNodeXForm, 7, 5, // SubReg_i32_lane
/*57804*/     OPC_EmitInteger, MVT::i32, 14, 
/*57807*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57810*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
              // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*57821*/   /*Scope*/ 23, /*->57845*/
/*57822*/     OPC_RecordChild1, // #1 = $src2
/*57823*/     OPC_MoveChild, 1,
/*57825*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57828*/     OPC_MoveParent,
/*57829*/     OPC_CheckType, MVT::f64,
/*57831*/     OPC_EmitConvertToTarget, 1,
/*57833*/     OPC_EmitNodeXForm, 15, 2, // DSubReg_f64_reg
/*57836*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
              // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*57845*/   /*Scope*/ 37, /*->57883*/
/*57846*/     OPC_CheckChild0Type, MVT::v2f32,
/*57848*/     OPC_RecordChild1, // #1 = $src2
/*57849*/     OPC_MoveChild, 1,
/*57851*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57854*/     OPC_MoveParent,
/*57855*/     OPC_CheckType, MVT::f32,
/*57857*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57860*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*57869*/     OPC_EmitConvertToTarget, 1,
/*57871*/     OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*57874*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*57883*/   /*Scope*/ 37, /*->57921*/
/*57884*/     OPC_CheckChild0Type, MVT::v4f32,
/*57886*/     OPC_RecordChild1, // #1 = $src2
/*57887*/     OPC_MoveChild, 1,
/*57889*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57892*/     OPC_MoveParent,
/*57893*/     OPC_CheckType, MVT::f32,
/*57895*/     OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*57898*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*57907*/     OPC_EmitConvertToTarget, 1,
/*57909*/     OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*57912*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*57921*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70|128,2/*326*/,  TARGET_VAL(ISD::Constant),// ->58252
/*57926*/   OPC_RecordNode,   // #0 = $imm
/*57927*/   OPC_CheckType, MVT::i32,
/*57929*/   OPC_Scope, 26, /*->57957*/ // 11 children in Scope
/*57931*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*57933*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*57935*/     OPC_EmitConvertToTarget, 0,
/*57937*/     OPC_EmitInteger, MVT::i32, 14, 
/*57940*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57943*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57946*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
              // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*57957*/   /*Scope*/ 26, /*->57984*/
/*57958*/     OPC_CheckPredicate, 7, // Predicate_so_imm
/*57960*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*57962*/     OPC_EmitConvertToTarget, 0,
/*57964*/     OPC_EmitInteger, MVT::i32, 14, 
/*57967*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57970*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57973*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_so_imm>>:$imm - Complexity = 4
              // Dst: (MOVi:i32 (imm:i32):$imm)
/*57984*/   /*Scope*/ 22, /*->58007*/
/*57985*/     OPC_CheckPredicate, 63, // Predicate_imm0_65535
/*57987*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*57989*/     OPC_EmitConvertToTarget, 0,
/*57991*/     OPC_EmitInteger, MVT::i32, 14, 
/*57994*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57997*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (MOVi16:i32 (imm:i32):$imm)
/*58007*/   /*Scope*/ 29, /*->58037*/
/*58008*/     OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*58010*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*58012*/     OPC_EmitConvertToTarget, 0,
/*58014*/     OPC_EmitNodeXForm, 11, 1, // so_imm_not_XFORM
/*58017*/     OPC_EmitInteger, MVT::i32, 14, 
/*58020*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58023*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58026*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm - Complexity = 4
              // Dst: (MVNi:i32 (so_imm_not_XFORM:i32 (imm:i32):$imm))
/*58037*/   /*Scope*/ 14, /*->58052*/
/*58038*/     OPC_CheckPredicate, 64, // Predicate_arm_i32imm
/*58040*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*58042*/     OPC_EmitConvertToTarget, 0,
/*58044*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
              // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*58052*/   /*Scope*/ 26, /*->58079*/
/*58053*/     OPC_CheckPredicate, 42, // Predicate_imm0_255
/*58055*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58057*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58060*/     OPC_EmitConvertToTarget, 0,
/*58062*/     OPC_EmitInteger, MVT::i32, 14, 
/*58065*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58068*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
              // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*58079*/   /*Scope*/ 22, /*->58102*/
/*58080*/     OPC_CheckPredicate, 63, // Predicate_imm0_65535
/*58082*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*58084*/     OPC_EmitConvertToTarget, 0,
/*58086*/     OPC_EmitInteger, MVT::i32, 14, 
/*58089*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58092*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*58102*/   /*Scope*/ 29, /*->58132*/
/*58103*/     OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*58105*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*58107*/     OPC_EmitConvertToTarget, 0,
/*58109*/     OPC_EmitNodeXForm, 3, 1, // t2_so_imm_not_XFORM
/*58112*/     OPC_EmitInteger, MVT::i32, 14, 
/*58115*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58118*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58121*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
              // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*58132*/   /*Scope*/ 55, /*->58188*/
/*58133*/     OPC_CheckPredicate, 65, // Predicate_thumb_immshifted
/*58135*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58137*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58140*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58143*/     OPC_EmitConvertToTarget, 0,
/*58145*/     OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*58148*/     OPC_EmitInteger, MVT::i32, 14, 
/*58151*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58154*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7 
/*58165*/     OPC_EmitConvertToTarget, 0,
/*58167*/     OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*58170*/     OPC_EmitInteger, MVT::i32, 14, 
/*58173*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58176*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
              // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
              // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*58188*/   /*Scope*/ 49, /*->58238*/
/*58189*/     OPC_CheckPredicate, 66, // Predicate_imm0_255_comp
/*58191*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58193*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58196*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58199*/     OPC_EmitConvertToTarget, 0,
/*58201*/     OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*58204*/     OPC_EmitInteger, MVT::i32, 14, 
/*58207*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58210*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7 
/*58221*/     OPC_EmitInteger, MVT::i32, 14, 
/*58224*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58227*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
              // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
              // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*58238*/   /*Scope*/ 12, /*->58251*/
/*58239*/     OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*58241*/     OPC_EmitConvertToTarget, 0,
/*58243*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32):$src - Complexity = 3
              // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*58251*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->58304
/*58255*/   OPC_RecordMemRef,
/*58256*/   OPC_RecordNode,   // #0 = 'atomic_load_add' chained node
/*58257*/   OPC_RecordChild1, // #1 = $ptr
/*58258*/   OPC_CheckChild1Type, MVT::i32,
/*58260*/   OPC_RecordChild2, // #2 = $incr
/*58261*/   OPC_CheckType, MVT::i32,
/*58263*/   OPC_Scope, 12, /*->58277*/ // 3 children in Scope
/*58265*/     OPC_CheckPredicate, 67, // Predicate_atomic_load_add_8
/*58267*/     OPC_EmitMergeInputChains1_0,
/*58268*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58277*/   /*Scope*/ 12, /*->58290*/
/*58278*/     OPC_CheckPredicate, 68, // Predicate_atomic_load_add_16
/*58280*/     OPC_EmitMergeInputChains1_0,
/*58281*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58290*/   /*Scope*/ 12, /*->58303*/
/*58291*/     OPC_CheckPredicate, 69, // Predicate_atomic_load_add_32
/*58293*/     OPC_EmitMergeInputChains1_0,
/*58294*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58303*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->58356
/*58307*/   OPC_RecordMemRef,
/*58308*/   OPC_RecordNode,   // #0 = 'atomic_load_sub' chained node
/*58309*/   OPC_RecordChild1, // #1 = $ptr
/*58310*/   OPC_CheckChild1Type, MVT::i32,
/*58312*/   OPC_RecordChild2, // #2 = $incr
/*58313*/   OPC_CheckType, MVT::i32,
/*58315*/   OPC_Scope, 12, /*->58329*/ // 3 children in Scope
/*58317*/     OPC_CheckPredicate, 70, // Predicate_atomic_load_sub_8
/*58319*/     OPC_EmitMergeInputChains1_0,
/*58320*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58329*/   /*Scope*/ 12, /*->58342*/
/*58330*/     OPC_CheckPredicate, 71, // Predicate_atomic_load_sub_16
/*58332*/     OPC_EmitMergeInputChains1_0,
/*58333*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58342*/   /*Scope*/ 12, /*->58355*/
/*58343*/     OPC_CheckPredicate, 72, // Predicate_atomic_load_sub_32
/*58345*/     OPC_EmitMergeInputChains1_0,
/*58346*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58355*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->58408
/*58359*/   OPC_RecordMemRef,
/*58360*/   OPC_RecordNode,   // #0 = 'atomic_load_and' chained node
/*58361*/   OPC_RecordChild1, // #1 = $ptr
/*58362*/   OPC_CheckChild1Type, MVT::i32,
/*58364*/   OPC_RecordChild2, // #2 = $incr
/*58365*/   OPC_CheckType, MVT::i32,
/*58367*/   OPC_Scope, 12, /*->58381*/ // 3 children in Scope
/*58369*/     OPC_CheckPredicate, 73, // Predicate_atomic_load_and_8
/*58371*/     OPC_EmitMergeInputChains1_0,
/*58372*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58381*/   /*Scope*/ 12, /*->58394*/
/*58382*/     OPC_CheckPredicate, 74, // Predicate_atomic_load_and_16
/*58384*/     OPC_EmitMergeInputChains1_0,
/*58385*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58394*/   /*Scope*/ 12, /*->58407*/
/*58395*/     OPC_CheckPredicate, 75, // Predicate_atomic_load_and_32
/*58397*/     OPC_EmitMergeInputChains1_0,
/*58398*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58407*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->58460
/*58411*/   OPC_RecordMemRef,
/*58412*/   OPC_RecordNode,   // #0 = 'atomic_load_or' chained node
/*58413*/   OPC_RecordChild1, // #1 = $ptr
/*58414*/   OPC_CheckChild1Type, MVT::i32,
/*58416*/   OPC_RecordChild2, // #2 = $incr
/*58417*/   OPC_CheckType, MVT::i32,
/*58419*/   OPC_Scope, 12, /*->58433*/ // 3 children in Scope
/*58421*/     OPC_CheckPredicate, 76, // Predicate_atomic_load_or_8
/*58423*/     OPC_EmitMergeInputChains1_0,
/*58424*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58433*/   /*Scope*/ 12, /*->58446*/
/*58434*/     OPC_CheckPredicate, 77, // Predicate_atomic_load_or_16
/*58436*/     OPC_EmitMergeInputChains1_0,
/*58437*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58446*/   /*Scope*/ 12, /*->58459*/
/*58447*/     OPC_CheckPredicate, 78, // Predicate_atomic_load_or_32
/*58449*/     OPC_EmitMergeInputChains1_0,
/*58450*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58459*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->58512
/*58463*/   OPC_RecordMemRef,
/*58464*/   OPC_RecordNode,   // #0 = 'atomic_load_xor' chained node
/*58465*/   OPC_RecordChild1, // #1 = $ptr
/*58466*/   OPC_CheckChild1Type, MVT::i32,
/*58468*/   OPC_RecordChild2, // #2 = $incr
/*58469*/   OPC_CheckType, MVT::i32,
/*58471*/   OPC_Scope, 12, /*->58485*/ // 3 children in Scope
/*58473*/     OPC_CheckPredicate, 79, // Predicate_atomic_load_xor_8
/*58475*/     OPC_EmitMergeInputChains1_0,
/*58476*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58485*/   /*Scope*/ 12, /*->58498*/
/*58486*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_xor_16
/*58488*/     OPC_EmitMergeInputChains1_0,
/*58489*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58498*/   /*Scope*/ 12, /*->58511*/
/*58499*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_xor_32
/*58501*/     OPC_EmitMergeInputChains1_0,
/*58502*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58511*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_NAND),// ->58564
/*58515*/   OPC_RecordMemRef,
/*58516*/   OPC_RecordNode,   // #0 = 'atomic_load_nand' chained node
/*58517*/   OPC_RecordChild1, // #1 = $ptr
/*58518*/   OPC_CheckChild1Type, MVT::i32,
/*58520*/   OPC_RecordChild2, // #2 = $incr
/*58521*/   OPC_CheckType, MVT::i32,
/*58523*/   OPC_Scope, 12, /*->58537*/ // 3 children in Scope
/*58525*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_nand_8
/*58527*/     OPC_EmitMergeInputChains1_0,
/*58528*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58537*/   /*Scope*/ 12, /*->58550*/
/*58538*/     OPC_CheckPredicate, 83, // Predicate_atomic_load_nand_16
/*58540*/     OPC_EmitMergeInputChains1_0,
/*58541*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58550*/   /*Scope*/ 12, /*->58563*/
/*58551*/     OPC_CheckPredicate, 84, // Predicate_atomic_load_nand_32
/*58553*/     OPC_EmitMergeInputChains1_0,
/*58554*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58563*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_SWAP),// ->58616
/*58567*/   OPC_RecordMemRef,
/*58568*/   OPC_RecordNode,   // #0 = 'atomic_swap' chained node
/*58569*/   OPC_RecordChild1, // #1 = $ptr
/*58570*/   OPC_CheckChild1Type, MVT::i32,
/*58572*/   OPC_RecordChild2, // #2 = $new
/*58573*/   OPC_CheckType, MVT::i32,
/*58575*/   OPC_Scope, 12, /*->58589*/ // 3 children in Scope
/*58577*/     OPC_CheckPredicate, 85, // Predicate_atomic_swap_8
/*58579*/     OPC_EmitMergeInputChains1_0,
/*58580*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I8:i32 GPR:i32:$ptr, GPR:i32:$new)
/*58589*/   /*Scope*/ 12, /*->58602*/
/*58590*/     OPC_CheckPredicate, 86, // Predicate_atomic_swap_16
/*58592*/     OPC_EmitMergeInputChains1_0,
/*58593*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I16:i32 GPR:i32:$ptr, GPR:i32:$new)
/*58602*/   /*Scope*/ 12, /*->58615*/
/*58603*/     OPC_CheckPredicate, 87, // Predicate_atomic_swap_32
/*58605*/     OPC_EmitMergeInputChains1_0,
/*58606*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*58615*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 53,  TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->58672
/*58619*/   OPC_RecordMemRef,
/*58620*/   OPC_RecordNode,   // #0 = 'atomic_cmp_swap' chained node
/*58621*/   OPC_RecordChild1, // #1 = $ptr
/*58622*/   OPC_CheckChild1Type, MVT::i32,
/*58624*/   OPC_RecordChild2, // #2 = $old
/*58625*/   OPC_RecordChild3, // #3 = $new
/*58626*/   OPC_CheckType, MVT::i32,
/*58628*/   OPC_Scope, 13, /*->58643*/ // 3 children in Scope
/*58630*/     OPC_CheckPredicate, 88, // Predicate_atomic_cmp_swap_8
/*58632*/     OPC_EmitMergeInputChains1_0,
/*58633*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I8:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*58643*/   /*Scope*/ 13, /*->58657*/
/*58644*/     OPC_CheckPredicate, 89, // Predicate_atomic_cmp_swap_16
/*58646*/     OPC_EmitMergeInputChains1_0,
/*58647*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I16:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*58657*/   /*Scope*/ 13, /*->58671*/
/*58658*/     OPC_CheckPredicate, 90, // Predicate_atomic_cmp_swap_32
/*58660*/     OPC_EmitMergeInputChains1_0,
/*58661*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*58671*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 90|128,1/*218*/,  TARGET_VAL(ISD::FNEG),// ->58894
/*58676*/   OPC_Scope, 52, /*->58730*/ // 2 children in Scope
/*58678*/     OPC_MoveChild, 0,
/*58680*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*58683*/     OPC_RecordChild0, // #0 = $Dn
/*58684*/     OPC_RecordChild1, // #1 = $Dm
/*58685*/     OPC_MoveParent,
/*58686*/     OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->58708
/*58689*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58691*/       OPC_EmitInteger, MVT::i32, 14, 
/*58694*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58697*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 19,  MVT::f32,// ->58729
/*58710*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58712*/       OPC_EmitInteger, MVT::i32, 14, 
/*58715*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58718*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*58730*/   /*Scope*/ 33|128,1/*161*/, /*->58893*/
/*58732*/     OPC_RecordChild0, // #0 = $Dm
/*58733*/     OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->58754
/*58736*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58738*/       OPC_EmitInteger, MVT::i32, 14, 
/*58741*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58744*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VNEGD:f64 DPR:f64:$Dm)
              /*SwitchType*/ 96,  MVT::f32,// ->58852
/*58756*/       OPC_Scope, 18, /*->58776*/ // 2 children in Scope
/*58758*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*58760*/         OPC_EmitInteger, MVT::i32, 14, 
/*58763*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58766*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*58776*/       /*Scope*/ 74, /*->58851*/
/*58777*/         OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*58779*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*58786*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58789*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*58798*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58801*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*58811*/         OPC_EmitInteger, MVT::i32, 14, 
/*58814*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58817*/         OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*58827*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58830*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*58839*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58842*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*58851*/       0, /*End of Scope*/
              /*SwitchType*/ 18,  MVT::v2f32,// ->58872
/*58854*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58856*/       OPC_EmitInteger, MVT::i32, 14, 
/*58859*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58862*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 18,  MVT::v4f32,// ->58892
/*58874*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58876*/       OPC_EmitInteger, MVT::i32, 14, 
/*58879*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58882*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*58893*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 51,  TARGET_VAL(ISD::ConstantFP),// ->58948
/*58897*/   OPC_RecordNode,   // #0 = $imm
/*58898*/   OPC_SwitchType /*2 cases */, 22,  MVT::f64,// ->58923
/*58901*/     OPC_CheckPredicate, 91, // Predicate_vfp_f64imm
/*58903*/     OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP3())
/*58905*/     OPC_EmitConvertToTarget, 0,
/*58907*/     OPC_EmitInteger, MVT::i32, 14, 
/*58910*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58913*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 2, 3, 
              // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>>:$imm - Complexity = 4
              // Dst: (FCONSTD:f64 (fpimm:f64):$imm)
            /*SwitchType*/ 22,  MVT::f32,// ->58947
/*58925*/     OPC_CheckPredicate, 92, // Predicate_vfp_f32imm
/*58927*/     OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP3())
/*58929*/     OPC_EmitConvertToTarget, 0,
/*58931*/     OPC_EmitInteger, MVT::i32, 14, 
/*58934*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58937*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>>:$imm - Complexity = 4
              // Dst: (FCONSTS:f32 (fpimm:f32):$imm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 25|128,3/*409*/,  TARGET_VAL(ISD::BITCAST),// ->59361
/*58952*/   OPC_RecordChild0, // #0 = $src
/*58953*/   OPC_Scope, 29, /*->58984*/ // 14 children in Scope
/*58955*/     OPC_CheckChild0Type, MVT::v1i64,
/*58957*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->58963
/*58960*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->58968
/*58965*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->58973
/*58970*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->58978
/*58975*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->58983
/*58980*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*58984*/   /*Scope*/ 29, /*->59014*/
/*58985*/     OPC_CheckChild0Type, MVT::v2i32,
/*58987*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->58993
/*58990*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->58998
/*58995*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->59003
/*59000*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->59008
/*59005*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->59013
/*59010*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*59014*/   /*Scope*/ 29, /*->59044*/
/*59015*/     OPC_CheckChild0Type, MVT::v4i16,
/*59017*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->59023
/*59020*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->59028
/*59025*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->59033
/*59030*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->59038
/*59035*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->59043
/*59040*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*59044*/   /*Scope*/ 29, /*->59074*/
/*59045*/     OPC_CheckChild0Type, MVT::v8i8,
/*59047*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->59053
/*59050*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->59058
/*59055*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->59063
/*59060*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->59068
/*59065*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->59073
/*59070*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*59074*/   /*Scope*/ 29, /*->59104*/
/*59075*/     OPC_CheckChild0Type, MVT::v2f32,
/*59077*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->59083
/*59080*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->59088
/*59085*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->59093
/*59090*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->59098
/*59095*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->59103
/*59100*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              0, // EndSwitchType
/*59104*/   /*Scope*/ 29, /*->59134*/
/*59105*/     OPC_CheckChild0Type, MVT::f64,
/*59107*/     OPC_SwitchType /*5 cases */, 3,  MVT::v1i64,// ->59113
/*59110*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->59118
/*59115*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->59123
/*59120*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->59128
/*59125*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->59133
/*59130*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*59134*/   /*Scope*/ 29, /*->59164*/
/*59135*/     OPC_CheckChild0Type, MVT::v4i32,
/*59137*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->59143
/*59140*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->59148
/*59145*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->59153
/*59150*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->59158
/*59155*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->59163
/*59160*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*59164*/   /*Scope*/ 29, /*->59194*/
/*59165*/     OPC_CheckChild0Type, MVT::v8i16,
/*59167*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->59173
/*59170*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->59178
/*59175*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->59183
/*59180*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->59188
/*59185*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->59193
/*59190*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*59194*/   /*Scope*/ 29, /*->59224*/
/*59195*/     OPC_CheckChild0Type, MVT::v16i8,
/*59197*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->59203
/*59200*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->59208
/*59205*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->59213
/*59210*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->59218
/*59215*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->59223
/*59220*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*59224*/   /*Scope*/ 29, /*->59254*/
/*59225*/     OPC_CheckChild0Type, MVT::v2f64,
/*59227*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->59233
/*59230*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->59238
/*59235*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->59243
/*59240*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->59248
/*59245*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->59253
/*59250*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              0, // EndSwitchType
/*59254*/   /*Scope*/ 29, /*->59284*/
/*59255*/     OPC_CheckChild0Type, MVT::v4f32,
/*59257*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->59263
/*59260*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->59268
/*59265*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->59273
/*59270*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->59278
/*59275*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->59283
/*59280*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*59284*/   /*Scope*/ 29, /*->59314*/
/*59285*/     OPC_CheckChild0Type, MVT::v2i64,
/*59287*/     OPC_SwitchType /*5 cases */, 3,  MVT::v4i32,// ->59293
/*59290*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->59298
/*59295*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->59303
/*59300*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->59308
/*59305*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->59313
/*59310*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*59314*/   /*Scope*/ 22, /*->59337*/
/*59315*/     OPC_CheckChild0Type, MVT::f32,
/*59317*/     OPC_CheckType, MVT::i32,
/*59319*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59321*/     OPC_EmitInteger, MVT::i32, 14, 
/*59324*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59327*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
              // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*59337*/   /*Scope*/ 22, /*->59360*/
/*59338*/     OPC_CheckChild0Type, MVT::i32,
/*59340*/     OPC_CheckType, MVT::f32,
/*59342*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59344*/     OPC_EmitInteger, MVT::i32, 14, 
/*59347*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59350*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
              // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*59360*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VORRIMM),// ->59458
/*59364*/   OPC_RecordChild0, // #0 = $src
/*59365*/   OPC_RecordChild1, // #1 = $SIMM
/*59366*/   OPC_MoveChild, 1,
/*59368*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*59371*/   OPC_MoveParent,
/*59372*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->59394
/*59375*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59377*/     OPC_EmitInteger, MVT::i32, 14, 
/*59380*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59383*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->59415
/*59396*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59398*/     OPC_EmitInteger, MVT::i32, 14, 
/*59401*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59404*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->59436
/*59417*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59419*/     OPC_EmitInteger, MVT::i32, 14, 
/*59422*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59425*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->59457
/*59438*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59440*/     OPC_EmitInteger, MVT::i32, 14, 
/*59443*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59446*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VBICIMM),// ->59555
/*59461*/   OPC_RecordChild0, // #0 = $src
/*59462*/   OPC_RecordChild1, // #1 = $SIMM
/*59463*/   OPC_MoveChild, 1,
/*59465*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*59468*/   OPC_MoveParent,
/*59469*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->59491
/*59472*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59474*/     OPC_EmitInteger, MVT::i32, 14, 
/*59477*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59480*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->59512
/*59493*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59495*/     OPC_EmitInteger, MVT::i32, 14, 
/*59498*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59501*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->59533
/*59514*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59516*/     OPC_EmitInteger, MVT::i32, 14, 
/*59519*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59522*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->59554
/*59535*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59537*/     OPC_EmitInteger, MVT::i32, 14, 
/*59540*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59543*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 89,  TARGET_VAL(ARMISD::VMVNIMM),// ->59647
/*59558*/   OPC_RecordChild0, // #0 = $SIMM
/*59559*/   OPC_MoveChild, 0,
/*59561*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*59564*/   OPC_MoveParent,
/*59565*/   OPC_SwitchType /*4 cases */, 18,  MVT::v4i16,// ->59586
/*59568*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59570*/     OPC_EmitInteger, MVT::i32, 14, 
/*59573*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59576*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->59606
/*59588*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59590*/     OPC_EmitInteger, MVT::i32, 14, 
/*59593*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59596*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->59626
/*59608*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59610*/     OPC_EmitInteger, MVT::i32, 14, 
/*59613*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59616*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->59646
/*59628*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59630*/     OPC_EmitInteger, MVT::i32, 14, 
/*59633*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59636*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHL),// ->59845
/*59651*/   OPC_RecordChild0, // #0 = $Vm
/*59652*/   OPC_RecordChild1, // #1 = $SIMM
/*59653*/   OPC_MoveChild, 1,
/*59655*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59658*/   OPC_MoveParent,
/*59659*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->59683
/*59662*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59664*/     OPC_EmitConvertToTarget, 1,
/*59666*/     OPC_EmitInteger, MVT::i32, 14, 
/*59669*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59672*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->59706
/*59685*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59687*/     OPC_EmitConvertToTarget, 1,
/*59689*/     OPC_EmitInteger, MVT::i32, 14, 
/*59692*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59695*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->59729
/*59708*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59710*/     OPC_EmitConvertToTarget, 1,
/*59712*/     OPC_EmitInteger, MVT::i32, 14, 
/*59715*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59718*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->59752
/*59731*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59733*/     OPC_EmitConvertToTarget, 1,
/*59735*/     OPC_EmitInteger, MVT::i32, 14, 
/*59738*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59741*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->59775
/*59754*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59756*/     OPC_EmitConvertToTarget, 1,
/*59758*/     OPC_EmitInteger, MVT::i32, 14, 
/*59761*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59764*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->59798
/*59777*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59779*/     OPC_EmitConvertToTarget, 1,
/*59781*/     OPC_EmitInteger, MVT::i32, 14, 
/*59784*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59787*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->59821
/*59800*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59802*/     OPC_EmitConvertToTarget, 1,
/*59804*/     OPC_EmitInteger, MVT::i32, 14, 
/*59807*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59810*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->59844
/*59823*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59825*/     OPC_EmitConvertToTarget, 1,
/*59827*/     OPC_EmitInteger, MVT::i32, 14, 
/*59830*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59833*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRs),// ->60043
/*59849*/   OPC_RecordChild0, // #0 = $Vm
/*59850*/   OPC_RecordChild1, // #1 = $SIMM
/*59851*/   OPC_MoveChild, 1,
/*59853*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59856*/   OPC_MoveParent,
/*59857*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->59881
/*59860*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59862*/     OPC_EmitConvertToTarget, 1,
/*59864*/     OPC_EmitInteger, MVT::i32, 14, 
/*59867*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59870*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->59904
/*59883*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59885*/     OPC_EmitConvertToTarget, 1,
/*59887*/     OPC_EmitInteger, MVT::i32, 14, 
/*59890*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59893*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->59927
/*59906*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59908*/     OPC_EmitConvertToTarget, 1,
/*59910*/     OPC_EmitInteger, MVT::i32, 14, 
/*59913*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59916*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->59950
/*59929*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59931*/     OPC_EmitConvertToTarget, 1,
/*59933*/     OPC_EmitInteger, MVT::i32, 14, 
/*59936*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59939*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->59973
/*59952*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59954*/     OPC_EmitConvertToTarget, 1,
/*59956*/     OPC_EmitInteger, MVT::i32, 14, 
/*59959*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59962*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->59996
/*59975*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59977*/     OPC_EmitConvertToTarget, 1,
/*59979*/     OPC_EmitInteger, MVT::i32, 14, 
/*59982*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59985*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->60019
/*59998*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60000*/     OPC_EmitConvertToTarget, 1,
/*60002*/     OPC_EmitInteger, MVT::i32, 14, 
/*60005*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60008*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->60042
/*60021*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60023*/     OPC_EmitConvertToTarget, 1,
/*60025*/     OPC_EmitInteger, MVT::i32, 14, 
/*60028*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60031*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRu),// ->60241
/*60047*/   OPC_RecordChild0, // #0 = $Vm
/*60048*/   OPC_RecordChild1, // #1 = $SIMM
/*60049*/   OPC_MoveChild, 1,
/*60051*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60054*/   OPC_MoveParent,
/*60055*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->60079
/*60058*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60060*/     OPC_EmitConvertToTarget, 1,
/*60062*/     OPC_EmitInteger, MVT::i32, 14, 
/*60065*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60068*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->60102
/*60081*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60083*/     OPC_EmitConvertToTarget, 1,
/*60085*/     OPC_EmitInteger, MVT::i32, 14, 
/*60088*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60091*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->60125
/*60104*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60106*/     OPC_EmitConvertToTarget, 1,
/*60108*/     OPC_EmitInteger, MVT::i32, 14, 
/*60111*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60114*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->60148
/*60127*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60129*/     OPC_EmitConvertToTarget, 1,
/*60131*/     OPC_EmitInteger, MVT::i32, 14, 
/*60134*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60137*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->60171
/*60150*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60152*/     OPC_EmitConvertToTarget, 1,
/*60154*/     OPC_EmitInteger, MVT::i32, 14, 
/*60157*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60160*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->60194
/*60173*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60175*/     OPC_EmitConvertToTarget, 1,
/*60177*/     OPC_EmitInteger, MVT::i32, 14, 
/*60180*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60183*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->60217
/*60196*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60198*/     OPC_EmitConvertToTarget, 1,
/*60200*/     OPC_EmitInteger, MVT::i32, 14, 
/*60203*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60206*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->60240
/*60219*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60221*/     OPC_EmitConvertToTarget, 1,
/*60223*/     OPC_EmitInteger, MVT::i32, 14, 
/*60226*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60229*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLs),// ->60346
/*60244*/   OPC_RecordChild0, // #0 = $Vm
/*60245*/   OPC_Scope, 32, /*->60279*/ // 3 children in Scope
/*60247*/     OPC_CheckChild0Type, MVT::v8i8,
/*60249*/     OPC_RecordChild1, // #1 = $SIMM
/*60250*/     OPC_MoveChild, 1,
/*60252*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60255*/     OPC_MoveParent,
/*60256*/     OPC_CheckType, MVT::v8i16,
/*60258*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60260*/     OPC_EmitConvertToTarget, 1,
/*60262*/     OPC_EmitInteger, MVT::i32, 14, 
/*60265*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60268*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*60279*/   /*Scope*/ 32, /*->60312*/
/*60280*/     OPC_CheckChild0Type, MVT::v4i16,
/*60282*/     OPC_RecordChild1, // #1 = $SIMM
/*60283*/     OPC_MoveChild, 1,
/*60285*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60288*/     OPC_MoveParent,
/*60289*/     OPC_CheckType, MVT::v4i32,
/*60291*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60293*/     OPC_EmitConvertToTarget, 1,
/*60295*/     OPC_EmitInteger, MVT::i32, 14, 
/*60298*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60301*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*60312*/   /*Scope*/ 32, /*->60345*/
/*60313*/     OPC_CheckChild0Type, MVT::v2i32,
/*60315*/     OPC_RecordChild1, // #1 = $SIMM
/*60316*/     OPC_MoveChild, 1,
/*60318*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60321*/     OPC_MoveParent,
/*60322*/     OPC_CheckType, MVT::v2i64,
/*60324*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60326*/     OPC_EmitConvertToTarget, 1,
/*60328*/     OPC_EmitInteger, MVT::i32, 14, 
/*60331*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60334*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*60345*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLu),// ->60451
/*60349*/   OPC_RecordChild0, // #0 = $Vm
/*60350*/   OPC_Scope, 32, /*->60384*/ // 3 children in Scope
/*60352*/     OPC_CheckChild0Type, MVT::v8i8,
/*60354*/     OPC_RecordChild1, // #1 = $SIMM
/*60355*/     OPC_MoveChild, 1,
/*60357*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60360*/     OPC_MoveParent,
/*60361*/     OPC_CheckType, MVT::v8i16,
/*60363*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60365*/     OPC_EmitConvertToTarget, 1,
/*60367*/     OPC_EmitInteger, MVT::i32, 14, 
/*60370*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60373*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*60384*/   /*Scope*/ 32, /*->60417*/
/*60385*/     OPC_CheckChild0Type, MVT::v4i16,
/*60387*/     OPC_RecordChild1, // #1 = $SIMM
/*60388*/     OPC_MoveChild, 1,
/*60390*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60393*/     OPC_MoveParent,
/*60394*/     OPC_CheckType, MVT::v4i32,
/*60396*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60398*/     OPC_EmitConvertToTarget, 1,
/*60400*/     OPC_EmitInteger, MVT::i32, 14, 
/*60403*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60406*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*60417*/   /*Scope*/ 32, /*->60450*/
/*60418*/     OPC_CheckChild0Type, MVT::v2i32,
/*60420*/     OPC_RecordChild1, // #1 = $SIMM
/*60421*/     OPC_MoveChild, 1,
/*60423*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60426*/     OPC_MoveParent,
/*60427*/     OPC_CheckType, MVT::v2i64,
/*60429*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60431*/     OPC_EmitConvertToTarget, 1,
/*60433*/     OPC_EmitInteger, MVT::i32, 14, 
/*60436*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60439*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*60450*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLi),// ->60556
/*60454*/   OPC_RecordChild0, // #0 = $Vm
/*60455*/   OPC_Scope, 32, /*->60489*/ // 3 children in Scope
/*60457*/     OPC_CheckChild0Type, MVT::v8i8,
/*60459*/     OPC_RecordChild1, // #1 = $SIMM
/*60460*/     OPC_MoveChild, 1,
/*60462*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60465*/     OPC_MoveParent,
/*60466*/     OPC_CheckType, MVT::v8i16,
/*60468*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60470*/     OPC_EmitConvertToTarget, 1,
/*60472*/     OPC_EmitInteger, MVT::i32, 14, 
/*60475*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60478*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*60489*/   /*Scope*/ 32, /*->60522*/
/*60490*/     OPC_CheckChild0Type, MVT::v4i16,
/*60492*/     OPC_RecordChild1, // #1 = $SIMM
/*60493*/     OPC_MoveChild, 1,
/*60495*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60498*/     OPC_MoveParent,
/*60499*/     OPC_CheckType, MVT::v4i32,
/*60501*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60503*/     OPC_EmitConvertToTarget, 1,
/*60505*/     OPC_EmitInteger, MVT::i32, 14, 
/*60508*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60511*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*60522*/   /*Scope*/ 32, /*->60555*/
/*60523*/     OPC_CheckChild0Type, MVT::v2i32,
/*60525*/     OPC_RecordChild1, // #1 = $SIMM
/*60526*/     OPC_MoveChild, 1,
/*60528*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60531*/     OPC_MoveParent,
/*60532*/     OPC_CheckType, MVT::v2i64,
/*60534*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60536*/     OPC_EmitConvertToTarget, 1,
/*60538*/     OPC_EmitInteger, MVT::i32, 14, 
/*60541*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60544*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*60555*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHRN),// ->60661
/*60559*/   OPC_RecordChild0, // #0 = $Vm
/*60560*/   OPC_Scope, 32, /*->60594*/ // 3 children in Scope
/*60562*/     OPC_CheckChild0Type, MVT::v8i16,
/*60564*/     OPC_RecordChild1, // #1 = $SIMM
/*60565*/     OPC_MoveChild, 1,
/*60567*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60570*/     OPC_MoveParent,
/*60571*/     OPC_CheckType, MVT::v8i8,
/*60573*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60575*/     OPC_EmitConvertToTarget, 1,
/*60577*/     OPC_EmitInteger, MVT::i32, 14, 
/*60580*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60583*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*60594*/   /*Scope*/ 32, /*->60627*/
/*60595*/     OPC_CheckChild0Type, MVT::v4i32,
/*60597*/     OPC_RecordChild1, // #1 = $SIMM
/*60598*/     OPC_MoveChild, 1,
/*60600*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60603*/     OPC_MoveParent,
/*60604*/     OPC_CheckType, MVT::v4i16,
/*60606*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60608*/     OPC_EmitConvertToTarget, 1,
/*60610*/     OPC_EmitInteger, MVT::i32, 14, 
/*60613*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60616*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*60627*/   /*Scope*/ 32, /*->60660*/
/*60628*/     OPC_CheckChild0Type, MVT::v2i64,
/*60630*/     OPC_RecordChild1, // #1 = $SIMM
/*60631*/     OPC_MoveChild, 1,
/*60633*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60636*/     OPC_MoveParent,
/*60637*/     OPC_CheckType, MVT::v2i32,
/*60639*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60641*/     OPC_EmitConvertToTarget, 1,
/*60643*/     OPC_EmitInteger, MVT::i32, 14, 
/*60646*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60649*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*60660*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRs),// ->60859
/*60665*/   OPC_RecordChild0, // #0 = $Vm
/*60666*/   OPC_RecordChild1, // #1 = $SIMM
/*60667*/   OPC_MoveChild, 1,
/*60669*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60672*/   OPC_MoveParent,
/*60673*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->60697
/*60676*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60678*/     OPC_EmitConvertToTarget, 1,
/*60680*/     OPC_EmitInteger, MVT::i32, 14, 
/*60683*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60686*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->60720
/*60699*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60701*/     OPC_EmitConvertToTarget, 1,
/*60703*/     OPC_EmitInteger, MVT::i32, 14, 
/*60706*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60709*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->60743
/*60722*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60724*/     OPC_EmitConvertToTarget, 1,
/*60726*/     OPC_EmitInteger, MVT::i32, 14, 
/*60729*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60732*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->60766
/*60745*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60747*/     OPC_EmitConvertToTarget, 1,
/*60749*/     OPC_EmitInteger, MVT::i32, 14, 
/*60752*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60755*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->60789
/*60768*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60770*/     OPC_EmitConvertToTarget, 1,
/*60772*/     OPC_EmitInteger, MVT::i32, 14, 
/*60775*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60778*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->60812
/*60791*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60793*/     OPC_EmitConvertToTarget, 1,
/*60795*/     OPC_EmitInteger, MVT::i32, 14, 
/*60798*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60801*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->60835
/*60814*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60816*/     OPC_EmitConvertToTarget, 1,
/*60818*/     OPC_EmitInteger, MVT::i32, 14, 
/*60821*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60824*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->60858
/*60837*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60839*/     OPC_EmitConvertToTarget, 1,
/*60841*/     OPC_EmitInteger, MVT::i32, 14, 
/*60844*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60847*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRu),// ->61057
/*60863*/   OPC_RecordChild0, // #0 = $Vm
/*60864*/   OPC_RecordChild1, // #1 = $SIMM
/*60865*/   OPC_MoveChild, 1,
/*60867*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60870*/   OPC_MoveParent,
/*60871*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->60895
/*60874*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60876*/     OPC_EmitConvertToTarget, 1,
/*60878*/     OPC_EmitInteger, MVT::i32, 14, 
/*60881*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60884*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->60918
/*60897*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60899*/     OPC_EmitConvertToTarget, 1,
/*60901*/     OPC_EmitInteger, MVT::i32, 14, 
/*60904*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60907*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->60941
/*60920*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60922*/     OPC_EmitConvertToTarget, 1,
/*60924*/     OPC_EmitInteger, MVT::i32, 14, 
/*60927*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60930*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->60964
/*60943*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60945*/     OPC_EmitConvertToTarget, 1,
/*60947*/     OPC_EmitInteger, MVT::i32, 14, 
/*60950*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60953*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->60987
/*60966*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60968*/     OPC_EmitConvertToTarget, 1,
/*60970*/     OPC_EmitInteger, MVT::i32, 14, 
/*60973*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60976*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->61010
/*60989*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60991*/     OPC_EmitConvertToTarget, 1,
/*60993*/     OPC_EmitInteger, MVT::i32, 14, 
/*60996*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60999*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->61033
/*61012*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61014*/     OPC_EmitConvertToTarget, 1,
/*61016*/     OPC_EmitInteger, MVT::i32, 14, 
/*61019*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61022*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->61056
/*61035*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61037*/     OPC_EmitConvertToTarget, 1,
/*61039*/     OPC_EmitInteger, MVT::i32, 14, 
/*61042*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61045*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VRSHRN),// ->61162
/*61060*/   OPC_RecordChild0, // #0 = $Vm
/*61061*/   OPC_Scope, 32, /*->61095*/ // 3 children in Scope
/*61063*/     OPC_CheckChild0Type, MVT::v8i16,
/*61065*/     OPC_RecordChild1, // #1 = $SIMM
/*61066*/     OPC_MoveChild, 1,
/*61068*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61071*/     OPC_MoveParent,
/*61072*/     OPC_CheckType, MVT::v8i8,
/*61074*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61076*/     OPC_EmitConvertToTarget, 1,
/*61078*/     OPC_EmitInteger, MVT::i32, 14, 
/*61081*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61084*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*61095*/   /*Scope*/ 32, /*->61128*/
/*61096*/     OPC_CheckChild0Type, MVT::v4i32,
/*61098*/     OPC_RecordChild1, // #1 = $SIMM
/*61099*/     OPC_MoveChild, 1,
/*61101*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61104*/     OPC_MoveParent,
/*61105*/     OPC_CheckType, MVT::v4i16,
/*61107*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61109*/     OPC_EmitConvertToTarget, 1,
/*61111*/     OPC_EmitInteger, MVT::i32, 14, 
/*61114*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61117*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*61128*/   /*Scope*/ 32, /*->61161*/
/*61129*/     OPC_CheckChild0Type, MVT::v2i64,
/*61131*/     OPC_RecordChild1, // #1 = $SIMM
/*61132*/     OPC_MoveChild, 1,
/*61134*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61137*/     OPC_MoveParent,
/*61138*/     OPC_CheckType, MVT::v2i32,
/*61140*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61142*/     OPC_EmitConvertToTarget, 1,
/*61144*/     OPC_EmitInteger, MVT::i32, 14, 
/*61147*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61150*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*61161*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLs),// ->61360
/*61166*/   OPC_RecordChild0, // #0 = $Vm
/*61167*/   OPC_RecordChild1, // #1 = $SIMM
/*61168*/   OPC_MoveChild, 1,
/*61170*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61173*/   OPC_MoveParent,
/*61174*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->61198
/*61177*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61179*/     OPC_EmitConvertToTarget, 1,
/*61181*/     OPC_EmitInteger, MVT::i32, 14, 
/*61184*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61187*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->61221
/*61200*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61202*/     OPC_EmitConvertToTarget, 1,
/*61204*/     OPC_EmitInteger, MVT::i32, 14, 
/*61207*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61210*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->61244
/*61223*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61225*/     OPC_EmitConvertToTarget, 1,
/*61227*/     OPC_EmitInteger, MVT::i32, 14, 
/*61230*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61233*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->61267
/*61246*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61248*/     OPC_EmitConvertToTarget, 1,
/*61250*/     OPC_EmitInteger, MVT::i32, 14, 
/*61253*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61256*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->61290
/*61269*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61271*/     OPC_EmitConvertToTarget, 1,
/*61273*/     OPC_EmitInteger, MVT::i32, 14, 
/*61276*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61279*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->61313
/*61292*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61294*/     OPC_EmitConvertToTarget, 1,
/*61296*/     OPC_EmitInteger, MVT::i32, 14, 
/*61299*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61302*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->61336
/*61315*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61317*/     OPC_EmitConvertToTarget, 1,
/*61319*/     OPC_EmitInteger, MVT::i32, 14, 
/*61322*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61325*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->61359
/*61338*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61340*/     OPC_EmitConvertToTarget, 1,
/*61342*/     OPC_EmitInteger, MVT::i32, 14, 
/*61345*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61348*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLu),// ->61558
/*61364*/   OPC_RecordChild0, // #0 = $Vm
/*61365*/   OPC_RecordChild1, // #1 = $SIMM
/*61366*/   OPC_MoveChild, 1,
/*61368*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61371*/   OPC_MoveParent,
/*61372*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->61396
/*61375*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61377*/     OPC_EmitConvertToTarget, 1,
/*61379*/     OPC_EmitInteger, MVT::i32, 14, 
/*61382*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61385*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->61419
/*61398*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61400*/     OPC_EmitConvertToTarget, 1,
/*61402*/     OPC_EmitInteger, MVT::i32, 14, 
/*61405*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61408*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->61442
/*61421*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61423*/     OPC_EmitConvertToTarget, 1,
/*61425*/     OPC_EmitInteger, MVT::i32, 14, 
/*61428*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61431*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->61465
/*61444*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61446*/     OPC_EmitConvertToTarget, 1,
/*61448*/     OPC_EmitInteger, MVT::i32, 14, 
/*61451*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61454*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->61488
/*61467*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61469*/     OPC_EmitConvertToTarget, 1,
/*61471*/     OPC_EmitInteger, MVT::i32, 14, 
/*61474*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61477*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->61511
/*61490*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61492*/     OPC_EmitConvertToTarget, 1,
/*61494*/     OPC_EmitInteger, MVT::i32, 14, 
/*61497*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61500*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->61534
/*61513*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61515*/     OPC_EmitConvertToTarget, 1,
/*61517*/     OPC_EmitInteger, MVT::i32, 14, 
/*61520*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61523*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->61557
/*61536*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61538*/     OPC_EmitConvertToTarget, 1,
/*61540*/     OPC_EmitInteger, MVT::i32, 14, 
/*61543*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61546*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLsu),// ->61756
/*61562*/   OPC_RecordChild0, // #0 = $Vm
/*61563*/   OPC_RecordChild1, // #1 = $SIMM
/*61564*/   OPC_MoveChild, 1,
/*61566*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61569*/   OPC_MoveParent,
/*61570*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->61594
/*61573*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61575*/     OPC_EmitConvertToTarget, 1,
/*61577*/     OPC_EmitInteger, MVT::i32, 14, 
/*61580*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61583*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->61617
/*61596*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61598*/     OPC_EmitConvertToTarget, 1,
/*61600*/     OPC_EmitInteger, MVT::i32, 14, 
/*61603*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61606*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->61640
/*61619*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61621*/     OPC_EmitConvertToTarget, 1,
/*61623*/     OPC_EmitInteger, MVT::i32, 14, 
/*61626*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61629*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->61663
/*61642*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61644*/     OPC_EmitConvertToTarget, 1,
/*61646*/     OPC_EmitInteger, MVT::i32, 14, 
/*61649*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61652*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->61686
/*61665*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61667*/     OPC_EmitConvertToTarget, 1,
/*61669*/     OPC_EmitInteger, MVT::i32, 14, 
/*61672*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61675*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->61709
/*61688*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61690*/     OPC_EmitConvertToTarget, 1,
/*61692*/     OPC_EmitInteger, MVT::i32, 14, 
/*61695*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61698*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->61732
/*61711*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61713*/     OPC_EmitConvertToTarget, 1,
/*61715*/     OPC_EmitInteger, MVT::i32, 14, 
/*61718*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61721*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->61755
/*61734*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61736*/     OPC_EmitConvertToTarget, 1,
/*61738*/     OPC_EmitInteger, MVT::i32, 14, 
/*61741*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61744*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNs),// ->61861
/*61759*/   OPC_RecordChild0, // #0 = $Vm
/*61760*/   OPC_Scope, 32, /*->61794*/ // 3 children in Scope
/*61762*/     OPC_CheckChild0Type, MVT::v8i16,
/*61764*/     OPC_RecordChild1, // #1 = $SIMM
/*61765*/     OPC_MoveChild, 1,
/*61767*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61770*/     OPC_MoveParent,
/*61771*/     OPC_CheckType, MVT::v8i8,
/*61773*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61775*/     OPC_EmitConvertToTarget, 1,
/*61777*/     OPC_EmitInteger, MVT::i32, 14, 
/*61780*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61783*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*61794*/   /*Scope*/ 32, /*->61827*/
/*61795*/     OPC_CheckChild0Type, MVT::v4i32,
/*61797*/     OPC_RecordChild1, // #1 = $SIMM
/*61798*/     OPC_MoveChild, 1,
/*61800*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61803*/     OPC_MoveParent,
/*61804*/     OPC_CheckType, MVT::v4i16,
/*61806*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61808*/     OPC_EmitConvertToTarget, 1,
/*61810*/     OPC_EmitInteger, MVT::i32, 14, 
/*61813*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61816*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*61827*/   /*Scope*/ 32, /*->61860*/
/*61828*/     OPC_CheckChild0Type, MVT::v2i64,
/*61830*/     OPC_RecordChild1, // #1 = $SIMM
/*61831*/     OPC_MoveChild, 1,
/*61833*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61836*/     OPC_MoveParent,
/*61837*/     OPC_CheckType, MVT::v2i32,
/*61839*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61841*/     OPC_EmitConvertToTarget, 1,
/*61843*/     OPC_EmitInteger, MVT::i32, 14, 
/*61846*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61849*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*61860*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNu),// ->61966
/*61864*/   OPC_RecordChild0, // #0 = $Vm
/*61865*/   OPC_Scope, 32, /*->61899*/ // 3 children in Scope
/*61867*/     OPC_CheckChild0Type, MVT::v8i16,
/*61869*/     OPC_RecordChild1, // #1 = $SIMM
/*61870*/     OPC_MoveChild, 1,
/*61872*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61875*/     OPC_MoveParent,
/*61876*/     OPC_CheckType, MVT::v8i8,
/*61878*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61880*/     OPC_EmitConvertToTarget, 1,
/*61882*/     OPC_EmitInteger, MVT::i32, 14, 
/*61885*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61888*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*61899*/   /*Scope*/ 32, /*->61932*/
/*61900*/     OPC_CheckChild0Type, MVT::v4i32,
/*61902*/     OPC_RecordChild1, // #1 = $SIMM
/*61903*/     OPC_MoveChild, 1,
/*61905*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61908*/     OPC_MoveParent,
/*61909*/     OPC_CheckType, MVT::v4i16,
/*61911*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61913*/     OPC_EmitConvertToTarget, 1,
/*61915*/     OPC_EmitInteger, MVT::i32, 14, 
/*61918*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61921*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*61932*/   /*Scope*/ 32, /*->61965*/
/*61933*/     OPC_CheckChild0Type, MVT::v2i64,
/*61935*/     OPC_RecordChild1, // #1 = $SIMM
/*61936*/     OPC_MoveChild, 1,
/*61938*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61941*/     OPC_MoveParent,
/*61942*/     OPC_CheckType, MVT::v2i32,
/*61944*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61946*/     OPC_EmitConvertToTarget, 1,
/*61948*/     OPC_EmitInteger, MVT::i32, 14, 
/*61951*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61954*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*61965*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNsu),// ->62071
/*61969*/   OPC_RecordChild0, // #0 = $Vm
/*61970*/   OPC_Scope, 32, /*->62004*/ // 3 children in Scope
/*61972*/     OPC_CheckChild0Type, MVT::v8i16,
/*61974*/     OPC_RecordChild1, // #1 = $SIMM
/*61975*/     OPC_MoveChild, 1,
/*61977*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61980*/     OPC_MoveParent,
/*61981*/     OPC_CheckType, MVT::v8i8,
/*61983*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61985*/     OPC_EmitConvertToTarget, 1,
/*61987*/     OPC_EmitInteger, MVT::i32, 14, 
/*61990*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61993*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*62004*/   /*Scope*/ 32, /*->62037*/
/*62005*/     OPC_CheckChild0Type, MVT::v4i32,
/*62007*/     OPC_RecordChild1, // #1 = $SIMM
/*62008*/     OPC_MoveChild, 1,
/*62010*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62013*/     OPC_MoveParent,
/*62014*/     OPC_CheckType, MVT::v4i16,
/*62016*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62018*/     OPC_EmitConvertToTarget, 1,
/*62020*/     OPC_EmitInteger, MVT::i32, 14, 
/*62023*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62026*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*62037*/   /*Scope*/ 32, /*->62070*/
/*62038*/     OPC_CheckChild0Type, MVT::v2i64,
/*62040*/     OPC_RecordChild1, // #1 = $SIMM
/*62041*/     OPC_MoveChild, 1,
/*62043*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62046*/     OPC_MoveParent,
/*62047*/     OPC_CheckType, MVT::v2i32,
/*62049*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62051*/     OPC_EmitConvertToTarget, 1,
/*62053*/     OPC_EmitInteger, MVT::i32, 14, 
/*62056*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62059*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*62070*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNs),// ->62176
/*62074*/   OPC_RecordChild0, // #0 = $Vm
/*62075*/   OPC_Scope, 32, /*->62109*/ // 3 children in Scope
/*62077*/     OPC_CheckChild0Type, MVT::v8i16,
/*62079*/     OPC_RecordChild1, // #1 = $SIMM
/*62080*/     OPC_MoveChild, 1,
/*62082*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62085*/     OPC_MoveParent,
/*62086*/     OPC_CheckType, MVT::v8i8,
/*62088*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62090*/     OPC_EmitConvertToTarget, 1,
/*62092*/     OPC_EmitInteger, MVT::i32, 14, 
/*62095*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62098*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*62109*/   /*Scope*/ 32, /*->62142*/
/*62110*/     OPC_CheckChild0Type, MVT::v4i32,
/*62112*/     OPC_RecordChild1, // #1 = $SIMM
/*62113*/     OPC_MoveChild, 1,
/*62115*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62118*/     OPC_MoveParent,
/*62119*/     OPC_CheckType, MVT::v4i16,
/*62121*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62123*/     OPC_EmitConvertToTarget, 1,
/*62125*/     OPC_EmitInteger, MVT::i32, 14, 
/*62128*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62131*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*62142*/   /*Scope*/ 32, /*->62175*/
/*62143*/     OPC_CheckChild0Type, MVT::v2i64,
/*62145*/     OPC_RecordChild1, // #1 = $SIMM
/*62146*/     OPC_MoveChild, 1,
/*62148*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62151*/     OPC_MoveParent,
/*62152*/     OPC_CheckType, MVT::v2i32,
/*62154*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62156*/     OPC_EmitConvertToTarget, 1,
/*62158*/     OPC_EmitInteger, MVT::i32, 14, 
/*62161*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62164*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*62175*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNu),// ->62281
/*62179*/   OPC_RecordChild0, // #0 = $Vm
/*62180*/   OPC_Scope, 32, /*->62214*/ // 3 children in Scope
/*62182*/     OPC_CheckChild0Type, MVT::v8i16,
/*62184*/     OPC_RecordChild1, // #1 = $SIMM
/*62185*/     OPC_MoveChild, 1,
/*62187*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62190*/     OPC_MoveParent,
/*62191*/     OPC_CheckType, MVT::v8i8,
/*62193*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62195*/     OPC_EmitConvertToTarget, 1,
/*62197*/     OPC_EmitInteger, MVT::i32, 14, 
/*62200*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62203*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*62214*/   /*Scope*/ 32, /*->62247*/
/*62215*/     OPC_CheckChild0Type, MVT::v4i32,
/*62217*/     OPC_RecordChild1, // #1 = $SIMM
/*62218*/     OPC_MoveChild, 1,
/*62220*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62223*/     OPC_MoveParent,
/*62224*/     OPC_CheckType, MVT::v4i16,
/*62226*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62228*/     OPC_EmitConvertToTarget, 1,
/*62230*/     OPC_EmitInteger, MVT::i32, 14, 
/*62233*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62236*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*62247*/   /*Scope*/ 32, /*->62280*/
/*62248*/     OPC_CheckChild0Type, MVT::v2i64,
/*62250*/     OPC_RecordChild1, // #1 = $SIMM
/*62251*/     OPC_MoveChild, 1,
/*62253*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62256*/     OPC_MoveParent,
/*62257*/     OPC_CheckType, MVT::v2i32,
/*62259*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62261*/     OPC_EmitConvertToTarget, 1,
/*62263*/     OPC_EmitInteger, MVT::i32, 14, 
/*62266*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62269*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*62280*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNsu),// ->62386
/*62284*/   OPC_RecordChild0, // #0 = $Vm
/*62285*/   OPC_Scope, 32, /*->62319*/ // 3 children in Scope
/*62287*/     OPC_CheckChild0Type, MVT::v8i16,
/*62289*/     OPC_RecordChild1, // #1 = $SIMM
/*62290*/     OPC_MoveChild, 1,
/*62292*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62295*/     OPC_MoveParent,
/*62296*/     OPC_CheckType, MVT::v8i8,
/*62298*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62300*/     OPC_EmitConvertToTarget, 1,
/*62302*/     OPC_EmitInteger, MVT::i32, 14, 
/*62305*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62308*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*62319*/   /*Scope*/ 32, /*->62352*/
/*62320*/     OPC_CheckChild0Type, MVT::v4i32,
/*62322*/     OPC_RecordChild1, // #1 = $SIMM
/*62323*/     OPC_MoveChild, 1,
/*62325*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62328*/     OPC_MoveParent,
/*62329*/     OPC_CheckType, MVT::v4i16,
/*62331*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62333*/     OPC_EmitConvertToTarget, 1,
/*62335*/     OPC_EmitInteger, MVT::i32, 14, 
/*62338*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62341*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*62352*/   /*Scope*/ 32, /*->62385*/
/*62353*/     OPC_CheckChild0Type, MVT::v2i64,
/*62355*/     OPC_RecordChild1, // #1 = $SIMM
/*62356*/     OPC_MoveChild, 1,
/*62358*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62361*/     OPC_MoveParent,
/*62362*/     OPC_CheckType, MVT::v2i32,
/*62364*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62366*/     OPC_EmitConvertToTarget, 1,
/*62368*/     OPC_EmitInteger, MVT::i32, 14, 
/*62371*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62374*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*62385*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSLI),// ->62593
/*62390*/   OPC_RecordChild0, // #0 = $src1
/*62391*/   OPC_RecordChild1, // #1 = $Vm
/*62392*/   OPC_RecordChild2, // #2 = $SIMM
/*62393*/   OPC_MoveChild, 2,
/*62395*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62398*/   OPC_MoveParent,
/*62399*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->62424
/*62402*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62404*/     OPC_EmitConvertToTarget, 2,
/*62406*/     OPC_EmitInteger, MVT::i32, 14, 
/*62409*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62412*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->62448
/*62426*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62428*/     OPC_EmitConvertToTarget, 2,
/*62430*/     OPC_EmitInteger, MVT::i32, 14, 
/*62433*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62436*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->62472
/*62450*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62452*/     OPC_EmitConvertToTarget, 2,
/*62454*/     OPC_EmitInteger, MVT::i32, 14, 
/*62457*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62460*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->62496
/*62474*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62476*/     OPC_EmitConvertToTarget, 2,
/*62478*/     OPC_EmitInteger, MVT::i32, 14, 
/*62481*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62484*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->62520
/*62498*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62500*/     OPC_EmitConvertToTarget, 2,
/*62502*/     OPC_EmitInteger, MVT::i32, 14, 
/*62505*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62508*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->62544
/*62522*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62524*/     OPC_EmitConvertToTarget, 2,
/*62526*/     OPC_EmitInteger, MVT::i32, 14, 
/*62529*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62532*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->62568
/*62546*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62548*/     OPC_EmitConvertToTarget, 2,
/*62550*/     OPC_EmitInteger, MVT::i32, 14, 
/*62553*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62556*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->62592
/*62570*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62572*/     OPC_EmitConvertToTarget, 2,
/*62574*/     OPC_EmitInteger, MVT::i32, 14, 
/*62577*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62580*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSRI),// ->62800
/*62597*/   OPC_RecordChild0, // #0 = $src1
/*62598*/   OPC_RecordChild1, // #1 = $Vm
/*62599*/   OPC_RecordChild2, // #2 = $SIMM
/*62600*/   OPC_MoveChild, 2,
/*62602*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62605*/   OPC_MoveParent,
/*62606*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->62631
/*62609*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62611*/     OPC_EmitConvertToTarget, 2,
/*62613*/     OPC_EmitInteger, MVT::i32, 14, 
/*62616*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62619*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->62655
/*62633*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62635*/     OPC_EmitConvertToTarget, 2,
/*62637*/     OPC_EmitInteger, MVT::i32, 14, 
/*62640*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62643*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->62679
/*62657*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62659*/     OPC_EmitConvertToTarget, 2,
/*62661*/     OPC_EmitInteger, MVT::i32, 14, 
/*62664*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62667*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->62703
/*62681*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62683*/     OPC_EmitConvertToTarget, 2,
/*62685*/     OPC_EmitInteger, MVT::i32, 14, 
/*62688*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62691*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->62727
/*62705*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62707*/     OPC_EmitConvertToTarget, 2,
/*62709*/     OPC_EmitInteger, MVT::i32, 14, 
/*62712*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62715*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->62751
/*62729*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62731*/     OPC_EmitConvertToTarget, 2,
/*62733*/     OPC_EmitInteger, MVT::i32, 14, 
/*62736*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62739*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->62775
/*62753*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62755*/     OPC_EmitConvertToTarget, 2,
/*62757*/     OPC_EmitInteger, MVT::i32, 14, 
/*62760*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62763*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->62799
/*62777*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62779*/     OPC_EmitConvertToTarget, 2,
/*62781*/     OPC_EmitInteger, MVT::i32, 14, 
/*62784*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62787*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ARMISD::VMOVIMM),// ->62973
/*62804*/   OPC_RecordChild0, // #0 = $SIMM
/*62805*/   OPC_MoveChild, 0,
/*62807*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*62810*/   OPC_MoveParent,
/*62811*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->62832
/*62814*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62816*/     OPC_EmitInteger, MVT::i32, 14, 
/*62819*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62822*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v16i8,// ->62852
/*62834*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62836*/     OPC_EmitInteger, MVT::i32, 14, 
/*62839*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62842*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i16,// ->62872
/*62854*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62856*/     OPC_EmitInteger, MVT::i32, 14, 
/*62859*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62862*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->62892
/*62874*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62876*/     OPC_EmitInteger, MVT::i32, 14, 
/*62879*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62882*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->62912
/*62894*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62896*/     OPC_EmitInteger, MVT::i32, 14, 
/*62899*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62902*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->62932
/*62914*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62916*/     OPC_EmitInteger, MVT::i32, 14, 
/*62919*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62922*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v1i64,// ->62952
/*62934*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62936*/     OPC_EmitInteger, MVT::i32, 14, 
/*62939*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62942*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i64,// ->62972
/*62954*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62956*/     OPC_EmitInteger, MVT::i32, 14, 
/*62959*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62962*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43|128,3/*427*/,  TARGET_VAL(ARMISD::VDUPLANE),// ->63404
/*62977*/   OPC_RecordChild0, // #0 = $Vm
/*62978*/   OPC_Scope, 57, /*->63037*/ // 8 children in Scope
/*62980*/     OPC_CheckChild0Type, MVT::v8i8,
/*62982*/     OPC_RecordChild1, // #1 = $lane
/*62983*/     OPC_MoveChild, 1,
/*62985*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62988*/     OPC_MoveParent,
/*62989*/     OPC_SwitchType /*2 cases */, 21,  MVT::v8i8,// ->63013
/*62992*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62994*/       OPC_EmitConvertToTarget, 1,
/*62996*/       OPC_EmitInteger, MVT::i32, 14, 
/*62999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63002*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v16i8,// ->63036
/*63015*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63017*/       OPC_EmitConvertToTarget, 1,
/*63019*/       OPC_EmitInteger, MVT::i32, 14, 
/*63022*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63025*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*63037*/   /*Scope*/ 57, /*->63095*/
/*63038*/     OPC_CheckChild0Type, MVT::v4i16,
/*63040*/     OPC_RecordChild1, // #1 = $lane
/*63041*/     OPC_MoveChild, 1,
/*63043*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63046*/     OPC_MoveParent,
/*63047*/     OPC_SwitchType /*2 cases */, 21,  MVT::v4i16,// ->63071
/*63050*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63052*/       OPC_EmitConvertToTarget, 1,
/*63054*/       OPC_EmitInteger, MVT::i32, 14, 
/*63057*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63060*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v8i16,// ->63094
/*63073*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63075*/       OPC_EmitConvertToTarget, 1,
/*63077*/       OPC_EmitInteger, MVT::i32, 14, 
/*63080*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63083*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*63095*/   /*Scope*/ 57, /*->63153*/
/*63096*/     OPC_CheckChild0Type, MVT::v2i32,
/*63098*/     OPC_RecordChild1, // #1 = $lane
/*63099*/     OPC_MoveChild, 1,
/*63101*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63104*/     OPC_MoveParent,
/*63105*/     OPC_SwitchType /*2 cases */, 21,  MVT::v2i32,// ->63129
/*63108*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63110*/       OPC_EmitConvertToTarget, 1,
/*63112*/       OPC_EmitInteger, MVT::i32, 14, 
/*63115*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63118*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v4i32,// ->63152
/*63131*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63133*/       OPC_EmitConvertToTarget, 1,
/*63135*/       OPC_EmitInteger, MVT::i32, 14, 
/*63138*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63141*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*63153*/   /*Scope*/ 47, /*->63201*/
/*63154*/     OPC_CheckChild0Type, MVT::v16i8,
/*63156*/     OPC_RecordChild1, // #1 = $lane
/*63157*/     OPC_MoveChild, 1,
/*63159*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63162*/     OPC_MoveParent,
/*63163*/     OPC_CheckType, MVT::v16i8,
/*63165*/     OPC_EmitConvertToTarget, 1,
/*63167*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*63170*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*63179*/     OPC_EmitConvertToTarget, 1,
/*63181*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*63184*/     OPC_EmitInteger, MVT::i32, 14, 
/*63187*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63190*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*63201*/   /*Scope*/ 47, /*->63249*/
/*63202*/     OPC_CheckChild0Type, MVT::v8i16,
/*63204*/     OPC_RecordChild1, // #1 = $lane
/*63205*/     OPC_MoveChild, 1,
/*63207*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63210*/     OPC_MoveParent,
/*63211*/     OPC_CheckType, MVT::v8i16,
/*63213*/     OPC_EmitConvertToTarget, 1,
/*63215*/     OPC_EmitNodeXForm, 4, 2, // DSubReg_i16_reg
/*63218*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*63227*/     OPC_EmitConvertToTarget, 1,
/*63229*/     OPC_EmitNodeXForm, 5, 5, // SubReg_i16_lane
/*63232*/     OPC_EmitInteger, MVT::i32, 14, 
/*63235*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63238*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*63249*/   /*Scope*/ 47, /*->63297*/
/*63250*/     OPC_CheckChild0Type, MVT::v4i32,
/*63252*/     OPC_RecordChild1, // #1 = $lane
/*63253*/     OPC_MoveChild, 1,
/*63255*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63258*/     OPC_MoveParent,
/*63259*/     OPC_CheckType, MVT::v4i32,
/*63261*/     OPC_EmitConvertToTarget, 1,
/*63263*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*63266*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*63275*/     OPC_EmitConvertToTarget, 1,
/*63277*/     OPC_EmitNodeXForm, 7, 5, // SubReg_i32_lane
/*63280*/     OPC_EmitInteger, MVT::i32, 14, 
/*63283*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63286*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*63297*/   /*Scope*/ 57, /*->63355*/
/*63298*/     OPC_CheckChild0Type, MVT::v2f32,
/*63300*/     OPC_RecordChild1, // #1 = $lane
/*63301*/     OPC_MoveChild, 1,
/*63303*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63306*/     OPC_MoveParent,
/*63307*/     OPC_SwitchType /*2 cases */, 21,  MVT::v2f32,// ->63331
/*63310*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63312*/       OPC_EmitConvertToTarget, 1,
/*63314*/       OPC_EmitInteger, MVT::i32, 14, 
/*63317*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63320*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLNfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLNfd:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v4f32,// ->63354
/*63333*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63335*/       OPC_EmitConvertToTarget, 1,
/*63337*/       OPC_EmitInteger, MVT::i32, 14, 
/*63340*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63343*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLNfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLNfq:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*63355*/   /*Scope*/ 47, /*->63403*/
/*63356*/     OPC_CheckChild0Type, MVT::v4f32,
/*63358*/     OPC_RecordChild1, // #1 = $lane
/*63359*/     OPC_MoveChild, 1,
/*63361*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63364*/     OPC_MoveParent,
/*63365*/     OPC_CheckType, MVT::v4f32,
/*63367*/     OPC_EmitConvertToTarget, 1,
/*63369*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*63372*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*63381*/     OPC_EmitConvertToTarget, 1,
/*63383*/     OPC_EmitNodeXForm, 7, 5, // SubReg_i32_lane
/*63386*/     OPC_EmitInteger, MVT::i32, 14, 
/*63389*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63392*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLNfq), 0,
                  1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLNfq:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*63403*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,1/*143*/,  TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->63551
/*63408*/   OPC_RecordChild0, // #0 = $src
/*63409*/   OPC_Scope, 27, /*->63438*/ // 5 children in Scope
/*63411*/     OPC_CheckChild0Type, MVT::v16i8,
/*63413*/     OPC_RecordChild1, // #1 = $start
/*63414*/     OPC_MoveChild, 1,
/*63416*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63419*/     OPC_CheckType, MVT::i32,
/*63421*/     OPC_MoveParent,
/*63422*/     OPC_CheckType, MVT::v8i8,
/*63424*/     OPC_EmitConvertToTarget, 1,
/*63426*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*63429*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*63438*/   /*Scope*/ 27, /*->63466*/
/*63439*/     OPC_CheckChild0Type, MVT::v8i16,
/*63441*/     OPC_RecordChild1, // #1 = $start
/*63442*/     OPC_MoveChild, 1,
/*63444*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63447*/     OPC_CheckType, MVT::i32,
/*63449*/     OPC_MoveParent,
/*63450*/     OPC_CheckType, MVT::v4i16,
/*63452*/     OPC_EmitConvertToTarget, 1,
/*63454*/     OPC_EmitNodeXForm, 4, 2, // DSubReg_i16_reg
/*63457*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*63466*/   /*Scope*/ 27, /*->63494*/
/*63467*/     OPC_CheckChild0Type, MVT::v4i32,
/*63469*/     OPC_RecordChild1, // #1 = $start
/*63470*/     OPC_MoveChild, 1,
/*63472*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63475*/     OPC_CheckType, MVT::i32,
/*63477*/     OPC_MoveParent,
/*63478*/     OPC_CheckType, MVT::v2i32,
/*63480*/     OPC_EmitConvertToTarget, 1,
/*63482*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*63485*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*63494*/   /*Scope*/ 27, /*->63522*/
/*63495*/     OPC_CheckChild0Type, MVT::v2i64,
/*63497*/     OPC_RecordChild1, // #1 = $start
/*63498*/     OPC_MoveChild, 1,
/*63500*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63503*/     OPC_CheckType, MVT::i32,
/*63505*/     OPC_MoveParent,
/*63506*/     OPC_CheckType, MVT::v1i64,
/*63508*/     OPC_EmitConvertToTarget, 1,
/*63510*/     OPC_EmitNodeXForm, 15, 2, // DSubReg_f64_reg
/*63513*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*63522*/   /*Scope*/ 27, /*->63550*/
/*63523*/     OPC_CheckChild0Type, MVT::v4f32,
/*63525*/     OPC_RecordChild1, // #1 = $start
/*63526*/     OPC_MoveChild, 1,
/*63528*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63531*/     OPC_CheckType, MVT::i32,
/*63533*/     OPC_MoveParent,
/*63534*/     OPC_CheckType, MVT::v2f32,
/*63536*/     OPC_EmitConvertToTarget, 1,
/*63538*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*63541*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*63550*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VEXT),// ->63758
/*63555*/   OPC_RecordChild0, // #0 = $Vn
/*63556*/   OPC_RecordChild1, // #1 = $Vm
/*63557*/   OPC_RecordChild2, // #2 = $index
/*63558*/   OPC_MoveChild, 2,
/*63560*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63563*/   OPC_MoveParent,
/*63564*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->63589
/*63567*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63569*/     OPC_EmitConvertToTarget, 2,
/*63571*/     OPC_EmitInteger, MVT::i32, 14, 
/*63574*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63577*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i16,// ->63613
/*63591*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63593*/     OPC_EmitConvertToTarget, 2,
/*63595*/     OPC_EmitInteger, MVT::i32, 14, 
/*63598*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63601*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i32,// ->63637
/*63615*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63617*/     OPC_EmitConvertToTarget, 2,
/*63619*/     OPC_EmitInteger, MVT::i32, 14, 
/*63622*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63625*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v16i8,// ->63661
/*63639*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63641*/     OPC_EmitConvertToTarget, 2,
/*63643*/     OPC_EmitInteger, MVT::i32, 14, 
/*63646*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63649*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v8i16,// ->63685
/*63663*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63665*/     OPC_EmitConvertToTarget, 2,
/*63667*/     OPC_EmitInteger, MVT::i32, 14, 
/*63670*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63673*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i32,// ->63709
/*63687*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63689*/     OPC_EmitConvertToTarget, 2,
/*63691*/     OPC_EmitInteger, MVT::i32, 14, 
/*63694*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63697*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2f32,// ->63733
/*63711*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63713*/     OPC_EmitConvertToTarget, 2,
/*63715*/     OPC_EmitInteger, MVT::i32, 14, 
/*63718*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63721*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTdf), 0,
                  1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTdf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4f32,// ->63757
/*63735*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63737*/     OPC_EmitConvertToTarget, 2,
/*63739*/     OPC_EmitInteger, MVT::i32, 14, 
/*63742*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63745*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTqf), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTqf:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
            0, // EndSwitchType
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::TRAP),// ->63784
/*63761*/   OPC_RecordNode,   // #0 = 'trap' chained node
/*63762*/   OPC_Scope, 9, /*->63773*/ // 2 children in Scope
/*63764*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*63766*/     OPC_EmitMergeInputChains1_0,
/*63767*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAP)
/*63773*/   /*Scope*/ 9, /*->63783*/
/*63774*/     OPC_CheckPatternPredicate, 16, // (Subtarget->isThumb())
/*63776*/     OPC_EmitMergeInputChains1_0,
/*63777*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (tTRAP)
/*63783*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 50,  TARGET_VAL(ARMISD::RET_FLAG),// ->63837
/*63787*/   OPC_RecordNode,   // #0 = 'ARMretflag' chained node
/*63788*/   OPC_CaptureGlueInput,
/*63789*/   OPC_Scope, 17, /*->63808*/ // 3 children in Scope
/*63791*/     OPC_CheckPatternPredicate, 42, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*63793*/     OPC_EmitMergeInputChains1_0,
/*63794*/     OPC_EmitInteger, MVT::i32, 14, 
/*63797*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63800*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (BX_RET)
/*63808*/   /*Scope*/ 17, /*->63826*/
/*63809*/     OPC_CheckPatternPredicate, 43, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*63811*/     OPC_EmitMergeInputChains1_0,
/*63812*/     OPC_EmitInteger, MVT::i32, 14, 
/*63815*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63818*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (MOVPCLR)
/*63826*/   /*Scope*/ 9, /*->63836*/
/*63827*/     OPC_CheckPatternPredicate, 16, // (Subtarget->isThumb())
/*63829*/     OPC_EmitMergeInputChains1_0,
/*63830*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (tBX_RET)
/*63836*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 39,  TARGET_VAL(ISD::BRIND),// ->63879
/*63840*/   OPC_RecordNode,   // #0 = 'brind' chained node
/*63841*/   OPC_RecordChild1, // #1 = $dst
/*63842*/   OPC_CheckChild1Type, MVT::i32,
/*63844*/   OPC_Scope, 10, /*->63856*/ // 3 children in Scope
/*63846*/     OPC_CheckPatternPredicate, 42, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*63848*/     OPC_EmitMergeInputChains1_0,
/*63849*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (BX GPR:i32:$dst)
/*63856*/   /*Scope*/ 10, /*->63867*/
/*63857*/     OPC_CheckPatternPredicate, 43, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*63859*/     OPC_EmitMergeInputChains1_0,
/*63860*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (MOVPCRX GPR:i32:$dst)
/*63867*/   /*Scope*/ 10, /*->63878*/
/*63868*/     OPC_CheckPatternPredicate, 16, // (Subtarget->isThumb())
/*63870*/     OPC_EmitMergeInputChains1_0,
/*63871*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$Rm) - Complexity = 3
              // Dst: (tBRIND GPR:i32:$Rm)
/*63878*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 79,  TARGET_VAL(ARMISD::CALL_NOLINK),// ->63961
/*63882*/   OPC_RecordNode,   // #0 = 'ARMcall_nolink' chained node
/*63883*/   OPC_CaptureGlueInput,
/*63884*/   OPC_RecordChild1, // #1 = $func
/*63885*/   OPC_CheckChild1Type, MVT::i32,
/*63887*/   OPC_Scope, 11, /*->63900*/ // 6 children in Scope
/*63889*/     OPC_CheckPatternPredicate, 44, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin())
/*63891*/     OPC_EmitMergeInputChains1_0,
/*63892*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*63900*/   /*Scope*/ 11, /*->63912*/
/*63901*/     OPC_CheckPatternPredicate, 45, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin())
/*63903*/     OPC_EmitMergeInputChains1_0,
/*63904*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*63912*/   /*Scope*/ 11, /*->63924*/
/*63913*/     OPC_CheckPatternPredicate, 46, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin())
/*63915*/     OPC_EmitMergeInputChains1_0,
/*63916*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BXr9_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BXr9_CALL:i32 tGPR:i32:$func)
/*63924*/   /*Scope*/ 11, /*->63936*/
/*63925*/     OPC_CheckPatternPredicate, 47, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin())
/*63927*/     OPC_EmitMergeInputChains1_0,
/*63928*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRXr9_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BMOVPCRXr9_CALL:i32 tGPR:i32:$func)
/*63936*/   /*Scope*/ 11, /*->63948*/
/*63937*/     OPC_CheckPatternPredicate, 48, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (!Subtarget->isTargetDarwin())
/*63939*/     OPC_EmitMergeInputChains1_0,
/*63940*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (tBX:i32 tGPR:i32:$func)
/*63948*/   /*Scope*/ 11, /*->63960*/
/*63949*/     OPC_CheckPatternPredicate, 49, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->isTargetDarwin())
/*63951*/     OPC_EmitMergeInputChains1_0,
/*63952*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBXr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (tBXr9:i32 tGPR:i32:$func)
/*63960*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::BR),// ->64007
/*63964*/   OPC_RecordNode,   // #0 = 'br' chained node
/*63965*/   OPC_RecordChild1, // #1 = $target
/*63966*/   OPC_MoveChild, 1,
/*63968*/   OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*63971*/   OPC_MoveParent,
/*63972*/   OPC_Scope, 10, /*->63984*/ // 3 children in Scope
/*63974*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*63976*/     OPC_EmitMergeInputChains1_0,
/*63977*/     OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (B (bb:Other):$target)
/*63984*/   /*Scope*/ 10, /*->63995*/
/*63985*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*63987*/     OPC_EmitMergeInputChains1_0,
/*63988*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (tB (bb:Other):$target)
/*63995*/   /*Scope*/ 10, /*->64006*/
/*63996*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*63998*/     OPC_EmitMergeInputChains1_0,
/*63999*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (t2B (bb:Other):$target)
/*64006*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 40,  TARGET_VAL(ARMISD::RRX),// ->64050
/*64010*/   OPC_CaptureGlueInput,
/*64011*/   OPC_RecordChild0, // #0 = $Rm
/*64012*/   OPC_CheckType, MVT::i32,
/*64014*/   OPC_Scope, 10, /*->64026*/ // 2 children in Scope
/*64016*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*64018*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RRX:i32 GPR:i32:$Rm)
/*64026*/   /*Scope*/ 22, /*->64049*/
/*64027*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*64029*/     OPC_EmitInteger, MVT::i32, 14, 
/*64032*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64035*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64038*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*64049*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRL_FLAG),// ->64090
/*64053*/   OPC_RecordChild0, // #0 = $src
/*64054*/   OPC_CheckType, MVT::i32,
/*64056*/   OPC_Scope, 11, /*->64069*/ // 2 children in Scope
/*64058*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*64060*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*64069*/   /*Scope*/ 19, /*->64089*/
/*64070*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*64072*/     OPC_EmitInteger, MVT::i32, 14, 
/*64075*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64078*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*64089*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRA_FLAG),// ->64130
/*64093*/   OPC_RecordChild0, // #0 = $src
/*64094*/   OPC_CheckType, MVT::i32,
/*64096*/   OPC_Scope, 11, /*->64109*/ // 2 children in Scope
/*64098*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*64100*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*64109*/   /*Scope*/ 19, /*->64129*/
/*64110*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*64112*/     OPC_EmitInteger, MVT::i32, 14, 
/*64115*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64118*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*64129*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::MULHS),// ->64179
/*64133*/   OPC_RecordChild0, // #0 = $Rn
/*64134*/   OPC_RecordChild1, // #1 = $Rm
/*64135*/   OPC_CheckType, MVT::i32,
/*64137*/   OPC_Scope, 19, /*->64158*/ // 2 children in Scope
/*64139*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*64141*/     OPC_EmitInteger, MVT::i32, 14, 
/*64144*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64147*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*64158*/   /*Scope*/ 19, /*->64178*/
/*64159*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*64161*/     OPC_EmitInteger, MVT::i32, 14, 
/*64164*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64167*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*64178*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::CTLZ),// ->64225
/*64182*/   OPC_RecordChild0, // #0 = $Rm
/*64183*/   OPC_CheckType, MVT::i32,
/*64185*/   OPC_Scope, 18, /*->64205*/ // 2 children in Scope
/*64187*/     OPC_CheckPatternPredicate, 50, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*64189*/     OPC_EmitInteger, MVT::i32, 14, 
/*64192*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64195*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (CLZ:i32 GPR:i32:$Rm)
/*64205*/   /*Scope*/ 18, /*->64224*/
/*64206*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*64208*/     OPC_EmitInteger, MVT::i32, 14, 
/*64211*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64214*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*64224*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::RBIT),// ->64271
/*64228*/   OPC_RecordChild0, // #0 = $Rm
/*64229*/   OPC_CheckType, MVT::i32,
/*64231*/   OPC_Scope, 18, /*->64251*/ // 2 children in Scope
/*64233*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*64235*/     OPC_EmitInteger, MVT::i32, 14, 
/*64238*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64241*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RBIT:i32 GPR:i32:$Rm)
/*64251*/   /*Scope*/ 18, /*->64270*/
/*64252*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*64254*/     OPC_EmitInteger, MVT::i32, 14, 
/*64257*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64260*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*64270*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::BSWAP),// ->64336
/*64274*/   OPC_RecordChild0, // #0 = $Rm
/*64275*/   OPC_CheckType, MVT::i32,
/*64277*/   OPC_Scope, 18, /*->64297*/ // 3 children in Scope
/*64279*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*64281*/     OPC_EmitInteger, MVT::i32, 14, 
/*64284*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64287*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (REV:i32 GPR:i32:$Rm)
/*64297*/   /*Scope*/ 18, /*->64316*/
/*64298*/     OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*64300*/     OPC_EmitInteger, MVT::i32, 14, 
/*64303*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64306*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tREV:i32 tGPR:i32:$Rm)
/*64316*/   /*Scope*/ 18, /*->64335*/
/*64317*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*64319*/     OPC_EmitInteger, MVT::i32, 14, 
/*64322*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64325*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*64335*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 14,  TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->64353
/*64339*/   OPC_RecordNode,   // #0 = 'ARMMemBarrierMCR' chained node
/*64340*/   OPC_RecordChild1, // #1 = $zero
/*64341*/   OPC_CheckChild1Type, MVT::i32,
/*64343*/   OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*64345*/   OPC_EmitMergeInputChains1_0,
/*64346*/   OPC_MorphNodeTo, TARGET_VAL(ARM::DMB_MCR), 0|OPFL_Chain,
                0/*#VTs*/, 1/*#Ops*/, 1, 
            // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
            // Dst: (DMB_MCR GPR:i32:$zero)
          /*SwitchOpcode*/ 32,  TARGET_VAL(ARMISD::THREAD_POINTER),// ->64388
/*64356*/   OPC_CheckType, MVT::i32,
/*64358*/   OPC_Scope, 7, /*->64367*/ // 3 children in Scope
/*64360*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (TPsoft:i32)
/*64367*/   /*Scope*/ 9, /*->64377*/
/*64368*/     OPC_CheckPatternPredicate, 16, // (Subtarget->isThumb())
/*64370*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (tTPsoft:i32)
/*64377*/   /*Scope*/ 9, /*->64387*/
/*64378*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*64380*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2TPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (t2TPsoft:i32)
/*64387*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 76,  TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->64467
/*64391*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_setjmp' chained node
/*64392*/   OPC_RecordChild1, // #1 = $src
/*64393*/   OPC_CheckChild1Type, MVT::i32,
/*64395*/   OPC_RecordChild2, // #2 = $val
/*64396*/   OPC_CheckChild2Type, MVT::i32,
/*64398*/   OPC_CheckType, MVT::i32,
/*64400*/   OPC_Scope, 12, /*->64414*/ // 5 children in Scope
/*64402*/     OPC_CheckPatternPredicate, 51, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*64404*/     OPC_EmitMergeInputChains1_0,
/*64405*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*64414*/   /*Scope*/ 12, /*->64427*/
/*64415*/     OPC_CheckPatternPredicate, 52, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*64417*/     OPC_EmitMergeInputChains1_0,
/*64418*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*64427*/   /*Scope*/ 12, /*->64440*/
/*64428*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*64430*/     OPC_EmitMergeInputChains1_0,
/*64431*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*64440*/   /*Scope*/ 12, /*->64453*/
/*64441*/     OPC_CheckPatternPredicate, 53, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*64443*/     OPC_EmitMergeInputChains1_0,
/*64444*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*64453*/   /*Scope*/ 12, /*->64466*/
/*64454*/     OPC_CheckPatternPredicate, 54, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*64456*/     OPC_EmitMergeInputChains1_0,
/*64457*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*64466*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->64505
/*64470*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_longjmp' chained node
/*64471*/   OPC_RecordChild1, // #1 = $src
/*64472*/   OPC_CheckChild1Type, MVT::i32,
/*64474*/   OPC_RecordChild2, // #2 = $scratch
/*64475*/   OPC_CheckChild2Type, MVT::i32,
/*64477*/   OPC_Scope, 12, /*->64491*/ // 2 children in Scope
/*64479*/     OPC_CheckPatternPredicate, 26, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*64481*/     OPC_EmitMergeInputChains1_0,
/*64482*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*64491*/   /*Scope*/ 12, /*->64504*/
/*64492*/     OPC_CheckPatternPredicate, 39, // (Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*64494*/     OPC_EmitMergeInputChains1_0,
/*64495*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*64504*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 14,  TARGET_VAL(ARMISD::EH_SJLJ_DISPATCHSETUP),// ->64522
/*64508*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_dispatchsetup' chained node
/*64509*/   OPC_RecordChild1, // #1 = $src
/*64510*/   OPC_CheckChild1Type, MVT::i32,
/*64512*/   OPC_CheckPatternPredicate, 36, // (Subtarget->isTargetDarwin())
/*64514*/   OPC_EmitMergeInputChains1_0,
/*64515*/   OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_dispatchsetup), 0|OPFL_Chain,
                0/*#VTs*/, 1/*#Ops*/, 1, 
            // Src: (ARMeh_sjlj_dispatchsetup GPR:i32:$src) - Complexity = 3
            // Dst: (Int_eh_sjlj_dispatchsetup GPR:i32:$src)
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::SDIV),// ->64548
/*64525*/   OPC_RecordChild0, // #0 = $Rn
/*64526*/   OPC_RecordChild1, // #1 = $Rm
/*64527*/   OPC_CheckType, MVT::i32,
/*64529*/   OPC_CheckPatternPredicate, 55, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*64531*/   OPC_EmitInteger, MVT::i32, 14, 
/*64534*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64537*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
            // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::UDIV),// ->64574
/*64551*/   OPC_RecordChild0, // #0 = $Rn
/*64552*/   OPC_RecordChild1, // #1 = $Rm
/*64553*/   OPC_CheckType, MVT::i32,
/*64555*/   OPC_CheckPatternPredicate, 55, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*64557*/   OPC_EmitInteger, MVT::i32, 14, 
/*64560*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64563*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
            // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
          /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::FP32_TO_FP16),// ->64612
/*64577*/   OPC_RecordChild0, // #0 = $a
/*64578*/   OPC_CheckChild0Type, MVT::f32,
/*64580*/   OPC_CheckType, MVT::i32,
/*64582*/   OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*64584*/   OPC_EmitInteger, MVT::i32, 14, 
/*64587*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64590*/   OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3 
/*64600*/   OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*64603*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
            // Src: (f32_to_f16:i32 SPR:f32:$a) - Complexity = 3
            // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::FDIV),// ->64661
/*64615*/   OPC_RecordChild0, // #0 = $Dn
/*64616*/   OPC_RecordChild1, // #1 = $Dm
/*64617*/   OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->64639
/*64620*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*64622*/     OPC_EmitInteger, MVT::i32, 14, 
/*64625*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64628*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
            /*SwitchType*/ 19,  MVT::f32,// ->64660
/*64641*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*64643*/     OPC_EmitInteger, MVT::i32, 14, 
/*64646*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64649*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ARMISD::CMPFP),// ->64711
/*64664*/   OPC_RecordChild0, // #0 = $Dd
/*64665*/   OPC_Scope, 21, /*->64688*/ // 2 children in Scope
/*64667*/     OPC_CheckChild0Type, MVT::f64,
/*64669*/     OPC_RecordChild1, // #1 = $Dm
/*64670*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*64672*/     OPC_EmitInteger, MVT::i32, 14, 
/*64675*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64678*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*64688*/   /*Scope*/ 21, /*->64710*/
/*64689*/     OPC_CheckChild0Type, MVT::f32,
/*64691*/     OPC_RecordChild1, // #1 = $Sm
/*64692*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*64694*/     OPC_EmitInteger, MVT::i32, 14, 
/*64697*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64700*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*64710*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 121,  TARGET_VAL(ISD::FABS),// ->64835
/*64714*/   OPC_RecordChild0, // #0 = $Dm
/*64715*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->64736
/*64718*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*64720*/     OPC_EmitInteger, MVT::i32, 14, 
/*64723*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64726*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VABSD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 96,  MVT::f32,// ->64834
/*64738*/     OPC_Scope, 18, /*->64758*/ // 2 children in Scope
/*64740*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*64742*/       OPC_EmitInteger, MVT::i32, 14, 
/*64745*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64748*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VABSS:f32 SPR:f32:$Sm)
/*64758*/     /*Scope*/ 74, /*->64833*/
/*64759*/       OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64761*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*64768*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64771*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*64780*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64783*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*64793*/       OPC_EmitInteger, MVT::i32, 14, 
/*64796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64799*/       OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*64809*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64812*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*64821*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64824*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*64833*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::CMPFPw0),// ->64881
/*64838*/   OPC_RecordChild0, // #0 = $Dd
/*64839*/   OPC_Scope, 19, /*->64860*/ // 2 children in Scope
/*64841*/     OPC_CheckChild0Type, MVT::f64,
/*64843*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*64845*/     OPC_EmitInteger, MVT::i32, 14, 
/*64848*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64851*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
              // Dst: (VCMPEZD DPR:f64:$Dd)
/*64860*/   /*Scope*/ 19, /*->64880*/
/*64861*/     OPC_CheckChild0Type, MVT::f32,
/*64863*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*64865*/     OPC_EmitInteger, MVT::i32, 14, 
/*64868*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64871*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
              // Dst: (VCMPEZS SPR:f32:$Sd)
/*64880*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::FP_EXTEND),// ->64907
/*64884*/   OPC_RecordChild0, // #0 = $Sm
/*64885*/   OPC_CheckChild0Type, MVT::f32,
/*64887*/   OPC_CheckType, MVT::f64,
/*64889*/   OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*64891*/   OPC_EmitInteger, MVT::i32, 14, 
/*64894*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64897*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
            // Dst: (VCVTDS:f64 SPR:f32:$Sm)
          /*SwitchOpcode*/ 21,  TARGET_VAL(ISD::FP_ROUND),// ->64931
/*64910*/   OPC_RecordChild0, // #0 = $Dm
/*64911*/   OPC_CheckType, MVT::f32,
/*64913*/   OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*64915*/   OPC_EmitInteger, MVT::i32, 14, 
/*64918*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64921*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
            // Dst: (VCVTSD:f32 DPR:f64:$Dm)
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::FSQRT),// ->64977
/*64934*/   OPC_RecordChild0, // #0 = $Dm
/*64935*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->64956
/*64938*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*64940*/     OPC_EmitInteger, MVT::i32, 14, 
/*64943*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64946*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VSQRTD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 18,  MVT::f32,// ->64976
/*64958*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*64960*/     OPC_EmitInteger, MVT::i32, 14, 
/*64963*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64966*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSQRTS:f32 SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 21,  TARGET_VAL(ARMISD::VMOVDRR),// ->65001
/*64980*/   OPC_RecordChild0, // #0 = $Rt
/*64981*/   OPC_RecordChild1, // #1 = $Rt2
/*64982*/   OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*64984*/   OPC_EmitInteger, MVT::i32, 14, 
/*64987*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64990*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
            // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::SITOF),// ->65125
/*65004*/   OPC_RecordChild0, // #0 = $Sm
/*65005*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->65026
/*65008*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*65010*/     OPC_EmitInteger, MVT::i32, 14, 
/*65013*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65016*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_sitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->65124
/*65028*/     OPC_Scope, 18, /*->65048*/ // 2 children in Scope
/*65030*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65032*/       OPC_EmitInteger, MVT::i32, 14, 
/*65035*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65038*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_sitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSITOS:f32 SPR:f32:$Sm)
/*65048*/     /*Scope*/ 74, /*->65123*/
/*65049*/       OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65051*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*65058*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65061*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*65070*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65073*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*65083*/       OPC_EmitInteger, MVT::i32, 14, 
/*65086*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65089*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*65099*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65102*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*65111*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65114*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_sitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTs2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*65123*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::UITOF),// ->65249
/*65128*/   OPC_RecordChild0, // #0 = $Sm
/*65129*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->65150
/*65132*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*65134*/     OPC_EmitInteger, MVT::i32, 14, 
/*65137*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65140*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_uitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VUITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->65248
/*65152*/     OPC_Scope, 18, /*->65172*/ // 2 children in Scope
/*65154*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65156*/       OPC_EmitInteger, MVT::i32, 14, 
/*65159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_uitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VUITOS:f32 SPR:f32:$Sm)
/*65172*/     /*Scope*/ 74, /*->65247*/
/*65173*/       OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65175*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*65182*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65185*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*65194*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65197*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*65207*/       OPC_EmitInteger, MVT::i32, 14, 
/*65210*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65213*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*65223*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65226*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*65235*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65238*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_uitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTu2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*65247*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOSI),// ->65375
/*65252*/   OPC_RecordChild0, // #0 = $Dm
/*65253*/   OPC_Scope, 20, /*->65275*/ // 2 children in Scope
/*65255*/     OPC_CheckChild0Type, MVT::f64,
/*65257*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*65259*/     OPC_EmitInteger, MVT::i32, 14, 
/*65262*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65265*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftosi:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOSIZD:f32 DPR:f64:$Dm)
/*65275*/   /*Scope*/ 98, /*->65374*/
/*65276*/     OPC_CheckChild0Type, MVT::f32,
/*65278*/     OPC_Scope, 18, /*->65298*/ // 2 children in Scope
/*65280*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65282*/       OPC_EmitInteger, MVT::i32, 14, 
/*65285*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65288*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftosi:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOSIZS:f32 SPR:f32:$Sm)
/*65298*/     /*Scope*/ 74, /*->65373*/
/*65299*/       OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65301*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*65308*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65311*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*65320*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65323*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*65333*/       OPC_EmitInteger, MVT::i32, 14, 
/*65336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65339*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*65349*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65352*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*65361*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65364*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftosi:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2sd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*65373*/     0, /*End of Scope*/
/*65374*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOUI),// ->65501
/*65378*/   OPC_RecordChild0, // #0 = $Dm
/*65379*/   OPC_Scope, 20, /*->65401*/ // 2 children in Scope
/*65381*/     OPC_CheckChild0Type, MVT::f64,
/*65383*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*65385*/     OPC_EmitInteger, MVT::i32, 14, 
/*65388*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65391*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftoui:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOUIZD:f32 DPR:f64:$Dm)
/*65401*/   /*Scope*/ 98, /*->65500*/
/*65402*/     OPC_CheckChild0Type, MVT::f32,
/*65404*/     OPC_Scope, 18, /*->65424*/ // 2 children in Scope
/*65406*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65408*/       OPC_EmitInteger, MVT::i32, 14, 
/*65411*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65414*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftoui:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOUIZS:f32 SPR:f32:$Sm)
/*65424*/     /*Scope*/ 74, /*->65499*/
/*65425*/       OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65427*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*65434*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65437*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*65446*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65449*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*65459*/       OPC_EmitInteger, MVT::i32, 14, 
/*65462*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65465*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*65475*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65478*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*65487*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65490*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftoui:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2ud:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*65499*/     0, /*End of Scope*/
/*65500*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18,  TARGET_VAL(ARMISD::FMSTAT),// ->65522
/*65504*/   OPC_CaptureGlueInput,
/*65505*/   OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*65507*/   OPC_EmitInteger, MVT::i32, 14, 
/*65510*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65513*/   OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
            // Src: (arm_fmstat) - Complexity = 3
            // Dst: (FMSTAT:i32)
          /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::FP16_TO_FP32),// ->65560
/*65525*/   OPC_RecordChild0, // #0 = $a
/*65526*/   OPC_CheckChild0Type, MVT::i32,
/*65528*/   OPC_CheckType, MVT::f32,
/*65530*/   OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*65532*/   OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*65535*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*65544*/   OPC_EmitInteger, MVT::i32, 14, 
/*65547*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65550*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
            // Src: (f16_to_f32:f32 GPR:i32:$a) - Complexity = 3
            // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:f32))
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMAX),// ->65672
/*65563*/   OPC_RecordChild0, // #0 = $a
/*65564*/   OPC_RecordChild1, // #1 = $b
/*65565*/   OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65567*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*65574*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65577*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*65586*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65589*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*65599*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*65606*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65609*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*65618*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65621*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*65631*/   OPC_EmitInteger, MVT::i32, 14, 
/*65634*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65637*/   OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*65648*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65651*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*65660*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65663*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMIN),// ->65784
/*65675*/   OPC_RecordChild0, // #0 = $a
/*65676*/   OPC_RecordChild1, // #1 = $b
/*65677*/   OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65679*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*65686*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65689*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*65698*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65701*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*65711*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*65718*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65721*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*65730*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65733*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*65743*/   OPC_EmitInteger, MVT::i32, 14, 
/*65746*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65749*/   OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*65760*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65763*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*65772*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65775*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCEQ),// ->65987
/*65788*/   OPC_RecordChild0, // #0 = $Vn
/*65789*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->65814
/*65792*/     OPC_CheckChild0Type, MVT::v8i8,
/*65794*/     OPC_RecordChild1, // #1 = $Vm
/*65795*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65797*/     OPC_EmitInteger, MVT::i32, 14, 
/*65800*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65803*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->65838
/*65816*/     OPC_CheckChild0Type, MVT::v4i16,
/*65818*/     OPC_RecordChild1, // #1 = $Vm
/*65819*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65821*/     OPC_EmitInteger, MVT::i32, 14, 
/*65824*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65827*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->65888
/*65840*/     OPC_Scope, 22, /*->65864*/ // 2 children in Scope
/*65842*/       OPC_CheckChild0Type, MVT::v2i32,
/*65844*/       OPC_RecordChild1, // #1 = $Vm
/*65845*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65847*/       OPC_EmitInteger, MVT::i32, 14, 
/*65850*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65853*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*65864*/     /*Scope*/ 22, /*->65887*/
/*65865*/       OPC_CheckChild0Type, MVT::v2f32,
/*65867*/       OPC_RecordChild1, // #1 = $Vm
/*65868*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65870*/       OPC_EmitInteger, MVT::i32, 14, 
/*65873*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65876*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65887*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->65912
/*65890*/     OPC_CheckChild0Type, MVT::v16i8,
/*65892*/     OPC_RecordChild1, // #1 = $Vm
/*65893*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65895*/     OPC_EmitInteger, MVT::i32, 14, 
/*65898*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65901*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->65936
/*65914*/     OPC_CheckChild0Type, MVT::v8i16,
/*65916*/     OPC_RecordChild1, // #1 = $Vm
/*65917*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65919*/     OPC_EmitInteger, MVT::i32, 14, 
/*65922*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65925*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->65986
/*65938*/     OPC_Scope, 22, /*->65962*/ // 2 children in Scope
/*65940*/       OPC_CheckChild0Type, MVT::v4i32,
/*65942*/       OPC_RecordChild1, // #1 = $Vm
/*65943*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65945*/       OPC_EmitInteger, MVT::i32, 14, 
/*65948*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65951*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*65962*/     /*Scope*/ 22, /*->65985*/
/*65963*/       OPC_CheckChild0Type, MVT::v4f32,
/*65965*/       OPC_RecordChild1, // #1 = $Vm
/*65966*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65968*/       OPC_EmitInteger, MVT::i32, 14, 
/*65971*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65974*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65985*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCEQZ),// ->66174
/*65991*/   OPC_RecordChild0, // #0 = $Vm
/*65992*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->66015
/*65995*/     OPC_CheckChild0Type, MVT::v8i8,
/*65997*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65999*/     OPC_EmitInteger, MVT::i32, 14, 
/*66002*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66005*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->66037
/*66017*/     OPC_CheckChild0Type, MVT::v4i16,
/*66019*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66021*/     OPC_EmitInteger, MVT::i32, 14, 
/*66024*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66027*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->66083
/*66039*/     OPC_Scope, 20, /*->66061*/ // 2 children in Scope
/*66041*/       OPC_CheckChild0Type, MVT::v2i32,
/*66043*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66045*/       OPC_EmitInteger, MVT::i32, 14, 
/*66048*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66051*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*66061*/     /*Scope*/ 20, /*->66082*/
/*66062*/       OPC_CheckChild0Type, MVT::v2f32,
/*66064*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66066*/       OPC_EmitInteger, MVT::i32, 14, 
/*66069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66072*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*66082*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->66105
/*66085*/     OPC_CheckChild0Type, MVT::v16i8,
/*66087*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66089*/     OPC_EmitInteger, MVT::i32, 14, 
/*66092*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66095*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->66127
/*66107*/     OPC_CheckChild0Type, MVT::v8i16,
/*66109*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66111*/     OPC_EmitInteger, MVT::i32, 14, 
/*66114*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66117*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->66173
/*66129*/     OPC_Scope, 20, /*->66151*/ // 2 children in Scope
/*66131*/       OPC_CheckChild0Type, MVT::v4i32,
/*66133*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66135*/       OPC_EmitInteger, MVT::i32, 14, 
/*66138*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66141*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*66151*/     /*Scope*/ 20, /*->66172*/
/*66152*/       OPC_CheckChild0Type, MVT::v4f32,
/*66154*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66156*/       OPC_EmitInteger, MVT::i32, 14, 
/*66159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*66172*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGE),// ->66377
/*66178*/   OPC_RecordChild0, // #0 = $Vn
/*66179*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->66204
/*66182*/     OPC_CheckChild0Type, MVT::v8i8,
/*66184*/     OPC_RecordChild1, // #1 = $Vm
/*66185*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66187*/     OPC_EmitInteger, MVT::i32, 14, 
/*66190*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66193*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->66228
/*66206*/     OPC_CheckChild0Type, MVT::v4i16,
/*66208*/     OPC_RecordChild1, // #1 = $Vm
/*66209*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66211*/     OPC_EmitInteger, MVT::i32, 14, 
/*66214*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66217*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->66278
/*66230*/     OPC_Scope, 22, /*->66254*/ // 2 children in Scope
/*66232*/       OPC_CheckChild0Type, MVT::v2i32,
/*66234*/       OPC_RecordChild1, // #1 = $Vm
/*66235*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66237*/       OPC_EmitInteger, MVT::i32, 14, 
/*66240*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66243*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*66254*/     /*Scope*/ 22, /*->66277*/
/*66255*/       OPC_CheckChild0Type, MVT::v2f32,
/*66257*/       OPC_RecordChild1, // #1 = $Vm
/*66258*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66260*/       OPC_EmitInteger, MVT::i32, 14, 
/*66263*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66266*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66277*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->66302
/*66280*/     OPC_CheckChild0Type, MVT::v16i8,
/*66282*/     OPC_RecordChild1, // #1 = $Vm
/*66283*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66285*/     OPC_EmitInteger, MVT::i32, 14, 
/*66288*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66291*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->66326
/*66304*/     OPC_CheckChild0Type, MVT::v8i16,
/*66306*/     OPC_RecordChild1, // #1 = $Vm
/*66307*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66309*/     OPC_EmitInteger, MVT::i32, 14, 
/*66312*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66315*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->66376
/*66328*/     OPC_Scope, 22, /*->66352*/ // 2 children in Scope
/*66330*/       OPC_CheckChild0Type, MVT::v4i32,
/*66332*/       OPC_RecordChild1, // #1 = $Vm
/*66333*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66335*/       OPC_EmitInteger, MVT::i32, 14, 
/*66338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66341*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*66352*/     /*Scope*/ 22, /*->66375*/
/*66353*/       OPC_CheckChild0Type, MVT::v4f32,
/*66355*/       OPC_RecordChild1, // #1 = $Vm
/*66356*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66358*/       OPC_EmitInteger, MVT::i32, 14, 
/*66361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66364*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66375*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGEU),// ->66528
/*66381*/   OPC_RecordChild0, // #0 = $Vn
/*66382*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->66407
/*66385*/     OPC_CheckChild0Type, MVT::v8i8,
/*66387*/     OPC_RecordChild1, // #1 = $Vm
/*66388*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66390*/     OPC_EmitInteger, MVT::i32, 14, 
/*66393*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66396*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->66431
/*66409*/     OPC_CheckChild0Type, MVT::v4i16,
/*66411*/     OPC_RecordChild1, // #1 = $Vm
/*66412*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66414*/     OPC_EmitInteger, MVT::i32, 14, 
/*66417*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66420*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->66455
/*66433*/     OPC_CheckChild0Type, MVT::v2i32,
/*66435*/     OPC_RecordChild1, // #1 = $Vm
/*66436*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66438*/     OPC_EmitInteger, MVT::i32, 14, 
/*66441*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66444*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->66479
/*66457*/     OPC_CheckChild0Type, MVT::v16i8,
/*66459*/     OPC_RecordChild1, // #1 = $Vm
/*66460*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66462*/     OPC_EmitInteger, MVT::i32, 14, 
/*66465*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66468*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->66503
/*66481*/     OPC_CheckChild0Type, MVT::v8i16,
/*66483*/     OPC_RecordChild1, // #1 = $Vm
/*66484*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66486*/     OPC_EmitInteger, MVT::i32, 14, 
/*66489*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66492*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->66527
/*66505*/     OPC_CheckChild0Type, MVT::v4i32,
/*66507*/     OPC_RecordChild1, // #1 = $Vm
/*66508*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66510*/     OPC_EmitInteger, MVT::i32, 14, 
/*66513*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66516*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGEZ),// ->66715
/*66532*/   OPC_RecordChild0, // #0 = $Vm
/*66533*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->66556
/*66536*/     OPC_CheckChild0Type, MVT::v8i8,
/*66538*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66540*/     OPC_EmitInteger, MVT::i32, 14, 
/*66543*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66546*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->66578
/*66558*/     OPC_CheckChild0Type, MVT::v4i16,
/*66560*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66562*/     OPC_EmitInteger, MVT::i32, 14, 
/*66565*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66568*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->66624
/*66580*/     OPC_Scope, 20, /*->66602*/ // 2 children in Scope
/*66582*/       OPC_CheckChild0Type, MVT::v2i32,
/*66584*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66586*/       OPC_EmitInteger, MVT::i32, 14, 
/*66589*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66592*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*66602*/     /*Scope*/ 20, /*->66623*/
/*66603*/       OPC_CheckChild0Type, MVT::v2f32,
/*66605*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66607*/       OPC_EmitInteger, MVT::i32, 14, 
/*66610*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66613*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*66623*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->66646
/*66626*/     OPC_CheckChild0Type, MVT::v16i8,
/*66628*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66630*/     OPC_EmitInteger, MVT::i32, 14, 
/*66633*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66636*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->66668
/*66648*/     OPC_CheckChild0Type, MVT::v8i16,
/*66650*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66652*/     OPC_EmitInteger, MVT::i32, 14, 
/*66655*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66658*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->66714
/*66670*/     OPC_Scope, 20, /*->66692*/ // 2 children in Scope
/*66672*/       OPC_CheckChild0Type, MVT::v4i32,
/*66674*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66676*/       OPC_EmitInteger, MVT::i32, 14, 
/*66679*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66682*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*66692*/     /*Scope*/ 20, /*->66713*/
/*66693*/       OPC_CheckChild0Type, MVT::v4f32,
/*66695*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66697*/       OPC_EmitInteger, MVT::i32, 14, 
/*66700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66703*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*66713*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLEZ),// ->66902
/*66719*/   OPC_RecordChild0, // #0 = $Vm
/*66720*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->66743
/*66723*/     OPC_CheckChild0Type, MVT::v8i8,
/*66725*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66727*/     OPC_EmitInteger, MVT::i32, 14, 
/*66730*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66733*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->66765
/*66745*/     OPC_CheckChild0Type, MVT::v4i16,
/*66747*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66749*/     OPC_EmitInteger, MVT::i32, 14, 
/*66752*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66755*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->66811
/*66767*/     OPC_Scope, 20, /*->66789*/ // 2 children in Scope
/*66769*/       OPC_CheckChild0Type, MVT::v2i32,
/*66771*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66773*/       OPC_EmitInteger, MVT::i32, 14, 
/*66776*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66779*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*66789*/     /*Scope*/ 20, /*->66810*/
/*66790*/       OPC_CheckChild0Type, MVT::v2f32,
/*66792*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66794*/       OPC_EmitInteger, MVT::i32, 14, 
/*66797*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66800*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*66810*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->66833
/*66813*/     OPC_CheckChild0Type, MVT::v16i8,
/*66815*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66817*/     OPC_EmitInteger, MVT::i32, 14, 
/*66820*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66823*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->66855
/*66835*/     OPC_CheckChild0Type, MVT::v8i16,
/*66837*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66839*/     OPC_EmitInteger, MVT::i32, 14, 
/*66842*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66845*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->66901
/*66857*/     OPC_Scope, 20, /*->66879*/ // 2 children in Scope
/*66859*/       OPC_CheckChild0Type, MVT::v4i32,
/*66861*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66863*/       OPC_EmitInteger, MVT::i32, 14, 
/*66866*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66869*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*66879*/     /*Scope*/ 20, /*->66900*/
/*66880*/       OPC_CheckChild0Type, MVT::v4f32,
/*66882*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66884*/       OPC_EmitInteger, MVT::i32, 14, 
/*66887*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66890*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*66900*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGT),// ->67105
/*66906*/   OPC_RecordChild0, // #0 = $Vn
/*66907*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->66932
/*66910*/     OPC_CheckChild0Type, MVT::v8i8,
/*66912*/     OPC_RecordChild1, // #1 = $Vm
/*66913*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66915*/     OPC_EmitInteger, MVT::i32, 14, 
/*66918*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66921*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->66956
/*66934*/     OPC_CheckChild0Type, MVT::v4i16,
/*66936*/     OPC_RecordChild1, // #1 = $Vm
/*66937*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66939*/     OPC_EmitInteger, MVT::i32, 14, 
/*66942*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66945*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->67006
/*66958*/     OPC_Scope, 22, /*->66982*/ // 2 children in Scope
/*66960*/       OPC_CheckChild0Type, MVT::v2i32,
/*66962*/       OPC_RecordChild1, // #1 = $Vm
/*66963*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66965*/       OPC_EmitInteger, MVT::i32, 14, 
/*66968*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66971*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*66982*/     /*Scope*/ 22, /*->67005*/
/*66983*/       OPC_CheckChild0Type, MVT::v2f32,
/*66985*/       OPC_RecordChild1, // #1 = $Vm
/*66986*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66988*/       OPC_EmitInteger, MVT::i32, 14, 
/*66991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66994*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67005*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->67030
/*67008*/     OPC_CheckChild0Type, MVT::v16i8,
/*67010*/     OPC_RecordChild1, // #1 = $Vm
/*67011*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67013*/     OPC_EmitInteger, MVT::i32, 14, 
/*67016*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67019*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67054
/*67032*/     OPC_CheckChild0Type, MVT::v8i16,
/*67034*/     OPC_RecordChild1, // #1 = $Vm
/*67035*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67037*/     OPC_EmitInteger, MVT::i32, 14, 
/*67040*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67043*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->67104
/*67056*/     OPC_Scope, 22, /*->67080*/ // 2 children in Scope
/*67058*/       OPC_CheckChild0Type, MVT::v4i32,
/*67060*/       OPC_RecordChild1, // #1 = $Vm
/*67061*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67063*/       OPC_EmitInteger, MVT::i32, 14, 
/*67066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67069*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*67080*/     /*Scope*/ 22, /*->67103*/
/*67081*/       OPC_CheckChild0Type, MVT::v4f32,
/*67083*/       OPC_RecordChild1, // #1 = $Vm
/*67084*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67086*/       OPC_EmitInteger, MVT::i32, 14, 
/*67089*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67092*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67103*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGTU),// ->67256
/*67109*/   OPC_RecordChild0, // #0 = $Vn
/*67110*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->67135
/*67113*/     OPC_CheckChild0Type, MVT::v8i8,
/*67115*/     OPC_RecordChild1, // #1 = $Vm
/*67116*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67118*/     OPC_EmitInteger, MVT::i32, 14, 
/*67121*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67124*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67159
/*67137*/     OPC_CheckChild0Type, MVT::v4i16,
/*67139*/     OPC_RecordChild1, // #1 = $Vm
/*67140*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67142*/     OPC_EmitInteger, MVT::i32, 14, 
/*67145*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67148*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->67183
/*67161*/     OPC_CheckChild0Type, MVT::v2i32,
/*67163*/     OPC_RecordChild1, // #1 = $Vm
/*67164*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67166*/     OPC_EmitInteger, MVT::i32, 14, 
/*67169*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67172*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->67207
/*67185*/     OPC_CheckChild0Type, MVT::v16i8,
/*67187*/     OPC_RecordChild1, // #1 = $Vm
/*67188*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67190*/     OPC_EmitInteger, MVT::i32, 14, 
/*67193*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67196*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67231
/*67209*/     OPC_CheckChild0Type, MVT::v8i16,
/*67211*/     OPC_RecordChild1, // #1 = $Vm
/*67212*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67214*/     OPC_EmitInteger, MVT::i32, 14, 
/*67217*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67220*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->67255
/*67233*/     OPC_CheckChild0Type, MVT::v4i32,
/*67235*/     OPC_RecordChild1, // #1 = $Vm
/*67236*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67238*/     OPC_EmitInteger, MVT::i32, 14, 
/*67241*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67244*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGTZ),// ->67443
/*67260*/   OPC_RecordChild0, // #0 = $Vm
/*67261*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->67284
/*67264*/     OPC_CheckChild0Type, MVT::v8i8,
/*67266*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67268*/     OPC_EmitInteger, MVT::i32, 14, 
/*67271*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67274*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67306
/*67286*/     OPC_CheckChild0Type, MVT::v4i16,
/*67288*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67290*/     OPC_EmitInteger, MVT::i32, 14, 
/*67293*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67296*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->67352
/*67308*/     OPC_Scope, 20, /*->67330*/ // 2 children in Scope
/*67310*/       OPC_CheckChild0Type, MVT::v2i32,
/*67312*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67314*/       OPC_EmitInteger, MVT::i32, 14, 
/*67317*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67320*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*67330*/     /*Scope*/ 20, /*->67351*/
/*67331*/       OPC_CheckChild0Type, MVT::v2f32,
/*67333*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67335*/       OPC_EmitInteger, MVT::i32, 14, 
/*67338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67341*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*67351*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->67374
/*67354*/     OPC_CheckChild0Type, MVT::v16i8,
/*67356*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67358*/     OPC_EmitInteger, MVT::i32, 14, 
/*67361*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67364*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->67396
/*67376*/     OPC_CheckChild0Type, MVT::v8i16,
/*67378*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67380*/     OPC_EmitInteger, MVT::i32, 14, 
/*67383*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67386*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->67442
/*67398*/     OPC_Scope, 20, /*->67420*/ // 2 children in Scope
/*67400*/       OPC_CheckChild0Type, MVT::v4i32,
/*67402*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67404*/       OPC_EmitInteger, MVT::i32, 14, 
/*67407*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67410*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*67420*/     /*Scope*/ 20, /*->67441*/
/*67421*/       OPC_CheckChild0Type, MVT::v4f32,
/*67423*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67425*/       OPC_EmitInteger, MVT::i32, 14, 
/*67428*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67431*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*67441*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLTZ),// ->67630
/*67447*/   OPC_RecordChild0, // #0 = $Vm
/*67448*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->67471
/*67451*/     OPC_CheckChild0Type, MVT::v8i8,
/*67453*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67455*/     OPC_EmitInteger, MVT::i32, 14, 
/*67458*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67461*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67493
/*67473*/     OPC_CheckChild0Type, MVT::v4i16,
/*67475*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67477*/     OPC_EmitInteger, MVT::i32, 14, 
/*67480*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67483*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->67539
/*67495*/     OPC_Scope, 20, /*->67517*/ // 2 children in Scope
/*67497*/       OPC_CheckChild0Type, MVT::v2i32,
/*67499*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67501*/       OPC_EmitInteger, MVT::i32, 14, 
/*67504*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67507*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*67517*/     /*Scope*/ 20, /*->67538*/
/*67518*/       OPC_CheckChild0Type, MVT::v2f32,
/*67520*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67522*/       OPC_EmitInteger, MVT::i32, 14, 
/*67525*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67528*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*67538*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->67561
/*67541*/     OPC_CheckChild0Type, MVT::v16i8,
/*67543*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67545*/     OPC_EmitInteger, MVT::i32, 14, 
/*67548*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67551*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->67583
/*67563*/     OPC_CheckChild0Type, MVT::v8i16,
/*67565*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67567*/     OPC_EmitInteger, MVT::i32, 14, 
/*67570*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67573*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->67629
/*67585*/     OPC_Scope, 20, /*->67607*/ // 2 children in Scope
/*67587*/       OPC_CheckChild0Type, MVT::v4i32,
/*67589*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67591*/       OPC_EmitInteger, MVT::i32, 14, 
/*67594*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67597*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*67607*/     /*Scope*/ 20, /*->67628*/
/*67608*/       OPC_CheckChild0Type, MVT::v4f32,
/*67610*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67612*/       OPC_EmitInteger, MVT::i32, 14, 
/*67615*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67618*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*67628*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VTST),// ->67781
/*67634*/   OPC_RecordChild0, // #0 = $Vn
/*67635*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->67660
/*67638*/     OPC_CheckChild0Type, MVT::v8i8,
/*67640*/     OPC_RecordChild1, // #1 = $Vm
/*67641*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67643*/     OPC_EmitInteger, MVT::i32, 14, 
/*67646*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67649*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67684
/*67662*/     OPC_CheckChild0Type, MVT::v4i16,
/*67664*/     OPC_RecordChild1, // #1 = $Vm
/*67665*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67667*/     OPC_EmitInteger, MVT::i32, 14, 
/*67670*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67673*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->67708
/*67686*/     OPC_CheckChild0Type, MVT::v2i32,
/*67688*/     OPC_RecordChild1, // #1 = $Vm
/*67689*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67691*/     OPC_EmitInteger, MVT::i32, 14, 
/*67694*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67697*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->67732
/*67710*/     OPC_CheckChild0Type, MVT::v16i8,
/*67712*/     OPC_RecordChild1, // #1 = $Vm
/*67713*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67715*/     OPC_EmitInteger, MVT::i32, 14, 
/*67718*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67721*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67756
/*67734*/     OPC_CheckChild0Type, MVT::v8i16,
/*67736*/     OPC_RecordChild1, // #1 = $Vm
/*67737*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67739*/     OPC_EmitInteger, MVT::i32, 14, 
/*67742*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67745*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->67780
/*67758*/     OPC_CheckChild0Type, MVT::v4i32,
/*67760*/     OPC_RecordChild1, // #1 = $Vm
/*67761*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67763*/     OPC_EmitInteger, MVT::i32, 14, 
/*67766*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67769*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::TRUNCATE),// ->67853
/*67784*/   OPC_RecordChild0, // #0 = $Vm
/*67785*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->67808
/*67788*/     OPC_CheckChild0Type, MVT::v8i16,
/*67790*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67792*/     OPC_EmitInteger, MVT::i32, 14, 
/*67795*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67798*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67830
/*67810*/     OPC_CheckChild0Type, MVT::v4i32,
/*67812*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67814*/     OPC_EmitInteger, MVT::i32, 14, 
/*67817*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67820*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
            /*SwitchType*/ 20,  MVT::v2i32,// ->67852
/*67832*/     OPC_CheckChild0Type, MVT::v2i64,
/*67834*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67836*/     OPC_EmitInteger, MVT::i32, 14, 
/*67839*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67842*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
              // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::SIGN_EXTEND),// ->67925
/*67856*/   OPC_RecordChild0, // #0 = $Vm
/*67857*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->67880
/*67860*/     OPC_CheckChild0Type, MVT::v8i8,
/*67862*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67864*/     OPC_EmitInteger, MVT::i32, 14, 
/*67867*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67870*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->67902
/*67882*/     OPC_CheckChild0Type, MVT::v4i16,
/*67884*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67886*/     OPC_EmitInteger, MVT::i32, 14, 
/*67889*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67892*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 20,  MVT::v2i64,// ->67924
/*67904*/     OPC_CheckChild0Type, MVT::v2i32,
/*67906*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67908*/     OPC_EmitInteger, MVT::i32, 14, 
/*67911*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67914*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_SINT),// ->67975
/*67928*/   OPC_RecordChild0, // #0 = $Vm
/*67929*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->67952
/*67932*/     OPC_CheckChild0Type, MVT::v2f32,
/*67934*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67936*/     OPC_EmitInteger, MVT::i32, 14, 
/*67939*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67942*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->67974
/*67954*/     OPC_CheckChild0Type, MVT::v4f32,
/*67956*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67958*/     OPC_EmitInteger, MVT::i32, 14, 
/*67961*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67964*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_UINT),// ->68025
/*67978*/   OPC_RecordChild0, // #0 = $Vm
/*67979*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->68002
/*67982*/     OPC_CheckChild0Type, MVT::v2f32,
/*67984*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67986*/     OPC_EmitInteger, MVT::i32, 14, 
/*67989*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67992*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->68024
/*68004*/     OPC_CheckChild0Type, MVT::v4f32,
/*68006*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68008*/     OPC_EmitInteger, MVT::i32, 14, 
/*68011*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68014*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 35|128,1/*163*/,  TARGET_VAL(ARMISD::VREV64),// ->68192
/*68029*/   OPC_RecordChild0, // #0 = $Vm
/*68030*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->68051
/*68033*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68035*/     OPC_EmitInteger, MVT::i32, 14, 
/*68038*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68041*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->68071
/*68053*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68055*/     OPC_EmitInteger, MVT::i32, 14, 
/*68058*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68061*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i32,// ->68091
/*68073*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68075*/     OPC_EmitInteger, MVT::i32, 14, 
/*68078*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68081*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68111
/*68093*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68095*/     OPC_EmitInteger, MVT::i32, 14, 
/*68098*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68101*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->68131
/*68113*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68115*/     OPC_EmitInteger, MVT::i32, 14, 
/*68118*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68121*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->68151
/*68133*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68135*/     OPC_EmitInteger, MVT::i32, 14, 
/*68138*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68141*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
            /*SwitchType*/ 18,  MVT::v2f32,// ->68171
/*68153*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68155*/     OPC_EmitInteger, MVT::i32, 14, 
/*68158*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68161*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64df), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VREV64df:v2f32 DPR:v2f32:$Vm)
            /*SwitchType*/ 18,  MVT::v4f32,// ->68191
/*68173*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68175*/     OPC_EmitInteger, MVT::i32, 14, 
/*68178*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68181*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64qf), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VREV64qf:v4f32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 83,  TARGET_VAL(ARMISD::VREV32),// ->68278
/*68195*/   OPC_RecordChild0, // #0 = $Vm
/*68196*/   OPC_SwitchType /*4 cases */, 18,  MVT::v8i8,// ->68217
/*68199*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68201*/     OPC_EmitInteger, MVT::i32, 14, 
/*68204*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68207*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->68237
/*68219*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68221*/     OPC_EmitInteger, MVT::i32, 14, 
/*68224*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68227*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68257
/*68239*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68241*/     OPC_EmitInteger, MVT::i32, 14, 
/*68244*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68247*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->68277
/*68259*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68261*/     OPC_EmitInteger, MVT::i32, 14, 
/*68264*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68267*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::VREV16),// ->68324
/*68281*/   OPC_RecordChild0, // #0 = $Vm
/*68282*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->68303
/*68285*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68287*/     OPC_EmitInteger, MVT::i32, 14, 
/*68290*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68293*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68323
/*68305*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68307*/     OPC_EmitInteger, MVT::i32, 14, 
/*68310*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68313*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 67|128,2/*323*/,  TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->68651
/*68328*/   OPC_RecordChild0, // #0 = $src
/*68329*/   OPC_Scope, 116|128,1/*244*/, /*->68576*/ // 3 children in Scope
/*68332*/     OPC_CheckChild0Type, MVT::i32,
/*68334*/     OPC_SwitchType /*6 cases */, 28,  MVT::v8i8,// ->68365
/*68337*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1 
/*68344*/       OPC_EmitInteger, MVT::i32, 0, 
/*68347*/       OPC_EmitInteger, MVT::i32, 14, 
/*68350*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68353*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v4i16,// ->68395
/*68367*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1 
/*68374*/       OPC_EmitInteger, MVT::i32, 0, 
/*68377*/       OPC_EmitInteger, MVT::i32, 14, 
/*68380*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68383*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v2i32,// ->68425
/*68397*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1 
/*68404*/       OPC_EmitInteger, MVT::i32, 0, 
/*68407*/       OPC_EmitInteger, MVT::i32, 14, 
/*68410*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68413*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 48,  MVT::v16i8,// ->68475
/*68427*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1 
/*68434*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2 
/*68441*/       OPC_EmitInteger, MVT::i32, 0, 
/*68444*/       OPC_EmitInteger, MVT::i32, 14, 
/*68447*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68450*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*68462*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*68465*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v8i16,// ->68525
/*68477*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1 
/*68484*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2 
/*68491*/       OPC_EmitInteger, MVT::i32, 0, 
/*68494*/       OPC_EmitInteger, MVT::i32, 14, 
/*68497*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68500*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*68512*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*68515*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v4i32,// ->68575
/*68527*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1 
/*68534*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2 
/*68541*/       OPC_EmitInteger, MVT::i32, 0, 
/*68544*/       OPC_EmitInteger, MVT::i32, 14, 
/*68547*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68550*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*68562*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*68565*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
              0, // EndSwitchType
/*68576*/   /*Scope*/ 48, /*->68625*/
/*68577*/     OPC_CheckChild0Type, MVT::f32,
/*68579*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->68602
/*68582*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*68589*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68592*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
              /*SwitchType*/ 20,  MVT::v4f32,// ->68624
/*68604*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1 
/*68611*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68614*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
              0, // EndSwitchType
/*68625*/   /*Scope*/ 24, /*->68650*/
/*68626*/     OPC_CheckChild0Type, MVT::f64,
/*68628*/     OPC_CheckType, MVT::v2f64,
/*68630*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1 
/*68637*/     OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*68640*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
              // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
              // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*68650*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::SINT_TO_FP),// ->68701
/*68654*/   OPC_RecordChild0, // #0 = $Vm
/*68655*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->68678
/*68658*/     OPC_CheckChild0Type, MVT::v2i32,
/*68660*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68662*/     OPC_EmitInteger, MVT::i32, 14, 
/*68665*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68668*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->68700
/*68680*/     OPC_CheckChild0Type, MVT::v4i32,
/*68682*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68684*/     OPC_EmitInteger, MVT::i32, 14, 
/*68687*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68690*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::UINT_TO_FP),// ->68751
/*68704*/   OPC_RecordChild0, // #0 = $Vm
/*68705*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->68728
/*68708*/     OPC_CheckChild0Type, MVT::v2i32,
/*68710*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68712*/     OPC_EmitInteger, MVT::i32, 14, 
/*68715*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68718*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->68750
/*68730*/     OPC_CheckChild0Type, MVT::v4i32,
/*68732*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68734*/     OPC_EmitInteger, MVT::i32, 14, 
/*68737*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68740*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          0, // EndSwitchOpcode
    0
  }; // Total Array size is 68753 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 550
  // #OPC_RecordNode                     = 41
  // #OPC_RecordChild                    = 1829
  // #OPC_RecordMemRef                   = 14
  // #OPC_CaptureGlueInput               = 11
  // #OPC_MoveChild                      = 2026
  // #OPC_MoveParent                     = 2705
  // #OPC_CheckSame                      = 228
  // #OPC_CheckPatternPredicate          = 1805
  // #OPC_CheckPredicate                 = 517
  // #OPC_CheckOpcode                    = 1101
  // #OPC_SwitchOpcode                   = 47
  // #OPC_CheckType                      = 1183
  // #OPC_SwitchType                     = 191
  // #OPC_CheckChildType                 = 1132
  // #OPC_CheckInteger                   = 498
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 52
  // #OPC_CheckComplexPat                = 236
  // #OPC_CheckAndImm                    = 286
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 3
  // #OPC_EmitInteger                    = 1872
  // #OPC_EmitStringInteger              = 90
  // #OPC_EmitRegister                   = 2015
  // #OPC_EmitConvertToTarget            = 601
  // #OPC_EmitMergeInputChains           = 265
  // #OPC_EmitCopyToReg                  = 0
  // #OPC_EmitNode                       = 193
  // #OPC_EmitNodeXForm                  = 148
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 68
  // #OPC_MorphNodeTo                    = 1963

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const {
  switch (PredNo) {
  default: assert(0 && "Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 1: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->isThumb2());
  case 3: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 4: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 5: return (!Subtarget->isThumb());
  case 6: return (Subtarget->hasNEON());
  case 7: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 8: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 9: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 10: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 11: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 14: return (Subtarget->hasVFP2());
  case 15: return (!Subtarget->isThumb()) && (Subtarget->useMovt());
  case 16: return (Subtarget->isThumb());
  case 17: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 18: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 19: return (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 20: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx());
  case 21: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 22: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx());
  case 23: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 24: return (!HonorSignDependentRoundingFPMath());
  case 25: return (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin());
  case 26: return (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin());
  case 27: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin());
  case 28: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin());
  case 29: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin());
  case 30: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin());
  case 31: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 32: return (Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 33: return (Subtarget->isThumb2()) && (Subtarget->useMovt());
  case 34: return (!Subtarget->isThumb()) && (!Subtarget->useMovt());
  case 35: return (Subtarget->isThumb2()) && (!Subtarget->useMovt());
  case 36: return (Subtarget->isTargetDarwin());
  case 37: return (!Subtarget->isTargetDarwin());
  case 38: return (Subtarget->isThumb()) && (!Subtarget->isTargetDarwin());
  case 39: return (Subtarget->isThumb()) && (Subtarget->isTargetDarwin());
  case 40: return (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 41: return (Subtarget->hasVFP3());
  case 42: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 43: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 44: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin());
  case 45: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin());
  case 46: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin());
  case 47: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin());
  case 48: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (!Subtarget->isTargetDarwin());
  case 49: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->isTargetDarwin());
  case 50: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 51: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 52: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 53: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 54: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 55: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  }
}

bool CheckNodePredicate(SDNode *Node, unsigned PredNo) const {
  switch (PredNo) {
  default: assert(0 && "Invalid predicate in table?");
  case 0: { // Predicate_lsl_amt
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (N->getZExtValue() < 32);

  }
  case 1: { // Predicate_asr_amt
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (N->getZExtValue() <= 32);

  }
  case 2: { // Predicate_imm1_15
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (int32_t)N->getZExtValue() >= 1 && (int32_t)N->getZExtValue() < 16;

  }
  case 3: { // Predicate_imm16_31
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (int32_t)N->getZExtValue() >= 16 && (int32_t)N->getZExtValue() < 32;

  }
  case 4: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 5: { // Predicate_t2_so_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
 return Pred_t2_so_imm(N); 
  }
  case 6: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 7: { // Predicate_so_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
 return Pred_so_imm(N); 
  }
  case 8: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 9: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = (int32_t)N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 10: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 11: { // Predicate_imm0_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(-N->getZExtValue()) < 255;

  }
  case 12: { // Predicate_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(-(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 13: { // Predicate_imm0_7
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() < 8;

  }
  case 14: { // Predicate_imm8_255
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() >= 8 && (uint32_t)N->getZExtValue() < 256;

  }
  case 15: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 16: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 17: { // Predicate_imm0_4095
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() < 4096;

  }
  case 18: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(-((uint32_t)N->getZExtValue())) != -1;

  }
  case 19: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 20: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 21: { // Predicate_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 22: { // Predicate_imm1_31
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (int32_t)N->getZExtValue() >= 1 && (int32_t)N->getZExtValue() < 32;

  }
  case 23: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 24: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 25: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 26: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 27: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 28: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 29: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 30: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 31: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 32: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 33: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 34: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 35: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 36: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 37: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 38: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 39: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 40: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 41: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 42: { // Predicate_imm0_255
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() < 256;

  }
  case 43: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 44: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 45: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 46: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 47: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 48: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 49: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 50: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 51: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 52: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 53: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 54: { // Predicate_adde_dead_carry
    SDNode *N = Node;
return !N->hasAnyUseOfValue(1);
  }
  case 55: { // Predicate_adde_live_carry
    SDNode *N = Node;
return N->hasAnyUseOfValue(1);
  }
  case 56: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 57: { // Predicate_sube_dead_carry
    SDNode *N = Node;
return !N->hasAnyUseOfValue(1);
  }
  case 58: { // Predicate_sube_live_carry
    SDNode *N = Node;
return N->hasAnyUseOfValue(1);
  }
  case 59: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 60: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 61: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 62: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 63: { // Predicate_imm0_65535
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() < 65536;

  }
  case 64: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->hasV6T2Ops())
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 65: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 66: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 67: { // Predicate_atomic_load_add_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 68: { // Predicate_atomic_load_add_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 69: { // Predicate_atomic_load_add_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 70: { // Predicate_atomic_load_sub_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 71: { // Predicate_atomic_load_sub_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 72: { // Predicate_atomic_load_sub_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 73: { // Predicate_atomic_load_and_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 74: { // Predicate_atomic_load_and_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 75: { // Predicate_atomic_load_and_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 76: { // Predicate_atomic_load_or_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 77: { // Predicate_atomic_load_or_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 78: { // Predicate_atomic_load_or_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 79: { // Predicate_atomic_load_xor_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 80: { // Predicate_atomic_load_xor_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 81: { // Predicate_atomic_load_xor_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 82: { // Predicate_atomic_load_nand_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 83: { // Predicate_atomic_load_nand_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 84: { // Predicate_atomic_load_nand_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 85: { // Predicate_atomic_swap_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 86: { // Predicate_atomic_swap_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 87: { // Predicate_atomic_swap_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 88: { // Predicate_atomic_cmp_swap_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 89: { // Predicate_atomic_cmp_swap_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 90: { // Predicate_atomic_cmp_swap_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 91: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM::getVFPf64Imm(N->getValueAPF()) != -1;
    
  }
  case 92: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM::getVFPf32Imm(N->getValueAPF()) != -1;
    
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent, SDValue N,
                         unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: assert(0 && "Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+3);
    return SelectShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 2:
    Result.resize(NextRes+3);
    return SelectShiftShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 3:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 4:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 5:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 8:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode2Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 17:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 18:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) {
  switch (XFormNo) {
  default: assert(0 && "Invalid xform # in table?");
  case 0: {  // lsl_shift_imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Sh = ARM_AM::getSORegOpc(ARM_AM::lsl, N->getZExtValue());
  return CurDAG->getTargetConstant(Sh, MVT::i32);

  }
  case 1: {  // asr_shift_imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Sh = ARM_AM::getSORegOpc(ARM_AM::asr, N->getZExtValue());
  return CurDAG->getTargetConstant(Sh, MVT::i32);

  }
  case 2: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, MVT::i32);

  }
  case 3: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 4: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, MVT::i32);

  }
  case 5: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, MVT::i32);

  }
  case 6: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, MVT::i32);

  }
  case 7: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, MVT::i32);

  }
  case 8: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 9: {  // so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 10: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), MVT::i32);

  }
  case 11: {  // so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, MVT::i32);

  }
  case 15: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), MVT::i32);

  }
  case 16: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  }
}

