git clone --depth 1 --no-tags https://github.com/ayberk-kara/elevator_control_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757378392
git clone --depth 1 --no-tags https://github.com/kaitlynlie/bcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754855772
git clone --depth 1 --no-tags https://github.com/Hatsuhinode/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755821451
git clone --depth 1 --no-tags https://github.com/AnoushkaTripathi/Signed-multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748923282
git clone --depth 1 --no-tags https://github.com/alhusseingamal/RTL-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752068675
git clone --depth 1 --no-tags https://github.com/guojt10/ddr4_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753923865
git clone --depth 1 --no-tags https://github.com/Mr-Kaushal-22/UART_Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754439234
git clone --depth 1 --no-tags https://github.com/RiteshKarki27/riscv-a7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750760799
git clone --depth 1 --no-tags https://github.com/dmitrodem/analogdevicesinc_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753575413
git clone --depth 1 --no-tags https://github.com/mranduril/vortex-vm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748866105
git clone --depth 1 --no-tags https://github.com/IrtazaArain/FPGA-Based-Temperature-Sensitive-LED-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756892973
git clone --depth 1 --no-tags https://github.com/elsiery/mnist_sw-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748475508
git clone --depth 1 --no-tags https://github.com/jElhamm/Verilog-HDL-Codes-Collection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753164038
git clone --depth 1 --no-tags https://github.com/amraliraqi/Digital-IC-Design-and-Verification-Diploma-Assignments-Eng.-Kareem-Waseem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751021245
git clone --depth 1 --no-tags https://github.com/amirmfarzane/Computer-Architecture-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753832670
git clone --depth 1 --no-tags https://github.com/Abubaker-Nafe/Digital-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754441316
git clone --depth 1 --no-tags https://github.com/abdelrahmanmohamedr/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754648186
git clone --depth 1 --no-tags https://github.com/kjingruz/MECHTRON-3TB4-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754880221
git clone --depth 1 --no-tags https://github.com/davidkebo/benchmark.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755561024
git clone --depth 1 --no-tags https://github.com/jlowpc/gcd_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751961754
git clone --depth 1 --no-tags https://github.com/datain01/updown.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752443363
git clone --depth 1 --no-tags https://github.com/Aymane-Aeris-El-Asslouj/ECE_529_standard_AM_demodulator_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752873609
git clone --depth 1 --no-tags https://github.com/Nirvan-Mishra-09/Priority-Encoder-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752832815
git clone --depth 1 --no-tags https://github.com/adelina233/Proiect-FC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753366421
git clone --depth 1 --no-tags https://github.com/jenish98-coder/VHDL_Programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755930117
git clone --depth 1 --no-tags https://github.com/pOrtiz01/DigitalDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756069847
git clone --depth 1 --no-tags https://github.com/shenj7/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756509881
git clone --depth 1 --no-tags https://github.com/YaraHassan3/Single-Cycle-Processor-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756106977
git clone --depth 1 --no-tags https://github.com/pueo-pynq/firmware-teb0835.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756400627
git clone --depth 1 --no-tags https://github.com/Doggukkan/DigitalHockey.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756897530
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/xuppl4_cabletest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757156496
git clone --depth 1 --no-tags https://github.com/coolsakpathak123/RISCV_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756780226
git clone --depth 1 --no-tags https://github.com/bowling233/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753056963
git clone --depth 1 --no-tags https://github.com/CaioNunes1/Projeto-Arquitetura-monociclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756468439
git clone --depth 1 --no-tags https://github.com/JakeHamacher/hamacher-csci330-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748436032
git clone --depth 1 --no-tags https://github.com/NitoHGa/Cronometro---Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748928287
git clone --depth 1 --no-tags https://github.com/adeirman46/Verilog-by-Example-Companion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748911867
git clone --depth 1 --no-tags https://github.com/omarzalahh/16-FFT-Radix-2-2-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749078073
git clone --depth 1 --no-tags https://github.com/Animeshcoder/Computer_organization_and_systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750241475
git clone --depth 1 --no-tags https://github.com/Abhi-Singh11/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749678031
git clone --depth 1 --no-tags https://github.com/amr-elberry/ALU_ArithmaticLogicUnit_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749498721
git clone --depth 1 --no-tags https://github.com/happybear98/VHDL_clock_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749616164
git clone --depth 1 --no-tags https://github.com/mthudaa/PWM_Generator_FPGA_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750427771
git clone --depth 1 --no-tags https://github.com/prushton-riscv/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756422888
git clone --depth 1 --no-tags https://github.com/Mr-Kaushal-22/APB_Interface_Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756307989
git clone --depth 1 --no-tags https://github.com/surajPrajapati-rgb/Computer-Organisation-and-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749343814
git clone --depth 1 --no-tags https://github.com/mj1069/Mj32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754589488
git clone --depth 1 --no-tags https://github.com/aditya-me13/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755350255
git clone --depth 1 --no-tags https://github.com/Liorkap/VLSI_CAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750386103
git clone --depth 1 --no-tags https://github.com/VIKRUTHI/Cric_scorecard_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748503202
git clone --depth 1 --no-tags https://github.com/konno0121/PipeV_step.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748598372
git clone --depth 1 --no-tags https://github.com/manukop/MACUNIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748953418
git clone --depth 1 --no-tags https://github.com/MonaaMansour/Master-Information-Block-Decoding-for-NR-5G-Technology.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753770747
git clone --depth 1 --no-tags https://github.com/DanielaPavlenco/Circuit-For-Time-Measurement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754063165
git clone --depth 1 --no-tags https://github.com/CHENCHETY-ABHISHEK/EE3402-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751251520
git clone --depth 1 --no-tags https://github.com/Pilouco26/Estructura-de-Computadors-FASE1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754279115
git clone --depth 1 --no-tags https://github.com/cixiny/NANDLAND-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754452561
git clone --depth 1 --no-tags https://github.com/Arefegh/Logic-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754645234
git clone --depth 1 --no-tags https://github.com/MayureshDeshpande/VeriTM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754693660
git clone --depth 1 --no-tags https://github.com/karthickm12/hdlbits_solutions_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751174199
git clone --depth 1 --no-tags https://github.com/CorconTI/FPGA_temp_sens.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754916000
git clone --depth 1 --no-tags https://github.com/Vibhav-Gopal/UART-TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755049373
git clone --depth 1 --no-tags https://github.com/patrickparseg/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754424360
git clone --depth 1 --no-tags https://github.com/ThomasGutek/PipelinedCPUVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755321621
git clone --depth 1 --no-tags https://github.com/tarun-prakash/riscv_simple_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756928601
git clone --depth 1 --no-tags https://github.com/aliciacilmora/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757005929
git clone --depth 1 --no-tags https://github.com/Gatsch/jku-tt06-ledcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753188346
git clone --depth 1 --no-tags https://github.com/mohammadKazzazi/Multi-cycle-MIPS-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757121802
git clone --depth 1 --no-tags https://github.com/yardenmodan/Flappy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757141806
git clone --depth 1 --no-tags https://github.com/michaelakbu/ALU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756204275
git clone --depth 1 --no-tags https://github.com/KaihaoYuHW/Verilog_infrared-remote-control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749173351
git clone --depth 1 --no-tags https://github.com/FINALxxx/Sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749047461
git clone --depth 1 --no-tags https://github.com/ruizmar1/Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749547876
git clone --depth 1 --no-tags https://github.com/ZeinNoureddin/Pipelined-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751067698
git clone --depth 1 --no-tags https://github.com/KiarashDalir2003/wheelOfLuck.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751183573
git clone --depth 1 --no-tags https://github.com/THIRU-1074/32-BIT-ALU-USING-VERILOG-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751350697
git clone --depth 1 --no-tags https://github.com/20msi2/Mini-RISC-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751443706
git clone --depth 1 --no-tags https://github.com/Eridarus/rusc_i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751627039
git clone --depth 1 --no-tags https://github.com/ShiYue-HelloWorld/Write-CPU-by-yourself.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752683820
git clone --depth 1 --no-tags https://github.com/rishabh4749/One_To_Four_Demux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752548441
git clone --depth 1 --no-tags https://github.com/Varundeep5435/Spatial-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752548781
git clone --depth 1 --no-tags https://github.com/MustafaTarek77/Advanced-Encryption-Standard-AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749729387
git clone --depth 1 --no-tags https://github.com/Hamza-Ali10/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753196962
git clone --depth 1 --no-tags https://github.com/xdu-zhangfan/RTL_Libraries.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754432573
git clone --depth 1 --no-tags https://github.com/nguyendaithien/LSI_CONTEST_HUST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750716889
git clone --depth 1 --no-tags https://github.com/CasperWhite13/AD8Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750756106
git clone --depth 1 --no-tags https://github.com/Soumil-07/riscv-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752378137
git clone --depth 1 --no-tags https://github.com/phn210/fpga-ascon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754344502
git clone --depth 1 --no-tags https://github.com/AsparaGus116/Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756157954
git clone --depth 1 --no-tags https://github.com/Rithikiitb/pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749043421
git clone --depth 1 --no-tags https://github.com/techmanyuan/fpgauartgai.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749258305
git clone --depth 1 --no-tags https://github.com/mitnk/nextpnr-9k-lcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749409985
git clone --depth 1 --no-tags https://github.com/MahsaNasehi/ModifiedProj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749647629
git clone --depth 1 --no-tags https://github.com/kevserrk/FB-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749947197
