# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 649.5 6.4e-05 512 0.05 890 196608 22.2463 6.83418 111.917 208.933 350.186 350.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 649.5 6.4e-05 512 0.05 890 193536 21.6672 6.59661 129.049 204.345 361.909 362.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 649.5 6.4e-05 512 0.05 890 194560 21.9295 6.6415 135.047 207.089 370.954 371.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 649.5 6.4e-05 512 0.05 890 196608 21.6747 6.63552 127.198 206.965 362.716 362.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 649.5 6.4e-05 512 0.05 890 192000 22.199 6.64938 125.539 206.449 361.085 361.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 649.5 6.4e-05 512 0.05 890 186368 21.8673 6.58352 126.104 202.339 357.137 357.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 649.5 6.4e-05 512 0.05 890 184320 22.9629 6.64848 124.907 207.087 361.853 362.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 649.5 6.4e-05 512 0.05 890 196608 22.2576 6.71789 128.976 209.882 368.085 368.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 649.5 6.4e-05 512 0.05 890 172032 22.5688 6.62096 113.708 198.543 341.864 342.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 649.5 6.4e-05 512 0.05 890 179200 23.9777 7.17664 128.788 361.712 522.881 524.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 649.5 6.4e-05 512 0.05 890 163840 25.0328 7.17414 139.152 381.698 555.957 559.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 649.5 6.4e-05 512 0.05 885 196608 24.9717 7.86842 149.018 569.266 754.213 757.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 649.5 6.4e-05 512 0.05 885 199680 23.2625 7.46061 117.126 403.235 553.5 556.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 649.5 6.4e-05 512 0.05 885 190464 23.2891 6.96906 109.358 317.251 458.656 460.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 649.5 6.4e-05 512 0.05 885 193536 23.6382 7.64758 129.42 540.119 703.721 707.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 649.5 6.4e-05 512 0.05 885 196608 24.8518 7.72666 156.134 562.911 754.597 758.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 649.5 6.4e-05 512 0.05 885 184320 23.7602 7.23354 148.942 450.284 632.457 634.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 649.5 6.4e-05 512 0.05 885 194560 23.2597 7.30829 138.844 409.581 581.661 584.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 649.5 6.4e-05 512 0.05 885 184320 23.3773 6.86483 131.795 217.83 380.889 382.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 649.5 6.4e-05 512 0.05 885 192000 22.385 6.76813 135.817 207.709 373.225 373.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 649.5 6.4e-05 512 0.05 885 186368 22.1556 7.03283 133.761 222.251 386.044 387.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 649.5 6.4e-05 512 0.05 885 184320 23.9929 7.05898 138.48 251.435 422.546 424.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 649.5 6.4e-05 512 0.05 885 196608 22.7479 7.1479 136.818 215.544 383.404 384.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 649.5 6.4e-05 512 0.05 885 172032 22.6015 6.64986 135.615 198.775 364.142 364.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 649.5 6.4e-05 512 0.05 885 179200 23.8359 7.04502 149.498 207.977 389.297 390.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 649.5 6.4e-05 512 0.05 885 163840 24.3348 7.08371 118.148 261.084 412.633 414.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 649.5 6.4e-05 512 0.05 900 196608 22.3929 6.99718 120.403 209.566 359.85 360.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 649.5 6.4e-05 512 0.05 900 199680 22.3412 7.44221 122.006 260.505 413.276 413.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 649.5 6.4e-05 512 0.05 900 190464 22.6119 6.88733 108.719 210.585 349.708 350.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 649.5 6.4e-05 512 0.05 900 193536 22.339 6.73283 113.111 207.398 350.12 350.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 649.5 6.4e-05 512 0.05 900 196608 23.5635 7.30765 128.059 421.302 582.544 585.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 649.5 6.4e-05 512 0.05 900 184320 22.9164 6.70515 135.205 206.616 372.168 373.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 649.5 6.4e-05 512 0.05 900 165888 23.8126 6.64928 90.1174 198.855 320.612 322.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 649.5 6.4e-05 512 0.05 900 194560 22.0127 6.69898 135.932 206.66 371.725 372.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 649.5 6.4e-05 512 0.05 900 184320 23.7003 6.98848 93.8198 322.008 448.039 450.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 649.5 6.4e-05 512 0.05 900 184320 23.3903 6.84746 121.142 235.778 388.143 389.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 649.5 6.4e-05 512 0.05 900 172032 23.007 7.00886 82.3045 247.124 360.763 362.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 649.5 6.4e-05 512 0.05 900 192000 23.3845 7.64698 143.562 480.446 657.396 660.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 649.5 6.4e-05 512 0.05 900 179200 24.0395 6.75882 87.7718 236.019 355.879 357.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 649.5 6.4e-05 512 0.05 900 186368 22.5272 7.11654 164.392 266.367 462.146 463.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 649.5 6.4e-05 512 0.05 900 172032 21.6466 6.55155 99.6389 214.45 342.998 343.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 649.5 6.4e-05 512 0.05 900 184320 23.8412 6.85056 155.827 235.548 423.46 425.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 649.5 6.4e-05 512 0.05 900 184320 23.2859 6.70762 105.495 207.334 343.6 344.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 649.5 6.4e-05 512 0.05 900 196608 22.8916 7.19728 161.212 233.968 426.617 428.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 649.5 6.4e-05 512 0.05 900 163840 23.7148 7.0697 90.8647 222.393 344.963 345.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 649.5 6.4e-05 512 0.05 900 172032 22.6198 6.78093 143.519 198.664 372.083 372.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 649.5 6.4e-05 512 0.05 900 147456 25.0924 6.6847 74.69 204.876 312.018 312.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 649.5 6.4e-05 512 0.05 900 179200 24.1379 6.79306 134.238 269.791 436.237 438.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 649.5 6.4e-05 512 0.05 900 153600 26.2299 9.14083 83.4393 217.866 337.607 338.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 649.5 6.4e-05 512 0.05 888 192512 23.0933 6.97344 102.307 222.245 355.649 356.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 649.5 6.4e-05 512 0.05 888 194560 23.4798 7.32672 111.584 334.501 478.521 480.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 649.5 6.4e-05 512 0.05 888 190464 22.5889 6.80272 120.603 207.708 358.452 359.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 649.5 6.4e-05 512 0.05 888 184320 23.928 6.87907 73.7201 307.658 414.027 416.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 649.5 6.4e-05 512 0.05 888 186368 23.6647 6.93744 121.308 278.231 431.788 433.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 649.5 6.4e-05 512 0.05 888 172032 23.6366 6.74816 71.3657 216.778 319.376 320.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 649.5 6.4e-05 512 0.05 888 188416 23.678 6.85744 115.947 226.773 374.396 375.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 649.5 6.4e-05 512 0.05 888 180224 24.0391 6.82186 73.3356 210.934 315.655 316.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 649.5 6.4e-05 512 0.05 888 184320 22.8156 6.88538 132.69 210.318 373.559 374.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 649.5 6.4e-05 512 0.05 888 165888 23.4357 6.89466 84.5713 260.048 375.789 376.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 649.5 6.4e-05 512 0.05 888 184320 23.0611 6.87104 135.757 206.739 372.872 373.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 649.5 6.4e-05 512 0.05 888 184320 23.0364 6.70336 87.2365 206.694 324.131 324.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 649.5 6.4e-05 512 0.05 888 184320 23.7287 7.35642 157.558 282.583 472.895 474.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 649.5 6.4e-05 512 0.05 888 172032 23.3603 7.09898 96.3727 338.783 467.63 469.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 649.5 6.4e-05 512 0.05 888 179200 23.8273 6.96253 153.803 207.695 393.239 394.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 649.5 6.4e-05 512 0.05 888 179200 23.7006 6.73146 102.232 207.517 340.77 341.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 649.5 6.4e-05 512 0.05 888 172032 23.3967 6.8055 145.329 202.667 378.633 379.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 649.5 6.4e-05 512 0.05 888 143360 24.9977 6.89587 83.3181 265.768 382.596 384.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 649.5 6.4e-05 512 0.05 888 184320 23.1044 6.88429 152.656 206.855 389.988 390.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 649.5 6.4e-05 512 0.05 888 184320 23.5066 7.49888 98.0596 275.254 405.738 407.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 649.5 6.4e-05 512 0.05 888 180224 24.5403 6.9161 137.199 265.828 435.879 437.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 649.5 6.4e-05 512 0.05 888 163840 23.4664 6.98838 92.7555 207.418 331.257 331.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 649.5 6.4e-05 512 0.05 900 196608 23.274 7.75149 137.352 497.231 667.794 670.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 649.5 6.4e-05 512 0.05 900 194560 22.9011 6.85664 106.266 211.078 347.74 348.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 649.5 6.4e-05 512 0.05 900 184320 23.0992 6.70774 66.0195 207.477 303.8 304.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 649.5 6.4e-05 512 0.05 900 190464 23.5118 8.12733 118.241 422.336 574.61 577.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 649.5 6.4e-05 512 0.05 900 184320 23.0835 6.8649 84.1709 207.36 321.985 322.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 649.5 6.4e-05 512 0.05 900 193536 24.3523 7.51309 149.836 493.625 678.201 681.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 649.5 6.4e-05 512 0.05 900 186368 23.2763 7.6335 88.3227 449.489 571.397 574.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 649.5 6.4e-05 512 0.05 900 196608 23.7237 7.31722 137.132 458.062 628.753 631.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 649.5 6.4e-05 512 0.05 900 196608 22.4211 6.97958 89.6883 209.734 329.316 329.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 649.5 6.4e-05 512 0.05 900 184320 23.851 7.38083 143.815 472.696 650.508 653.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 649.5 6.4e-05 512 0.05 900 165888 24.8616 7.37894 101.886 468.247 604.857 607.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 649.5 6.4e-05 512 0.05 900 184320 23.1691 6.91405 129.747 211.265 371.711 372.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 649.5 6.4e-05 512 0.05 900 184320 24.8208 7.69843 116.972 547.735 699.909 703.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 649.5 6.4e-05 512 0.05 900 184320 24.3445 7.54714 184.734 534.416 754.07 757.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 649.5 6.4e-05 512 0.05 900 172032 23.7643 7.42195 109.144 479.134 621.836 624.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 649.5 6.4e-05 512 0.05 900 192000 22.3622 6.90842 171.422 206.877 408.101 408.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 649.5 6.4e-05 512 0.05 900 179200 24.0516 6.73478 103.001 307.641 442.732 444.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 649.5 6.4e-05 512 0.05 900 186368 22.622 6.7056 149.865 316.411 496.945 498.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 649.5 6.4e-05 512 0.05 900 172032 23.4766 7.48528 122.422 508.731 665.063 668.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 649.5 6.4e-05 512 0.05 900 184320 24.9095 7.67123 173.927 561.278 770.861 774.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 649.5 6.4e-05 512 0.05 900 184320 24.2809 7.6183 109.828 470.667 614.909 617.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 649.5 6.4e-05 512 0.05 900 196608 22.7206 6.89558 147.411 231.718 409.732 411.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 649.5 6.4e-05 512 0.05 900 163840 24.6431 7.3912 89.4539 372.919 497.02 500.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 649.5 6.4e-05 512 0.05 896 188416 24.5337 7.62931 107.333 462.709 605.029 608.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 649.5 6.4e-05 512 0.05 896 188416 40.5476 7.65645 70.5212 434.163 564.426 568.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 649.5 6.4e-05 512 0.05 896 189440 23.2744 6.81021 103.325 210.134 343.989 344.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 649.5 6.4e-05 512 0.05 896 184320 23.1017 6.73398 65.1277 206.96 302.483 303.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 649.5 6.4e-05 512 0.05 896 184320 23.7788 6.99485 109.899 274.829 417.068 418.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 649.5 6.4e-05 512 0.05 896 184320 24.3323 7.31136 79.9079 448.953 563.088 566.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 649.5 6.4e-05 512 0.05 896 186368 23.2316 7.0457 109.007 223.935 364.246 365.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 649.5 6.4e-05 512 0.05 896 172032 23.9501 6.8672 65.2338 235.4 332.827 334.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 649.5 6.4e-05 512 0.05 896 172032 24.935 7.16541 62.102 469.529 566.3 569.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 649.5 6.4e-05 512 0.05 896 188416 24.1086 7.28848 110.512 355.006 498.927 501.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 649.5 6.4e-05 512 0.05 896 180224 24.8958 7.36256 75.7604 479.625 589.74 592.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 649.5 6.4e-05 512 0.05 896 172032 23.8591 7.07584 57.4206 351.542 442.302 445.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 649.5 6.4e-05 512 0.05 896 184320 23.9565 7.5264 160.285 444.806 639.034 642.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 649.5 6.4e-05 512 0.05 896 165888 24.7828 7.59619 113.37 479.946 628.593 631.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 649.5 6.4e-05 512 0.05 896 165888 25.4859 6.95706 76.1754 327.943 438.856 441.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 649.5 6.4e-05 512 0.05 896 184320 24.1345 7.27891 149.241 404.753 587.681 590.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 649.5 6.4e-05 512 0.05 896 184320 24.1786 7.19462 105.899 378.238 517.913 521.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 649.5 6.4e-05 512 0.05 896 184320 24.7448 7.65888 99.8048 549.594 684.971 688.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 649.5 6.4e-05 512 0.05 896 184320 23.4536 6.99328 139.814 286.517 457.977 459.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 649.5 6.4e-05 512 0.05 896 172032 23.2228 7.01866 97.6783 230.338 359.9 362.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 649.5 6.4e-05 512 0.05 896 147456 26.7348 7.35411 76.4056 464.744 577.886 581.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 649.5 6.4e-05 512 0.05 896 179200 23.5884 6.66038 133.832 206.891 371.455 371.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 649.5 6.4e-05 512 0.05 896 179200 25.2755 7.50496 116.783 500.333 652.389 655.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 649.5 6.4e-05 512 0.05 896 153600 26.1508 6.73997 67.1421 218.119 318.818 319.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 649.5 6.4e-05 512 0.05 896 172032 24.042 7.16166 124.42 292.533 449.864 451.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 649.5 6.4e-05 512 0.05 896 143360 25.1405 7.00211 78.4324 394.731 507.451 510.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 649.5 6.4e-05 512 0.05 896 172032 24.335 7.168 73.2972 368.09 475.015 477.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 649.5 6.4e-05 512 0.05 896 184320 23.2412 6.91203 147.989 231.159 409.922 410.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 649.5 6.4e-05 512 0.05 896 184320 23.9791 7.21139 94.7542 349.01 476.901 479.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 649.5 6.4e-05 512 0.05 896 138240 23.9835 6.43072 59.3002 296.782 388.115 390.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 649.5 6.4e-05 512 0.05 896 180224 24.4011 7.0912 128.813 245.694 407.333 408.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 649.5 6.4e-05 512 0.05 896 163840 23.9065 7.00874 82.3901 254.204 368.894 370.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 649.5 6.4e-05 512 0.05 896 147456 25.2669 6.63888 74.3594 198.608 305.327 305.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 649.5 6.4e-05 512 0.05 920 188416 23.5335 7.24544 120.826 225.756 378.435 379.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 649.5 6.4e-05 512 0.05 920 188416 23.7303 7.10224 68.545 261.738 362.384 363.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 649.5 6.4e-05 512 0.05 920 189440 23.4904 7.19267 120.241 218.659 370.573 371.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 649.5 6.4e-05 512 0.05 920 184320 24.1594 7.69674 84.543 403.992 522.72 525.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 649.5 6.4e-05 512 0.05 920 184320 23.7152 6.86285 73.6729 210.028 315.432 317.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 649.5 6.4e-05 512 0.05 920 184320 23.3301 6.76019 112.991 280.659 424.71 425.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 649.5 6.4e-05 512 0.05 920 184320 23.5857 6.73178 79.2874 212.596 323.539 325.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 649.5 6.4e-05 512 0.05 920 165888 23.506 6.6607 58.4594 211.996 301.421 302.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 649.5 6.4e-05 512 0.05 920 186368 23.8505 6.93248 156.974 307.187 496.917 499.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 649.5 6.4e-05 512 0.05 920 172032 24.0097 6.96781 94.2027 256.203 383.17 385.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 649.5 6.4e-05 512 0.05 920 172032 23.4845 6.98179 79.3207 204.809 315.237 315.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 649.5 6.4e-05 512 0.05 920 188416 23.6315 7.05984 151.872 282.335 466.101 467.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 649.5 6.4e-05 512 0.05 920 180224 24.4066 7.07693 92.3717 271.684 396.824 398.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 649.5 6.4e-05 512 0.05 920 172032 22.6005 6.62371 70.752 199.152 299.583 300.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 649.5 6.4e-05 512 0.05 920 175104 24.5908 7.11802 142.464 363.205 539.859 542.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 649.5 6.4e-05 512 0.05 920 165888 23.8559 7.39245 97.7847 269.908 400.497 402.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 649.5 6.4e-05 512 0.05 920 165888 24.6003 6.7744 78.1589 209.581 319.822 320.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 649.5 6.4e-05 512 0.05 920 147456 26.0512 7.1743 71.1004 380.128 486.589 489.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 649.5 6.4e-05 512 0.05 920 184320 23.1476 6.7417 141.591 284.117 456.164 456.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 649.5 6.4e-05 512 0.05 920 184320 23.2532 6.92496 116.858 210.556 358.419 359.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 649.5 6.4e-05 512 0.05 920 184320 23.8103 7.0577 82.3469 256.197 371.082 373.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 649.5 6.4e-05 512 0.05 920 163840 22.3888 6.71459 71.4478 193.928 295.006 295.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 649.5 6.4e-05 512 0.05 920 184320 23.0693 6.90368 135.532 207.03 373.056 373.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 649.5 6.4e-05 512 0.05 920 172032 25.2161 7.61475 120.854 539.121 696.131 700.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 649.5 6.4e-05 512 0.05 920 147456 27.792 7.61651 90.2034 552.97 681.536 685.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 649.5 6.4e-05 512 0.05 920 147456 27.8345 7.67459 83.579 546.602 668.678 672.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 649.5 6.4e-05 512 0.05 920 179200 24.695 7.59853 144.26 447.339 626.534 629.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 649.5 6.4e-05 512 0.05 920 179200 23.8816 7.07174 92.6716 260.439 385.517 386.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 649.5 6.4e-05 512 0.05 920 153600 26.6555 7.05946 74.1845 305.021 414.531 416.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 649.5 6.4e-05 512 0.05 920 153600 26.3499 7.13402 63.8653 323.508 422.203 423.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 649.5 6.4e-05 512 0.05 912 184320 24.999 7.57562 122.118 451.826 609.043 612.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 649.5 6.4e-05 512 0.05 912 180224 25.3333 7.31466 76.5865 426.357 537.958 540.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 649.5 6.4e-05 512 0.05 912 172032 25.4259 7.36541 60.5927 457.935 553.835 557.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 649.5 6.4e-05 512 0.05 912 184320 23.8946 6.93776 106.915 224.995 363.355 364.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 649.5 6.4e-05 512 0.05 912 174080 24.2729 6.93853 66.7332 221.976 320.685 321.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 649.5 6.4e-05 512 0.05 912 168960 24.8671 6.79152 54.2235 226.475 313.159 314.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 649.5 6.4e-05 512 0.05 912 178176 23.7052 6.8927 158.462 206.923 396.539 397.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 649.5 6.4e-05 512 0.05 912 172032 24.6606 6.87827 96.1763 258.795 387.671 389.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 649.5 6.4e-05 512 0.05 912 165888 24.2965 7.11446 72.0419 369.428 475.031 477.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 649.5 6.4e-05 512 0.05 912 147456 25.4478 7.02464 60.9786 275.527 370.291 371.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 649.5 6.4e-05 512 0.05 912 179200 24.5061 7.31514 135.198 333.184 502.403 504.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 649.5 6.4e-05 512 0.05 912 172032 23.6636 6.90909 95.4881 214.161 341.044 341.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 649.5 6.4e-05 512 0.05 912 172032 24.2885 7.07994 69.9159 355.36 458.385 460.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 649.5 6.4e-05 512 0.05 912 143360 24.7149 6.61299 59.7556 215.386 307.2 308.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 649.5 6.4e-05 512 0.05 912 180224 24.0311 7.04592 132.204 227.117 391.062 391.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 649.5 6.4e-05 512 0.05 912 180224 24.1862 7.1104 86.1278 210.406 328.697 329.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 649.5 6.4e-05 512 0.05 912 147456 25.5516 6.84746 58.8492 271.952 364.604 366.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 649.5 6.4e-05 512 0.05 912 163840 23.8207 6.95558 60.471 215.34 307.798 309.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 649.5 6.4e-05 512 0.05 912 175104 24.3692 7.14842 130.076 274.736 438.398 440.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 649.5 6.4e-05 512 0.05 912 165888 23.2179 6.7145 83.7663 218.248 332.499 333.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 649.5 6.4e-05 512 0.05 912 165888 25.182 6.8544 73.6025 329.549 436.703 438.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 649.5 6.4e-05 512 0.05 912 147456 26.2728 7.06147 66.2633 393.53 495.523 498.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 649.5 6.4e-05 512 0.05 912 174080 24.1529 6.74406 123.469 207.559 362.49 363.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 649.5 6.4e-05 512 0.05 912 163840 25.4536 6.86694 84.3364 245.846 363.738 365.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 649.5 6.4e-05 512 0.05 912 153600 26.0084 6.88195 66.6151 208.164 308.175 308.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 649.5 6.4e-05 512 0.05 912 122880 26.9772 6.84253 50.539 312.411 398.382 400.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 649.5 6.4e-05 512 0.05 900 196608 22.3736 6.75856 122.26 209.69 361.557 362.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 649.5 6.4e-05 512 0.05 900 196608 22.5092 6.83283 92.7505 210.233 332.797 333.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 649.5 6.4e-05 512 0.05 900 184320 23.1755 6.93286 62.2239 242.997 336.124 336.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 649.5 6.4e-05 512 0.05 900 194560 22.7867 6.82726 113.71 210.292 354.097 354.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 649.5 6.4e-05 512 0.05 900 184320 23.3383 6.99693 79.7325 233.075 344.01 345.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 649.5 6.4e-05 512 0.05 900 184320 23.1959 7.20691 59.5323 320.692 411.482 412.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 649.5 6.4e-05 512 0.05 900 184320 23.4983 6.88947 51.5059 243.189 326.379 328.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 649.5 6.4e-05 512 0.05 900 190464 22.8921 7.34221 163.458 217.724 412.995 414.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 649.5 6.4e-05 512 0.05 900 184320 23.3399 6.73786 93.6924 213.155 337.715 338.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 649.5 6.4e-05 512 0.05 900 165888 27.4858 7.05187 81.1528 204.283 322.687 323.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 649.5 6.4e-05 512 0.05 900 172032 23.0064 7.99642 61.7088 205.563 299.437 300.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 649.5 6.4e-05 512 0.05 900 193536 22.3331 6.76333 152.412 207.646 389.674 390.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 649.5 6.4e-05 512 0.05 900 186368 22.4725 7.0799 98.0382 364.033 492.948 494.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 649.5 6.4e-05 512 0.05 900 172032 23.7196 6.74611 67.9563 251.164 350.608 351.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 649.5 6.4e-05 512 0.05 900 172032 21.4568 6.51482 61.2613 193.703 283.411 283.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 649.5 6.4e-05 512 0.05 900 196608 23.2204 7.54221 146.627 331.03 510.703 513.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 649.5 6.4e-05 512 0.05 900 196608 22.7678 7.14755 94.7212 253.273 378.951 380.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 649.5 6.4e-05 512 0.05 900 172032 22.6826 6.61126 73.9613 199.252 302.943 303.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 649.5 6.4e-05 512 0.05 900 163840 23.8482 7.03949 58.4757 247.091 337.651 338.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 649.5 6.4e-05 512 0.05 900 184320 23.589 7.34506 144.585 302.347 480.132 482.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 649.5 6.4e-05 512 0.05 900 165888 23.4209 6.81901 93.7135 198.81 323.541 324.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 649.5 6.4e-05 512 0.05 900 165888 24.8284 7.14957 74.6837 243.515 351.357 352.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 649.5 6.4e-05 512 0.05 900 147456 25.3316 6.7823 80.362 198.672 311.638 312.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 649.5 6.4e-05 512 0.05 900 138240 24.4263 6.48851 65.485 215.799 313.76 315.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 649.5 6.4e-05 512 0.05 900 184320 23.1204 6.72768 134.148 206.745 371.286 371.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 649.5 6.4e-05 512 0.05 900 184320 24.2518 7.51277 108.44 476.096 618.918 621.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 649.5 6.4e-05 512 0.05 900 184320 23.7951 7.26237 79.9452 265.871 378.669 380.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 649.5 6.4e-05 512 0.05 900 163840 22.7398 6.81165 66.3005 229.105 326.121 327.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 649.5 6.4e-05 512 0.05 900 153600 26.0824 6.73818 59.1638 219.788 312.433 313.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 649.5 6.4e-05 512 0.05 900 192512 22.7599 6.97344 122.273 209.53 361.989 362.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 649.5 6.4e-05 512 0.05 900 188416 23.6445 7.23178 72.2974 232.655 337.073 338.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 649.5 6.4e-05 512 0.05 900 184320 23.0158 6.68698 58.2216 206.806 295.164 295.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 649.5 6.4e-05 512 0.05 900 180224 25.7566 7.71891 63.0357 497.912 597.157 600.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 649.5 6.4e-05 512 0.05 900 189440 23.9942 6.97354 148.971 241.266 422.557 424.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 649.5 6.4e-05 512 0.05 900 184320 23.8844 7.01456 93.8802 251.779 378.058 379.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 649.5 6.4e-05 512 0.05 900 184320 23.6723 7.31558 77.5963 265.06 375.451 377.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 649.5 6.4e-05 512 0.05 900 184320 23.0865 6.75018 65.7818 207.589 303.792 304.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 649.5 6.4e-05 512 0.05 900 184320 23.0985 6.87859 142.165 207.48 380.131 380.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 649.5 6.4e-05 512 0.05 900 184320 23.4284 7.02374 101.741 231.423 364.757 366.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 649.5 6.4e-05 512 0.05 900 165888 23.6316 6.90157 83.52 198.899 313.597 314.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 649.5 6.4e-05 512 0.05 900 172032 23.3246 7.09504 60.8734 259.741 352.86 355.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 649.5 6.4e-05 512 0.05 900 184320 23.2822 6.8833 65.6745 224.727 321.279 322.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 649.5 6.4e-05 512 0.05 900 186368 23.3201 7.18848 136.102 265.625 433.295 434.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 649.5 6.4e-05 512 0.05 900 172032 24.2475 7.04771 79.2651 319.097 431.637 434.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 649.5 6.4e-05 512 0.05 900 172032 23.5289 6.66006 66.8017 202.909 300.435 301.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 649.5 6.4e-05 512 0.05 900 143360 24.5234 6.76237 58.3036 213.019 303.399 304.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 649.5 6.4e-05 512 0.05 900 143360 24.5815 6.54698 45.8536 193.665 271.387 272.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 649.5 6.4e-05 512 0.05 900 188416 23.8701 7.34211 127.111 292.201 452.093 453.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 649.5 6.4e-05 512 0.05 900 180224 24.1487 7.20077 84.1949 319.152 435.608 436.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 649.5 6.4e-05 512 0.05 900 172032 22.8348 6.79766 65.185 209.772 305.411 306.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 649.5 6.4e-05 512 0.05 900 163840 23.5144 6.6089 60.1639 198.488 289.208 289.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 649.5 6.4e-05 512 0.05 900 163840 22.9184 6.64166 55.1716 217.528 303.604 305.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 649.5 6.4e-05 512 0.05 896 184320 24.3553 6.83261 104.217 298.877 435.827 438.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 649.5 6.4e-05 512 0.05 896 180224 24.0203 6.82938 66.4227 210.358 308.14 308.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 649.5 6.4e-05 512 0.05 896 172032 24.2533 6.87082 58.4952 226.435 316.567 317.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 649.5 6.4e-05 512 0.05 896 180224 24.775 7.33766 50.4531 406.735 491.408 493.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 649.5 6.4e-05 512 0.05 896 184320 24.6025 7.1784 138.72 380.621 552.884 555.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 649.5 6.4e-05 512 0.05 896 174080 24.6257 7.09245 97.1802 238.406 368.686 370.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 649.5 6.4e-05 512 0.05 896 168960 25.2887 7.12509 67.3993 335.874 437.435 439.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 649.5 6.4e-05 512 0.05 896 163840 25.5604 7.12064 56.8694 294.87 385.919 387.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 649.5 6.4e-05 512 0.05 896 179200 24.441 6.9657 67.1595 227.934 327.99 330.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 649.5 6.4e-05 512 0.05 896 178176 23.8063 7.38051 137.576 226.51 396.367 397.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 649.5 6.4e-05 512 0.05 896 172032 25.0117 6.71523 79.5548 228.408 340.982 342.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 649.5 6.4e-05 512 0.05 896 165888 23.4278 6.92502 62.305 235.39 329.013 329.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 649.5 6.4e-05 512 0.05 896 147456 25.2987 6.86074 48.9995 226.992 309.195 310.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 649.5 6.4e-05 512 0.05 896 153600 26.4199 7.17414 45.9758 320.924 401.901 403.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 649.5 6.4e-05 512 0.05 896 179200 25.0111 7.49965 128.007 495.219 658.475 661.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 649.5 6.4e-05 512 0.05 896 172032 23.4373 6.64394 76.7572 202.719 310.023 310.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 649.5 6.4e-05 512 0.05 896 172032 23.4532 6.82861 68.7983 242.126 341.665 342.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 649.5 6.4e-05 512 0.05 896 143360 24.7074 6.6969 61.4379 193.886 287.287 287.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 649.5 6.4e-05 512 0.05 896 143360 25.4212 6.76864 56.9359 204.634 294.836 296.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 649.5 6.4e-05 512 0.05 896 180224 24.3592 6.97456 132.196 209.943 374.576 376.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 649.5 6.4e-05 512 0.05 896 180224 25.098 7.18202 80.7118 360 475.311 478.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 649.5 6.4e-05 512 0.05 896 147456 25.2075 6.77069 61.4586 367.382 461.441 462.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 649.5 6.4e-05 512 0.05 896 163840 23.446 6.94067 66.5804 213.811 311.353 311.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 649.5 6.4e-05 512 0.05 896 122880 27.3166 6.79802 49.3975 236.064 320.92 322.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 649.5 6.4e-05 512 0.05 896 147456 25.1148 6.78979 42.8462 260.035 335.563 336.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 649.5 6.4e-05 512 0.05 896 178176 24.3413 6.83472 101.543 210.395 343.743 344.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 649.5 6.4e-05 512 0.05 896 176128 25.15 7.18915 111.249 339.645 484.858 486.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 649.5 6.4e-05 512 0.05 896 172032 25.3175 7.14752 74.5949 221.971 330.573 332.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 649.5 6.4e-05 512 0.05 896 172032 24.7133 6.90064 61.5024 224.155 318.502 320.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 649.5 6.4e-05 512 0.05 896 163840 26.5355 7.46678 52.6107 328.352 417.148 419.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 649.5 6.4e-05 512 0.05 896 163840 25.0655 6.71379 48.0786 207.474 287.844 288.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 649.5 6.4e-05 512 0.05 896 147456 26.0498 7.09034 48.7846 374.131 457.968 459.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 649.5 6.4e-05 512 0.05 896 143360 24.3063 6.53866 37.1634 193.269 261.805 262.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 649.5 6.4e-05 512 0.05 896 131072 26.8148 6.66406 32.2265 199.714 266.532 268.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 649.5 6.4e-05 512 0.05 900 143360 24.97 6.85978 33.7413 275.49 342.568 344.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 649.5 6.4e-05 512 0.05 896 143360 25.3884 7.00416 33.3171 316.936 385.016 387.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 649.5 6.4e-05 512 0.05 900 143360 24.4235 6.51997 36.7599 193.079 261.242 261.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 649.5 6.4e-05 512 0.05 912 143360 25.176 6.56794 33.6331 242.841 309.603 311.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 649.5 6.4e-05 512 0.05 896 180224 25.0938 6.94886 47.9429 262.239 344.293 347.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 649.5 6.4e-05 512 0.05 896 184320 23.2209 6.86186 71.953 211.148 313.945 314.692
