/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  reg [6:0] _02_;
  wire [14:0] _03_;
  wire [11:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [34:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire [19:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [31:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_44z = _00_ | celloutsig_0_40z;
  assign celloutsig_0_12z = in_data[44] | celloutsig_0_1z[1];
  assign celloutsig_1_10z = { celloutsig_1_4z[5:0], celloutsig_1_9z } + celloutsig_1_2z[9:3];
  reg [4:0] _07_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 5'h00;
    else _07_ <= _01_;
  assign out_data[4:0] = _07_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 7'h00;
    else _02_ <= { in_data[106:101], celloutsig_1_0z };
  reg [14:0] _09_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _09_ <= 15'h0000;
    else _09_ <= { celloutsig_0_13z[30:23], celloutsig_0_3z, celloutsig_0_18z };
  assign { _03_[14:11], _01_, _03_[5:2], _00_, _03_[0] } = _09_;
  assign celloutsig_1_2z = { in_data[165:157], celloutsig_1_0z } & { in_data[188:180], celloutsig_1_1z };
  assign celloutsig_1_4z = celloutsig_1_2z[9:1] & { celloutsig_1_2z[9:7], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_14z = celloutsig_1_10z & celloutsig_1_2z[8:2];
  assign celloutsig_1_19z = { celloutsig_1_14z[4], celloutsig_1_10z } & celloutsig_1_2z[8:1];
  assign celloutsig_0_11z = in_data[39:31] & celloutsig_0_0z[10:2];
  assign celloutsig_1_6z = { _02_[5:0], celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, celloutsig_1_2z[7:1] };
  assign celloutsig_0_8z = celloutsig_0_3z / { 1'h1, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_15z = in_data[72:64] / { 1'h1, celloutsig_0_10z[9:2] };
  assign celloutsig_1_0z = in_data[133:128] > in_data[110:105];
  assign celloutsig_0_40z = celloutsig_0_14z[2:0] && celloutsig_0_16z[3:1];
  assign celloutsig_1_1z = in_data[166:162] && { in_data[173:171], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_4z = ! { celloutsig_0_2z[9:0], celloutsig_0_1z };
  assign celloutsig_1_11z = ! { _02_[2], _02_, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_9z = celloutsig_1_7z[1] & ~(celloutsig_1_4z[8]);
  assign celloutsig_0_18z = { celloutsig_0_13z[19:16], celloutsig_0_1z, celloutsig_0_9z } != { celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_1_3z = { celloutsig_1_2z[7:0], celloutsig_1_0z, celloutsig_1_0z } !== in_data[120:111];
  assign celloutsig_0_5z = ^ { in_data[74:59], celloutsig_0_4z };
  assign celloutsig_1_12z = { _02_[6:3], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_8z } >> { in_data[188:183], celloutsig_1_2z, celloutsig_1_9z, _02_, celloutsig_1_6z };
  assign celloutsig_1_16z = celloutsig_1_8z[3:0] >> { celloutsig_1_12z[18:16], celloutsig_1_1z };
  assign celloutsig_0_13z = { celloutsig_0_2z[17:4], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z } >> { celloutsig_0_2z[7:4], celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[46:35] <<< in_data[17:6];
  assign celloutsig_0_3z = in_data[55:50] <<< { celloutsig_0_0z[4:2], celloutsig_0_1z };
  assign celloutsig_1_7z = { in_data[132], _02_ } <<< celloutsig_1_2z[8:1];
  assign celloutsig_0_1z = celloutsig_0_0z[7:5] <<< celloutsig_0_0z[11:9];
  assign celloutsig_0_14z = in_data[6:1] <<< { celloutsig_0_10z[10:6], celloutsig_0_4z };
  assign celloutsig_0_16z = celloutsig_0_15z[5:2] <<< { celloutsig_0_0z[2:0], celloutsig_0_12z };
  assign celloutsig_0_2z = in_data[52:33] <<< in_data[26:7];
  assign celloutsig_1_8z = in_data[183:179] - celloutsig_1_6z[4:0];
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z } - celloutsig_0_0z[11:4];
  assign celloutsig_0_10z = { celloutsig_0_8z[4:0], celloutsig_0_3z } ~^ { celloutsig_0_3z[4:2], celloutsig_0_9z };
  assign celloutsig_1_18z = ~((celloutsig_1_11z & celloutsig_1_16z[0]) | (celloutsig_1_7z[5] & celloutsig_1_8z[2]));
  assign { _03_[10:6], _03_[1] } = { _01_, _00_ };
  assign { out_data[128], out_data[103:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z };
endmodule
