{
    "eid": "2-s2.0-85041193181",
    "title": "Distributed-Lock Relation for Scalable-Delay-Insensitive Optimization in Multiple-Cycle STG Specifications",
    "cover-date": "2017-01-01",
    "subject-areas": [],
    "keywords": [
        "Asynchronous control circuits",
        "Logic synthesis",
        "Multiple-cycle signal",
        "Scalable-insensitive delay model",
        "Signal transition graphs"
    ],
    "authors": [
        "Pitchayapatchaya Srikram"
    ],
    "citedby-count": 0,
    "ref-count": 10,
    "ref-list": [
        "Stretching quasi delay insensitivity by means of extended isochronic forks",
        "Beware The Isochronic Fork",
        "Proceedings of International Symposium on Future of Intellectual Integrated Electronics",
        "A design of asynchronous control circuits based on SDI model",
        "Internation Technical Conference on Circuits Systems, Computer and Communication (ITC-CSCC 2015)",
        "Synthesis of Asynchronous VLSI Circuits from Signal Transition Graph Specifications",
        "Principles of Asynchronous Circuit Design,A System Perspective",
        "Signal persistence checking of asynchronous system implementation using SPIN",
        "Direct synthesis of hazard-free asynchronous circuits from STGs based on lock relation and MG-decomposition approach",
        "Evaluation of delay variation in asynchronous circuits based on the scalable-delay-insensitive model"
    ],
    "affiliation": {
        "affiliation-city": "Bangkok",
        "affilname": "Chulalongkorn University",
        "affiliation-country": "Thailand"
    },
    "funding": []
}