\subsection{S\+YN Architecture Reference}
\label{classsmplnr__sync__fifo_1_1SYN}\index{S\+YN@{S\+YN}}


Collaboration diagram for S\+YN\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=150pt]{d6/d24/classsmplnr__sync__fifo_1_1SYN__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf dcfifo}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf sub\+\_\+wire0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf dcfifo\+\_\+component}  {\bfseries dcfifo}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 61} of file {\bf smplnr\+\_\+sync\+\_\+fifo.\+vhd}.



\subsubsection{Member Data Documentation}
\index{smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN@{smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN}!dcfifo@{dcfifo}}
\index{dcfifo@{dcfifo}!smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN@{smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN}}
\paragraph[{dcfifo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dcfifo} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classsmplnr__sync__fifo_1_1SYN_a98845e12529c5ecb504c185db8ba9a9f}


Definition at line {\bf 71} of file {\bf smplnr\+\_\+sync\+\_\+fifo.\+vhd}.

\index{smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN@{smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN}!dcfifo\+\_\+component@{dcfifo\+\_\+component}}
\index{dcfifo\+\_\+component@{dcfifo\+\_\+component}!smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN@{smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN}}
\paragraph[{dcfifo\+\_\+component}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dcfifo\+\_\+component} {\bfseries \textcolor{vhdlchar}{dcfifo}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classsmplnr__sync__fifo_1_1SYN_a7b5ac8a2dda422a378dbb5b8b01f93df}


Definition at line {\bf 137} of file {\bf smplnr\+\_\+sync\+\_\+fifo.\+vhd}.

\index{smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN@{smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN}!sub\+\_\+wire0@{sub\+\_\+wire0}}
\index{sub\+\_\+wire0@{sub\+\_\+wire0}!smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN@{smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmplnr__sync__fifo_1_1SYN_a749bd2c44ac598f9b2b792dd333c9c52}


Definition at line {\bf 63} of file {\bf smplnr\+\_\+sync\+\_\+fifo.\+vhd}.

\index{smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN@{smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN}!sub\+\_\+wire1@{sub\+\_\+wire1}}
\index{sub\+\_\+wire1@{sub\+\_\+wire1}!smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN@{smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmplnr__sync__fifo_1_1SYN_a17dd32744e7223a428c475303567018e}


Definition at line {\bf 64} of file {\bf smplnr\+\_\+sync\+\_\+fifo.\+vhd}.

\index{smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN@{smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN}!sub\+\_\+wire2@{sub\+\_\+wire2}}
\index{sub\+\_\+wire2@{sub\+\_\+wire2}!smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN@{smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmplnr__sync__fifo_1_1SYN_af4c495a1a019ff82b1afa1f3f0b6933c}


Definition at line {\bf 65} of file {\bf smplnr\+\_\+sync\+\_\+fifo.\+vhd}.

\index{smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN@{smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN}!sub\+\_\+wire3@{sub\+\_\+wire3}}
\index{sub\+\_\+wire3@{sub\+\_\+wire3}!smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN@{smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmplnr__sync__fifo_1_1SYN_a0787f387a1b32ddcff294933578a1298}


Definition at line {\bf 66} of file {\bf smplnr\+\_\+sync\+\_\+fifo.\+vhd}.

\index{smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN@{smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN}!sub\+\_\+wire4@{sub\+\_\+wire4}}
\index{sub\+\_\+wire4@{sub\+\_\+wire4}!smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN@{smplnr\+\_\+sync\+\_\+fifo\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsmplnr__sync__fifo_1_1SYN_a209a84dd99b10e20f473d3ee9d40b541}


Definition at line {\bf 67} of file {\bf smplnr\+\_\+sync\+\_\+fifo.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/smplnr\+\_\+sync\+\_\+fifo/{\bf smplnr\+\_\+sync\+\_\+fifo.\+vhd}\end{DoxyCompactItemize}
