design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/ux1/users/asinghan/caravel_user_project-mpw-9i/openlane/user_proj_example,user_proj_example,24_05_27_16_17,flow completed,3h27m6s0ms,2h31m40s0ms,12772.314049586777,4.84,6386.157024793389,5.18,-1,8115.6,22973,0,0,0,0,0,0,0,13,13,0,-1,-1,1243489,258417,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,712757028.0,0.0,7.52,7.21,1.92,1.69,-1,44252,76226,10486,42460,0,0,0,38831,1459,360,1038,1436,9334,2257,867,7009,2983,2851,54,321215,67769,16952,83287,30909,520132,4762567.68,-1,-1,-1,0.0136,0.0168,3.87e-07,-1,-1,-1,25.2,33.0,30.303030303030305,33,1,50,153.18,153.6,0.3,1,16,0.35,1,sky130_fd_sc_hd,AREA 0
