
*** Running vivado
    with args -log Blinking_led.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Blinking_led.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Blinking_led.tcl -notrace
Command: synth_design -top Blinking_led -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18108
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 998.730 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Blinking_led' [C:/Users/Gebruiker/Documents/OneDrive/Elec Projects/Github/FPGA-Electronic-Design/Cora Z7S - designs/Blinking_LED_DEEDS/Blinking_LED_DEEDS.srcs/sources_1/new/Blinking.vhd:29]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'cBUFGCE' to cell 'BUFGCE' [C:/Users/Gebruiker/Documents/OneDrive/Elec Projects/Github/FPGA-Electronic-Design/Cora Z7S - designs/Blinking_LED_DEEDS/Blinking_LED_DEEDS.srcs/sources_1/new/Blinking.vhd:68]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: FALSE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_TC_MACRO' declared at 'C:/Xilinx/Vivado/2020.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:34' bound to instance 'cCOUNTER_TC' of component 'COUNTER_TC_MACRO' [C:/Users/Gebruiker/Documents/OneDrive/Elec Projects/Github/FPGA-Electronic-Design/Cora Z7S - designs/Blinking_LED_DEEDS/Blinking_LED_DEEDS.srcs/sources_1/new/Blinking.vhd:71]
INFO: [Synth 8-638] synthesizing module 'unimacro_COUNTER_TC_MACRO' [C:/Xilinx/Vivado/2020.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:54]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: FALSE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-637] synthesizing blackbox instance 'DSP48E_1' of component 'DSP48E' [C:/Xilinx/Vivado/2020.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'unimacro_COUNTER_TC_MACRO' (1#1) [C:/Xilinx/Vivado/2020.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:54]
INFO: [Synth 8-3491] module 'XOR2_GATE' declared at 'C:/Users/Gebruiker/Documents/OneDrive/Elec Projects/Github/FPGA-Electronic-Design/Cora Z7S - designs/Blinking_LED_DEEDS/Blinking_LED_DEEDS.srcs/sources_1/new/Components.vhd:34' bound to instance 'cXOR' of component 'XOR2_GATE' [C:/Users/Gebruiker/Documents/OneDrive/Elec Projects/Github/FPGA-Electronic-Design/Cora Z7S - designs/Blinking_LED_DEEDS/Blinking_LED_DEEDS.srcs/sources_1/new/Blinking.vhd:74]
INFO: [Synth 8-638] synthesizing module 'XOR2_GATE' [C:/Users/Gebruiker/Documents/OneDrive/Elec Projects/Github/FPGA-Electronic-Design/Cora Z7S - designs/Blinking_LED_DEEDS/Blinking_LED_DEEDS.srcs/sources_1/new/Components.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'XOR2_GATE' (2#1) [C:/Users/Gebruiker/Documents/OneDrive/Elec Projects/Github/FPGA-Electronic-Design/Cora Z7S - designs/Blinking_LED_DEEDS/Blinking_LED_DEEDS.srcs/sources_1/new/Components.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Blinking_led' (3#1) [C:/Users/Gebruiker/Documents/OneDrive/Elec Projects/Github/FPGA-Electronic-Design/Cora Z7S - designs/Blinking_LED_DEEDS/Blinking_LED_DEEDS.srcs/sources_1/new/Blinking.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 998.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 998.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 998.730 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 998.730 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'cBUFGCE' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'cBUFGCE' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gebruiker/Documents/OneDrive/Elec Projects/Github/FPGA-Electronic-Design/Cora Z7S - designs/Blinking_LED_DEEDS/Blinking_LED_DEEDS.srcs/constrs_1/imports/XDC-master/Cora-Z7-07S-Master.xdc]
Finished Parsing XDC File [C:/Users/Gebruiker/Documents/OneDrive/Elec Projects/Github/FPGA-Electronic-Design/Cora Z7S - designs/Blinking_LED_DEEDS/Blinking_LED_DEEDS.srcs/constrs_1/imports/XDC-master/Cora-Z7-07S-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Gebruiker/Documents/OneDrive/Elec Projects/Github/FPGA-Electronic-Design/Cora Z7S - designs/Blinking_LED_DEEDS/Blinking_LED_DEEDS.srcs/constrs_1/imports/XDC-master/Cora-Z7-07S-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Blinking_led_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Blinking_led_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 
  DSP48E => DSP48E1: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 998.730 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 998.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 998.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 998.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 998.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 998.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 998.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 998.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 998.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance \cCOUNTER_TC/v5.DSP48E_1  of module DSP48E_bbox_0 having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 998.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 998.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 998.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 998.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 998.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 998.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFGCE |     1|
|2     |IBUF   |     1|
|3     |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 998.730 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 998.730 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 998.730 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.730 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'cBUFGCE' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'cBUFGCE' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1010.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 1010.863 ; gain = 12.133
INFO: [Common 17-1381] The checkpoint 'C:/Users/Gebruiker/Documents/OneDrive/Elec Projects/Github/FPGA-Electronic-Design/Cora Z7S - designs/Blinking_LED_DEEDS/Blinking_LED_DEEDS.runs/synth_1/Blinking_led.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Blinking_led_utilization_synth.rpt -pb Blinking_led_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  7 20:47:27 2021...
