Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Aug 21 10:37:09 2024
| Host         : ykpc running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_Dsp_timing_summary_routed.rpt -pb Main_Dsp_timing_summary_routed.pb -rpx Main_Dsp_timing_summary_routed.rpx -warn_on_violation
| Design       : Main_Dsp
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
SYNTH-10   Warning           Wide multiplier                                                   4           
TIMING-18  Warning           Missing input or output delay                                     71          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (65)
6. checking no_output_delay (6)
7. checking multiple_clock (106)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (65)
-------------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (106)
--------------------------------
 There are 106 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.644       -0.712                      2                   12        0.107        0.000                      0                   12        3.000        0.000                       0                   112  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -0.644       -0.712                      2                   12        0.175        0.000                      0                   12        4.500        0.000                       0                   108  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -0.643       -0.710                      2                   12        0.175        0.000                      0                   12        4.500        0.000                       0                   108  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.644       -0.712                      2                   12        0.107        0.000                      0                   12  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.644       -0.712                      2                   12        0.107        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.644ns,  Total Violation       -0.712ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.644ns  (required time - arrival time)
  Source:                 a_32_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.540ns  (logic 9.436ns (89.525%)  route 1.104ns (10.475%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 7.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.565    -2.454    AHundredMHz_clk
    SLICE_X11Y37         FDRE                                         r  a_32_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  a_32_reg[10]_replica/Q
                         net (fo=2, routed)           0.581    -1.417    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/a_32[10]_repN_alias
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     2.619 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.621    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     4.334 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.336    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.049 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.051    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518     7.569 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[29]
                         net (fo=1, routed)           0.517     8.087    product_ip_w_64[63]
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.452     7.939    AHundredMHz_clk
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/C
                         clock pessimism             -0.412     7.526    
                         clock uncertainty           -0.068     7.459    
    SLICE_X10Y47         FDCE (Setup_fdce_C_D)       -0.016     7.443    product_ip_64_reg[63]
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                          -8.087    
  -------------------------------------------------------------------
                         slack                                 -0.644    

Slack (VIOLATED) :        -0.068ns  (required time - arrival time)
  Source:                 b_32_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.043ns  (logic 7.611ns (75.785%)  route 2.432ns (24.215%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 7.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.564    -2.455    AHundredMHz_clk
    SLICE_X10Y36         FDRE                                         r  b_32_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.937 r  b_32_reg[6]_replica/Q
                         net (fo=2, routed)           1.124    -0.812    mult_dsp_32/b_32[6]_repN_alias
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036     3.224 r  mult_dsp_32/product0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.226    mult_dsp_32/product0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     4.744 r  mult_dsp_32/product0__0/P[2]
                         net (fo=1, routed)           1.305     6.049    mult_dsp_32/product0__0_n_103
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.124     6.173 r  mult_dsp_32/product[36]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.173    mult_dsp_32/product[36]_INST_0_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.705 r  mult_dsp_32/product[36]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.705    mult_dsp_32/product[36]_INST_0_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.819 r  mult_dsp_32/product[40]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.819    mult_dsp_32/product[40]_INST_0_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  mult_dsp_32/product[44]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.933    mult_dsp_32/product[44]_INST_0_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  mult_dsp_32/product[48]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.047    mult_dsp_32/product[48]_INST_0_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  mult_dsp_32/product[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.161    mult_dsp_32/product[52]_INST_0_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  mult_dsp_32/product[56]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.275    mult_dsp_32/product[56]_INST_0_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.588 r  mult_dsp_32/product[60]_INST_0/O[3]
                         net (fo=1, routed)           0.000     7.588    product_w_64[63]
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.452     7.939    AHundredMHz_clk
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/C
                         clock pessimism             -0.412     7.526    
                         clock uncertainty           -0.068     7.459    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.062     7.521    product_64_reg[63]
  -------------------------------------------------------------------
                         required time                          7.521    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 a_32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 4.297ns (67.058%)  route 2.111ns (32.942%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.562    -2.457    AHundredMHz_clk
    SLICE_X11Y34         FDRE                                         r  a_32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456    -2.001 r  a_32_reg[3]/Q
                         net (fo=6, routed)           1.370    -0.631    mult_gen_dsp_8/U0/i_mult/gDSP.gDSP_only.iDSP/A[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[3]_P[15])
                                                      3.841     3.210 r  mult_gen_dsp_8/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[15]
                         net (fo=1, routed)           0.741     3.951    product_ip_w_16[15]
    SLICE_X12Y24         FDCE                                         r  product_ip_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.433     7.920    AHundredMHz_clk
    SLICE_X12Y24         FDCE                                         r  product_ip_16_reg[15]/C
                         clock pessimism             -0.425     7.494    
                         clock uncertainty           -0.068     7.427    
    SLICE_X12Y24         FDCE (Setup_fdce_C_D)       -0.031     7.396    product_ip_16_reg[15]
  -------------------------------------------------------------------
                         required time                          7.396    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 a_32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 4.297ns (68.746%)  route 1.954ns (31.254%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 7.923 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.562    -2.457    AHundredMHz_clk
    SLICE_X11Y34         FDRE                                         r  a_32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456    -2.001 r  a_32_reg[3]/Q
                         net (fo=6, routed)           1.261    -0.740    mult_dsp_16/a[3]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[3]_P[31])
                                                      3.841     3.101 r  mult_dsp_16/product0/P[31]
                         net (fo=1, routed)           0.693     3.794    product_w_32[31]
    SLICE_X13Y27         FDCE                                         r  product_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436     7.923    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_32_reg[31]/C
                         clock pessimism             -0.425     7.497    
                         clock uncertainty           -0.068     7.430    
    SLICE_X13Y27         FDCE (Setup_fdce_C_D)       -0.067     7.363    product_32_reg[31]
  -------------------------------------------------------------------
                         required time                          7.363    
                         arrival time                          -3.794    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 a_32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 4.297ns (69.700%)  route 1.868ns (30.300%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 7.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.564    -2.455    AHundredMHz_clk
    SLICE_X11Y36         FDRE                                         r  a_32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.999 r  a_32_reg[7]/Q
                         net (fo=6, routed)           0.837    -1.162    mult_dsp_8/a[7]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      3.841     2.679 r  mult_dsp_8/product0/P[15]
                         net (fo=1, routed)           1.031     3.710    product_w_16[15]
    SLICE_X12Y42         FDCE                                         r  product_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.449     7.936    AHundredMHz_clk
    SLICE_X12Y42         FDCE                                         r  product_16_reg[15]/C
                         clock pessimism             -0.425     7.510    
                         clock uncertainty           -0.068     7.443    
    SLICE_X12Y42         FDCE (Setup_fdce_C_D)       -0.031     7.412    product_16_reg[15]
  -------------------------------------------------------------------
                         required time                          7.412    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 a_32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 4.297ns (70.442%)  route 1.803ns (29.558%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 7.923 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.562    -2.457    AHundredMHz_clk
    SLICE_X11Y34         FDRE                                         r  a_32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456    -2.001 r  a_32_reg[3]/Q
                         net (fo=6, routed)           1.261    -0.740    mult_gen_dsp_16/U0/i_mult/gDSP.gDSP_only.iDSP/A[3]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[3]_P[31])
                                                      3.841     3.101 r  mult_gen_dsp_16/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[31]
                         net (fo=1, routed)           0.542     3.644    product_ip_w_32[31]
    SLICE_X13Y27         FDCE                                         r  product_ip_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436     7.923    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_ip_32_reg[31]/C
                         clock pessimism             -0.425     7.497    
                         clock uncertainty           -0.068     7.430    
    SLICE_X13Y27         FDCE (Setup_fdce_C_D)       -0.081     7.349    product_ip_32_reg[31]
  -------------------------------------------------------------------
                         required time                          7.349    
                         arrival time                          -3.644    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             8.342ns  (required time - arrival time)
  Source:                 product_ip_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.478ns (37.115%)  route 0.810ns (62.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.938 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.570    -2.449    AHundredMHz_clk
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.478    -1.971 r  product_ip_64_reg[63]/Q
                         net (fo=1, routed)           0.810    -1.161    p_1_in[5]
    SLICE_X11Y45         FDRE                                         r  fake_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.451     7.938    AHundredMHz_clk
    SLICE_X11Y45         FDRE                                         r  fake_out_reg[5]/C
                         clock pessimism             -0.412     7.525    
                         clock uncertainty           -0.068     7.458    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)       -0.276     7.182    fake_out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.182    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 product_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.456ns (32.495%)  route 0.947ns (67.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.938 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.570    -2.449    AHundredMHz_clk
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.993 r  product_64_reg[63]/Q
                         net (fo=1, routed)           0.947    -1.045    p_1_in[2]
    SLICE_X11Y44         FDRE                                         r  fake_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.451     7.938    AHundredMHz_clk
    SLICE_X11Y44         FDRE                                         r  fake_out_reg[2]/C
                         clock pessimism             -0.412     7.525    
                         clock uncertainty           -0.068     7.458    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)       -0.105     7.353    fake_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.353    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.435ns  (required time - arrival time)
  Source:                 product_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.518ns (38.140%)  route 0.840ns (61.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.451ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.568    -2.451    AHundredMHz_clk
    SLICE_X12Y42         FDCE                                         r  product_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.518    -1.933 r  product_16_reg[15]/Q
                         net (fo=1, routed)           0.840    -1.092    p_1_in[0]
    SLICE_X11Y42         FDRE                                         r  fake_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.450     7.937    AHundredMHz_clk
    SLICE_X11Y42         FDRE                                         r  fake_out_reg[0]/C
                         clock pessimism             -0.425     7.511    
                         clock uncertainty           -0.068     7.444    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)       -0.101     7.343    fake_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.343    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  8.435    

Slack (MET) :             8.988ns  (required time - arrival time)
  Source:                 product_ip_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.518ns (59.039%)  route 0.359ns (40.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.549    -2.470    AHundredMHz_clk
    SLICE_X12Y24         FDCE                                         r  product_ip_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  product_ip_16_reg[15]/Q
                         net (fo=1, routed)           0.359    -1.592    p_1_in[3]
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.433     7.920    AHundredMHz_clk
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/C
                         clock pessimism             -0.425     7.494    
                         clock uncertainty           -0.068     7.427    
    SLICE_X12Y25         FDRE (Setup_fdre_C_D)       -0.031     7.396    fake_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.396    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  8.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 product_32_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.556    -0.573    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  product_32_reg[31]/Q
                         net (fo=1, routed)           0.110    -0.322    p_1_in[1]
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.823    -0.346    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[1]/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.063    -0.497    fake_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 product_ip_32_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.556    -0.573    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_ip_32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  product_ip_32_reg[31]/Q
                         net (fo=1, routed)           0.116    -0.316    p_1_in[4]
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.823    -0.346    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[4]/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.060    -0.500    fake_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 product_ip_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.057%)  route 0.139ns (45.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.553    -0.576    AHundredMHz_clk
    SLICE_X12Y24         FDCE                                         r  product_ip_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  product_ip_16_reg[15]/Q
                         net (fo=1, routed)           0.139    -0.273    p_1_in[3]
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.820    -0.349    AHundredMHz_clk
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/C
                         clock pessimism             -0.195    -0.543    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.059    -0.484    fake_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 product_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.258%)  route 0.301ns (64.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.565    -0.564    AHundredMHz_clk
    SLICE_X12Y42         FDCE                                         r  product_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  product_16_reg[15]/Q
                         net (fo=1, routed)           0.301    -0.099    p_1_in[0]
    SLICE_X11Y42         FDRE                                         r  fake_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.835    -0.334    AHundredMHz_clk
    SLICE_X11Y42         FDRE                                         r  fake_out_reg[0]/C
                         clock pessimism             -0.195    -0.528    
    SLICE_X11Y42         FDRE (Hold_fdre_C_D)         0.060    -0.468    fake_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 product_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.665%)  route 0.334ns (70.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.567    -0.562    AHundredMHz_clk
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  product_64_reg[63]/Q
                         net (fo=1, routed)           0.334    -0.087    p_1_in[2]
    SLICE_X11Y44         FDRE                                         r  fake_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.836    -0.333    AHundredMHz_clk
    SLICE_X11Y44         FDRE                                         r  fake_out_reg[2]/C
                         clock pessimism             -0.215    -0.547    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.061    -0.486    fake_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 product_ip_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.148ns (34.269%)  route 0.284ns (65.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.567    -0.562    AHundredMHz_clk
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.148    -0.414 r  product_ip_64_reg[63]/Q
                         net (fo=1, routed)           0.284    -0.130    p_1_in[5]
    SLICE_X11Y45         FDRE                                         r  fake_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.836    -0.333    AHundredMHz_clk
    SLICE_X11Y45         FDRE                                         r  fake_out_reg[5]/C
                         clock pessimism             -0.215    -0.547    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.008    -0.539    fake_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 b_32_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.712ns (55.784%)  route 0.564ns (44.216%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.563    -0.566    AHundredMHz_clk
    SLICE_X13Y57         FDRE                                         r  b_32_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  b_32_reg[22]/Q
                         net (fo=4, routed)           0.399    -0.026    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/B[22]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[5]_P[29])
                                                      0.571     0.545 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[29]
                         net (fo=1, routed)           0.165     0.710    product_ip_w_64[63]
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.837    -0.332    AHundredMHz_clk
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/C
                         clock pessimism              0.039    -0.292    
    SLICE_X10Y47         FDCE (Hold_fdce_C_D)         0.060    -0.232    product_ip_64_reg[63]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 b_32_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.923ns (63.372%)  route 0.533ns (36.628%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.563    -0.566    AHundredMHz_clk
    SLICE_X13Y57         FDRE                                         r  b_32_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  b_32_reg[21]/Q
                         net (fo=4, routed)           0.227    -0.198    mult_dsp_32/b[21]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[4]_P[26])
                                                      0.571     0.373 r  mult_dsp_32/product0__0/P[26]
                         net (fo=1, routed)           0.307     0.679    mult_dsp_32/product0__0_n_79
    SLICE_X11Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.724 r  mult_dsp_32/product[60]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.724    mult_dsp_32/product[60]_INST_0_i_4_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.890 r  mult_dsp_32/product[60]_INST_0/O[3]
                         net (fo=1, routed)           0.000     0.890    product_w_64[63]
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.837    -0.332    AHundredMHz_clk
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/C
                         clock pessimism              0.039    -0.292    
    SLICE_X11Y47         FDCE (Hold_fdce_C_D)         0.105    -0.187    product_64_reg[63]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 a_32_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.773ns (65.166%)  route 0.413ns (34.834%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.556    -0.573    AHundredMHz_clk
    SLICE_X12Y28         FDRE                                         r  a_32_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  a_32_reg[15]/Q
                         net (fo=2, routed)           0.222    -0.187    mult_gen_dsp_16/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[15]_P[31])
                                                      0.609     0.422 r  mult_gen_dsp_16/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[31]
                         net (fo=1, routed)           0.191     0.613    product_ip_w_32[31]
    SLICE_X13Y27         FDCE                                         r  product_ip_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.823    -0.346    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_ip_32_reg[31]/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X13Y27         FDCE (Hold_fdce_C_D)         0.066    -0.494    product_ip_32_reg[31]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.154ns  (arrival time - required time)
  Source:                 a_32_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.773ns (62.495%)  route 0.464ns (37.505%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.556    -0.573    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  a_32_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  a_32_reg[9]/Q
                         net (fo=2, routed)           0.222    -0.187    mult_dsp_16/a[9]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[9]_P[31])
                                                      0.609     0.422 r  mult_dsp_16/product0/P[31]
                         net (fo=1, routed)           0.242     0.664    product_w_32[31]
    SLICE_X13Y27         FDCE                                         r  product_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.823    -0.346    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_32_reg[31]/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X13Y27         FDCE (Hold_fdce_C_D)         0.070    -0.490    product_32_reg[31]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  1.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_prov_1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_prov_1/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X13Y30    a_32_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y35     a_32_reg[0]_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X12Y27    a_32_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y37    a_32_reg[10]_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y36    a_32_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X12Y28    a_32_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y39    a_32_reg[12]_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X12Y28    a_32_reg[13]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y30    a_32_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y30    a_32_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y35     a_32_reg[0]_replica/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y35     a_32_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y27    a_32_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y27    a_32_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y37    a_32_reg[10]_replica/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y37    a_32_reg[10]_replica/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y36    a_32_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y36    a_32_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y30    a_32_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y30    a_32_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y35     a_32_reg[0]_replica/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y35     a_32_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y27    a_32_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y27    a_32_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y37    a_32_reg[10]_replica/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y37    a_32_reg[10]_replica/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y36    a_32_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y36    a_32_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_prov_1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_prov_1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.643ns,  Total Violation       -0.710ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.643ns  (required time - arrival time)
  Source:                 a_32_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.540ns  (logic 9.436ns (89.525%)  route 1.104ns (10.475%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 7.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.565    -2.454    AHundredMHz_clk
    SLICE_X11Y37         FDRE                                         r  a_32_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  a_32_reg[10]_replica/Q
                         net (fo=2, routed)           0.581    -1.417    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/a_32[10]_repN_alias
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     2.619 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.621    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     4.334 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.336    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.049 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.051    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518     7.569 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[29]
                         net (fo=1, routed)           0.517     8.087    product_ip_w_64[63]
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.452     7.939    AHundredMHz_clk
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/C
                         clock pessimism             -0.412     7.526    
                         clock uncertainty           -0.067     7.459    
    SLICE_X10Y47         FDCE (Setup_fdce_C_D)       -0.016     7.443    product_ip_64_reg[63]
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                          -8.087    
  -------------------------------------------------------------------
                         slack                                 -0.643    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 b_32_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.043ns  (logic 7.611ns (75.785%)  route 2.432ns (24.215%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 7.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.564    -2.455    AHundredMHz_clk
    SLICE_X10Y36         FDRE                                         r  b_32_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.937 r  b_32_reg[6]_replica/Q
                         net (fo=2, routed)           1.124    -0.812    mult_dsp_32/b_32[6]_repN_alias
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036     3.224 r  mult_dsp_32/product0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.226    mult_dsp_32/product0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     4.744 r  mult_dsp_32/product0__0/P[2]
                         net (fo=1, routed)           1.305     6.049    mult_dsp_32/product0__0_n_103
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.124     6.173 r  mult_dsp_32/product[36]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.173    mult_dsp_32/product[36]_INST_0_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.705 r  mult_dsp_32/product[36]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.705    mult_dsp_32/product[36]_INST_0_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.819 r  mult_dsp_32/product[40]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.819    mult_dsp_32/product[40]_INST_0_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  mult_dsp_32/product[44]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.933    mult_dsp_32/product[44]_INST_0_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  mult_dsp_32/product[48]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.047    mult_dsp_32/product[48]_INST_0_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  mult_dsp_32/product[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.161    mult_dsp_32/product[52]_INST_0_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  mult_dsp_32/product[56]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.275    mult_dsp_32/product[56]_INST_0_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.588 r  mult_dsp_32/product[60]_INST_0/O[3]
                         net (fo=1, routed)           0.000     7.588    product_w_64[63]
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.452     7.939    AHundredMHz_clk
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/C
                         clock pessimism             -0.412     7.526    
                         clock uncertainty           -0.067     7.459    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.062     7.521    product_64_reg[63]
  -------------------------------------------------------------------
                         required time                          7.521    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 a_32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 4.297ns (67.058%)  route 2.111ns (32.942%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.562    -2.457    AHundredMHz_clk
    SLICE_X11Y34         FDRE                                         r  a_32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456    -2.001 r  a_32_reg[3]/Q
                         net (fo=6, routed)           1.370    -0.631    mult_gen_dsp_8/U0/i_mult/gDSP.gDSP_only.iDSP/A[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[3]_P[15])
                                                      3.841     3.210 r  mult_gen_dsp_8/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[15]
                         net (fo=1, routed)           0.741     3.951    product_ip_w_16[15]
    SLICE_X12Y24         FDCE                                         r  product_ip_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.433     7.920    AHundredMHz_clk
    SLICE_X12Y24         FDCE                                         r  product_ip_16_reg[15]/C
                         clock pessimism             -0.425     7.494    
                         clock uncertainty           -0.067     7.427    
    SLICE_X12Y24         FDCE (Setup_fdce_C_D)       -0.031     7.396    product_ip_16_reg[15]
  -------------------------------------------------------------------
                         required time                          7.396    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 a_32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 4.297ns (68.746%)  route 1.954ns (31.254%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 7.923 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.562    -2.457    AHundredMHz_clk
    SLICE_X11Y34         FDRE                                         r  a_32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456    -2.001 r  a_32_reg[3]/Q
                         net (fo=6, routed)           1.261    -0.740    mult_dsp_16/a[3]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[3]_P[31])
                                                      3.841     3.101 r  mult_dsp_16/product0/P[31]
                         net (fo=1, routed)           0.693     3.794    product_w_32[31]
    SLICE_X13Y27         FDCE                                         r  product_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436     7.923    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_32_reg[31]/C
                         clock pessimism             -0.425     7.497    
                         clock uncertainty           -0.067     7.430    
    SLICE_X13Y27         FDCE (Setup_fdce_C_D)       -0.067     7.363    product_32_reg[31]
  -------------------------------------------------------------------
                         required time                          7.363    
                         arrival time                          -3.794    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.702ns  (required time - arrival time)
  Source:                 a_32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 4.297ns (69.700%)  route 1.868ns (30.300%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 7.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.564    -2.455    AHundredMHz_clk
    SLICE_X11Y36         FDRE                                         r  a_32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.999 r  a_32_reg[7]/Q
                         net (fo=6, routed)           0.837    -1.162    mult_dsp_8/a[7]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      3.841     2.679 r  mult_dsp_8/product0/P[15]
                         net (fo=1, routed)           1.031     3.710    product_w_16[15]
    SLICE_X12Y42         FDCE                                         r  product_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.449     7.936    AHundredMHz_clk
    SLICE_X12Y42         FDCE                                         r  product_16_reg[15]/C
                         clock pessimism             -0.425     7.510    
                         clock uncertainty           -0.067     7.443    
    SLICE_X12Y42         FDCE (Setup_fdce_C_D)       -0.031     7.412    product_16_reg[15]
  -------------------------------------------------------------------
                         required time                          7.412    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                  3.702    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 a_32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 4.297ns (70.442%)  route 1.803ns (29.558%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 7.923 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.562    -2.457    AHundredMHz_clk
    SLICE_X11Y34         FDRE                                         r  a_32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456    -2.001 r  a_32_reg[3]/Q
                         net (fo=6, routed)           1.261    -0.740    mult_gen_dsp_16/U0/i_mult/gDSP.gDSP_only.iDSP/A[3]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[3]_P[31])
                                                      3.841     3.101 r  mult_gen_dsp_16/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[31]
                         net (fo=1, routed)           0.542     3.644    product_ip_w_32[31]
    SLICE_X13Y27         FDCE                                         r  product_ip_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436     7.923    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_ip_32_reg[31]/C
                         clock pessimism             -0.425     7.497    
                         clock uncertainty           -0.067     7.430    
    SLICE_X13Y27         FDCE (Setup_fdce_C_D)       -0.081     7.349    product_ip_32_reg[31]
  -------------------------------------------------------------------
                         required time                          7.349    
                         arrival time                          -3.644    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 product_ip_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.478ns (37.115%)  route 0.810ns (62.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.938 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.570    -2.449    AHundredMHz_clk
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.478    -1.971 r  product_ip_64_reg[63]/Q
                         net (fo=1, routed)           0.810    -1.161    p_1_in[5]
    SLICE_X11Y45         FDRE                                         r  fake_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.451     7.938    AHundredMHz_clk
    SLICE_X11Y45         FDRE                                         r  fake_out_reg[5]/C
                         clock pessimism             -0.412     7.525    
                         clock uncertainty           -0.067     7.458    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)       -0.276     7.182    fake_out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.182    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.399ns  (required time - arrival time)
  Source:                 product_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.456ns (32.495%)  route 0.947ns (67.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.938 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.570    -2.449    AHundredMHz_clk
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.993 r  product_64_reg[63]/Q
                         net (fo=1, routed)           0.947    -1.045    p_1_in[2]
    SLICE_X11Y44         FDRE                                         r  fake_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.451     7.938    AHundredMHz_clk
    SLICE_X11Y44         FDRE                                         r  fake_out_reg[2]/C
                         clock pessimism             -0.412     7.525    
                         clock uncertainty           -0.067     7.458    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)       -0.105     7.353    fake_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.353    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  8.399    

Slack (MET) :             8.436ns  (required time - arrival time)
  Source:                 product_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.518ns (38.140%)  route 0.840ns (61.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.451ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.568    -2.451    AHundredMHz_clk
    SLICE_X12Y42         FDCE                                         r  product_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.518    -1.933 r  product_16_reg[15]/Q
                         net (fo=1, routed)           0.840    -1.092    p_1_in[0]
    SLICE_X11Y42         FDRE                                         r  fake_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.450     7.937    AHundredMHz_clk
    SLICE_X11Y42         FDRE                                         r  fake_out_reg[0]/C
                         clock pessimism             -0.425     7.511    
                         clock uncertainty           -0.067     7.444    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)       -0.101     7.343    fake_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.343    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  8.436    

Slack (MET) :             8.988ns  (required time - arrival time)
  Source:                 product_ip_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.518ns (59.039%)  route 0.359ns (40.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.549    -2.470    AHundredMHz_clk
    SLICE_X12Y24         FDCE                                         r  product_ip_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  product_ip_16_reg[15]/Q
                         net (fo=1, routed)           0.359    -1.592    p_1_in[3]
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.433     7.920    AHundredMHz_clk
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/C
                         clock pessimism             -0.425     7.494    
                         clock uncertainty           -0.067     7.427    
    SLICE_X12Y25         FDRE (Setup_fdre_C_D)       -0.031     7.396    fake_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.396    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  8.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 product_32_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.556    -0.573    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  product_32_reg[31]/Q
                         net (fo=1, routed)           0.110    -0.322    p_1_in[1]
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.823    -0.346    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[1]/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.063    -0.497    fake_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 product_ip_32_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.556    -0.573    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_ip_32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  product_ip_32_reg[31]/Q
                         net (fo=1, routed)           0.116    -0.316    p_1_in[4]
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.823    -0.346    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[4]/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.060    -0.500    fake_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 product_ip_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.057%)  route 0.139ns (45.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.553    -0.576    AHundredMHz_clk
    SLICE_X12Y24         FDCE                                         r  product_ip_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  product_ip_16_reg[15]/Q
                         net (fo=1, routed)           0.139    -0.273    p_1_in[3]
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.820    -0.349    AHundredMHz_clk
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/C
                         clock pessimism             -0.195    -0.543    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.059    -0.484    fake_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 product_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.258%)  route 0.301ns (64.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.565    -0.564    AHundredMHz_clk
    SLICE_X12Y42         FDCE                                         r  product_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  product_16_reg[15]/Q
                         net (fo=1, routed)           0.301    -0.099    p_1_in[0]
    SLICE_X11Y42         FDRE                                         r  fake_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.835    -0.334    AHundredMHz_clk
    SLICE_X11Y42         FDRE                                         r  fake_out_reg[0]/C
                         clock pessimism             -0.195    -0.528    
    SLICE_X11Y42         FDRE (Hold_fdre_C_D)         0.060    -0.468    fake_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 product_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.665%)  route 0.334ns (70.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.567    -0.562    AHundredMHz_clk
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  product_64_reg[63]/Q
                         net (fo=1, routed)           0.334    -0.087    p_1_in[2]
    SLICE_X11Y44         FDRE                                         r  fake_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.836    -0.333    AHundredMHz_clk
    SLICE_X11Y44         FDRE                                         r  fake_out_reg[2]/C
                         clock pessimism             -0.215    -0.547    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.061    -0.486    fake_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 product_ip_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.148ns (34.269%)  route 0.284ns (65.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.567    -0.562    AHundredMHz_clk
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.148    -0.414 r  product_ip_64_reg[63]/Q
                         net (fo=1, routed)           0.284    -0.130    p_1_in[5]
    SLICE_X11Y45         FDRE                                         r  fake_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.836    -0.333    AHundredMHz_clk
    SLICE_X11Y45         FDRE                                         r  fake_out_reg[5]/C
                         clock pessimism             -0.215    -0.547    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.008    -0.539    fake_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 b_32_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.712ns (55.784%)  route 0.564ns (44.216%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.563    -0.566    AHundredMHz_clk
    SLICE_X13Y57         FDRE                                         r  b_32_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  b_32_reg[22]/Q
                         net (fo=4, routed)           0.399    -0.026    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/B[22]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[5]_P[29])
                                                      0.571     0.545 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[29]
                         net (fo=1, routed)           0.165     0.710    product_ip_w_64[63]
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.837    -0.332    AHundredMHz_clk
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/C
                         clock pessimism              0.039    -0.292    
    SLICE_X10Y47         FDCE (Hold_fdce_C_D)         0.060    -0.232    product_ip_64_reg[63]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 b_32_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.923ns (63.372%)  route 0.533ns (36.628%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.563    -0.566    AHundredMHz_clk
    SLICE_X13Y57         FDRE                                         r  b_32_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  b_32_reg[21]/Q
                         net (fo=4, routed)           0.227    -0.198    mult_dsp_32/b[21]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[4]_P[26])
                                                      0.571     0.373 r  mult_dsp_32/product0__0/P[26]
                         net (fo=1, routed)           0.307     0.679    mult_dsp_32/product0__0_n_79
    SLICE_X11Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.724 r  mult_dsp_32/product[60]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.724    mult_dsp_32/product[60]_INST_0_i_4_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.890 r  mult_dsp_32/product[60]_INST_0/O[3]
                         net (fo=1, routed)           0.000     0.890    product_w_64[63]
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.837    -0.332    AHundredMHz_clk
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/C
                         clock pessimism              0.039    -0.292    
    SLICE_X11Y47         FDCE (Hold_fdce_C_D)         0.105    -0.187    product_64_reg[63]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 a_32_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.773ns (65.166%)  route 0.413ns (34.834%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.556    -0.573    AHundredMHz_clk
    SLICE_X12Y28         FDRE                                         r  a_32_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  a_32_reg[15]/Q
                         net (fo=2, routed)           0.222    -0.187    mult_gen_dsp_16/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[15]_P[31])
                                                      0.609     0.422 r  mult_gen_dsp_16/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[31]
                         net (fo=1, routed)           0.191     0.613    product_ip_w_32[31]
    SLICE_X13Y27         FDCE                                         r  product_ip_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.823    -0.346    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_ip_32_reg[31]/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X13Y27         FDCE (Hold_fdce_C_D)         0.066    -0.494    product_ip_32_reg[31]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.154ns  (arrival time - required time)
  Source:                 a_32_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.773ns (62.495%)  route 0.464ns (37.505%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.556    -0.573    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  a_32_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  a_32_reg[9]/Q
                         net (fo=2, routed)           0.222    -0.187    mult_dsp_16/a[9]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[9]_P[31])
                                                      0.609     0.422 r  mult_dsp_16/product0/P[31]
                         net (fo=1, routed)           0.242     0.664    product_w_32[31]
    SLICE_X13Y27         FDCE                                         r  product_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.823    -0.346    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_32_reg[31]/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X13Y27         FDCE (Hold_fdce_C_D)         0.070    -0.490    product_32_reg[31]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  1.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_prov_1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_prov_1/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X13Y30    a_32_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y35     a_32_reg[0]_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X12Y27    a_32_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y37    a_32_reg[10]_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y36    a_32_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X12Y28    a_32_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y39    a_32_reg[12]_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X12Y28    a_32_reg[13]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y30    a_32_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y30    a_32_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y35     a_32_reg[0]_replica/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y35     a_32_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y27    a_32_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y27    a_32_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y37    a_32_reg[10]_replica/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y37    a_32_reg[10]_replica/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y36    a_32_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y36    a_32_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y30    a_32_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y30    a_32_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y35     a_32_reg[0]_replica/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y35     a_32_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y27    a_32_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y27    a_32_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y37    a_32_reg[10]_replica/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y37    a_32_reg[10]_replica/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y36    a_32_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y36    a_32_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_prov_1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_prov_1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_prov_1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.644ns,  Total Violation       -0.712ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.644ns  (required time - arrival time)
  Source:                 a_32_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.540ns  (logic 9.436ns (89.525%)  route 1.104ns (10.475%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 7.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.565    -2.454    AHundredMHz_clk
    SLICE_X11Y37         FDRE                                         r  a_32_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  a_32_reg[10]_replica/Q
                         net (fo=2, routed)           0.581    -1.417    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/a_32[10]_repN_alias
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     2.619 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.621    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     4.334 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.336    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.049 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.051    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518     7.569 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[29]
                         net (fo=1, routed)           0.517     8.087    product_ip_w_64[63]
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.452     7.939    AHundredMHz_clk
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/C
                         clock pessimism             -0.412     7.526    
                         clock uncertainty           -0.068     7.459    
    SLICE_X10Y47         FDCE (Setup_fdce_C_D)       -0.016     7.443    product_ip_64_reg[63]
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                          -8.087    
  -------------------------------------------------------------------
                         slack                                 -0.644    

Slack (VIOLATED) :        -0.068ns  (required time - arrival time)
  Source:                 b_32_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.043ns  (logic 7.611ns (75.785%)  route 2.432ns (24.215%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 7.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.564    -2.455    AHundredMHz_clk
    SLICE_X10Y36         FDRE                                         r  b_32_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.937 r  b_32_reg[6]_replica/Q
                         net (fo=2, routed)           1.124    -0.812    mult_dsp_32/b_32[6]_repN_alias
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036     3.224 r  mult_dsp_32/product0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.226    mult_dsp_32/product0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     4.744 r  mult_dsp_32/product0__0/P[2]
                         net (fo=1, routed)           1.305     6.049    mult_dsp_32/product0__0_n_103
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.124     6.173 r  mult_dsp_32/product[36]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.173    mult_dsp_32/product[36]_INST_0_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.705 r  mult_dsp_32/product[36]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.705    mult_dsp_32/product[36]_INST_0_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.819 r  mult_dsp_32/product[40]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.819    mult_dsp_32/product[40]_INST_0_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  mult_dsp_32/product[44]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.933    mult_dsp_32/product[44]_INST_0_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  mult_dsp_32/product[48]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.047    mult_dsp_32/product[48]_INST_0_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  mult_dsp_32/product[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.161    mult_dsp_32/product[52]_INST_0_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  mult_dsp_32/product[56]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.275    mult_dsp_32/product[56]_INST_0_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.588 r  mult_dsp_32/product[60]_INST_0/O[3]
                         net (fo=1, routed)           0.000     7.588    product_w_64[63]
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.452     7.939    AHundredMHz_clk
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/C
                         clock pessimism             -0.412     7.526    
                         clock uncertainty           -0.068     7.459    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.062     7.521    product_64_reg[63]
  -------------------------------------------------------------------
                         required time                          7.521    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 a_32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 4.297ns (67.058%)  route 2.111ns (32.942%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.562    -2.457    AHundredMHz_clk
    SLICE_X11Y34         FDRE                                         r  a_32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456    -2.001 r  a_32_reg[3]/Q
                         net (fo=6, routed)           1.370    -0.631    mult_gen_dsp_8/U0/i_mult/gDSP.gDSP_only.iDSP/A[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[3]_P[15])
                                                      3.841     3.210 r  mult_gen_dsp_8/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[15]
                         net (fo=1, routed)           0.741     3.951    product_ip_w_16[15]
    SLICE_X12Y24         FDCE                                         r  product_ip_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.433     7.920    AHundredMHz_clk
    SLICE_X12Y24         FDCE                                         r  product_ip_16_reg[15]/C
                         clock pessimism             -0.425     7.494    
                         clock uncertainty           -0.068     7.427    
    SLICE_X12Y24         FDCE (Setup_fdce_C_D)       -0.031     7.396    product_ip_16_reg[15]
  -------------------------------------------------------------------
                         required time                          7.396    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 a_32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 4.297ns (68.746%)  route 1.954ns (31.254%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 7.923 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.562    -2.457    AHundredMHz_clk
    SLICE_X11Y34         FDRE                                         r  a_32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456    -2.001 r  a_32_reg[3]/Q
                         net (fo=6, routed)           1.261    -0.740    mult_dsp_16/a[3]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[3]_P[31])
                                                      3.841     3.101 r  mult_dsp_16/product0/P[31]
                         net (fo=1, routed)           0.693     3.794    product_w_32[31]
    SLICE_X13Y27         FDCE                                         r  product_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436     7.923    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_32_reg[31]/C
                         clock pessimism             -0.425     7.497    
                         clock uncertainty           -0.068     7.430    
    SLICE_X13Y27         FDCE (Setup_fdce_C_D)       -0.067     7.363    product_32_reg[31]
  -------------------------------------------------------------------
                         required time                          7.363    
                         arrival time                          -3.794    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 a_32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 4.297ns (69.700%)  route 1.868ns (30.300%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 7.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.564    -2.455    AHundredMHz_clk
    SLICE_X11Y36         FDRE                                         r  a_32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.999 r  a_32_reg[7]/Q
                         net (fo=6, routed)           0.837    -1.162    mult_dsp_8/a[7]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      3.841     2.679 r  mult_dsp_8/product0/P[15]
                         net (fo=1, routed)           1.031     3.710    product_w_16[15]
    SLICE_X12Y42         FDCE                                         r  product_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.449     7.936    AHundredMHz_clk
    SLICE_X12Y42         FDCE                                         r  product_16_reg[15]/C
                         clock pessimism             -0.425     7.510    
                         clock uncertainty           -0.068     7.443    
    SLICE_X12Y42         FDCE (Setup_fdce_C_D)       -0.031     7.412    product_16_reg[15]
  -------------------------------------------------------------------
                         required time                          7.412    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 a_32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 4.297ns (70.442%)  route 1.803ns (29.558%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 7.923 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.562    -2.457    AHundredMHz_clk
    SLICE_X11Y34         FDRE                                         r  a_32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456    -2.001 r  a_32_reg[3]/Q
                         net (fo=6, routed)           1.261    -0.740    mult_gen_dsp_16/U0/i_mult/gDSP.gDSP_only.iDSP/A[3]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[3]_P[31])
                                                      3.841     3.101 r  mult_gen_dsp_16/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[31]
                         net (fo=1, routed)           0.542     3.644    product_ip_w_32[31]
    SLICE_X13Y27         FDCE                                         r  product_ip_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436     7.923    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_ip_32_reg[31]/C
                         clock pessimism             -0.425     7.497    
                         clock uncertainty           -0.068     7.430    
    SLICE_X13Y27         FDCE (Setup_fdce_C_D)       -0.081     7.349    product_ip_32_reg[31]
  -------------------------------------------------------------------
                         required time                          7.349    
                         arrival time                          -3.644    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             8.342ns  (required time - arrival time)
  Source:                 product_ip_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.478ns (37.115%)  route 0.810ns (62.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.938 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.570    -2.449    AHundredMHz_clk
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.478    -1.971 r  product_ip_64_reg[63]/Q
                         net (fo=1, routed)           0.810    -1.161    p_1_in[5]
    SLICE_X11Y45         FDRE                                         r  fake_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.451     7.938    AHundredMHz_clk
    SLICE_X11Y45         FDRE                                         r  fake_out_reg[5]/C
                         clock pessimism             -0.412     7.525    
                         clock uncertainty           -0.068     7.458    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)       -0.276     7.182    fake_out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.182    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 product_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.456ns (32.495%)  route 0.947ns (67.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.938 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.570    -2.449    AHundredMHz_clk
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.993 r  product_64_reg[63]/Q
                         net (fo=1, routed)           0.947    -1.045    p_1_in[2]
    SLICE_X11Y44         FDRE                                         r  fake_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.451     7.938    AHundredMHz_clk
    SLICE_X11Y44         FDRE                                         r  fake_out_reg[2]/C
                         clock pessimism             -0.412     7.525    
                         clock uncertainty           -0.068     7.458    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)       -0.105     7.353    fake_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.353    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.435ns  (required time - arrival time)
  Source:                 product_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.518ns (38.140%)  route 0.840ns (61.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.451ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.568    -2.451    AHundredMHz_clk
    SLICE_X12Y42         FDCE                                         r  product_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.518    -1.933 r  product_16_reg[15]/Q
                         net (fo=1, routed)           0.840    -1.092    p_1_in[0]
    SLICE_X11Y42         FDRE                                         r  fake_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.450     7.937    AHundredMHz_clk
    SLICE_X11Y42         FDRE                                         r  fake_out_reg[0]/C
                         clock pessimism             -0.425     7.511    
                         clock uncertainty           -0.068     7.444    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)       -0.101     7.343    fake_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.343    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  8.435    

Slack (MET) :             8.988ns  (required time - arrival time)
  Source:                 product_ip_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.518ns (59.039%)  route 0.359ns (40.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.549    -2.470    AHundredMHz_clk
    SLICE_X12Y24         FDCE                                         r  product_ip_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  product_ip_16_reg[15]/Q
                         net (fo=1, routed)           0.359    -1.592    p_1_in[3]
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.433     7.920    AHundredMHz_clk
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/C
                         clock pessimism             -0.425     7.494    
                         clock uncertainty           -0.068     7.427    
    SLICE_X12Y25         FDRE (Setup_fdre_C_D)       -0.031     7.396    fake_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.396    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  8.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 product_32_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.556    -0.573    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  product_32_reg[31]/Q
                         net (fo=1, routed)           0.110    -0.322    p_1_in[1]
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.823    -0.346    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[1]/C
                         clock pessimism             -0.215    -0.560    
                         clock uncertainty            0.068    -0.493    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.063    -0.430    fake_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 product_ip_32_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.556    -0.573    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_ip_32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  product_ip_32_reg[31]/Q
                         net (fo=1, routed)           0.116    -0.316    p_1_in[4]
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.823    -0.346    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[4]/C
                         clock pessimism             -0.215    -0.560    
                         clock uncertainty            0.068    -0.493    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.060    -0.433    fake_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 product_ip_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.057%)  route 0.139ns (45.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.553    -0.576    AHundredMHz_clk
    SLICE_X12Y24         FDCE                                         r  product_ip_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  product_ip_16_reg[15]/Q
                         net (fo=1, routed)           0.139    -0.273    p_1_in[3]
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.820    -0.349    AHundredMHz_clk
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/C
                         clock pessimism             -0.195    -0.543    
                         clock uncertainty            0.068    -0.476    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.059    -0.417    fake_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 product_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.258%)  route 0.301ns (64.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.565    -0.564    AHundredMHz_clk
    SLICE_X12Y42         FDCE                                         r  product_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  product_16_reg[15]/Q
                         net (fo=1, routed)           0.301    -0.099    p_1_in[0]
    SLICE_X11Y42         FDRE                                         r  fake_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.835    -0.334    AHundredMHz_clk
    SLICE_X11Y42         FDRE                                         r  fake_out_reg[0]/C
                         clock pessimism             -0.195    -0.528    
                         clock uncertainty            0.068    -0.461    
    SLICE_X11Y42         FDRE (Hold_fdre_C_D)         0.060    -0.401    fake_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 product_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.665%)  route 0.334ns (70.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.567    -0.562    AHundredMHz_clk
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  product_64_reg[63]/Q
                         net (fo=1, routed)           0.334    -0.087    p_1_in[2]
    SLICE_X11Y44         FDRE                                         r  fake_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.836    -0.333    AHundredMHz_clk
    SLICE_X11Y44         FDRE                                         r  fake_out_reg[2]/C
                         clock pessimism             -0.215    -0.547    
                         clock uncertainty            0.068    -0.480    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.061    -0.419    fake_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 product_ip_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.148ns (34.269%)  route 0.284ns (65.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.567    -0.562    AHundredMHz_clk
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.148    -0.414 r  product_ip_64_reg[63]/Q
                         net (fo=1, routed)           0.284    -0.130    p_1_in[5]
    SLICE_X11Y45         FDRE                                         r  fake_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.836    -0.333    AHundredMHz_clk
    SLICE_X11Y45         FDRE                                         r  fake_out_reg[5]/C
                         clock pessimism             -0.215    -0.547    
                         clock uncertainty            0.068    -0.480    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.008    -0.472    fake_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 b_32_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.712ns (55.784%)  route 0.564ns (44.216%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.563    -0.566    AHundredMHz_clk
    SLICE_X13Y57         FDRE                                         r  b_32_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  b_32_reg[22]/Q
                         net (fo=4, routed)           0.399    -0.026    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/B[22]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[5]_P[29])
                                                      0.571     0.545 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[29]
                         net (fo=1, routed)           0.165     0.710    product_ip_w_64[63]
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.837    -0.332    AHundredMHz_clk
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/C
                         clock pessimism              0.039    -0.292    
                         clock uncertainty            0.068    -0.225    
    SLICE_X10Y47         FDCE (Hold_fdce_C_D)         0.060    -0.165    product_ip_64_reg[63]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 b_32_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.923ns (63.372%)  route 0.533ns (36.628%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.563    -0.566    AHundredMHz_clk
    SLICE_X13Y57         FDRE                                         r  b_32_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  b_32_reg[21]/Q
                         net (fo=4, routed)           0.227    -0.198    mult_dsp_32/b[21]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[4]_P[26])
                                                      0.571     0.373 r  mult_dsp_32/product0__0/P[26]
                         net (fo=1, routed)           0.307     0.679    mult_dsp_32/product0__0_n_79
    SLICE_X11Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.724 r  mult_dsp_32/product[60]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.724    mult_dsp_32/product[60]_INST_0_i_4_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.890 r  mult_dsp_32/product[60]_INST_0/O[3]
                         net (fo=1, routed)           0.000     0.890    product_w_64[63]
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.837    -0.332    AHundredMHz_clk
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/C
                         clock pessimism              0.039    -0.292    
                         clock uncertainty            0.068    -0.225    
    SLICE_X11Y47         FDCE (Hold_fdce_C_D)         0.105    -0.120    product_64_reg[63]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 a_32_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.773ns (65.166%)  route 0.413ns (34.834%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.556    -0.573    AHundredMHz_clk
    SLICE_X12Y28         FDRE                                         r  a_32_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  a_32_reg[15]/Q
                         net (fo=2, routed)           0.222    -0.187    mult_gen_dsp_16/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[15]_P[31])
                                                      0.609     0.422 r  mult_gen_dsp_16/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[31]
                         net (fo=1, routed)           0.191     0.613    product_ip_w_32[31]
    SLICE_X13Y27         FDCE                                         r  product_ip_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.823    -0.346    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_ip_32_reg[31]/C
                         clock pessimism             -0.215    -0.560    
                         clock uncertainty            0.068    -0.493    
    SLICE_X13Y27         FDCE (Hold_fdce_C_D)         0.066    -0.427    product_ip_32_reg[31]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 a_32_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.773ns (62.495%)  route 0.464ns (37.505%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.556    -0.573    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  a_32_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  a_32_reg[9]/Q
                         net (fo=2, routed)           0.222    -0.187    mult_dsp_16/a[9]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[9]_P[31])
                                                      0.609     0.422 r  mult_dsp_16/product0/P[31]
                         net (fo=1, routed)           0.242     0.664    product_w_32[31]
    SLICE_X13Y27         FDCE                                         r  product_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.823    -0.346    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_32_reg[31]/C
                         clock pessimism             -0.215    -0.560    
                         clock uncertainty            0.068    -0.493    
    SLICE_X13Y27         FDCE (Hold_fdce_C_D)         0.070    -0.423    product_32_reg[31]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  1.086    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.644ns,  Total Violation       -0.712ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.644ns  (required time - arrival time)
  Source:                 a_32_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.540ns  (logic 9.436ns (89.525%)  route 1.104ns (10.475%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 7.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.565    -2.454    AHundredMHz_clk
    SLICE_X11Y37         FDRE                                         r  a_32_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  a_32_reg[10]_replica/Q
                         net (fo=2, routed)           0.581    -1.417    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/a_32[10]_repN_alias
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     2.619 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.621    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     4.334 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.336    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.049 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.051    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518     7.569 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[29]
                         net (fo=1, routed)           0.517     8.087    product_ip_w_64[63]
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.452     7.939    AHundredMHz_clk
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/C
                         clock pessimism             -0.412     7.526    
                         clock uncertainty           -0.068     7.459    
    SLICE_X10Y47         FDCE (Setup_fdce_C_D)       -0.016     7.443    product_ip_64_reg[63]
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                          -8.087    
  -------------------------------------------------------------------
                         slack                                 -0.644    

Slack (VIOLATED) :        -0.068ns  (required time - arrival time)
  Source:                 b_32_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.043ns  (logic 7.611ns (75.785%)  route 2.432ns (24.215%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 7.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.564    -2.455    AHundredMHz_clk
    SLICE_X10Y36         FDRE                                         r  b_32_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.937 r  b_32_reg[6]_replica/Q
                         net (fo=2, routed)           1.124    -0.812    mult_dsp_32/b_32[6]_repN_alias
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036     3.224 r  mult_dsp_32/product0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.226    mult_dsp_32/product0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     4.744 r  mult_dsp_32/product0__0/P[2]
                         net (fo=1, routed)           1.305     6.049    mult_dsp_32/product0__0_n_103
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.124     6.173 r  mult_dsp_32/product[36]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.173    mult_dsp_32/product[36]_INST_0_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.705 r  mult_dsp_32/product[36]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.705    mult_dsp_32/product[36]_INST_0_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.819 r  mult_dsp_32/product[40]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.819    mult_dsp_32/product[40]_INST_0_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  mult_dsp_32/product[44]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.933    mult_dsp_32/product[44]_INST_0_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  mult_dsp_32/product[48]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.047    mult_dsp_32/product[48]_INST_0_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  mult_dsp_32/product[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.161    mult_dsp_32/product[52]_INST_0_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  mult_dsp_32/product[56]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.275    mult_dsp_32/product[56]_INST_0_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.588 r  mult_dsp_32/product[60]_INST_0/O[3]
                         net (fo=1, routed)           0.000     7.588    product_w_64[63]
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.452     7.939    AHundredMHz_clk
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/C
                         clock pessimism             -0.412     7.526    
                         clock uncertainty           -0.068     7.459    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.062     7.521    product_64_reg[63]
  -------------------------------------------------------------------
                         required time                          7.521    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 a_32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 4.297ns (67.058%)  route 2.111ns (32.942%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.562    -2.457    AHundredMHz_clk
    SLICE_X11Y34         FDRE                                         r  a_32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456    -2.001 r  a_32_reg[3]/Q
                         net (fo=6, routed)           1.370    -0.631    mult_gen_dsp_8/U0/i_mult/gDSP.gDSP_only.iDSP/A[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[3]_P[15])
                                                      3.841     3.210 r  mult_gen_dsp_8/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[15]
                         net (fo=1, routed)           0.741     3.951    product_ip_w_16[15]
    SLICE_X12Y24         FDCE                                         r  product_ip_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.433     7.920    AHundredMHz_clk
    SLICE_X12Y24         FDCE                                         r  product_ip_16_reg[15]/C
                         clock pessimism             -0.425     7.494    
                         clock uncertainty           -0.068     7.427    
    SLICE_X12Y24         FDCE (Setup_fdce_C_D)       -0.031     7.396    product_ip_16_reg[15]
  -------------------------------------------------------------------
                         required time                          7.396    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 a_32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 4.297ns (68.746%)  route 1.954ns (31.254%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 7.923 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.562    -2.457    AHundredMHz_clk
    SLICE_X11Y34         FDRE                                         r  a_32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456    -2.001 r  a_32_reg[3]/Q
                         net (fo=6, routed)           1.261    -0.740    mult_dsp_16/a[3]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[3]_P[31])
                                                      3.841     3.101 r  mult_dsp_16/product0/P[31]
                         net (fo=1, routed)           0.693     3.794    product_w_32[31]
    SLICE_X13Y27         FDCE                                         r  product_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436     7.923    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_32_reg[31]/C
                         clock pessimism             -0.425     7.497    
                         clock uncertainty           -0.068     7.430    
    SLICE_X13Y27         FDCE (Setup_fdce_C_D)       -0.067     7.363    product_32_reg[31]
  -------------------------------------------------------------------
                         required time                          7.363    
                         arrival time                          -3.794    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 a_32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 4.297ns (69.700%)  route 1.868ns (30.300%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 7.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.564    -2.455    AHundredMHz_clk
    SLICE_X11Y36         FDRE                                         r  a_32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.999 r  a_32_reg[7]/Q
                         net (fo=6, routed)           0.837    -1.162    mult_dsp_8/a[7]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      3.841     2.679 r  mult_dsp_8/product0/P[15]
                         net (fo=1, routed)           1.031     3.710    product_w_16[15]
    SLICE_X12Y42         FDCE                                         r  product_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.449     7.936    AHundredMHz_clk
    SLICE_X12Y42         FDCE                                         r  product_16_reg[15]/C
                         clock pessimism             -0.425     7.510    
                         clock uncertainty           -0.068     7.443    
    SLICE_X12Y42         FDCE (Setup_fdce_C_D)       -0.031     7.412    product_16_reg[15]
  -------------------------------------------------------------------
                         required time                          7.412    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 a_32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 4.297ns (70.442%)  route 1.803ns (29.558%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 7.923 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.562    -2.457    AHundredMHz_clk
    SLICE_X11Y34         FDRE                                         r  a_32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456    -2.001 r  a_32_reg[3]/Q
                         net (fo=6, routed)           1.261    -0.740    mult_gen_dsp_16/U0/i_mult/gDSP.gDSP_only.iDSP/A[3]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[3]_P[31])
                                                      3.841     3.101 r  mult_gen_dsp_16/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[31]
                         net (fo=1, routed)           0.542     3.644    product_ip_w_32[31]
    SLICE_X13Y27         FDCE                                         r  product_ip_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436     7.923    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_ip_32_reg[31]/C
                         clock pessimism             -0.425     7.497    
                         clock uncertainty           -0.068     7.430    
    SLICE_X13Y27         FDCE (Setup_fdce_C_D)       -0.081     7.349    product_ip_32_reg[31]
  -------------------------------------------------------------------
                         required time                          7.349    
                         arrival time                          -3.644    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             8.342ns  (required time - arrival time)
  Source:                 product_ip_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.478ns (37.115%)  route 0.810ns (62.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.938 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.570    -2.449    AHundredMHz_clk
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.478    -1.971 r  product_ip_64_reg[63]/Q
                         net (fo=1, routed)           0.810    -1.161    p_1_in[5]
    SLICE_X11Y45         FDRE                                         r  fake_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.451     7.938    AHundredMHz_clk
    SLICE_X11Y45         FDRE                                         r  fake_out_reg[5]/C
                         clock pessimism             -0.412     7.525    
                         clock uncertainty           -0.068     7.458    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)       -0.276     7.182    fake_out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.182    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 product_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.456ns (32.495%)  route 0.947ns (67.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.938 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.570    -2.449    AHundredMHz_clk
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.993 r  product_64_reg[63]/Q
                         net (fo=1, routed)           0.947    -1.045    p_1_in[2]
    SLICE_X11Y44         FDRE                                         r  fake_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.451     7.938    AHundredMHz_clk
    SLICE_X11Y44         FDRE                                         r  fake_out_reg[2]/C
                         clock pessimism             -0.412     7.525    
                         clock uncertainty           -0.068     7.458    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)       -0.105     7.353    fake_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.353    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.435ns  (required time - arrival time)
  Source:                 product_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.518ns (38.140%)  route 0.840ns (61.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.451ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.568    -2.451    AHundredMHz_clk
    SLICE_X12Y42         FDCE                                         r  product_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.518    -1.933 r  product_16_reg[15]/Q
                         net (fo=1, routed)           0.840    -1.092    p_1_in[0]
    SLICE_X11Y42         FDRE                                         r  fake_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.450     7.937    AHundredMHz_clk
    SLICE_X11Y42         FDRE                                         r  fake_out_reg[0]/C
                         clock pessimism             -0.425     7.511    
                         clock uncertainty           -0.068     7.444    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)       -0.101     7.343    fake_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.343    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  8.435    

Slack (MET) :             8.988ns  (required time - arrival time)
  Source:                 product_ip_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.518ns (59.039%)  route 0.359ns (40.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.549    -2.470    AHundredMHz_clk
    SLICE_X12Y24         FDCE                                         r  product_ip_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  product_ip_16_reg[15]/Q
                         net (fo=1, routed)           0.359    -1.592    p_1_in[3]
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.433     7.920    AHundredMHz_clk
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/C
                         clock pessimism             -0.425     7.494    
                         clock uncertainty           -0.068     7.427    
    SLICE_X12Y25         FDRE (Setup_fdre_C_D)       -0.031     7.396    fake_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.396    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  8.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 product_32_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.556    -0.573    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  product_32_reg[31]/Q
                         net (fo=1, routed)           0.110    -0.322    p_1_in[1]
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.823    -0.346    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[1]/C
                         clock pessimism             -0.215    -0.560    
                         clock uncertainty            0.068    -0.493    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.063    -0.430    fake_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 product_ip_32_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.556    -0.573    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_ip_32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  product_ip_32_reg[31]/Q
                         net (fo=1, routed)           0.116    -0.316    p_1_in[4]
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.823    -0.346    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[4]/C
                         clock pessimism             -0.215    -0.560    
                         clock uncertainty            0.068    -0.493    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.060    -0.433    fake_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 product_ip_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.057%)  route 0.139ns (45.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.553    -0.576    AHundredMHz_clk
    SLICE_X12Y24         FDCE                                         r  product_ip_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  product_ip_16_reg[15]/Q
                         net (fo=1, routed)           0.139    -0.273    p_1_in[3]
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.820    -0.349    AHundredMHz_clk
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/C
                         clock pessimism             -0.195    -0.543    
                         clock uncertainty            0.068    -0.476    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.059    -0.417    fake_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 product_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.258%)  route 0.301ns (64.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.565    -0.564    AHundredMHz_clk
    SLICE_X12Y42         FDCE                                         r  product_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  product_16_reg[15]/Q
                         net (fo=1, routed)           0.301    -0.099    p_1_in[0]
    SLICE_X11Y42         FDRE                                         r  fake_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.835    -0.334    AHundredMHz_clk
    SLICE_X11Y42         FDRE                                         r  fake_out_reg[0]/C
                         clock pessimism             -0.195    -0.528    
                         clock uncertainty            0.068    -0.461    
    SLICE_X11Y42         FDRE (Hold_fdre_C_D)         0.060    -0.401    fake_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 product_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.665%)  route 0.334ns (70.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.567    -0.562    AHundredMHz_clk
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  product_64_reg[63]/Q
                         net (fo=1, routed)           0.334    -0.087    p_1_in[2]
    SLICE_X11Y44         FDRE                                         r  fake_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.836    -0.333    AHundredMHz_clk
    SLICE_X11Y44         FDRE                                         r  fake_out_reg[2]/C
                         clock pessimism             -0.215    -0.547    
                         clock uncertainty            0.068    -0.480    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.061    -0.419    fake_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 product_ip_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.148ns (34.269%)  route 0.284ns (65.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.567    -0.562    AHundredMHz_clk
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.148    -0.414 r  product_ip_64_reg[63]/Q
                         net (fo=1, routed)           0.284    -0.130    p_1_in[5]
    SLICE_X11Y45         FDRE                                         r  fake_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.836    -0.333    AHundredMHz_clk
    SLICE_X11Y45         FDRE                                         r  fake_out_reg[5]/C
                         clock pessimism             -0.215    -0.547    
                         clock uncertainty            0.068    -0.480    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.008    -0.472    fake_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 b_32_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.712ns (55.784%)  route 0.564ns (44.216%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.563    -0.566    AHundredMHz_clk
    SLICE_X13Y57         FDRE                                         r  b_32_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  b_32_reg[22]/Q
                         net (fo=4, routed)           0.399    -0.026    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/B[22]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[5]_P[29])
                                                      0.571     0.545 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[29]
                         net (fo=1, routed)           0.165     0.710    product_ip_w_64[63]
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.837    -0.332    AHundredMHz_clk
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/C
                         clock pessimism              0.039    -0.292    
                         clock uncertainty            0.068    -0.225    
    SLICE_X10Y47         FDCE (Hold_fdce_C_D)         0.060    -0.165    product_ip_64_reg[63]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 b_32_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.923ns (63.372%)  route 0.533ns (36.628%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.563    -0.566    AHundredMHz_clk
    SLICE_X13Y57         FDRE                                         r  b_32_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  b_32_reg[21]/Q
                         net (fo=4, routed)           0.227    -0.198    mult_dsp_32/b[21]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[4]_P[26])
                                                      0.571     0.373 r  mult_dsp_32/product0__0/P[26]
                         net (fo=1, routed)           0.307     0.679    mult_dsp_32/product0__0_n_79
    SLICE_X11Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.724 r  mult_dsp_32/product[60]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.724    mult_dsp_32/product[60]_INST_0_i_4_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.890 r  mult_dsp_32/product[60]_INST_0/O[3]
                         net (fo=1, routed)           0.000     0.890    product_w_64[63]
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.837    -0.332    AHundredMHz_clk
    SLICE_X11Y47         FDCE                                         r  product_64_reg[63]/C
                         clock pessimism              0.039    -0.292    
                         clock uncertainty            0.068    -0.225    
    SLICE_X11Y47         FDCE (Hold_fdce_C_D)         0.105    -0.120    product_64_reg[63]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 a_32_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.773ns (65.166%)  route 0.413ns (34.834%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.556    -0.573    AHundredMHz_clk
    SLICE_X12Y28         FDRE                                         r  a_32_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  a_32_reg[15]/Q
                         net (fo=2, routed)           0.222    -0.187    mult_gen_dsp_16/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[15]_P[31])
                                                      0.609     0.422 r  mult_gen_dsp_16/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[31]
                         net (fo=1, routed)           0.191     0.613    product_ip_w_32[31]
    SLICE_X13Y27         FDCE                                         r  product_ip_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.823    -0.346    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_ip_32_reg[31]/C
                         clock pessimism             -0.215    -0.560    
                         clock uncertainty            0.068    -0.493    
    SLICE_X13Y27         FDCE (Hold_fdce_C_D)         0.066    -0.427    product_ip_32_reg[31]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 a_32_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.773ns (62.495%)  route 0.464ns (37.505%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.556    -0.573    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  a_32_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  a_32_reg[9]/Q
                         net (fo=2, routed)           0.222    -0.187    mult_dsp_16/a[9]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[9]_P[31])
                                                      0.609     0.422 r  mult_dsp_16/product0/P[31]
                         net (fo=1, routed)           0.242     0.664    product_w_32[31]
    SLICE_X13Y27         FDCE                                         r  product_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.823    -0.346    AHundredMHz_clk
    SLICE_X13Y27         FDCE                                         r  product_32_reg[31]/C
                         clock pessimism             -0.215    -0.560    
                         clock uncertainty            0.068    -0.493    
    SLICE_X13Y27         FDCE (Hold_fdce_C_D)         0.070    -0.423    product_32_reg[31]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  1.086    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fake_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.472ns  (logic 3.055ns (47.210%)  route 3.416ns (52.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.568    -2.451    AHundredMHz_clk
    SLICE_X11Y42         FDRE                                         r  fake_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.995 r  fake_out_reg[0]/Q
                         net (fo=1, routed)           3.416     1.422    fake_out_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.599     4.021 r  fake_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.021    fake_out[0]
    U14                                                               r  fake_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.062ns  (logic 3.256ns (53.722%)  route 2.805ns (46.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.552    -2.467    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.478    -1.989 r  fake_out_reg[4]/Q
                         net (fo=1, routed)           2.805     0.817    fake_out_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         2.778     3.595 r  fake_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.595    fake_out[4]
    U15                                                               r  fake_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.044ns  (logic 3.053ns (50.516%)  route 2.991ns (49.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.569    -2.450    AHundredMHz_clk
    SLICE_X11Y44         FDRE                                         r  fake_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.994 r  fake_out_reg[2]/Q
                         net (fo=1, routed)           2.991     0.997    fake_out_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         2.597     3.594 r  fake_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.594    fake_out[2]
    V13                                                               r  fake_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.969ns  (logic 3.112ns (52.133%)  route 2.857ns (47.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.552    -2.467    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  fake_out_reg[1]/Q
                         net (fo=1, routed)           2.857     0.909    fake_out_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594     3.502 r  fake_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.502    fake_out[1]
    V14                                                               r  fake_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.892ns  (logic 3.054ns (51.826%)  route 2.838ns (48.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.569    -2.450    AHundredMHz_clk
    SLICE_X11Y45         FDRE                                         r  fake_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.994 r  fake_out_reg[5]/Q
                         net (fo=1, routed)           2.838     0.845    fake_out_OBUF[5]
    W14                  OBUF (Prop_obuf_I_O)         2.598     3.442 r  fake_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.442    fake_out[5]
    W14                                                               r  fake_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.772ns  (logic 3.116ns (53.985%)  route 2.656ns (46.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.549    -2.470    AHundredMHz_clk
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518    -1.952 r  fake_out_reg[3]/Q
                         net (fo=1, routed)           2.656     0.704    fake_out_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.598     3.302 r  fake_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.302    fake_out[3]
    U16                                                               r  fake_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fake_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.256ns (60.253%)  route 0.828ns (39.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.566    -0.563    AHundredMHz_clk
    SLICE_X11Y45         FDRE                                         r  fake_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  fake_out_reg[5]/Q
                         net (fo=1, routed)           0.828     0.406    fake_out_OBUF[5]
    W14                  OBUF (Prop_obuf_I_O)         1.115     1.521 r  fake_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.521    fake_out[5]
    W14                                                               r  fake_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.279ns (60.419%)  route 0.838ns (39.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.553    -0.576    AHundredMHz_clk
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  fake_out_reg[3]/Q
                         net (fo=1, routed)           0.838     0.425    fake_out_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.115     1.540 r  fake_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.540    fake_out[3]
    U16                                                               r  fake_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.275ns (58.028%)  route 0.922ns (41.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.556    -0.573    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  fake_out_reg[1]/Q
                         net (fo=1, routed)           0.922     0.513    fake_out_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.111     1.624 r  fake_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.624    fake_out[1]
    V14                                                               r  fake_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.255ns (57.370%)  route 0.933ns (42.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.566    -0.563    AHundredMHz_clk
    SLICE_X11Y44         FDRE                                         r  fake_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  fake_out_reg[2]/Q
                         net (fo=1, routed)           0.933     0.510    fake_out_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         1.114     1.625 r  fake_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.625    fake_out[2]
    V13                                                               r  fake_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.326ns (60.147%)  route 0.878ns (39.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.556    -0.573    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.425 r  fake_out_reg[4]/Q
                         net (fo=1, routed)           0.878     0.453    fake_out_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         1.178     1.630 r  fake_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.630    fake_out[4]
    U15                                                               r  fake_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.257ns (52.243%)  route 1.149ns (47.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.565    -0.564    AHundredMHz_clk
    SLICE_X11Y42         FDRE                                         r  fake_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  fake_out_reg[0]/Q
                         net (fo=1, routed)           1.149     0.726    fake_out_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.116     1.842 r  fake_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.842    fake_out[0]
    U14                                                               r  fake_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fake_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.472ns  (logic 3.055ns (47.210%)  route 3.416ns (52.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.568    -2.451    AHundredMHz_clk
    SLICE_X11Y42         FDRE                                         r  fake_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.995 r  fake_out_reg[0]/Q
                         net (fo=1, routed)           3.416     1.422    fake_out_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.599     4.021 r  fake_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.021    fake_out[0]
    U14                                                               r  fake_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.062ns  (logic 3.256ns (53.722%)  route 2.805ns (46.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.552    -2.467    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.478    -1.989 r  fake_out_reg[4]/Q
                         net (fo=1, routed)           2.805     0.817    fake_out_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         2.778     3.595 r  fake_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.595    fake_out[4]
    U15                                                               r  fake_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.044ns  (logic 3.053ns (50.516%)  route 2.991ns (49.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.569    -2.450    AHundredMHz_clk
    SLICE_X11Y44         FDRE                                         r  fake_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.994 r  fake_out_reg[2]/Q
                         net (fo=1, routed)           2.991     0.997    fake_out_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         2.597     3.594 r  fake_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.594    fake_out[2]
    V13                                                               r  fake_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.969ns  (logic 3.112ns (52.133%)  route 2.857ns (47.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.552    -2.467    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  fake_out_reg[1]/Q
                         net (fo=1, routed)           2.857     0.909    fake_out_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594     3.502 r  fake_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.502    fake_out[1]
    V14                                                               r  fake_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.892ns  (logic 3.054ns (51.826%)  route 2.838ns (48.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.569    -2.450    AHundredMHz_clk
    SLICE_X11Y45         FDRE                                         r  fake_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.994 r  fake_out_reg[5]/Q
                         net (fo=1, routed)           2.838     0.845    fake_out_OBUF[5]
    W14                  OBUF (Prop_obuf_I_O)         2.598     3.442 r  fake_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.442    fake_out[5]
    W14                                                               r  fake_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.772ns  (logic 3.116ns (53.985%)  route 2.656ns (46.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.549    -2.470    AHundredMHz_clk
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518    -1.952 r  fake_out_reg[3]/Q
                         net (fo=1, routed)           2.656     0.704    fake_out_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.598     3.302 r  fake_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.302    fake_out[3]
    U16                                                               r  fake_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fake_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.256ns (60.253%)  route 0.828ns (39.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.566    -0.563    AHundredMHz_clk
    SLICE_X11Y45         FDRE                                         r  fake_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  fake_out_reg[5]/Q
                         net (fo=1, routed)           0.828     0.406    fake_out_OBUF[5]
    W14                  OBUF (Prop_obuf_I_O)         1.115     1.521 r  fake_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.521    fake_out[5]
    W14                                                               r  fake_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.279ns (60.419%)  route 0.838ns (39.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.553    -0.576    AHundredMHz_clk
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  fake_out_reg[3]/Q
                         net (fo=1, routed)           0.838     0.425    fake_out_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.115     1.540 r  fake_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.540    fake_out[3]
    U16                                                               r  fake_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.275ns (58.028%)  route 0.922ns (41.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.556    -0.573    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  fake_out_reg[1]/Q
                         net (fo=1, routed)           0.922     0.513    fake_out_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.111     1.624 r  fake_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.624    fake_out[1]
    V14                                                               r  fake_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.255ns (57.370%)  route 0.933ns (42.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.566    -0.563    AHundredMHz_clk
    SLICE_X11Y44         FDRE                                         r  fake_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  fake_out_reg[2]/Q
                         net (fo=1, routed)           0.933     0.510    fake_out_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         1.114     1.625 r  fake_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.625    fake_out[2]
    V13                                                               r  fake_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.326ns (60.147%)  route 0.878ns (39.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.556    -0.573    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.425 r  fake_out_reg[4]/Q
                         net (fo=1, routed)           0.878     0.453    fake_out_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         1.178     1.630 r  fake_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.630    fake_out[4]
    U15                                                               r  fake_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.257ns (52.243%)  route 1.149ns (47.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.565    -0.564    AHundredMHz_clk
    SLICE_X11Y42         FDRE                                         r  fake_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  fake_out_reg[0]/Q
                         net (fo=1, routed)           1.149     0.726    fake_out_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.116     1.842 r  fake_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.842    fake_out[0]
    U14                                                               r  fake_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_prov_1/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_prov_1/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.895    clk_prov_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     3.257 f  clk_prov_1/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.803    clk_prov_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.832 f  clk_prov_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     4.653    clk_prov_1/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clk_prov_1/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_prov_1/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_prov_1/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clk_prov_1/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clk_prov_1/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_prov_1/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_prov_1/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.895    clk_prov_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     3.257 f  clk_prov_1/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.803    clk_prov_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.832 f  clk_prov_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     4.653    clk_prov_1/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clk_prov_1/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_prov_1/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_prov_1/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clk_prov_1/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clk_prov_1/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           202 Endpoints
Min Delay           202 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fake_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.308ns  (logic 1.072ns (12.903%)  route 7.236ns (87.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.953     4.901    rst_IBUF
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.025 r  fake_out[5]_i_1/O
                         net (fo=100, routed)         3.283     8.308    p_0_in
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.433    -2.080    AHundredMHz_clk
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.027ns  (logic 1.072ns (13.355%)  route 6.955ns (86.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.953     4.901    rst_IBUF
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.025 r  fake_out[5]_i_1/O
                         net (fo=100, routed)         3.002     8.027    p_0_in
    SLICE_X12Y27         FDRE                                         r  a_32_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436    -2.077    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  a_32_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.027ns  (logic 1.072ns (13.355%)  route 6.955ns (86.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.953     4.901    rst_IBUF
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.025 r  fake_out[5]_i_1/O
                         net (fo=100, routed)         3.002     8.027    p_0_in
    SLICE_X12Y27         FDRE                                         r  a_32_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436    -2.077    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  a_32_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.027ns  (logic 1.072ns (13.355%)  route 6.955ns (86.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.953     4.901    rst_IBUF
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.025 r  fake_out[5]_i_1/O
                         net (fo=100, routed)         3.002     8.027    p_0_in
    SLICE_X12Y27         FDRE                                         r  a_32_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436    -2.077    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  a_32_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fake_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.027ns  (logic 1.072ns (13.355%)  route 6.955ns (86.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.953     4.901    rst_IBUF
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.025 r  fake_out[5]_i_1/O
                         net (fo=100, routed)         3.002     8.027    p_0_in
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436    -2.077    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fake_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.027ns  (logic 1.072ns (13.355%)  route 6.955ns (86.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.953     4.901    rst_IBUF
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.025 r  fake_out[5]_i_1/O
                         net (fo=100, routed)         3.002     8.027    p_0_in
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436    -2.077    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.736ns  (logic 1.072ns (13.857%)  route 6.664ns (86.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.953     4.901    rst_IBUF
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.025 r  fake_out[5]_i_1/O
                         net (fo=100, routed)         2.712     7.736    p_0_in
    SLICE_X12Y30         FDRE                                         r  a_32_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.439    -2.074    AHundredMHz_clk
    SLICE_X12Y30         FDRE                                         r  a_32_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.736ns  (logic 1.072ns (13.857%)  route 6.664ns (86.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.953     4.901    rst_IBUF
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.025 r  fake_out[5]_i_1/O
                         net (fo=100, routed)         2.712     7.736    p_0_in
    SLICE_X12Y30         FDRE                                         r  a_32_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.439    -2.074    AHundredMHz_clk
    SLICE_X12Y30         FDRE                                         r  a_32_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.736ns  (logic 1.072ns (13.857%)  route 6.664ns (86.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.953     4.901    rst_IBUF
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.025 r  fake_out[5]_i_1/O
                         net (fo=100, routed)         2.712     7.736    p_0_in
    SLICE_X12Y30         FDRE                                         r  a_32_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.439    -2.074    AHundredMHz_clk
    SLICE_X12Y30         FDRE                                         r  a_32_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.736ns  (logic 1.072ns (13.857%)  route 6.664ns (86.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.953     4.901    rst_IBUF
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.025 r  fake_out[5]_i_1/O
                         net (fo=100, routed)         2.712     7.736    p_0_in
    SLICE_X12Y30         FDRE                                         r  a_32_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.439    -2.074    AHundredMHz_clk
    SLICE_X12Y30         FDRE                                         r  a_32_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            product_ip_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.521ns (75.707%)  route 0.167ns (24.293%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/acout[1,0][14]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_ACIN[14]_P[29])
                                                      0.521     0.523 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[29]
                         net (fo=1, routed)           0.165     0.688    product_ip_w_64[63]
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.837    -0.332    AHundredMHz_clk
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/C

Slack:                    inf
  Source:                 raw_b_32[2]
                            (input port)
  Destination:            b_32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.165ns (22.167%)  route 0.579ns (77.833%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  raw_b_32[2] (IN)
                         net (fo=0)                   0.000     0.000    raw_b_32[2]
    H17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  raw_b_32_IBUF[2]_inst/O
                         net (fo=2, routed)           0.579     0.743    raw_b_32_IBUF[2]
    SLICE_X11Y35         FDRE                                         r  b_32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -0.338    AHundredMHz_clk
    SLICE_X11Y35         FDRE                                         r  b_32_reg[2]/C

Slack:                    inf
  Source:                 raw_b_32[0]
                            (input port)
  Destination:            b_32_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.169ns (22.399%)  route 0.586ns (77.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  raw_b_32[0] (IN)
                         net (fo=0)                   0.000     0.000    raw_b_32[0]
    K19                  IBUF (Prop_ibuf_I_O)         0.169     0.169 r  raw_b_32_IBUF[0]_inst/O
                         net (fo=2, routed)           0.586     0.755    raw_b_32_IBUF[0]
    SLICE_X10Y34         FDRE                                         r  b_32_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.830    -0.339    AHundredMHz_clk
    SLICE_X10Y34         FDRE                                         r  b_32_reg[0]_replica/C

Slack:                    inf
  Source:                 raw_b_32[3]
                            (input port)
  Destination:            b_32_reg[3]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.183ns (23.615%)  route 0.592ns (76.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  raw_b_32[3] (IN)
                         net (fo=0)                   0.000     0.000    raw_b_32[3]
    G19                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  raw_b_32_IBUF[3]_inst/O
                         net (fo=2, routed)           0.592     0.774    raw_b_32_IBUF[3]
    SLICE_X10Y34         FDRE                                         r  b_32_reg[3]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.830    -0.339    AHundredMHz_clk
    SLICE_X10Y34         FDRE                                         r  b_32_reg[3]_replica/C

Slack:                    inf
  Source:                 raw_b_32[1]
                            (input port)
  Destination:            b_32_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.188ns (23.911%)  route 0.599ns (76.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  raw_b_32[1] (IN)
                         net (fo=0)                   0.000     0.000    raw_b_32[1]
    G17                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  raw_b_32_IBUF[1]_inst/O
                         net (fo=2, routed)           0.599     0.787    raw_b_32_IBUF[1]
    SLICE_X11Y35         FDRE                                         r  b_32_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -0.338    AHundredMHz_clk
    SLICE_X11Y35         FDRE                                         r  b_32_reg[1]_replica/C

Slack:                    inf
  Source:                 raw_b_32[1]
                            (input port)
  Destination:            b_32_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.188ns (23.760%)  route 0.604ns (76.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  raw_b_32[1] (IN)
                         net (fo=0)                   0.000     0.000    raw_b_32[1]
    G17                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  raw_b_32_IBUF[1]_inst/O
                         net (fo=2, routed)           0.604     0.792    raw_b_32_IBUF[1]
    SLICE_X10Y35         FDRE                                         r  b_32_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -0.338    AHundredMHz_clk
    SLICE_X10Y35         FDRE                                         r  b_32_reg[1]/C

Slack:                    inf
  Source:                 raw_b_32[7]
                            (input port)
  Destination:            b_32_reg[7]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.181ns (21.155%)  route 0.675ns (78.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  raw_b_32[7] (IN)
                         net (fo=0)                   0.000     0.000    raw_b_32[7]
    F18                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  raw_b_32_IBUF[7]_inst/O
                         net (fo=2, routed)           0.675     0.856    raw_b_32_IBUF[7]
    SLICE_X11Y35         FDRE                                         r  b_32_reg[7]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -0.338    AHundredMHz_clk
    SLICE_X11Y35         FDRE                                         r  b_32_reg[7]_replica/C

Slack:                    inf
  Source:                 raw_b_32[2]
                            (input port)
  Destination:            b_32_reg[2]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.165ns (19.194%)  route 0.694ns (80.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  raw_b_32[2] (IN)
                         net (fo=0)                   0.000     0.000    raw_b_32[2]
    H17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  raw_b_32_IBUF[2]_inst/O
                         net (fo=2, routed)           0.694     0.859    raw_b_32_IBUF[2]
    SLICE_X10Y34         FDRE                                         r  b_32_reg[2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.830    -0.339    AHundredMHz_clk
    SLICE_X10Y34         FDRE                                         r  b_32_reg[2]_replica/C

Slack:                    inf
  Source:                 raw_a_32[14]
                            (input port)
  Destination:            a_32_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.160ns (18.652%)  route 0.699ns (81.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  raw_a_32[14] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[14]
    U19                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  raw_a_32_IBUF[14]_inst/O
                         net (fo=2, routed)           0.699     0.860    raw_a_32_IBUF[14]
    SLICE_X12Y28         FDRE                                         r  a_32_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.824    -0.345    AHundredMHz_clk
    SLICE_X12Y28         FDRE                                         r  a_32_reg[14]/C

Slack:                    inf
  Source:                 raw_a_32[26]
                            (input port)
  Destination:            a_32_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.155ns (17.757%)  route 0.717ns (82.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  raw_a_32[26] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[26]
    N18                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  raw_a_32_IBUF[26]_inst/O
                         net (fo=1, routed)           0.717     0.871    raw_a_32_IBUF[26]
    SLICE_X11Y42         FDRE                                         r  a_32_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.835    -0.334    AHundredMHz_clk
    SLICE_X11Y42         FDRE                                         r  a_32_reg[26]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           202 Endpoints
Min Delay           202 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fake_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.308ns  (logic 1.072ns (12.903%)  route 7.236ns (87.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.953     4.901    rst_IBUF
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.025 r  fake_out[5]_i_1/O
                         net (fo=100, routed)         3.283     8.308    p_0_in
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.433    -2.080    AHundredMHz_clk
    SLICE_X12Y25         FDRE                                         r  fake_out_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.027ns  (logic 1.072ns (13.355%)  route 6.955ns (86.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.953     4.901    rst_IBUF
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.025 r  fake_out[5]_i_1/O
                         net (fo=100, routed)         3.002     8.027    p_0_in
    SLICE_X12Y27         FDRE                                         r  a_32_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436    -2.077    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  a_32_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.027ns  (logic 1.072ns (13.355%)  route 6.955ns (86.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.953     4.901    rst_IBUF
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.025 r  fake_out[5]_i_1/O
                         net (fo=100, routed)         3.002     8.027    p_0_in
    SLICE_X12Y27         FDRE                                         r  a_32_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436    -2.077    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  a_32_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.027ns  (logic 1.072ns (13.355%)  route 6.955ns (86.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.953     4.901    rst_IBUF
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.025 r  fake_out[5]_i_1/O
                         net (fo=100, routed)         3.002     8.027    p_0_in
    SLICE_X12Y27         FDRE                                         r  a_32_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436    -2.077    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  a_32_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fake_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.027ns  (logic 1.072ns (13.355%)  route 6.955ns (86.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.953     4.901    rst_IBUF
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.025 r  fake_out[5]_i_1/O
                         net (fo=100, routed)         3.002     8.027    p_0_in
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436    -2.077    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fake_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.027ns  (logic 1.072ns (13.355%)  route 6.955ns (86.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.953     4.901    rst_IBUF
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.025 r  fake_out[5]_i_1/O
                         net (fo=100, routed)         3.002     8.027    p_0_in
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436    -2.077    AHundredMHz_clk
    SLICE_X12Y27         FDRE                                         r  fake_out_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.736ns  (logic 1.072ns (13.857%)  route 6.664ns (86.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.953     4.901    rst_IBUF
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.025 r  fake_out[5]_i_1/O
                         net (fo=100, routed)         2.712     7.736    p_0_in
    SLICE_X12Y30         FDRE                                         r  a_32_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.439    -2.074    AHundredMHz_clk
    SLICE_X12Y30         FDRE                                         r  a_32_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.736ns  (logic 1.072ns (13.857%)  route 6.664ns (86.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.953     4.901    rst_IBUF
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.025 r  fake_out[5]_i_1/O
                         net (fo=100, routed)         2.712     7.736    p_0_in
    SLICE_X12Y30         FDRE                                         r  a_32_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.439    -2.074    AHundredMHz_clk
    SLICE_X12Y30         FDRE                                         r  a_32_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.736ns  (logic 1.072ns (13.857%)  route 6.664ns (86.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.953     4.901    rst_IBUF
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.025 r  fake_out[5]_i_1/O
                         net (fo=100, routed)         2.712     7.736    p_0_in
    SLICE_X12Y30         FDRE                                         r  a_32_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.439    -2.074    AHundredMHz_clk
    SLICE_X12Y30         FDRE                                         r  a_32_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.736ns  (logic 1.072ns (13.857%)  route 6.664ns (86.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.953     4.901    rst_IBUF
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.025 r  fake_out[5]_i_1/O
                         net (fo=100, routed)         2.712     7.736    p_0_in
    SLICE_X12Y30         FDRE                                         r  a_32_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         1.439    -2.074    AHundredMHz_clk
    SLICE_X12Y30         FDRE                                         r  a_32_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            product_ip_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.521ns (75.707%)  route 0.167ns (24.293%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/acout[1,0][14]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_ACIN[14]_P[29])
                                                      0.521     0.523 r  mult_gen_dsp_32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[29]
                         net (fo=1, routed)           0.165     0.688    product_ip_w_64[63]
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.837    -0.332    AHundredMHz_clk
    SLICE_X10Y47         FDCE                                         r  product_ip_64_reg[63]/C

Slack:                    inf
  Source:                 raw_b_32[2]
                            (input port)
  Destination:            b_32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.165ns (22.167%)  route 0.579ns (77.833%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  raw_b_32[2] (IN)
                         net (fo=0)                   0.000     0.000    raw_b_32[2]
    H17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  raw_b_32_IBUF[2]_inst/O
                         net (fo=2, routed)           0.579     0.743    raw_b_32_IBUF[2]
    SLICE_X11Y35         FDRE                                         r  b_32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -0.338    AHundredMHz_clk
    SLICE_X11Y35         FDRE                                         r  b_32_reg[2]/C

Slack:                    inf
  Source:                 raw_b_32[0]
                            (input port)
  Destination:            b_32_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.169ns (22.399%)  route 0.586ns (77.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  raw_b_32[0] (IN)
                         net (fo=0)                   0.000     0.000    raw_b_32[0]
    K19                  IBUF (Prop_ibuf_I_O)         0.169     0.169 r  raw_b_32_IBUF[0]_inst/O
                         net (fo=2, routed)           0.586     0.755    raw_b_32_IBUF[0]
    SLICE_X10Y34         FDRE                                         r  b_32_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.830    -0.339    AHundredMHz_clk
    SLICE_X10Y34         FDRE                                         r  b_32_reg[0]_replica/C

Slack:                    inf
  Source:                 raw_b_32[3]
                            (input port)
  Destination:            b_32_reg[3]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.183ns (23.615%)  route 0.592ns (76.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  raw_b_32[3] (IN)
                         net (fo=0)                   0.000     0.000    raw_b_32[3]
    G19                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  raw_b_32_IBUF[3]_inst/O
                         net (fo=2, routed)           0.592     0.774    raw_b_32_IBUF[3]
    SLICE_X10Y34         FDRE                                         r  b_32_reg[3]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.830    -0.339    AHundredMHz_clk
    SLICE_X10Y34         FDRE                                         r  b_32_reg[3]_replica/C

Slack:                    inf
  Source:                 raw_b_32[1]
                            (input port)
  Destination:            b_32_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.188ns (23.911%)  route 0.599ns (76.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  raw_b_32[1] (IN)
                         net (fo=0)                   0.000     0.000    raw_b_32[1]
    G17                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  raw_b_32_IBUF[1]_inst/O
                         net (fo=2, routed)           0.599     0.787    raw_b_32_IBUF[1]
    SLICE_X11Y35         FDRE                                         r  b_32_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -0.338    AHundredMHz_clk
    SLICE_X11Y35         FDRE                                         r  b_32_reg[1]_replica/C

Slack:                    inf
  Source:                 raw_b_32[1]
                            (input port)
  Destination:            b_32_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.188ns (23.760%)  route 0.604ns (76.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  raw_b_32[1] (IN)
                         net (fo=0)                   0.000     0.000    raw_b_32[1]
    G17                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  raw_b_32_IBUF[1]_inst/O
                         net (fo=2, routed)           0.604     0.792    raw_b_32_IBUF[1]
    SLICE_X10Y35         FDRE                                         r  b_32_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -0.338    AHundredMHz_clk
    SLICE_X10Y35         FDRE                                         r  b_32_reg[1]/C

Slack:                    inf
  Source:                 raw_b_32[7]
                            (input port)
  Destination:            b_32_reg[7]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.181ns (21.155%)  route 0.675ns (78.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  raw_b_32[7] (IN)
                         net (fo=0)                   0.000     0.000    raw_b_32[7]
    F18                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  raw_b_32_IBUF[7]_inst/O
                         net (fo=2, routed)           0.675     0.856    raw_b_32_IBUF[7]
    SLICE_X11Y35         FDRE                                         r  b_32_reg[7]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -0.338    AHundredMHz_clk
    SLICE_X11Y35         FDRE                                         r  b_32_reg[7]_replica/C

Slack:                    inf
  Source:                 raw_b_32[2]
                            (input port)
  Destination:            b_32_reg[2]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.165ns (19.194%)  route 0.694ns (80.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  raw_b_32[2] (IN)
                         net (fo=0)                   0.000     0.000    raw_b_32[2]
    H17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  raw_b_32_IBUF[2]_inst/O
                         net (fo=2, routed)           0.694     0.859    raw_b_32_IBUF[2]
    SLICE_X10Y34         FDRE                                         r  b_32_reg[2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.830    -0.339    AHundredMHz_clk
    SLICE_X10Y34         FDRE                                         r  b_32_reg[2]_replica/C

Slack:                    inf
  Source:                 raw_a_32[14]
                            (input port)
  Destination:            a_32_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.160ns (18.652%)  route 0.699ns (81.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  raw_a_32[14] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[14]
    U19                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  raw_a_32_IBUF[14]_inst/O
                         net (fo=2, routed)           0.699     0.860    raw_a_32_IBUF[14]
    SLICE_X12Y28         FDRE                                         r  a_32_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.824    -0.345    AHundredMHz_clk
    SLICE_X12Y28         FDRE                                         r  a_32_reg[14]/C

Slack:                    inf
  Source:                 raw_a_32[26]
                            (input port)
  Destination:            a_32_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.155ns (17.757%)  route 0.717ns (82.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  raw_a_32[26] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[26]
    N18                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  raw_a_32_IBUF[26]_inst/O
                         net (fo=1, routed)           0.717     0.871    raw_a_32_IBUF[26]
    SLICE_X11Y42         FDRE                                         r  a_32_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov_1/inst/clkout1_buf/O
                         net (fo=106, routed)         0.835    -0.334    AHundredMHz_clk
    SLICE_X11Y42         FDRE                                         r  a_32_reg[26]/C





