Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 010f98a9ae05433dabae41820bf91ce6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot JK_2_tb_behav xil_defaultlib.JK_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nages/verilog_projects/Sequential Circuits/JK flip flop/JK flip flop.srcs/sources_1/new/JK2.v" Line 1. Module JK2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nages/verilog_projects/Sequential Circuits/JK flip flop/JK flip flop.srcs/sources_1/new/JK2.v" Line 1. Module JK2 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JK2
Compiling module xil_defaultlib.JK_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot JK_2_tb_behav
