{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678749061282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678749061283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 19:11:01 2023 " "Processing started: Mon Mar 13 19:11:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678749061283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678749061283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ELEC374 -c Register " "Command: quartus_map --read_settings_files=on --write_settings_files=off ELEC374 -c Register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678749061283 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1678749061715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_register.v 1 1 " "Found 1 design units, including 1 entities, in source file z_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_register " "Found entity 1: z_register" {  } { { "z_register.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/z_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061770 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SUB_ALUtb.v(46) " "Verilog HDL information at SUB_ALUtb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "SUB_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/SUB_ALUtb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678749061773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUB_ALUtb " "Found entity 1: SUB_ALUtb" {  } { { "SUB_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/SUB_ALUtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_32tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_32tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_32tb " "Found entity 1: sub_32tb" {  } { { "sub_32tb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/sub_32tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_32bit " "Found entity 1: sub_32bit" {  } { { "sub_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/sub_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_TB " "Found entity 1: shr_TB" {  } { { "shr_TB.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/shr_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr " "Found entity 1: shr" {  } { { "shr_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/shr_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra " "Found entity 1: shra" {  } { { "shra_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/shra_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_TB " "Found entity 1: shl_TB" {  } { { "shl_TB.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/shl_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl " "Found entity 1: shl" {  } { { "shl_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/shl_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "ror_tb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ror_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotateRight " "Found entity 1: rotateRight" {  } { { "ror_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ror_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_tb " "Found entity 1: rol_tb" {  } { { "rol_tb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/rol_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotateLeft " "Found entity 1: rotateLeft" {  } { { "rol_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/rol_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registertb.v 1 1 " "Found 1 design units, including 1 entities, in source file registertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerTB " "Found entity 1: registerTB" {  } { { "registerTB.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/registerTB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/Register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061808 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "OR_TBdatapath.v(52) " "Verilog HDL information at OR_TBdatapath.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "OR_TBdatapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/OR_TBdatapath.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678749061811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tbdatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tbdatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_tb " "Found entity 1: OR_tb" {  } { { "OR_TBdatapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/OR_TBdatapath.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_TB " "Found entity 1: or_TB" {  } { { "or_TB.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/or_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "or_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/or_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_tb " "Found entity 1: not_tb" {  } { { "not_tb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/not_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061818 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NOT_ALUtb.v(46) " "Verilog HDL information at NOT_ALUtb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "NOT_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/NOT_ALUtb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678749061821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOT_ALUtb " "Found entity 1: NOT_ALUtb" {  } { { "NOT_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/NOT_ALUtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32bit " "Found entity 1: not_32bit" {  } { { "not_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/not_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_tb " "Found entity 1: negate_tb" {  } { { "negate_tb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/negate_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061826 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NEGATE_ALUtb.v(46) " "Verilog HDL information at NEGATE_ALUtb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "NEGATE_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/NEGATE_ALUtb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678749061829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 NEGATE_ALUtb " "Found entity 1: NEGATE_ALUtb" {  } { { "NEGATE_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/NEGATE_ALUtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_32_bit " "Found entity 1: negate_32_bit" {  } { { "negate.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/negate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1TB " "Found entity 1: mux2to1TB" {  } { { "mux2to1TB.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/mux2to1TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer32to1_tb " "Found entity 1: multiplexer32to1_tb" {  } { { "mul_tb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061837 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MUL_ALUtb.v(47) " "Verilog HDL information at MUL_ALUtb.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "MUL_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/MUL_ALUtb.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678749061840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_ALUtb " "Found entity 1: MUL_ALUtb" {  } { { "MUL_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/MUL_ALUtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_32bit " "Found entity 1: mul_32bit" {  } { { "mul_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/mul_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexertb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1_tb " "Found entity 1: mux32_1_tb" {  } { { "multiplexerTB.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/multiplexerTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer32to1.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer32to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer32to1 " "Found entity 1: multiplexer32to1" {  } { { "multiplexer32to1.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/multiplexer32to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 4 4 " "Found 4 design units, including 4 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "multiplexer.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061852 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_1 " "Found entity 2: mux8_1" {  } { { "multiplexer.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/multiplexer.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061852 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux16_1 " "Found entity 3: mux16_1" {  } { { "multiplexer.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/multiplexer.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061852 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux32_1 " "Found entity 4: mux32_1" {  } { { "multiplexer.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/multiplexer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrtb.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRTB " "Found entity 1: MDRTB" {  } { { "MDRTB.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/MDRTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encodertb.v 1 1 " "Found 1 design units, including 1 entities, in source file encodertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoderTb " "Found entity 1: encoderTb" {  } { { "encoderTB.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/encoderTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32to5 " "Found entity 1: encoder_32to5" {  } { { "encoder.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_tb " "Found entity 1: div_tb" {  } { { "div_tb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061865 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DIV_ALUtb.v(47) " "Verilog HDL information at DIV_ALUtb.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "DIV_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/DIV_ALUtb.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678749061868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_ALUtb " "Found entity 1: DIV_ALUtb" {  } { { "DIV_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/DIV_ALUtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file div_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_32bit " "Found entity 1: div_32bit" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R0 r0 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R0\" differs only in case from object \"r0\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678749061873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678749061874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678749061874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R3 r3 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R3\" differs only in case from object \"r3\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678749061874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R4 r4 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R4\" differs only in case from object \"r4\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678749061874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R5 r5 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R5\" differs only in case from object \"r5\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678749061874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R6 r6 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R6\" differs only in case from object \"r6\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678749061874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R7 r7 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R7\" differs only in case from object \"r7\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678749061874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R8 r8 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R8\" differs only in case from object \"r8\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678749061874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R9 r9 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R9\" differs only in case from object \"r9\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678749061874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R10 r10 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R10\" differs only in case from object \"r10\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678749061874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R11 r11 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R11\" differs only in case from object \"r11\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678749061874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R12 r12 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R12\" differs only in case from object \"r12\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678749061874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R13 r13 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R13\" differs only in case from object \"r13\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678749061874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R14 r14 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R14\" differs only in case from object \"r14\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678749061874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R15 r15 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R15\" differs only in case from object \"r15\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678749061874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HI hi datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"HI\" differs only in case from object \"hi\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678749061874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LO lo datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"LO\" differs only in case from object \"lo\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678749061874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZHI zhi datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"ZHI\" differs only in case from object \"zhi\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678749061874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZLO zlo datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"ZLO\" differs only in case from object \"zlo\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678749061874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678749061874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_TB " "Found entity 1: add_TB" {  } { { "add_TB.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/add_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061877 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ADD_ALUtb.v(46) " "Verilog HDL information at ADD_ALUtb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "ADD_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ADD_ALUtb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678749061880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_ALUtb " "Found entity 1: ADD_ALUtb" {  } { { "ADD_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ADD_ALUtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_32.v 3 3 " "Found 3 design units, including 3 entities, in source file add_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_32_bit " "Found entity 1: add_32_bit" {  } { { "add_32.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/add_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061883 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLA16 " "Found entity 2: CLA16" {  } { { "add_32.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/add_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061883 ""} { "Info" "ISGN_ENTITY_NAME" "3 CLA4 " "Found entity 3: CLA4" {  } { { "add_32.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/add_32.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectional_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bidirectional_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirectional_bus " "Found entity 1: bidirectional_bus" {  } { { "bidirectional_bus.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/bidirectional_bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "and_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678749061891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678749061891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "testZRegister SUB_ALUtb.v(19) " "Verilog HDL Implicit Net warning at SUB_ALUtb.v(19): created implicit net for \"testZRegister\"" {  } { { "SUB_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/SUB_ALUtb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678749061891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shr_result shr_TB.v(6) " "Verilog HDL Implicit Net warning at shr_TB.v(6): created implicit net for \"shr_result\"" {  } { { "shr_TB.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/shr_TB.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678749061891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shr_result shl_TB.v(6) " "Verilog HDL Implicit Net warning at shl_TB.v(6): created implicit net for \"shr_result\"" {  } { { "shl_TB.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/shl_TB.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678749061891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "testZRegister NOT_ALUtb.v(19) " "Verilog HDL Implicit Net warning at NOT_ALUtb.v(19): created implicit net for \"testZRegister\"" {  } { { "NOT_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/NOT_ALUtb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678749061891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "testZRegister MUL_ALUtb.v(19) " "Verilog HDL Implicit Net warning at MUL_ALUtb.v(19): created implicit net for \"testZRegister\"" {  } { { "MUL_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/MUL_ALUtb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678749061891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "testZRegister DIV_ALUtb.v(19) " "Verilog HDL Implicit Net warning at DIV_ALUtb.v(19): created implicit net for \"testZRegister\"" {  } { { "DIV_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/DIV_ALUtb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678749061891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInZLo datapath.v(83) " "Verilog HDL Implicit Net warning at datapath.v(83): created implicit net for \"busInZLo\"" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678749061891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "testZRegister ADD_ALUtb.v(19) " "Verilog HDL Implicit Net warning at ADD_ALUtb.v(19): created implicit net for \"testZRegister\"" {  } { { "ADD_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ADD_ALUtb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678749061892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_out ALU.v(37) " "Verilog HDL Implicit Net warning at ALU.v(37): created implicit net for \"sub_out\"" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678749061892 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "not_tb.v(5) " "Verilog HDL Instantiation warning at not_tb.v(5): instance has no name" {  } { { "not_tb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/not_tb.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1678749061896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678749061935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:r0 " "Elaborating entity \"Register\" for hierarchy \"Register:r0\"" {  } { { "datapath.v" "r0" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678749061980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "datapath.v" "PC" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678749062000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR_register " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR_register\"" {  } { { "datapath.v" "MDR_register" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678749062003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 MDR:MDR_register\|mux2_1:my_MDR_Multiplexer " "Elaborating entity \"mux2_1\" for hierarchy \"MDR:MDR_register\|mux2_1:my_MDR_Multiplexer\"" {  } { { "MDR.v" "my_MDR_Multiplexer" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/MDR.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678749062006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_register z_register:z_reg " "Elaborating entity \"z_register\" for hierarchy \"z_register:z_reg\"" {  } { { "datapath.v" "z_reg" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678749062011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_instance " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_instance\"" {  } { { "datapath.v" "alu_instance" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678749062017 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(70) " "Verilog HDL Case Statement warning at ALU.v(70): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 70 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1678749062021 "|datapath|ALU:alu_instance"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(42) " "Verilog HDL Case Statement warning at ALU.v(42): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1678749062021 "|datapath|ALU:alu_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C_reg ALU.v(42) " "Verilog HDL Always Construct warning at ALU.v(42): inferring latch(es) for variable \"C_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678749062021 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[0\] ALU.v(42) " "Inferred latch for \"C_reg\[0\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062021 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[1\] ALU.v(42) " "Inferred latch for \"C_reg\[1\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062021 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[2\] ALU.v(42) " "Inferred latch for \"C_reg\[2\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062021 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[3\] ALU.v(42) " "Inferred latch for \"C_reg\[3\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062021 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[4\] ALU.v(42) " "Inferred latch for \"C_reg\[4\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062021 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[5\] ALU.v(42) " "Inferred latch for \"C_reg\[5\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062021 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[6\] ALU.v(42) " "Inferred latch for \"C_reg\[6\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062021 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[7\] ALU.v(42) " "Inferred latch for \"C_reg\[7\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062021 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[8\] ALU.v(42) " "Inferred latch for \"C_reg\[8\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062021 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[9\] ALU.v(42) " "Inferred latch for \"C_reg\[9\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062021 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[10\] ALU.v(42) " "Inferred latch for \"C_reg\[10\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062021 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[11\] ALU.v(42) " "Inferred latch for \"C_reg\[11\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062021 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[12\] ALU.v(42) " "Inferred latch for \"C_reg\[12\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062021 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[13\] ALU.v(42) " "Inferred latch for \"C_reg\[13\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062021 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[14\] ALU.v(42) " "Inferred latch for \"C_reg\[14\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062021 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[15\] ALU.v(42) " "Inferred latch for \"C_reg\[15\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[16\] ALU.v(42) " "Inferred latch for \"C_reg\[16\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[17\] ALU.v(42) " "Inferred latch for \"C_reg\[17\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[18\] ALU.v(42) " "Inferred latch for \"C_reg\[18\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[19\] ALU.v(42) " "Inferred latch for \"C_reg\[19\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[20\] ALU.v(42) " "Inferred latch for \"C_reg\[20\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[21\] ALU.v(42) " "Inferred latch for \"C_reg\[21\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[22\] ALU.v(42) " "Inferred latch for \"C_reg\[22\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[23\] ALU.v(42) " "Inferred latch for \"C_reg\[23\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[24\] ALU.v(42) " "Inferred latch for \"C_reg\[24\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[25\] ALU.v(42) " "Inferred latch for \"C_reg\[25\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[26\] ALU.v(42) " "Inferred latch for \"C_reg\[26\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[27\] ALU.v(42) " "Inferred latch for \"C_reg\[27\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[28\] ALU.v(42) " "Inferred latch for \"C_reg\[28\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[29\] ALU.v(42) " "Inferred latch for \"C_reg\[29\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[30\] ALU.v(42) " "Inferred latch for \"C_reg\[30\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[31\] ALU.v(42) " "Inferred latch for \"C_reg\[31\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[32\] ALU.v(42) " "Inferred latch for \"C_reg\[32\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[33\] ALU.v(42) " "Inferred latch for \"C_reg\[33\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[34\] ALU.v(42) " "Inferred latch for \"C_reg\[34\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[35\] ALU.v(42) " "Inferred latch for \"C_reg\[35\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[36\] ALU.v(42) " "Inferred latch for \"C_reg\[36\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[37\] ALU.v(42) " "Inferred latch for \"C_reg\[37\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[38\] ALU.v(42) " "Inferred latch for \"C_reg\[38\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062022 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[39\] ALU.v(42) " "Inferred latch for \"C_reg\[39\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[40\] ALU.v(42) " "Inferred latch for \"C_reg\[40\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[41\] ALU.v(42) " "Inferred latch for \"C_reg\[41\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[42\] ALU.v(42) " "Inferred latch for \"C_reg\[42\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[43\] ALU.v(42) " "Inferred latch for \"C_reg\[43\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[44\] ALU.v(42) " "Inferred latch for \"C_reg\[44\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[45\] ALU.v(42) " "Inferred latch for \"C_reg\[45\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[46\] ALU.v(42) " "Inferred latch for \"C_reg\[46\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[47\] ALU.v(42) " "Inferred latch for \"C_reg\[47\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[48\] ALU.v(42) " "Inferred latch for \"C_reg\[48\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[49\] ALU.v(42) " "Inferred latch for \"C_reg\[49\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[50\] ALU.v(42) " "Inferred latch for \"C_reg\[50\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[51\] ALU.v(42) " "Inferred latch for \"C_reg\[51\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[52\] ALU.v(42) " "Inferred latch for \"C_reg\[52\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[53\] ALU.v(42) " "Inferred latch for \"C_reg\[53\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[54\] ALU.v(42) " "Inferred latch for \"C_reg\[54\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[55\] ALU.v(42) " "Inferred latch for \"C_reg\[55\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[56\] ALU.v(42) " "Inferred latch for \"C_reg\[56\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[57\] ALU.v(42) " "Inferred latch for \"C_reg\[57\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[58\] ALU.v(42) " "Inferred latch for \"C_reg\[58\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[59\] ALU.v(42) " "Inferred latch for \"C_reg\[59\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[60\] ALU.v(42) " "Inferred latch for \"C_reg\[60\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[61\] ALU.v(42) " "Inferred latch for \"C_reg\[61\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[62\] ALU.v(42) " "Inferred latch for \"C_reg\[62\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062023 "|datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[63\] ALU.v(42) " "Inferred latch for \"C_reg\[63\]\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062024 "|datapath|ALU:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_32_bit ALU:alu_instance\|add_32_bit:adding " "Elaborating entity \"add_32_bit\" for hierarchy \"ALU:alu_instance\|add_32_bit:adding\"" {  } { { "ALU.v" "adding" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678749062025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA16 ALU:alu_instance\|add_32_bit:adding\|CLA16:CLA1 " "Elaborating entity \"CLA16\" for hierarchy \"ALU:alu_instance\|add_32_bit:adding\|CLA16:CLA1\"" {  } { { "add_32.v" "CLA1" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/add_32.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678749062027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA4 ALU:alu_instance\|add_32_bit:adding\|CLA16:CLA1\|CLA4:CLA1 " "Elaborating entity \"CLA4\" for hierarchy \"ALU:alu_instance\|add_32_bit:adding\|CLA16:CLA1\|CLA4:CLA1\"" {  } { { "add_32.v" "CLA1" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/add_32.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678749062029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_32bit ALU:alu_instance\|mul_32bit:multiply " "Elaborating entity \"mul_32bit\" for hierarchy \"ALU:alu_instance\|mul_32bit:multiply\"" {  } { { "ALU.v" "multiply" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678749062042 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_32bit.v(23) " "Verilog HDL Case Statement warning at mul_32bit.v(23): case item expression never matches the case expression" {  } { { "mul_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/mul_32bit.v" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1678749062046 "|datapath|ALU:alu_instance|mul_32bit:multiply"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_32bit.v(25) " "Verilog HDL Case Statement warning at mul_32bit.v(25): case item expression never matches the case expression" {  } { { "mul_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/mul_32bit.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1678749062046 "|datapath|ALU:alu_instance|mul_32bit:multiply"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_32bit.v(27) " "Verilog HDL Case Statement warning at mul_32bit.v(27): case item expression never matches the case expression" {  } { { "mul_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/mul_32bit.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1678749062046 "|datapath|ALU:alu_instance|mul_32bit:multiply"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 64 mul_32bit.v(34) " "Verilog HDL assignment warning at mul_32bit.v(34): truncated value with size 66 to match size of target (64)" {  } { { "mul_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/mul_32bit.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1678749062046 "|datapath|ALU:alu_instance|mul_32bit:multiply"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_32bit ALU:alu_instance\|sub_32bit:subtraction " "Elaborating entity \"sub_32bit\" for hierarchy \"ALU:alu_instance\|sub_32bit:subtraction\"" {  } { { "ALU.v" "subtraction" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678749062048 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sum sub_32bit.v(1) " "Output port \"sum\" at sub_32bit.v(1) has no driver" {  } { { "sub_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/sub_32bit.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1678749062049 "|datapath|ALU:alu_instance|sub_32bit:subtraction"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate_32_bit ALU:alu_instance\|sub_32bit:subtraction\|negate_32_bit:negative " "Elaborating entity \"negate_32_bit\" for hierarchy \"ALU:alu_instance\|sub_32bit:subtraction\|negate_32_bit:negative\"" {  } { { "sub_32bit.v" "negative" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/sub_32bit.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678749062050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32bit ALU:alu_instance\|sub_32bit:subtraction\|negate_32_bit:negative\|not_32bit:not_op " "Elaborating entity \"not_32bit\" for hierarchy \"ALU:alu_instance\|sub_32bit:subtraction\|negate_32_bit:negative\|not_32bit:not_op\"" {  } { { "negate.v" "not_op" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/negate.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678749062052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_32bit ALU:alu_instance\|div_32bit:division " "Elaborating entity \"div_32bit\" for hierarchy \"ALU:alu_instance\|div_32bit:division\"" {  } { { "ALU.v" "division" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678749062086 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Q_reg div_32bit.v(10) " "Verilog HDL warning at div_32bit.v(10): initial value for variable Q_reg should be constant" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1678749062087 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_reg div_32bit.v(17) " "Verilog HDL Always Construct warning at div_32bit.v(17): inferring latch(es) for variable \"A_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678749062087 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q_reg div_32bit.v(17) " "Verilog HDL Always Construct warning at div_32bit.v(17): inferring latch(es) for variable \"Q_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678749062088 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count div_32bit.v(17) " "Verilog HDL Always Construct warning at div_32bit.v(17): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678749062088 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] div_32bit.v(17) " "Inferred latch for \"count\[0\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062088 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] div_32bit.v(17) " "Inferred latch for \"count\[1\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062088 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] div_32bit.v(17) " "Inferred latch for \"count\[2\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062088 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] div_32bit.v(17) " "Inferred latch for \"count\[3\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062088 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] div_32bit.v(17) " "Inferred latch for \"count\[4\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062088 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] div_32bit.v(17) " "Inferred latch for \"count\[5\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062088 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] div_32bit.v(17) " "Inferred latch for \"count\[6\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062088 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] div_32bit.v(17) " "Inferred latch for \"count\[7\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062088 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] div_32bit.v(17) " "Inferred latch for \"count\[8\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062088 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] div_32bit.v(17) " "Inferred latch for \"count\[9\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062088 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] div_32bit.v(17) " "Inferred latch for \"count\[10\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062088 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] div_32bit.v(17) " "Inferred latch for \"count\[11\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062088 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] div_32bit.v(17) " "Inferred latch for \"count\[12\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062088 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] div_32bit.v(17) " "Inferred latch for \"count\[13\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062088 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] div_32bit.v(17) " "Inferred latch for \"count\[14\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062088 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] div_32bit.v(17) " "Inferred latch for \"count\[15\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062088 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] div_32bit.v(17) " "Inferred latch for \"count\[16\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062088 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] div_32bit.v(17) " "Inferred latch for \"count\[17\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062088 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] div_32bit.v(17) " "Inferred latch for \"count\[18\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] div_32bit.v(17) " "Inferred latch for \"count\[19\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] div_32bit.v(17) " "Inferred latch for \"count\[20\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] div_32bit.v(17) " "Inferred latch for \"count\[21\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] div_32bit.v(17) " "Inferred latch for \"count\[22\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] div_32bit.v(17) " "Inferred latch for \"count\[23\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] div_32bit.v(17) " "Inferred latch for \"count\[24\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] div_32bit.v(17) " "Inferred latch for \"count\[25\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] div_32bit.v(17) " "Inferred latch for \"count\[26\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] div_32bit.v(17) " "Inferred latch for \"count\[27\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] div_32bit.v(17) " "Inferred latch for \"count\[28\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] div_32bit.v(17) " "Inferred latch for \"count\[29\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] div_32bit.v(17) " "Inferred latch for \"count\[30\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] div_32bit.v(17) " "Inferred latch for \"count\[31\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[0\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[0\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[1\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[1\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[2\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[2\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[3\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[3\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[4\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[4\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[5\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[5\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[6\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[6\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[7\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[7\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[8\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[8\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062089 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[9\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[9\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[10\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[10\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[11\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[11\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[12\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[12\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[13\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[13\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[14\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[14\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[15\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[15\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[16\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[16\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[17\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[17\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[18\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[18\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[19\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[19\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[20\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[20\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[21\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[21\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[22\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[22\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[23\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[23\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[24\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[24\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[25\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[25\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[26\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[26\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[27\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[27\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[28\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[28\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[29\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[29\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[30\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[30\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_reg\[31\] div_32bit.v(17) " "Inferred latch for \"Q_reg\[31\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[0\] div_32bit.v(17) " "Inferred latch for \"A_reg\[0\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062090 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[1\] div_32bit.v(17) " "Inferred latch for \"A_reg\[1\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[2\] div_32bit.v(17) " "Inferred latch for \"A_reg\[2\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[3\] div_32bit.v(17) " "Inferred latch for \"A_reg\[3\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[4\] div_32bit.v(17) " "Inferred latch for \"A_reg\[4\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[5\] div_32bit.v(17) " "Inferred latch for \"A_reg\[5\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[6\] div_32bit.v(17) " "Inferred latch for \"A_reg\[6\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[7\] div_32bit.v(17) " "Inferred latch for \"A_reg\[7\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[8\] div_32bit.v(17) " "Inferred latch for \"A_reg\[8\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[9\] div_32bit.v(17) " "Inferred latch for \"A_reg\[9\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[10\] div_32bit.v(17) " "Inferred latch for \"A_reg\[10\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[11\] div_32bit.v(17) " "Inferred latch for \"A_reg\[11\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[12\] div_32bit.v(17) " "Inferred latch for \"A_reg\[12\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[13\] div_32bit.v(17) " "Inferred latch for \"A_reg\[13\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[14\] div_32bit.v(17) " "Inferred latch for \"A_reg\[14\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[15\] div_32bit.v(17) " "Inferred latch for \"A_reg\[15\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[16\] div_32bit.v(17) " "Inferred latch for \"A_reg\[16\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[17\] div_32bit.v(17) " "Inferred latch for \"A_reg\[17\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[18\] div_32bit.v(17) " "Inferred latch for \"A_reg\[18\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[19\] div_32bit.v(17) " "Inferred latch for \"A_reg\[19\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[20\] div_32bit.v(17) " "Inferred latch for \"A_reg\[20\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[21\] div_32bit.v(17) " "Inferred latch for \"A_reg\[21\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[22\] div_32bit.v(17) " "Inferred latch for \"A_reg\[22\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[23\] div_32bit.v(17) " "Inferred latch for \"A_reg\[23\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[24\] div_32bit.v(17) " "Inferred latch for \"A_reg\[24\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[25\] div_32bit.v(17) " "Inferred latch for \"A_reg\[25\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062091 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[26\] div_32bit.v(17) " "Inferred latch for \"A_reg\[26\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062092 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[27\] div_32bit.v(17) " "Inferred latch for \"A_reg\[27\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062092 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[28\] div_32bit.v(17) " "Inferred latch for \"A_reg\[28\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062092 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[29\] div_32bit.v(17) " "Inferred latch for \"A_reg\[29\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062092 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[30\] div_32bit.v(17) " "Inferred latch for \"A_reg\[30\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062092 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[31\] div_32bit.v(17) " "Inferred latch for \"A_reg\[31\]\" at div_32bit.v(17)" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678749062092 "|datapath|ALU:alu_instance|div_32bit:division"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bidirectional_bus bidirectional_bus:my_bus " "Elaborating entity \"bidirectional_bus\" for hierarchy \"bidirectional_bus:my_bus\"" {  } { { "datapath.v" "my_bus" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678749062094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32to5 bidirectional_bus:my_bus\|encoder_32to5:bus_encoder " "Elaborating entity \"encoder_32to5\" for hierarchy \"bidirectional_bus:my_bus\|encoder_32to5:bus_encoder\"" {  } { { "bidirectional_bus.v" "bus_encoder" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/bidirectional_bus.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678749062099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer32to1 bidirectional_bus:my_bus\|multiplexer32to1:bus_multiplexer " "Elaborating entity \"multiplexer32to1\" for hierarchy \"bidirectional_bus:my_bus\|multiplexer32to1:bus_multiplexer\"" {  } { { "bidirectional_bus.v" "bus_multiplexer" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/bidirectional_bus.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678749062101 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu_instance\|cin " "Net \"ALU:alu_instance\|cin\" is missing source, defaulting to GND" {  } { { "ALU.v" "cin" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1678749062279 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1678749062279 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1678749066210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[0\] " "Latch ALU:alu_instance\|C_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[2\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066284 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[1\] " "Latch ALU:alu_instance\|C_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[2\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066284 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[2\] " "Latch ALU:alu_instance\|C_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066284 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[3\] " "Latch ALU:alu_instance\|C_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066284 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[4\] " "Latch ALU:alu_instance\|C_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[4\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066285 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[5\] " "Latch ALU:alu_instance\|C_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066285 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[6\] " "Latch ALU:alu_instance\|C_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[4\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066285 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[7\] " "Latch ALU:alu_instance\|C_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066285 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[8\] " "Latch ALU:alu_instance\|C_reg\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[4\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066285 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[9\] " "Latch ALU:alu_instance\|C_reg\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066285 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[10\] " "Latch ALU:alu_instance\|C_reg\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[4\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066285 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[11\] " "Latch ALU:alu_instance\|C_reg\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066285 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[12\] " "Latch ALU:alu_instance\|C_reg\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[4\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066285 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[13\] " "Latch ALU:alu_instance\|C_reg\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066286 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[14\] " "Latch ALU:alu_instance\|C_reg\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[4\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066286 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[15\] " "Latch ALU:alu_instance\|C_reg\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066286 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[16\] " "Latch ALU:alu_instance\|C_reg\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[4\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066286 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[17\] " "Latch ALU:alu_instance\|C_reg\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066286 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[18\] " "Latch ALU:alu_instance\|C_reg\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[4\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066286 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[19\] " "Latch ALU:alu_instance\|C_reg\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066286 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[20\] " "Latch ALU:alu_instance\|C_reg\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[4\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066286 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[21\] " "Latch ALU:alu_instance\|C_reg\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066286 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[22\] " "Latch ALU:alu_instance\|C_reg\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[4\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066287 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[23\] " "Latch ALU:alu_instance\|C_reg\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066287 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[24\] " "Latch ALU:alu_instance\|C_reg\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[4\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066287 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[25\] " "Latch ALU:alu_instance\|C_reg\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066287 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[26\] " "Latch ALU:alu_instance\|C_reg\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[4\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066287 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[27\] " "Latch ALU:alu_instance\|C_reg\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066287 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[28\] " "Latch ALU:alu_instance\|C_reg\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[4\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066287 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[29\] " "Latch ALU:alu_instance\|C_reg\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066287 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[30\] " "Latch ALU:alu_instance\|C_reg\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[4\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066287 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[31\] " "Latch ALU:alu_instance\|C_reg\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066288 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[32\] " "Latch ALU:alu_instance\|C_reg\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066288 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[33\] " "Latch ALU:alu_instance\|C_reg\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066288 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[34\] " "Latch ALU:alu_instance\|C_reg\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066288 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[35\] " "Latch ALU:alu_instance\|C_reg\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066288 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[36\] " "Latch ALU:alu_instance\|C_reg\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066288 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[37\] " "Latch ALU:alu_instance\|C_reg\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066288 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[38\] " "Latch ALU:alu_instance\|C_reg\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066288 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[39\] " "Latch ALU:alu_instance\|C_reg\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066288 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[40\] " "Latch ALU:alu_instance\|C_reg\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066289 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[41\] " "Latch ALU:alu_instance\|C_reg\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066289 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[42\] " "Latch ALU:alu_instance\|C_reg\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066289 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[43\] " "Latch ALU:alu_instance\|C_reg\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066289 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[44\] " "Latch ALU:alu_instance\|C_reg\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066289 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[45\] " "Latch ALU:alu_instance\|C_reg\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066289 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[46\] " "Latch ALU:alu_instance\|C_reg\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066289 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[47\] " "Latch ALU:alu_instance\|C_reg\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066289 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[48\] " "Latch ALU:alu_instance\|C_reg\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066289 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[49\] " "Latch ALU:alu_instance\|C_reg\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066290 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[50\] " "Latch ALU:alu_instance\|C_reg\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066290 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[51\] " "Latch ALU:alu_instance\|C_reg\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066290 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[52\] " "Latch ALU:alu_instance\|C_reg\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066290 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[53\] " "Latch ALU:alu_instance\|C_reg\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066290 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[54\] " "Latch ALU:alu_instance\|C_reg\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066290 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[55\] " "Latch ALU:alu_instance\|C_reg\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066290 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[56\] " "Latch ALU:alu_instance\|C_reg\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066290 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[57\] " "Latch ALU:alu_instance\|C_reg\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066290 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[58\] " "Latch ALU:alu_instance\|C_reg\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066291 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[59\] " "Latch ALU:alu_instance\|C_reg\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066291 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[60\] " "Latch ALU:alu_instance\|C_reg\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066291 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[61\] " "Latch ALU:alu_instance\|C_reg\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066291 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[62\] " "Latch ALU:alu_instance\|C_reg\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066291 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C_reg\[63\] " "Latch ALU:alu_instance\|C_reg\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ALU_opcode\[3\]" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678749066291 ""}  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678749066291 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1678749069604 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/code/374pt2/ELEC374part2/ELEC374part2/Register.map.smsg " "Generated suppressed messages file C:/code/374pt2/ELEC374part2/ELEC374part2/Register.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1678749079097 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678749079400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678749079400 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Yout " "No output dependent on input pin \"Yout\"" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678749079668 "|datapath|Yout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ZHIin " "No output dependent on input pin \"ZHIin\"" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678749079668 "|datapath|ZHIin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ZLOin " "No output dependent on input pin \"ZLOin\"" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678749079668 "|datapath|ZLOin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MARin " "No output dependent on input pin \"MARin\"" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678749079668 "|datapath|MARin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRin " "No output dependent on input pin \"IRin\"" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678749079668 "|datapath|IRin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1678749079668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5568 " "Implemented 5568 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "94 " "Implemented 94 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678749079669 ""} { "Info" "ICUT_CUT_TM_OPINS" "736 " "Implemented 736 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678749079669 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4738 " "Implemented 4738 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1678749079669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678749079669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 160 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 160 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678749079710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 19:11:19 2023 " "Processing ended: Mon Mar 13 19:11:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678749079710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678749079710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678749079710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678749079710 ""}
