// Seed: 1930335759
module module_0 ();
  assign id_1 = 1;
endmodule
module module_1;
  wire id_1, id_2, id_3;
  module_0();
endmodule
module module_2 (
    input tri1 id_0,
    input tri0 id_1,
    input wor id_2,
    output wor id_3,
    input tri1 id_4,
    output tri0 id_5,
    output uwire id_6,
    input tri1 id_7,
    output tri id_8,
    output wor id_9,
    input supply1 id_10,
    output tri0 id_11,
    input uwire id_12,
    input wire id_13,
    input tri1 id_14
    , id_17,
    input wire id_15
);
  wire id_18;
  wire id_19;
  module_0();
  wire id_20;
  wire  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ;
endmodule
