
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)

                 Version N-2017.09 for linux64 - Aug 17, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
***********************************************************************
                                                                       
                     synopsys_dc_setup.tcl                             
                                                                       
***********************************************************************
***********************************************************************
       NOTE>>> You MUST fix the design which have multiple ports
               Use the following command
               set_fix_multiple_port_nets -all -buffer_constants
************************************************************************
***********************************************************************
       NOTE>>> Use the old compile_fix_multiple_port_nets
               because reoptimize_design does not honor
               the set_fix_multiple_port_nets command
************************************************************************
Initializing gui preferences from file  /home/VLSI_graduated_2020/2015104027/.synopsys_icc_prefs.tcl
#******************************************************************************
#**                               06_route                                   **
#**                        Clock and Signal Routing                          **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                            06_route.tcl                               "
                            06_route.tcl                               
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
# Set Step
set step "06_route"
06_route
# source the user_design_setup & common_lib_setup
source -echo -v ./icc_scripts/user_scripts/user_design_setup.tcl
#******************************************************************************
#**                          user design settings                           **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                      user_design_setup.tcl                            "
                      user_design_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#**                         General ICC Varialbes                            **
#******************************************************************************
set TOP_MODULE                     "khu_sensor_pad"    ;# set design top module name
khu_sensor_pad
set ICC_STRATEGY                   "qor"              ;# ttr | qor
qor
set LEAKAGE_POWER_PLACE            true              ;# set to true when enabling leakage Flow in place_opt step.
true
set LEAKAGE_POWER_POST_CTS             true              ;# set to true when enabling leakage Flow in clock_opt_post_cts step. runtime will be effected.
true
set ICC_NUM_CPUS                   "1"                ;# used during placement & routing
1
set qor_effort                     "high"           ;# low | medium | high. place optimization effort, default is medium.
high
set INOUT_OPT                      true               ;# set to true when optimizing i2r and r2o paths
true
set GL_BASED_PLACE                 true              ;# set to true when using high congested design
true
set GEN_GL_CONG_MAP                true              ;# set to true, to see global route based congestion map
true
set INTER_CLK_GROUPS               "clk clk_half"    ;# Define to balance clocks during CTS. "clkA clkB"
clk clk_half
set TIECELL_INSERT                 true              ;# true | false, if true, ICC will insert TIE cells.
true
set SPARE_INSERT                   false              ;# true | false, if true, the followings must be defined.
false
set SPARE_PREFIX                   spares             ;# default is spares
spares
set SPARE_CELL_n_NUM               ""                 ;# example) "BUF_X1M_A9TH 100 AOI22_X1M_A9TH 100 INV_X1M_A9TH 200"
set USER_DIE_SIZE                  false              ;# true | false, if you know chip size, define true.
false
;# Then write bellow variables.
set DIE_WIDTH                      ""                 ;# If USER_DIE_SIZW is true, define this variable.
set DIE_HEIGHT                     ""                 ;# If USER_DIE_SIZW is true, define this variable.
set ICC_IN_IO_CONST_FILE           "./icc_scripts/rules/padplace_ICC_khu_sensor_L6LP_68um.tdf"; # This is tdf format.
./icc_scripts/rules/padplace_ICC_khu_sensor_L6LP_68um.tdf
set ICC_SDC_SETUP_FILE             "./icc_scripts/user_scripts/sdc_setup.tcl"
./icc_scripts/user_scripts/sdc_setup.tcl
set CLOCK_MAX_TRAN    0.5; # clock path max transtion time.
0.5
set MAX_ROUTING_LAYER              "EA"; # Metal7
EA
set MIN_ROUTING_LAYER              "M1"; # Metal1
M1
set CLK_MAX_ROUTING_LAYER          "B2"; # Metal6
B2
set CLK_MIN_ROUTING_LAYER          "M3"; # Metal3
M3
#######################################################
## For Power Definition
#######################################################
set MW_R_POWER_NET         "VDD"                 ;# This is real power net name.
VDD
set MW_R_GROUND_NET        "VSS"                 ;# This is real ground net name.
VSS
set mw_logic1_net          $MW_R_POWER_NET       ;# Default
VDD
set mw_logic0_net          $MW_R_GROUND_NET      ;# Default
VSS
set MW_POWER_PORT          "VDD"                 ;# This is standard cell power pin name.
VDD
set MW_GROUND_PORT         "VSS"                 ;# This is standard cell ground pin name.
VSS
#######################################################
## Input Files
#######################################################
set ICC_IN_VERILOG_NETLIST_FILE "../01_RTL_Synthesis/outputs/khu_sensor_pad.vg"
../01_RTL_Synthesis/outputs/khu_sensor_pad.vg
#######################################################
## Define Init Utilization
#######################################################
set CORE_UTIL                      "0.6"              ;# Define initial core utilization.
0.6
;# example) 0.6 means 60% utilization.
set IO2L                           "50"               ;# This means space from IO to core boundary in left side.
50
set IO2B                           "50"               ;# This means space from IO to core boundary in bottom side.
50
set IO2R                           "50"               ;# This means space from IO to core boundary in right side.
50
set IO2T                           "50"               ;# This means space from IO to core boundary in top side.
50
#####################################################################################################
##
#
# scenario naming convention :  mode_corner
# - mode   : func1,func2,scan1,scan2,bist1,bist2,jtag
#            funccts,scancts,bistcts,jtagcts
# - corner : wst, wstti, bst, bstti
#
# (scenario example)
#  func1_wst func1_wstti func1_bst func1_bstti
#  func2_wst func2_wstti func2_bst func2_bstti
#  scan1_wst scan1_wstti scan1_bst scan1_bstti
#  scan2_wst scan2_wstti scan2_bst scan2_bstti
#  bist1_wst bist1_wstti bist1_bst bist1_bstti
#  bist2_wst bist2_wstti bist2_bst bist2_bstti
#  jtag_wst  jtag_wstti  jtag_bst  jtag_bstti
#  funccts_wstti scancts_wstti bistcts_wstti jtagcts_wstti
#
#####################################################################################################
set ICC_MCMM_SCENARIOS_FILE        "./icc_scripts/mcmm_scenario/scenarios.tcl"
./icc_scripts/mcmm_scenario/scenarios.tcl
####### Define scenarios
## This is example, modify this according to your scenarios.
##
## Generally, FLOORPLAN_SCN, PLACE_OPT_SNC and ROUTE_SCN uses worst function mode scenario such as func1_wstti.
## CLOCK_OPT_CTS_SCN uses all cts scenario such as funccts_wstti,scantcts_wstti,bistcts_wstti,jtagcts_wstti.
## CLOCK_OPT_PSYN_SCN, ROUTE_OPT_SCN and CHIP_FINISH_SCN uses all scenarios except for CLOCK_OPT_CTS_SCN.
## HOLD_ONLY_SCN optimizes only hold time and mttv.
## So, you uses best corner scenarios such as func1_bst,scan1_bst,bist1_bst and jtag_bst.
##
# Since the samsung013 Library is damaged, the worst operating condition is only applied.
#set scenarios                      "func1_wst func1_bst"
set scenarios                      "func1_wst func1_bst funccts_wst"
func1_wst func1_bst funccts_wst
set FLOORPLAN_SCN                  "func1_wst"
func1_wst
set PLACE_OPT_SCN                  "func1_wst"
func1_wst
set CLOCK_OPT_CTS_SCN              "funccts_wst"
funccts_wst
#set CLOCK_OPT_PSYN_SCN             "func1_bst"
set CLOCK_OPT_PSYN_SCN             "func1_wst func1_bst"
func1_wst func1_bst
set ROUTE_SCN                      "func1_wst"
func1_wst
#set ROUTE_OPT_SCN                  "func1_bst"
set ROUTE_OPT_SCN                  "func1_wst func1_bst"
func1_wst func1_bst
#set CHIP_FINISH_SCN                "func1_bst"
set CHIP_FINISH_SCN                "func1_wst func1_bst"
func1_wst func1_bst
set CLOCK_OPT_CTS_SCN_READ_AGAIN   true              ;# If true, ICC will create scenario again.
true
set CLOCK_OPT_PSYN_SCN_READ_AGAIN  false              ;# If true, ICC will create scenario again.
false
set ROUTE_SCN_READ_AGAIN           false              ;# If true, ICC will create scenario again.
false
set ROUTE_OPT_SCN_READ_AGAIN       false              ;# If true, ICC will create scenario again.
false
set HOLD_FIX                       true		      ;# If you want to fix hold violation then set true.
true
####### Define SDC Files
## If you have only FUNC1_SDC, Write the sdc file in FUNC1_SDC field.
## If FUNC1_SDC and FUNCTS_SDC is same, Write the sdc file in FUNC1_SDC and FUNCCTS_SDC field.
## If you don't have BIST1_SDC, Remain with blank.
set FUNC1_SDC          "../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc"
../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc
set FUNC2_SDC          ""
set SCAN1_SDC          ""
set SCAN2_SDC          ""
set BIST1_SDC          ""
set BIST2_SDC          ""
set JTAG_SDC           ""
set FUNCCTS_SDC        "../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc"
../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc
set SCANCTS_SDC        ""
set BISTCTS_SDC        ""
set JTAGCTS_SDC        ""
####### Define Default Operating Conditions
##
## You have to write the default operation condition name and library name of standard cell.
## If some instances of your design have other operation condition (PVT) such as IO,
## You have to define the operation condition name and library name in user_opcond.tcl.
##
# Temperature inversion - HVT WST ss_1p08v_m40c check
set OPCOND_WST          "ss_1p08v_125c"
ss_1p08v_125c
set OPCOND_WST_LIB      "scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm"
scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
set OPCOND_WST_TIV      ""
set OPCOND_WST_LIB_TIV  ""
set OPCOND_BST          "ff_1p32v_m40c"
ff_1p32v_m40c
set OPCOND_BST_LIB      "scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm"
scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm
set OPCOND_BST_TIV      ""
set OPCOND_BST_LIB_TIV  ""
#########################   DO NOT CHANGE BELOW THIS LINE   ##############################
##########################################################################################
set REPORTS_DIR                 "./reports"
./reports
## Avoiding too many messages
set_message_info -id PSYN-040   -limit 5
1
set_message_info -id PSYN-087   -limit 5
1
set_message_info -id LINT-8     -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id RT-065     -limit 5
1
set_message_info -id TIM-128    -limit 5
1
set_message_info -id TIM-141    -limit 5
1
set_message_info -id PSYN-267   -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id MWUI-040   -limit 5
1
set_message_info -id PSYN-024   -limit 5
1
set_message_info -id MWLIBP-300 -limit 5
1
set_message_info -id MWLIBP-314 -limit 5
1
set_message_info -id PSYN-058   -limit 5
1
set_message_info -id PSYN-025   -limit 5
1
set_message_info -id PSYN-086   -limit 1
1
set_message_info -id PSYN-039   -limit 5
1
set_message_info -id PSYN-523   -limit 5
1
set_message_info -id PSYN-900   -limit 1
1
set_message_info -id PSYN-850   -limit 1
1
set_message_info -id CTS-102    -limit 1
1
set_message_info -id CTS-099    -limit 1
1
set_message_info -id CTS-618    -limit 1
1
set_message_info -id APL-017    -limit 1
1
set_message_info -id OPT-170    -limit 1
1
set_message_info -id TIM-178    -limit 1
1
set_message_info -id TIM-179    -limit 1
1
set_message_info -id DPI-020    -limit 1
1
set_message_info -id ZRT-325    -limit 1
1
1
source -echo -v ./icc_scripts/common_lib_setup.tcl
#******************************************************************************
#**                          common library settings                         **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                       common_lib_setup.tcl                            "
                       common_lib_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#                       set basic parameter                                  **
#******************************************************************************
set designer "Man"
Man
set company "KHU Room327"
KHU Room327
#******************************************************************************
#**                         Set Library Parameter                            **
#******************************************************************************
set LIB_DIR /Tools/Library/samsung65_2016/CB_1502
/Tools/Library/samsung65_2016/CB_1502
set PRIMITIVE_LIB_DIR ${LIB_DIR}/PRIMITIVE
/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE
set IO_LIB_DIR ${LIB_DIR}/IO
/Tools/Library/samsung65_2016/CB_1502/IO
#******************************************************************************
#**                Set 'search_path'                                         **
#******************************************************************************
#set search_path ". $synopsys_root/libraries/syn 		               $PRIMITIVE_LIB_DIR/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys                     $PRIMITIVE_LIB_DIR/sec100226_0028_SS65LP_PMK_HVT_PMK_FE_Common_N/synopsys                     $PRIMITIVE_LIB_DIR/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys                    $PRIMITIVE_LIB_DIR/sec100226_0043_SS65LP_Normal_HVT_Normal_FE_Common_N/synopsys                    $IO_LIB_DIR/synopsys"
#******************************************************************************
set search_path ". $synopsys_root/libraries/syn 		               $PRIMITIVE_LIB_DIR/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys                     $PRIMITIVE_LIB_DIR/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys                    $IO_LIB_DIR/synopsys"
. /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn                  /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys                     /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys                    /Tools/Library/samsung65_2016/CB_1502/IO/synopsys
#******************************************************************************
#**                Set libraries                                             **
#******************************************************************************
# Samsung 65nm
# Dual Vth (Sign-off Corner, no need Multi-VDD)
# The used corner and threshold are different by each stage in P&R.
# Please refer to each stages' description
# PMK (Power Management Kit)
# RVT
# SS (Worst)
set PMK_RVT_SS scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm
scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm
# FF (Best)
set PMK_RVT_FF scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm
scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm
# HVT
# SS (Worst)
#set PMK_HVT_SS scmetropmk_cmos10lp_hvt_ss_1p08v_125c_sadhm
# FF (Best)
#set PMK_HVT_FF scmetropmk_cmos10lp_hvt_ff_1p32v_m40c_sadhm
# Normal
# RVT
# SS (Worst)
set NOM_RVT_SS scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
# FF (Best)
set NOM_RVT_FF scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm
scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm
# HVT
# SS (Worst)
#set NOM_HVT_SS scmetro_cmos10lp_hvt_ss_1p08v_125c_sadhm
# FF (Best)
#set NOM_HVT_FF scmetro_cmos10lp_hvt_ff_1p32v_m40c_sadhm
# IO
# SS (Worst)
set IO_SS ss65lp3p3v_wst_108_300_p125
ss65lp3p3v_wst_108_300_p125
# FF (Best)
set IO_FF ss65lp3p3v_bst_132_360_n040
ss65lp3p3v_bst_132_360_n040
#set target_library [concat         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $PMK_HVT_SS.db         $PMK_HVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $NOM_HVT_SS.db         $NOM_HVT_FF.db         $IO_SS.db         $IO_FF.db ]
set target_library [concat         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $IO_SS.db         $IO_FF.db ]
scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db ss65lp3p3v_wst_108_300_p125.db ss65lp3p3v_bst_132_360_n040.db
# * : all designs which are in dc_shell
#set synthetic_library dw_foundation.sldb
#set link_library [concat         {*}         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $PMK_HVT_SS.db         $PMK_HVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $NOM_HVT_SS.db         $NOM_HVT_FF.db         $IO_SS.db         $IO_FF.db ]
set link_library [concat         {*}         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $IO_SS.db         $IO_FF.db ]
* scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db ss65lp3p3v_wst_108_300_p125.db ss65lp3p3v_bst_132_360_n040.db
#******************************************************************************
#**                   Set Physical Library Parameter                         **
#******************************************************************************
set MILKY_DIR ${LIB_DIR}/MilkyWay/ICC
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC
#******************************************************************************
#******************************************************************************
#**                Set New Variable for 'MW_REF_LIB_DIRS'                   **
#******************************************************************************
set all_milky [list     ${MILKY_DIR}/cmos10lprvt_m     ${MILKY_DIR}/Power_IO     ${MILKY_DIR}/RVT_PMK
]
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
set MW_REF_LIB_DIRS "$all_milky"
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
#******************************************************************************
#**                         Common Setup File                                **
#******************************************************************************
set_host_options -max_cores $ICC_NUM_CPUS
1
set_route_mode_options -zroute true
1
#******************************************************************************
#******************************************************************************
#**                       Set TECH and TLUP Files                           **
#******************************************************************************
set TECH_AND_TLUP_DIR           "${LIB_DIR}/LAYOUT/ICC/65nm_TECH_TLUP_20120423"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423
set TECH_FILE                   "${TECH_AND_TLUP_DIR}/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf
set MAP_FILE                    "${TECH_AND_TLUP_DIR}/TLUP/LR6LP.4_20_01_3um.map"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP.4_20_01_3um.map
set TLUP_MAX_FILE               "${TECH_AND_TLUP_DIR}/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
set TLUP_MIN_FILE               "${TECH_AND_TLUP_DIR}/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup
#******************************************************************************
#******************************************************************************
#**                        Set Stream Out Map File                           **
#******************************************************************************
# In order to export layout(ICC) to GDSII(Virtuoso), set stream option
set STREAM_OUT_MAP              "${TECH_AND_TLUP_DIR}/TECH/ICC/LR6LP/gds2OutLayer_4_20_01_3.map"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/gds2OutLayer_4_20_01_3.map
# On the contrary, stream-in is converting GDSII to layout.
# The layermap file can be found in the same directory that contains stream out mapping file dir.
# (gds2InLayer_4_20_01_3.map)
#******************************************************************************
#******************************************************************************
#**                           Set Antenna_Rule                               **
#******************************************************************************
set ANTENNA_RULE                "${TECH_AND_TLUP_DIR}/TECH/ICC/LR6LP/antenna_rules_4_20_01_3.tcl"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/antenna_rules_4_20_01_3.tcl
#******************************************************************************
#******************************************************************************
#**           Set decap cells, STD Fillers and IO Fillers                    **
#******************************************************************************
# Decap cells
# The cells is used for reducing dynamic voltage drop/rise(usually called ground bounce in power grids).
# (It is okay to consider it energy reservoir or high pass filter)
# (Decap cells are usually considered as thick gate NMOS decoupling cap)
# The cells are always posed VDD on the gate, but gate leakage power can be ignored due to the thick gate.
# After placement, the tools fill the cells empty space
set DECAP_FILLER                "FILLDGCAP56MTR FILLDGCAP31MTR FILLDGCAP19MTR FILLDGCAP13MTR FILLDGCAP9MTR"
FILLDGCAP56MTR FILLDGCAP31MTR FILLDGCAP19MTR FILLDGCAP13MTR FILLDGCAP9MTR
# Filler cell contain dummy RX(diffusion) and PC(poly) patterns which make RX and PC
# density not to be low on a chip. Of course, The Filler cells are cells with no logical functionality.
# The reason why the Filler cells are used is that they fill gaps left in the layout where the area is unfilled.
# (Filler cells in the layout connect power and ground rails across an area containing no cells.)
# If you do DRC without Filler cells, you can easily expect to see spacing violation like "NWell minimum spacing not met."
# This is where the Filler cells are needed.
# In brief, the Filler cells is analogous to the standard cells, it has the VDD/VSS pins,
# but they only have the base layer like NWell, which does not have function.
set LVT_FILLER                  ""
set RVT_FILLER                  "FILL64MTR FILL32MTR FILL16MTR FILL8MTR FILL4MTR FILL2MTR FILL1MTR"
FILL64MTR FILL32MTR FILL16MTR FILL8MTR FILL4MTR FILL2MTR FILL1MTR
set HVT_FILLER                  ""
set LVTLIB                      ""
set RVTLIB                      "$LIB_DIR/MilkyWay/ICC/cmos10lprvt_m"
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
set HVTLIB                      ""
# Add I/O Filler
# Power Ring (internal to external, in order)
# VDDI: 1.2V I/O power ring
# VSSIP: 1.2V I/O ground ring
# VDDP: 1.8V/2.5V/3.3V I/O power ring
# VDDO: 1.8V/2.5V/3.3V I/O power ring
# VSSO: 1.8V/2.5V/3.3V I/O ground ring
# For Samsung Library, Voltage of Pre-Driver and Output-Driver is connected automatically(PAD_Ring)
# when PAD Filler is inserted, consider only VDD and VSS which are core voltage in this process.
# Insert Filler in order from big to small for the sake of reducing the number of fillers.
# Especially, iofillerv30 has two internal power ports which are connected to internal VDD and VSS rings.
# Due to this cell, EM and IR-drop of internal power ring can be mitigated.
set IO_FILLER                   "iofillerv30 iofillerv1 iofillerv_1 iofillerv_005"
iofillerv30 iofillerv1 iofillerv_1 iofillerv_005
set IO_FILLER_OVERLAP           ""
#******************************************************************************
#**                    Set well edge cell and tap cell                       **
#******************************************************************************
# Well Tap Cells,  (Fill tie cells)
# Library cell(Bulk CMOS) usually have well taps which are traditionally used so that NWell
# is connected to VDD and substrate is connected to GND.
# However, each and every CMOS device do not need to have these taps.
# Theoretically, the only one VDD tap per NWell(one row) and the only one GND tap per substrate
# is needed. Actually, the significant area reduction can be achieved by removing these well ties from the layout.
# Thus, most foundry companies chose to have "tap-less" libraries like samsung 65nm.
# However, as we all know, if the device does not have taps, the Latch-up can easily occur.
# Hence, the companies set the design rule or manual relating to a distance between tap cells
# for preventing the latchup.
# Following the design rule, ICC pre-place these Fill tie cells periodically in every row.
set WELL_EDGE_CELL              "FILLTIEMTR"       ;# FILLTIEMT(H/R/L)
FILLTIEMTR
set TAP_CELL                    "FILLTIEMTR"       ;# FILLTIEMT(H/R/L)
FILLTIEMTR
set TAP_DIST                    "118.8"
118.8
#******************************************************************************
#**                               Set TIE cell                               **
#******************************************************************************
# In aggressive scaling down technology, the gate oxide is so thin and sensitive that
# the transistor, which connect to power or ground rails directly, can be easily damaged
# due to voltage fluctuation in the power supply, such as ESD.
# ESD: the abbreviation of Electro Static Discharge. The ESD is sudden flow of static
# electricity between two electrical charge for a very short duration.
# EOS(Electric Over-Stress) is also one byprouct of ESD.
# ESD generates high peak voltage and current that may damage the IC.
# ESD usually occurs when two objects that have different potential contact directly.
# In terms of VLSI, it is usually occurs the I/O pads which are exposed to external world directly.
# Hence, I/O pads have ESD protection circuits consisted of diodes.
# By the way, to protect ESD, the Tie cells are needed. The Tie cells are didode connected NMOS or PMOS.
# Hence tie cells, which are diode connected nmos or pmos are used instead.
# Also, the outputs of these cells are driven through diffusion to provide isolation
# from the power and ground rails(not directly connect to the rails) for better ESD protection. The standard cell abstract
# methodology assumes that these cells are used to tie off any inputs to power and ground.
# If these cells are not used and the router is allowed to drop vias on the power rail,
# DRC errors or shorts may result.
# The TIEHI cell drives the output to a logic constant high. (usually used when input logic is 1)
# On the contrary, The TIELO cell drives the output to a logic constant low. (usually used when input logic is 0)
# Lastly, due to a configuration of the tie cells in samsung 65nm,
# the tie cells have lower leakage current compared to diodes, and rewiring the ECO cells is easy.
set TIEHI_CELL                  "TIEHIMTR"
TIEHIMTR
set TIELO_CELL                  "TIELOMTR"
TIELOMTR
#******************************************************************************
#**             Set CTS cells and rule for Clock Tree Synthesis              **
#******************************************************************************
# clock tree layers
set ICC_CTS_RULE_NAME           "shield_65nm_rule"
shield_65nm_rule
# cells used for CTS
set ICC_CTS_REF_LIST            "CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR"
CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR
# cells for CTS that are for sizing only
set ICC_CTS_REF_SIZING_ONLY     "CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR                                  CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR CLKINVX6MTR                                  CLKINVX4MTR CLKINVX3MTR CLKINVX2MTR CLKINVX1MTR                                  CLKBUFX40MTR CLKBUFX32MTR CLKBUFX24MTR CLKBUFX20MTR                                  CLKBUFX16MTR CLKBUFX12MTR CLKBUFX8MTR CLKBUFX6MTR                                  CLKBUFX4MTR CLKBUFX3MTR CLKBUFX2MTR CLKBUFX1MTR "
CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR                                  CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR CLKINVX6MTR                                  CLKINVX4MTR CLKINVX3MTR CLKINVX2MTR CLKINVX1MTR                                  CLKBUFX40MTR CLKBUFX32MTR CLKBUFX24MTR CLKBUFX20MTR                                  CLKBUFX16MTR CLKBUFX12MTR CLKBUFX8MTR CLKBUFX6MTR                                  CLKBUFX4MTR CLKBUFX3MTR CLKBUFX2MTR CLKBUFX1MTR 
#******************************************************************************
#**                    Default Timing Environment Setting                   **
#******************************************************************************
set timing_enable_multiple_clocks_per_reg true
true
set timing_enable_non_sequential_checks true
true
set case_analysis_with_logic_constants true
true
set disable_auto_time_borrow false
false
set legalize_support_phys_only_cell true
true
set_separate_process_options -placement false
1
set_separate_process_options -routing false
1
set_separate_process_options -extraction false
1
#******************************************************************************
#******************************************************************************
#**                               ETC                                        **
#******************************************************************************
set sh_enable_page_mode false
false
setenv TMPDIR [sh pwd]/TMP
/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/TMP
set back [sh date +%m%d_%H:%M:%S]
1119_19:43:18
#******************************************************************************
# Clear existing mw library and re-make dir
set _mw_lib ./mw_db/${TOP_MODULE}_${step}
./mw_db/khu_sensor_pad_06_route
if {[file exist $_mw_lib]} {
	sh mv $_mw_lib ./mw_db/old/${TOP_MODULE}_${step}_${back}
}
copy_mw_lib -from ./mw_db/${TOP_MODULE}_05_clock_opt_post_cts -to $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/khu_sensor_pad_06_route' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_06_route'. (MW-212)

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_06_route
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK


------------------- Control File Reference Library Settings -----------
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/khu_sensor_pad_06_route' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_06_route'. (MW-212)

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_06_route
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
-------------------------------------------------------------------------

Successfully updated library ./mw_db/khu_sensor_pad_06_route ref-control-file
1
# Open Library and Cell
set_mw_technology_file -technology $TECH_FILE $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/khu_sensor_pad_06_route' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_06_route'. (MW-212)
Technology data dumped to ./mw_db/khu_sensor_pad_06_route.tf_replaced completely.
Start to load technology file /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf.
Warning: Layer 'OVERLAP' with layer number '192' is overriding pre-defined system layer. (line 251) (TFCHK-114)
Warning: Layer 'OVERLAP' is missing the attribute 'minSpacing'. (line 258) (TFCHK-014)
Warning: Layer 'OVERLAP' is missing the attribute 'minWidth'. (line 258) (TFCHK-014)
Warning: Cut layer 'CA' has a non-cross primary default ContactCode 'CONT1'. (line 1987) (TFCHK-092)
Warning: ContactCode 'via4' has undefined or zero enclosures. (line 2247). (TFCHK-073)
Warning: ContactCode 'via5' has undefined or zero enclosures. (line 2269). (TFCHK-073)
Warning: ContactCode 'via6' has undefined or zero enclosures. (line 2290). (TFCHK-073)
Warning: ContactCode 'via7' has undefined or zero enclosures. (line 2311). (TFCHK-073)
Warning: ContactCode 'via5_fat' has undefined or zero enclosures. (line 2440). (TFCHK-073)
Warning: Layer 'M1' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.225. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.25. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.25. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.25. (TFCHK-049)
Warning: Layer 'B2' has a pitch 0.4 that does not match the recommended wire-to-via pitch 0.5. (TFCHK-049)
Warning: Layer 'EA' has a pitch 0.8 that does not match the recommended wire-to-via pitch 1.2. (TFCHK-049)
Warning: Layer 'OA' has a pitch 2.4 that does not match the recommended wire-to-via pitch 3.8. (TFCHK-049)
Warning: Layer 'LB' has a pitch 3.8 that does not match the recommended wire-to-via pitch 4.9. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.2 that does not match the doubled pitch 0.4 or tripled pitch 0.6. (TFCHK-050)
Warning: Layer 'M4' has a pitch 0.2 that does not match the doubled pitch 0.4 or tripled pitch 0.6. (TFCHK-050)
Warning: Layer 'B2' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Warning: Layer 'LB' has a pitch 3.8 that does not match the doubled pitch 4.8 or tripled pitch 7.2. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf has been loaded successfully.
1
set_mw_lib_reference $_mw_lib -mw_reference_library $MW_REF_LIB_DIRS

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_06_route
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK


------------------- Control File Reference Library Settings -----------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_06_route
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
-------------------------------------------------------------------------

1
open_mw_lib $_mw_lib
{khu_sensor_pad_06_route}
remove_mw_cel 	[remove_from_collection [get_mw_cel *] [get_mw_cel $TOP_MODULE]] 	-all_versions -all_view -verbose
0
open_mw_cel $TOP_MODULE
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_06_route" library. (MWUI-068)
{khu_sensor_pad}
link
1
current_design $TOP_MODULE
khu_sensor_pad
if { $ROUTE_SCN_READ_AGAIN } {
	remove_sdc
	remove_scenario -all

	# Read scenario file
	# After placement, delete max_delay constraints. It is only for placing
	# clock gating cell and gated register in proximity.
	source $ICC_SDC_SETUP_FILE

	source $ICC_MCMM_SCENARIOS_FILE
} else {
	# After placement, delete max_delay constraints. It is only for placing
	# clock gating cell and gated register in proximity.
	source $ICC_SDC_SETUP_FILE
}
set_active_scenario $ROUTE_SCN
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/gtech.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/standard.sldb'
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK. (PSYN-878)
Warning: The 'FILLCAP16MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP16MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP32MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP32MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP3MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP3MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP4MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP4MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP64MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP64MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Note - message 'PSYN-039' limit (5) exceeded.  Remainder will be suppressed.
Note - message 'PSYN-024' limit (5) exceeded.  Remainder will be suppressed.
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Current scenario is func1_bst.
Information: Loading local_link_library attribute {scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, ss65lp3p3v_wst_108_300_p125.db, ss65lp3p3v_bst_132_360_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (295 designs)             khu_sensor_pad.CEL, etc
  scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  ss65lp3p3v_wst_108_300_p125 (library) /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db
  ss65lp3p3v_bst_132_360_n040 (library) /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db

Information: Scenario func1_bst is no longer active. (UID-1022)
Warning: Current scenario changed to 'func1_wst'. (UID-1009)
1
# Optimization Common Session Options - set in all sessions
source ./icc_scripts/common_route_opt_env.tcl
***********************************************************************
                                                                       
                      common_route_opt_env.tcl                         
                                                                       
***********************************************************************
Information: Existing back annotation will be deleted.   (UID-1006)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
***********************************************************************
                                                                       
                   130nm_ocv_margin.pnr.tcl                            
                                                                       
***********************************************************************
Current scenario is: func1_wst
Current design is 'khu_sensor_pad'.
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad45 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad43 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad36 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad34 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad27 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: A total of 13 operating conditions have been inferred.  (LIBSETUP-754)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Current design is 'khu_sensor_pad'.
set_route_zrt_detail_options -default_gate_size 0.02
1
#Source antenna rule
source $ANTENNA_RULE
1
report_antenna_rules
## 
## define_antenna_rule mw_lib -mode mode \
##   -diode_mode diode_mode [-metal_ratio metal_ratio]\
##   [-cut_ratio cut_ratio] [-metal_pratio metal_pratio]\
##   [-metal_nratio metal_nratio] [-cut_pratio cut_pratio]\
##   [-cut_nratio cut_nratio] [-protected_metal_scale metal_scale]\
##   [-cut_area_to_gate_diffusion_length_ratio cut_gate_diffusion_length_ratio] [-metal_area_to_pgate_diffusion_length_ratio metal_pgate_diffusion_length_ratio]\
##   [-metal_area_to_ngate_diffusion_length_ratio metal_ngate_diffusion_length_ratio] [-cut_area_to_pgate_diffusion_length_ratio cut_pgate_diffusion_length_ratio]\
##   [-cut_area_to_ngate_diffusion_length_ratio cut_ngate_diffusion_length_ratio] [-metal_area_to_gate_diffusion_length_ratio metal_gate_diffusion_length_ratio]\
##   [-protected_cut_scale cut_scale]\
##   [-name rule_name]
## mode
##  1, 4 : ignore all lower-layer segments
##  2, 5 : include lower-layer segments to the input pins
##  3, 6 : include all lower-layer segments
##  1, 2, 3 : polygon area
##  4, 5, 6 : sidewall area
## diode_mode (output pin)
##  0 : output pin cannot protect antenna.
##  1 : output pin can provide unlimited protection.
##  2 : limited diode protection; the diode ratio is defined
##     by define_antenna_layer_rule & dbDefineDiodeProtection (CLF)
##     If antenna has multiple diode pins, the max antenna ratio
##     is the one with the largest diode ratio.
##  3 : limited diode protection. If antenna has multiple diode pins, 
##     the max antenna ratio is sum of all diode ratios.
##  4 : limited diode protection. The max antenna ratio is calculated
##     from the total diode protection on the antenna, which is the
##     sum of the diode protection of all diodes.
##  5 : limited diode protection. The equivalent gate area is calculated
##      from the maximum diode-protection value of all diodes.
##  6 : limited diode protection. The equivalent gate area is calculated
##      from the sum of the diode protection of all diodes.
##  7 : limited diode protection. The equivalent metal area is calculated
##      from the maximum diode-protection value of all diodes.
##  8 : limited diode protection. The equivalent metal area is calculated
##      from the sum of the diode protection of all diodes.
## 
## define_antenna_layer_rule mw_lib -mode mode \
##   -layer layer_name -ratio ratio \
##   -diode_ratio {v0 v1 v2 v3 [v4]}\
##   -name rule_name
## ratio
##  max. antenna ratio with no diode protection
##      MIN((dp > v0) ? ((dp + v1 ) * v2 + v3), v4) : ratio 
##  max. antenna ratio with (diode protection == dp)
 
 

set lib [current_mw_lib]
remove_antenna_rules $lib
define_antenna_rule $lib -mode 1 -diode_mode 6 -metal_ratio 270 -cut_ratio 9
define_antenna_layer_rule $lib -mode 1 -layer "M1" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "V1" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "M2" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "V2" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "M3" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "V3" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "M4" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "W0" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "B1" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "W1" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "B2" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "YT" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "EA" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "JT" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "OA" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "VV" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "LB" -ratio 270 -diode_ratio {0 0 2 0}

1
# To fix antenna violations
set_route_zrt_detail_options -antenna true
1
# Route clock nets
route_zrt_group -all_clock_nets -reuse_existing_global_route true

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
28418/33767 nets are routed
28418/33767 nets are routed
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
TLU+ File = /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Warning: Layer "CA" (polyCont) exists in the MW-tech but not in the mapping AND ITF file. (TLUP-031)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 1.57 seconds
EKL_MT: elapsed time 1 seconds
Warning: Net 'khu_sensor_top/ads1292_controller/N79' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/N17' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/sensor_core/N116' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/sensor_core/n131' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/uart_controller/N21' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/n598' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/n1291' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/add/n1041' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/n884' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/n871' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/n815' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/n881' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/n350' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/n912' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/n1034' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n384' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n951' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n210' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n694' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/add/n140' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n1057' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n914' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n235' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n77' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0028 0.0028 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.002 0.002 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00041 0.00041 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00012 0.00012 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Res for layer OA : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer LB : 1.3e-05 1.3e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0013 0.0013 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Vertical Res : 0.0015 0.0015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Warning: Clock network timing may not be up-to-date since only 91.685394 percentage of clock nets are routed. (TIM-233)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 19:43:44 2020
****************************************

Information: Some cells in the scenario are using inferred operating conditions.

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays =  5.35% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        2.78       2.78      
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_/CK (DFFRQX1MTR)
                                                          0.00       2.78 r    1.08
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_/Q (DFFRQX1MTR)
                                                          0.50       3.28 r    1.08
  khu_sensor_top/ads1292_filter/iir_notch/icc_place26/Y (INVX2MTR)
                                                          0.17 &     3.44 f    1.08
  khu_sensor_top/ads1292_filter/iir_notch/U12/Y (NOR2X2MTR)
                                                          2.25 *     5.69 r    1.08
  khu_sensor_top/ads1292_filter/iir_notch/icc_place89/Y (BUFX2MTR)
                                                          0.76 &     6.45 r    1.08
  khu_sensor_top/ads1292_filter/iir_notch/U1190/Y (AOI21X2MTR)
                                                          0.23 *     6.68 f    1.08
  khu_sensor_top/ads1292_filter/iir_notch/U1167/Y (OAI21X2MTR)
                                                          0.29 &     6.97 r    1.08
  khu_sensor_top/ads1292_filter/iir_notch/U1217/Y (NAND2X1MTR)
                                                          0.46 &     7.43 f    1.08
  khu_sensor_top/ads1292_filter/iir_notch/U548/Y (AOI21X1MTR)
                                                          1.02 &     8.44 r    1.08
  khu_sensor_top/ads1292_filter/iir_notch/icc_place133/Y (BUFX12MTR)
                                                          0.28 &     8.72 r    1.08
  khu_sensor_top/ads1292_filter/iir_notch/U454/Y (AOI22X2MTR)
                                                          0.17 *     8.88 f    1.08
  khu_sensor_top/ads1292_filter/iir_notch/U588/Y (OAI2BB1X1MTR)
                                                          0.28 &     9.16 r    1.08
  khu_sensor_top/ads1292_filter/iir_notch/U587/Y (OAI2B1X1MTR)
                                                          0.15 &     9.31 f    1.08
  khu_sensor_top/ads1292_filter/iir_notch/U586/Y (OAI211X2MTR)
                                                          0.12 &     9.44 r    1.08
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg_0/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_4)
                                                          0.00       9.44 r    
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg_0/latch/E (TLATNTSCAX2MTR)
                                                          0.00 &     9.44 r    1.08
  data arrival time                                                  9.44      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (propagated)                        2.00       7.40      
  clock reconvergence pessimism                           0.19       7.59      
  clock uncertainty                                      -0.27       7.32      
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg_0/latch/CK (TLATNTSCAX2MTR)
                                                          0.00       7.32 r    
  clock gating setup time                                -0.27       7.06      
  data required time                                                 7.06      
  ------------------------------------------------------------------------------------
  data required time                                                 7.06      
  data arrival time                                                 -9.44      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.38      


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  input external delay                                    0.35       1.10 f    
  ADS1292_DRDY (in)                                       0.00       1.10 f    
  pad27/PAD (pvhbcudtbrt)                                 0.34 *     1.44 f    3.00 ~
  pad27/Y (pvhbcudtbrt)                                   0.52       1.96 f    1.08 ~
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       1.96 f    
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       1.96 f    
  khu_sensor_top/ads1292_controller/U40/Y (NAND2BX1MTR)
                                                          0.49 &     2.45 f    1.08
  khu_sensor_top/ads1292_controller/U38/Y (AOI32X1MTR)
                                                          0.56 &     3.01 r    1.08
  khu_sensor_top/ads1292_controller/U34/Y (AOI21X1MTR)
                                                          0.31 &     3.31 f    1.08
  khu_sensor_top/ads1292_controller/U33/Y (AOI21X1MTR)
                                                          0.27 &     3.59 r    1.08
  khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg_1_/D (DFFRQX1MTR)
                                                          0.00 &     3.59 r    1.08
  data arrival time                                                  3.59      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (propagated)                        2.49       7.89      
  clock reconvergence pessimism                           0.00       7.89      
  clock uncertainty                                      -0.27       7.62      
  khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg_1_/CK (DFFRQX1MTR)
                                                          0.00       7.62 r    
  library setup time                                     -0.19       7.42      
  data required time                                                 7.42      
  ------------------------------------------------------------------------------------
  data required time                                                 7.42      
  data arrival time                                                 -3.59      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.84      


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_RESET_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_RESET
            (output port clocked by clk)
  Scenario: func1_wst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        2.76       2.76      
  khu_sensor_top/ads1292_controller/o_ADS1292_RESET_reg/CK (DFFSHQX8MTR)
                                                          0.00       2.76 r    1.08
  khu_sensor_top/ads1292_controller/o_ADS1292_RESET_reg/Q (DFFSHQX8MTR)
                                                          0.56       3.32 r    1.08
  khu_sensor_top/ads1292_controller/o_ADS1292_RESET (ads1292_controller)
                                                          0.00       3.32 r    
  khu_sensor_top/ADS1292_RESET (khu_sensor_top)           0.00       3.32 r    
  icc_cpts6/Y (INVX32MTR)                                 0.17 &     3.49 f    1.08
  icc_cpts5/Y (INVX32MTR)                                 0.21 *     3.70 r    1.08
  pad10/PAD (pvhbcudtbrt)                                 2.36 *     6.06 r    3.00 ~
  ADS1292_RESET (out)                                     0.00 *     6.06 r    
  data arrival time                                                  6.06      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  clock reconvergence pessimism                           0.00       6.15      
  clock uncertainty                                      -0.27       5.88      
  output external delay                                  -0.50       5.38      
  data required time                                                 5.38      
  ------------------------------------------------------------------------------------
  data required time                                                 5.38      
  data arrival time                                                 -6.06      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68      


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_B_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        2.78       2.78      
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_/CK (DFFRQX1MTR)
                                                          0.00       2.78 r    1.08
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_/Q (DFFRQX1MTR)
                                                          0.50       3.28 r    1.08
  khu_sensor_top/ads1292_filter/iir_notch/icc_place26/Y (INVX2MTR)
                                                          0.17 &     3.44 f    1.08
  khu_sensor_top/ads1292_filter/iir_notch/U12/Y (NOR2X2MTR)
                                                          2.25 *     5.69 r    1.08
  khu_sensor_top/ads1292_filter/iir_notch/icc_place89/Y (BUFX2MTR)
                                                          0.76 &     6.45 r    1.08
  khu_sensor_top/ads1292_filter/iir_notch/U1190/Y (AOI21X2MTR)
                                                          0.23 *     6.68 f    1.08
  khu_sensor_top/ads1292_filter/iir_notch/icc_place106/Y (INVX1MTR)
                                                          0.14 &     6.82 r    1.08
  khu_sensor_top/ads1292_filter/iir_notch/U1186/Y (NAND2X4MTR)
                                                          0.41 *     7.23 f    1.08
  khu_sensor_top/ads1292_filter/iir_notch/U1172/Y (NOR2X1MTR)
                                                          2.50 &     9.73 r    1.08
  khu_sensor_top/ads1292_filter/iir_notch/icc_place139/Y (BUFX4MTR)
                                                          0.73 &    10.46 r    1.08
  khu_sensor_top/ads1292_filter/iir_notch/icc_place140/Y (INVX8MTR)
                                                          0.31 &    10.77 f    1.08
  khu_sensor_top/ads1292_filter/iir_notch/U724/Y (OAI2BB2X2MTR)
                                                          0.93 *    11.71 r    1.08
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_B_reg_30_/D (DFFRQX1MTR)
                                                          0.00 &    11.71 r    1.08
  data arrival time                                                 11.71      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (propagated)                        2.35       7.75      
  clock reconvergence pessimism                           0.10       7.85      
  clock uncertainty                                      -0.27       7.58      
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_B_reg_30_/CK (DFFRQX1MTR)
                                                          0.00       7.58 r    
  library setup time                                     -0.33       7.25      
  data required time                                                 7.25      
  ------------------------------------------------------------------------------------
  data required time                                                 7.25      
  data arrival time                                                -11.71      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.46      


  Startpoint: khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_data_send_ready_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (propagated)                        2.79       8.19      
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/CK (DFFRQX1MTR)
                                                          0.00       8.19 r    1.08
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/Q (DFFRQX1MTR)
                                                          1.72       9.91 f    1.08
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID (ads1292_filter)
                                                          0.00       9.91 f    
  khu_sensor_top/icc_place1/Y (BUFX2MTR)                  0.86 &    10.77 f    1.08
  khu_sensor_top/sensor_core/i_ADS1292_FILTERED_DATA_VALID (sensor_core)
                                                          0.00      10.77 f    
  khu_sensor_top/sensor_core/U309/Y (NOR3BX1MTR)          0.31 *    11.08 f    1.08
  khu_sensor_top/sensor_core/U153/Y (OAI21X1MTR)          0.41 &    11.49 r    1.08
  khu_sensor_top/sensor_core/U152/Y (OAI31X1MTR)          0.30 &    11.79 f    1.08
  khu_sensor_top/sensor_core/r_ads_data_send_ready_reg/D (DFFRQX1MTR)
                                                          0.00 &    11.79 f    1.08
  data arrival time                                                 11.79      

  clock clk_half (rise edge)                             10.80      10.80      
  clock network delay (propagated)                        1.25      12.05      
  clock reconvergence pessimism                           0.15      12.20      
  clock uncertainty                                      -0.54      11.66      
  khu_sensor_top/sensor_core/r_ads_data_send_ready_reg/CK (DFFRQX1MTR)
                                                          0.00      11.66 r    
  library setup time                                     -0.14      11.52      
  data required time                                                11.52      
  ------------------------------------------------------------------------------------
  data required time                                                11.52      
  data arrival time                                                -11.79      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Warning: Net i_CLK is unroutable due to layer constraint settings. Routing will leave this net open.  (ZRT-131)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   79  Alloctr   80  Proc 2356 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  138  Alloctr  140  Proc 2356 
Net statistics:
Total number of nets     = 33775
Number of nets to route  = 446
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 446
Number of nets with min-layer-mode soft-cost-medium = 446
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 408
28140 nets are partially connected,
 of which 0 are detail routed and 28140 are global routed.
291 nets are fully connected,
 of which 13 are detail routed and 278 are global routed.
231 nets have non-default rule shield_65nm_rule
Information: 28010 of the existing global routes are deleted. (ZRT-102)
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   -3  Alloctr    7  Proc    0 
[End of Build All Nets] Total (MB): Used  135  Alloctr  148  Proc 2356 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr    8  Proc    0 
[End of Build Congestion map] Total (MB): Used  133  Alloctr  156  Proc 2356 
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   51  Alloctr   71  Proc    0 
[End of Build Data] Total (MB): Used  136  Alloctr  157  Proc 2356 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    2  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  136  Alloctr  157  Proc 2356 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  137  Alloctr  158  Proc 2356 
Initial. Routing result:
Initial. Both Dirs: Overflow =   549 Max = 1 GRCs =   550 (0.04%)
Initial. H routing: Overflow =   545 Max = 1 (GRCs = 545) GRCs =   545 (0.07%)
Initial. V routing: Overflow =     4 Max = 1 (GRCs =   4) GRCs =     5 (0.00%)
Initial. M1         Overflow =   545 Max = 1 (GRCs = 545) GRCs =   545 (0.07%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =   1) GRCs =     1 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     4 Max = 1 (GRCs =   4) GRCs =     4 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.09
M2       99.8 0.15 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M3       95.1 4.73 0.14 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M4       96.1 3.61 0.13 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.08 0.00 0.00 0.00
B1       98.9 0.00 0.91 0.05 0.00 0.08 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00
B2       99.0 0.00 0.89 0.02 0.00 0.03 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
EA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    98.5 1.06 0.28 0.02 0.00 0.02 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.01


Initial. Total Wire Length = 95266.03
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 3.10
Initial. Layer M3 wire length = 37751.38
Initial. Layer M4 wire length = 35954.78
Initial. Layer B1 wire length = 11905.57
Initial. Layer B2 wire length = 9651.20
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 22651
Initial. Via via1 count = 6736
Initial. Via via2 count = 6729
Initial. Via via3 count = 7786
Initial. Via via4 count = 666
Initial. Via via5 count = 734
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  137  Alloctr  158  Proc 2356 
phase1. Routing result:
phase1. Both Dirs: Overflow =   549 Max = 1 GRCs =   549 (0.04%)
phase1. H routing: Overflow =   545 Max = 1 (GRCs = 545) GRCs =   545 (0.07%)
phase1. V routing: Overflow =     4 Max = 1 (GRCs =   4) GRCs =     4 (0.00%)
phase1. M1         Overflow =   545 Max = 1 (GRCs = 545) GRCs =   545 (0.07%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     4 Max = 1 (GRCs =   4) GRCs =     4 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.09
M2       99.8 0.14 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M3       95.1 4.73 0.14 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M4       96.1 3.62 0.13 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.07 0.00 0.00 0.00
B1       98.8 0.00 1.10 0.06 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
B2       99.0 0.00 0.95 0.01 0.00 0.01 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
EA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    98.5 1.06 0.31 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.01


phase1. Total Wire Length = 95280.68
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 4.35
phase1. Layer M3 wire length = 37746.99
phase1. Layer M4 wire length = 35940.71
phase1. Layer B1 wire length = 11888.30
phase1. Layer B2 wire length = 9700.34
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 22583
phase1. Via via1 count = 6675
phase1. Via via2 count = 6667
phase1. Via via3 count = 7770
phase1. Via via4 count = 662
phase1. Via via5 count = 809
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  136  Alloctr  157  Proc 2356 
phase2. Routing result:
phase2. Both Dirs: Overflow =   499 Max = 1 GRCs =   499 (0.03%)
phase2. H routing: Overflow =   498 Max = 1 (GRCs = 498) GRCs =   498 (0.07%)
phase2. V routing: Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.00%)
phase2. M1         Overflow =   498 Max = 1 (GRCs = 498) GRCs =   498 (0.07%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.09
M2       99.8 0.14 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M3       95.1 4.73 0.14 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M4       96.1 3.62 0.13 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.07 0.00 0.00 0.00
B1       98.8 0.00 1.10 0.06 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
B2       99.0 0.00 0.95 0.01 0.00 0.01 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
EA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    98.5 1.06 0.31 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.01


phase2. Total Wire Length = 95282.05
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 4.35
phase2. Layer M3 wire length = 37749.97
phase2. Layer M4 wire length = 35940.71
phase2. Layer B1 wire length = 11885.10
phase2. Layer B2 wire length = 9701.92
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 22586
phase2. Via via1 count = 6675
phase2. Via via2 count = 6667
phase2. Via via3 count = 7770
phase2. Via via4 count = 662
phase2. Via via5 count = 812
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  136  Alloctr  157  Proc 2356 
phase3. Routing result:
phase3. Both Dirs: Overflow =   498 Max = 1 GRCs =   498 (0.03%)
phase3. H routing: Overflow =   498 Max = 1 (GRCs = 498) GRCs =   498 (0.07%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M1         Overflow =   498 Max = 1 (GRCs = 498) GRCs =   498 (0.07%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. B1         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. B2         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. EA         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. OA         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. LB         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.09
M2       99.8 0.14 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M3       95.1 4.73 0.14 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M4       96.1 3.62 0.13 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.07 0.00 0.00 0.00
B1       98.8 0.00 1.10 0.06 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
B2       99.0 0.00 0.95 0.01 0.00 0.01 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
EA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    98.5 1.06 0.31 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.01


phase3. Total Wire Length = 95282.05
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 4.35
phase3. Layer M3 wire length = 37751.11
phase3. Layer M4 wire length = 35940.71
phase3. Layer B1 wire length = 11883.97
phase3. Layer B2 wire length = 9701.92
phase3. Layer EA wire length = 0.00
phase3. Layer OA wire length = 0.00
phase3. Layer LB wire length = 0.00
phase3. Total Number of Contacts = 22586
phase3. Via via1 count = 6675
phase3. Via via2 count = 6667
phase3. Via via3 count = 7770
phase3. Via via4 count = 662
phase3. Via via5 count = 812
phase3. Via via6 count = 0
phase3. Via via7 count = 0
phase3. Via viatop count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used   51  Alloctr   71  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  136  Alloctr  157  Proc 2356 

Congestion utilization per direction:
Average vertical track utilization   =  0.32 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  0.37 %
Peak    horizontal track utilization = 35.71 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -40  Alloctr  -48  Proc    0 
[GR: Done] Total (MB): Used  122  Alloctr  134  Proc 2356 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:05 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[GR: Done] Stage (MB): Used   43  Alloctr   53  Proc    0 
[GR: Done] Total (MB): Used  122  Alloctr  134  Proc 2356 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:06 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Global Routing] Stage (MB): Used   -8  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   70  Alloctr   80  Proc 2356 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Track Assign: Read routes] Total (MB): Used   87  Alloctr   97  Proc 2356 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/15      
Routed partition 2/15      
Routed partition 3/15      
Routed partition 4/15      
Routed partition 5/15      
Routed partition 6/15      
Routed partition 7/15      
Routed partition 8/15      
Routed partition 9/15      
Routed partition 10/15     
Routed partition 11/15     
Routed partition 12/15     
Routed partition 13/15     
Routed partition 14/15     
Routed partition 15/15     

Assign Vertical partitions, iteration 0
Routed partition 1/15      
Routed partition 2/15      
Routed partition 3/15      
Routed partition 4/15      
Routed partition 5/15      
Routed partition 6/15      
Routed partition 7/15      
Routed partition 8/15      
Routed partition 9/15      
Routed partition 10/15     
Routed partition 11/15     
Routed partition 12/15     
Routed partition 13/15     
Routed partition 14/15     
Routed partition 15/15     

Number of wires with overlap after iteration 0 = 4311 of 22285


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used   24  Alloctr   22  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   90  Alloctr   98  Proc 2356 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/15      
Routed partition 2/15      
Routed partition 3/15      
Routed partition 4/15      
Routed partition 5/15      
Routed partition 6/15      
Routed partition 7/15      
Routed partition 8/15      
Routed partition 9/15      
Routed partition 10/15     
Routed partition 11/15     
Routed partition 12/15     
Routed partition 13/15     
Routed partition 14/15     
Routed partition 15/15     

Assign Vertical partitions, iteration 1
Routed partition 1/15      
Routed partition 2/15      
Routed partition 3/15      
Routed partition 4/15      
Routed partition 5/15      
Routed partition 6/15      
Routed partition 7/15      
Routed partition 8/15      
Routed partition 9/15      
Routed partition 10/15     
Routed partition 11/15     
Routed partition 12/15     
Routed partition 13/15     
Routed partition 14/15     
Routed partition 15/15     

[Track Assign: Iteration 1] Elapsed real time: 0:00:03 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 1] Stage (MB): Used   24  Alloctr   22  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   90  Alloctr   98  Proc 2356 

Number of wires with overlap after iteration 1 = 732 of 18184


Wire length and via report:
---------------------------
Number of M1 wires: 0 		 CONT1: 0
Number of M2 wires: 4447 		 via1: 6115
Number of M3 wires: 6499 		 via2: 6180
Number of M4 wires: 5964 		 via3: 8188
Number of B1 wires: 778 		 via4: 670
Number of B2 wires: 496 		 via5: 822
Number of EA wires: 0 		 via6: 0
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 18184 		 vias: 21975

Total M1 wire length: 0.0
Total M2 wire length: 358.9
Total M3 wire length: 37762.8
Total M4 wire length: 35793.2
Total B1 wire length: 11899.5
Total B2 wire length: 9635.9
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 95450.3

Longest M1 wire length: 0.0
Longest M2 wire length: 1.2
Longest M3 wire length: 163.8
Longest M4 wire length: 225.4
Longest B1 wire length: 384.8
Longest B2 wire length: 484.8
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:03 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Done] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Track Assign: Done] Total (MB): Used   82  Alloctr   92  Proc 2356 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   17  Alloctr   16  Proc    0 
[Dr init] Total (MB): Used   99  Alloctr  109  Proc 2356 
Total number of nets = 33775, of which 0 are not extracted
Total number of open nets = 33310, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net TIEHIMTR_U209_net as it is open. (ZRT-325)
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 33308 additional nets as they are open.

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed	221/7744 Partitions, Violations =	0
Routed	242/7744 Partitions, Violations =	0
Routed	243/7744 Partitions, Violations =	0
Routed	264/7744 Partitions, Violations =	0
Routed	265/7744 Partitions, Violations =	0
Routed	266/7744 Partitions, Violations =	0
Routed	287/7744 Partitions, Violations =	0
Routed	288/7744 Partitions, Violations =	0
Routed	311/7744 Partitions, Violations =	0
Routed	362/7744 Partitions, Violations =	0
Routed	389/7744 Partitions, Violations =	0
Routed	418/7744 Partitions, Violations =	0
Routed	478/7744 Partitions, Violations =	0
Routed	511/7744 Partitions, Violations =	0
Routed	544/7744 Partitions, Violations =	0
Routed	577/7744 Partitions, Violations =	0
Routed	611/7744 Partitions, Violations =	0
Routed	646/7744 Partitions, Violations =	0
Routed	684/7744 Partitions, Violations =	0
Routed	752/7744 Partitions, Violations =	0
Routed	791/7744 Partitions, Violations =	0
Routed	798/7744 Partitions, Violations =	0
Routed	836/7744 Partitions, Violations =	0
Routed	874/7744 Partitions, Violations =	0
Routed	914/7744 Partitions, Violations =	0
Routed	957/7744 Partitions, Violations =	1
Routed	1001/7744 Partitions, Violations =	0
Routed	1046/7744 Partitions, Violations =	0
Routed	1092/7744 Partitions, Violations =	0
Routed	1102/7744 Partitions, Violations =	0
Routed	1140/7744 Partitions, Violations =	0
Routed	1187/7744 Partitions, Violations =	0
Routed	1236/7744 Partitions, Violations =	0
Routed	1259/7744 Partitions, Violations =	0
Routed	1292/7744 Partitions, Violations =	0
Routed	1337/7744 Partitions, Violations =	0
Routed	1389/7744 Partitions, Violations =	0
Routed	1406/7744 Partitions, Violations =	2
Routed	1444/7744 Partitions, Violations =	2
Routed	1496/7744 Partitions, Violations =	0
Routed	1520/7744 Partitions, Violations =	0
Routed	1558/7744 Partitions, Violations =	0
Routed	1607/7744 Partitions, Violations =	0
Routed	1634/7744 Partitions, Violations =	0
Routed	1672/7744 Partitions, Violations =	0
Routed	1722/7744 Partitions, Violations =	0
Routed	1748/7744 Partitions, Violations =	0
Routed	1786/7744 Partitions, Violations =	0
Routed	1842/7744 Partitions, Violations =	0
Routed	1862/7744 Partitions, Violations =	1
Routed	1904/7744 Partitions, Violations =	1
Routed	1941/7744 Partitions, Violations =	1
Routed	1976/7744 Partitions, Violations =	1
Routed	2027/7744 Partitions, Violations =	0
Routed	2052/7744 Partitions, Violations =	2
Routed	2091/7744 Partitions, Violations =	2
Routed	2130/7744 Partitions, Violations =	0
Routed	2166/7744 Partitions, Violations =	0
Routed	2222/7744 Partitions, Violations =	0
Routed	2242/7744 Partitions, Violations =	3
Routed	2289/7744 Partitions, Violations =	3
Routed	2318/7744 Partitions, Violations =	3
Routed	2357/7744 Partitions, Violations =	3
Routed	2394/7744 Partitions, Violations =	0
Routed	2432/7744 Partitions, Violations =	0
Routed	2473/7744 Partitions, Violations =	0
Routed	2508/7744 Partitions, Violations =	0
Routed	2546/7744 Partitions, Violations =	0
Routed	2584/7744 Partitions, Violations =	0
Routed	2639/7744 Partitions, Violations =	0
Routed	2660/7744 Partitions, Violations =	3
Routed	2712/7744 Partitions, Violations =	4
Routed	2736/7744 Partitions, Violations =	1
Routed	2786/7744 Partitions, Violations =	1
Routed	2812/7744 Partitions, Violations =	2
Routed	2861/7744 Partitions, Violations =	1
Routed	2888/7744 Partitions, Violations =	1
Routed	2937/7744 Partitions, Violations =	1
Routed	2964/7744 Partitions, Violations =	2
Routed	3014/7744 Partitions, Violations =	2
Routed	3040/7744 Partitions, Violations =	1
Routed	3092/7744 Partitions, Violations =	4
Routed	3116/7744 Partitions, Violations =	5
Routed	3171/7744 Partitions, Violations =	2
Routed	3192/7744 Partitions, Violations =	0
Routed	3251/7744 Partitions, Violations =	1
Routed	3268/7744 Partitions, Violations =	1
Routed	3306/7744 Partitions, Violations =	1
Routed	3344/7744 Partitions, Violations =	2
Routed	3385/7744 Partitions, Violations =	1
Routed	3420/7744 Partitions, Violations =	1
Routed	3458/7744 Partitions, Violations =	1
Routed	3497/7744 Partitions, Violations =	1
Routed	3534/7744 Partitions, Violations =	2
Routed	3581/7744 Partitions, Violations =	1
Routed	3610/7744 Partitions, Violations =	2
Routed	3666/7744 Partitions, Violations =	4
Routed	3686/7744 Partitions, Violations =	3
Routed	3727/7744 Partitions, Violations =	0
Routed	3762/7744 Partitions, Violations =	0
Routed	3800/7744 Partitions, Violations =	1
Routed	3840/7744 Partitions, Violations =	1
Routed	3876/7744 Partitions, Violations =	1
Routed	3928/7744 Partitions, Violations =	2
Routed	3952/7744 Partitions, Violations =	4
Routed	3990/7744 Partitions, Violations =	6
Routed	4028/7744 Partitions, Violations =	5
Routed	4066/7744 Partitions, Violations =	5
Routed	4104/7744 Partitions, Violations =	5
Routed	4142/7744 Partitions, Violations =	8
Routed	4186/7744 Partitions, Violations =	8
Routed	4218/7744 Partitions, Violations =	3
Routed	4270/7744 Partitions, Violations =	3
Routed	4294/7744 Partitions, Violations =	7
Routed	4353/7744 Partitions, Violations =	7
Routed	4370/7744 Partitions, Violations =	4
Routed	4408/7744 Partitions, Violations =	4
Routed	4446/7744 Partitions, Violations =	4
Routed	4484/7744 Partitions, Violations =	4
Routed	4522/7744 Partitions, Violations =	4
Routed	4560/7744 Partitions, Violations =	2
Routed	4598/7744 Partitions, Violations =	2
Routed	4636/7744 Partitions, Violations =	5
Routed	4675/7744 Partitions, Violations =	7
Routed	4712/7744 Partitions, Violations =	5
Routed	4753/7744 Partitions, Violations =	5
Routed	4788/7744 Partitions, Violations =	4
Routed	4830/7744 Partitions, Violations =	2
Routed	4864/7744 Partitions, Violations =	2
Routed	4906/7744 Partitions, Violations =	2
Routed	4940/7744 Partitions, Violations =	2
Routed	4981/7744 Partitions, Violations =	3
Routed	5016/7744 Partitions, Violations =	3
Routed	5055/7744 Partitions, Violations =	2
Routed	5092/7744 Partitions, Violations =	2
Routed	5130/7744 Partitions, Violations =	2
Routed	5168/7744 Partitions, Violations =	2
Routed	5206/7744 Partitions, Violations =	2
Routed	5244/7744 Partitions, Violations =	2
Routed	5282/7744 Partitions, Violations =	5
Routed	5341/7744 Partitions, Violations =	5
Routed	5358/7744 Partitions, Violations =	3
Routed	5410/7744 Partitions, Violations =	6
Routed	5434/7744 Partitions, Violations =	5
Routed	5478/7744 Partitions, Violations =	2
Routed	5510/7744 Partitions, Violations =	3
Routed	5548/7744 Partitions, Violations =	3
Routed	5586/7744 Partitions, Violations =	2
Routed	5624/7744 Partitions, Violations =	2
Routed	5676/7744 Partitions, Violations =	2
Routed	5700/7744 Partitions, Violations =	2
Routed	5740/7744 Partitions, Violations =	2
Routed	5776/7744 Partitions, Violations =	6
Routed	5814/7744 Partitions, Violations =	4
Routed	5865/7744 Partitions, Violations =	2
Routed	5890/7744 Partitions, Violations =	2
Routed	5928/7744 Partitions, Violations =	2
Routed	5986/7744 Partitions, Violations =	4
Routed	6004/7744 Partitions, Violations =	2
Routed	6045/7744 Partitions, Violations =	2
Routed	6080/7744 Partitions, Violations =	2
Routed	6118/7744 Partitions, Violations =	3
Routed	6160/7744 Partitions, Violations =	3
Routed	6216/7744 Partitions, Violations =	2
Routed	6232/7744 Partitions, Violations =	2
Routed	6271/7744 Partitions, Violations =	2
Routed	6325/7744 Partitions, Violations =	2
Routed	6346/7744 Partitions, Violations =	2
Routed	6384/7744 Partitions, Violations =	2
Routed	6430/7744 Partitions, Violations =	2
Routed	6481/7744 Partitions, Violations =	3
Routed	6499/7744 Partitions, Violations =	3
Routed	6536/7744 Partitions, Violations =	2
Routed	6580/7744 Partitions, Violations =	2
Routed	6628/7744 Partitions, Violations =	4
Routed	6675/7744 Partitions, Violations =	2
Routed	6689/7744 Partitions, Violations =	2
Routed	6726/7744 Partitions, Violations =	2
Routed	6766/7744 Partitions, Violations =	2
Routed	6810/7744 Partitions, Violations =	5
Routed	6853/7744 Partitions, Violations =	3
Routed	6895/7744 Partitions, Violations =	2
Routed	6936/7744 Partitions, Violations =	2
Routed	6976/7744 Partitions, Violations =	3
Routed	7015/7744 Partitions, Violations =	2
Routed	7053/7744 Partitions, Violations =	2
Routed	7090/7744 Partitions, Violations =	2
Routed	7126/7744 Partitions, Violations =	2
Routed	7161/7744 Partitions, Violations =	2
Routed	7195/7744 Partitions, Violations =	2
Routed	7228/7744 Partitions, Violations =	2
Routed	7260/7744 Partitions, Violations =	2
Routed	7296/7744 Partitions, Violations =	2
Routed	7350/7744 Partitions, Violations =	2
Routed	7378/7744 Partitions, Violations =	2
Routed	7431/7744 Partitions, Violations =	2
Routed	7456/7744 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	@@@@ Total number of instance ports with antenna violations =	24

	Soft spacing (shielding) : 2

[Iter 0] Elapsed real time: 0:00:08 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 0] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 0] Total (MB): Used  108  Alloctr  117  Proc 2356 

End DR iteration 0 with 7744 parts

Start DR iteration 1: non-uniform partition
Routed	1/25 Partitions, Violations =	2
Routed	2/25 Partitions, Violations =	2
Routed	3/25 Partitions, Violations =	2
Routed	4/25 Partitions, Violations =	2
Routed	5/25 Partitions, Violations =	2
Routed	6/25 Partitions, Violations =	2
Routed	7/25 Partitions, Violations =	2
Routed	8/25 Partitions, Violations =	2
Routed	9/25 Partitions, Violations =	2
Routed	10/25 Partitions, Violations =	2
Routed	11/25 Partitions, Violations =	2
Routed	12/25 Partitions, Violations =	2
Routed	13/25 Partitions, Violations =	2
Routed	14/25 Partitions, Violations =	2
Routed	15/25 Partitions, Violations =	2
Routed	16/25 Partitions, Violations =	2
Routed	17/25 Partitions, Violations =	2
Routed	18/25 Partitions, Violations =	2
Routed	19/25 Partitions, Violations =	2
Routed	20/25 Partitions, Violations =	2
Routed	21/25 Partitions, Violations =	2
Routed	22/25 Partitions, Violations =	2
Routed	23/25 Partitions, Violations =	2
Routed	24/25 Partitions, Violations =	2
Routed	25/25 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	@@@@ Total number of instance ports with antenna violations =	6

	Internal-only types : 2

[Iter 1] Elapsed real time: 0:00:09 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:09
[Iter 1] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 1] Total (MB): Used  108  Alloctr  117  Proc 2356 

End DR iteration 1 with 25 parts

Start DR iteration 2: non-uniform partition
Routed	1/7 Partitions, Violations =	2
Routed	2/7 Partitions, Violations =	2
Routed	3/7 Partitions, Violations =	2
Routed	4/7 Partitions, Violations =	2
Routed	5/7 Partitions, Violations =	2
Routed	6/7 Partitions, Violations =	2
Routed	7/7 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	6


[Iter 2] Elapsed real time: 0:00:09 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:09
[Iter 2] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 2] Total (MB): Used  108  Alloctr  117  Proc 2356 

End DR iteration 2 with 7 parts

Start DR iteration 3: non-uniform partition
Routed	1/6 Partitions, Violations =	0
Routed	2/6 Partitions, Violations =	0
Routed	3/6 Partitions, Violations =	0
Routed	4/6 Partitions, Violations =	0
Routed	5/6 Partitions, Violations =	0
Routed	6/6 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	6


[Iter 3] Elapsed real time: 0:00:09 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 3] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 3] Total (MB): Used  108  Alloctr  117  Proc 2356 

End DR iteration 3 with 6 parts

Start DR iteration 4: non-uniform partition
Routed	1/6 Partitions, Violations =	0
Routed	2/6 Partitions, Violations =	0
Routed	3/6 Partitions, Violations =	0
Routed	4/6 Partitions, Violations =	0
Routed	5/6 Partitions, Violations =	0
Routed	6/6 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	6


[Iter 4] Elapsed real time: 0:00:09 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 4] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 4] Total (MB): Used  108  Alloctr  117  Proc 2356 

End DR iteration 4 with 6 parts

Start DR iteration 5: non-uniform partition
Routed	1/6 Partitions, Violations =	0
Routed	2/6 Partitions, Violations =	0
Routed	3/6 Partitions, Violations =	0
Routed	4/6 Partitions, Violations =	0
Routed	5/6 Partitions, Violations =	0
Routed	6/6 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	6


[Iter 5] Elapsed real time: 0:00:09 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 5] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 5] Total (MB): Used  108  Alloctr  117  Proc 2356 

End DR iteration 5 with 6 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	47/484 Partitions, Violations =	0
Checked	48/484 Partitions, Violations =	0
Checked	49/484 Partitions, Violations =	0
Checked	57/484 Partitions, Violations =	0
Checked	76/484 Partitions, Violations =	0
Checked	95/484 Partitions, Violations =	0
Checked	116/484 Partitions, Violations =	0
Checked	138/484 Partitions, Violations =	0
Checked	152/484 Partitions, Violations =	0
Checked	171/484 Partitions, Violations =	0
Checked	190/484 Partitions, Violations =	0
Checked	209/484 Partitions, Violations =	0
Checked	228/484 Partitions, Violations =	0
Checked	248/484 Partitions, Violations =	0
Checked	267/484 Partitions, Violations =	0
Checked	289/484 Partitions, Violations =	0
Checked	304/484 Partitions, Violations =	0
Checked	323/484 Partitions, Violations =	0
Checked	342/484 Partitions, Violations =	0
Checked	361/484 Partitions, Violations =	0
Checked	380/484 Partitions, Violations =	0
Checked	399/484 Partitions, Violations =	0
Checked	422/484 Partitions, Violations =	0
Checked	437/484 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:12 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DRC CHECK] Stage (MB): Used   25  Alloctr   25  Proc    0 
[DRC CHECK] Total (MB): Used  108  Alloctr  117  Proc 2356 
Start DR iteration 6: non-uniform partition
Routed	1/6 Partitions, Violations =	0
Routed	2/6 Partitions, Violations =	0
Routed	3/6 Partitions, Violations =	0
Routed	4/6 Partitions, Violations =	0
Routed	5/6 Partitions, Violations =	0
Routed	6/6 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	6


[Iter 6] Elapsed real time: 0:00:12 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 6] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 6] Total (MB): Used  108  Alloctr  117  Proc 2356 

End DR iteration 6 with 6 parts

Start DR iteration 7: non-uniform partition
Routed	1/6 Partitions, Violations =	0
Routed	2/6 Partitions, Violations =	0
Routed	3/6 Partitions, Violations =	0
Routed	4/6 Partitions, Violations =	0
Routed	5/6 Partitions, Violations =	0
Routed	6/6 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	6


[Iter 7] Elapsed real time: 0:00:12 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 7] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 7] Total (MB): Used  108  Alloctr  117  Proc 2356 

End DR iteration 7 with 6 parts

Start DR iteration 8: non-uniform partition
Routed	1/6 Partitions, Violations =	0
Routed	2/6 Partitions, Violations =	0
Routed	3/6 Partitions, Violations =	0
Routed	4/6 Partitions, Violations =	0
Routed	5/6 Partitions, Violations =	0
Routed	6/6 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	6


[Iter 8] Elapsed real time: 0:00:13 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[Iter 8] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 8] Total (MB): Used  108  Alloctr  117  Proc 2356 

End DR iteration 8 with 6 parts

Start DR iteration 9: non-uniform partition
Routed	1/6 Partitions, Violations =	0
Routed	2/6 Partitions, Violations =	0
Routed	3/6 Partitions, Violations =	0
Routed	4/6 Partitions, Violations =	0
Routed	5/6 Partitions, Violations =	0
Routed	6/6 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	6


[Iter 9] Elapsed real time: 0:00:13 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[Iter 9] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 9] Total (MB): Used  108  Alloctr  117  Proc 2356 

End DR iteration 9 with 6 parts

Start DR iteration 10: non-uniform partition
Routed	1/6 Partitions, Violations =	0
Routed	2/6 Partitions, Violations =	0
Routed	3/6 Partitions, Violations =	0
Routed	4/6 Partitions, Violations =	0
Routed	5/6 Partitions, Violations =	0
Routed	6/6 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	6


[Iter 10] Elapsed real time: 0:00:13 
[Iter 10] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[Iter 10] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 10] Total (MB): Used  108  Alloctr  117  Proc 2356 

End DR iteration 10 with 6 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since not converging

[DR] Elapsed real time: 0:00:13 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[DR] Stage (MB): Used    9  Alloctr    8  Proc    0 
[DR] Total (MB): Used   91  Alloctr  101  Proc 2356 
[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[DR: Done] Stage (MB): Used    9  Alloctr    8  Proc    0 
[DR: Done] Total (MB): Used   91  Alloctr  101  Proc 2356 

DR finished with 1 open nets, of which 0 are frozen

DR finished with 0 violations and 6 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    96591 micron
Total Number of Contacts =             21905
Total Number of Wires =                13710
Total Number of PtConns =              8296
Total Number of Routed Wires =       13710
Total Routed Wire Length =           95083 micron
Total Number of Routed Contacts =       21905
	Layer         M1 :          0 micron
	Layer         M2 :       1043 micron
	Layer         M3 :      38193 micron
	Layer         M4 :      35753 micron
	Layer         B1 :      11967 micron
	Layer         B2 :       9634 micron
	Layer         EA :          0 micron
	Layer         OA :          0 micron
	Layer         LB :          0 micron
	Via         via5 :        826
	Via         via4 :        669
	Via         via3 :       8111
	Via        via3v :          2
	Via        via3h :          5
	Via         via2 :       6176
	Via        via2h :          1
	Via         via1 :       5198
	Via    via1(rot) :         36
	Via        via1v :         15
	Via        via1h :          4
	Via   via1h(rot) :        862

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 21905 vias)
 
    Layer V1         =  0.00% (0      / 6115    vias)
        Un-optimized = 100.00% (6115    vias)
    Layer V2         =  0.00% (0      / 6177    vias)
        Un-optimized = 100.00% (6177    vias)
    Layer V3         =  0.00% (0      / 8118    vias)
        Un-optimized = 100.00% (8118    vias)
    Layer W0         =  0.00% (0      / 669     vias)
        Un-optimized = 100.00% (669     vias)
    Layer W1         =  0.00% (0      / 826     vias)
        Un-optimized = 100.00% (826     vias)
 
  Total double via conversion rate    =  0.00% (0 / 21905 vias)
 
    Layer V1         =  0.00% (0      / 6115    vias)
    Layer V2         =  0.00% (0      / 6177    vias)
    Layer V3         =  0.00% (0      / 8118    vias)
    Layer W0         =  0.00% (0      / 669     vias)
    Layer W1         =  0.00% (0      / 826     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 21905 vias)
 
    Layer V1         =  0.00% (0      / 6115    vias)
        Un-optimized = 100.00% (6115    vias)
    Layer V2         =  0.00% (0      / 6177    vias)
        Un-optimized = 100.00% (6177    vias)
    Layer V3         =  0.00% (0      / 8118    vias)
        Un-optimized = 100.00% (8118    vias)
    Layer W0         =  0.00% (0      / 669     vias)
        Un-optimized = 100.00% (669     vias)
    Layer W1         =  0.00% (0      / 826     vias)
        Un-optimized = 100.00% (826     vias)
 

Total number of nets = 33775
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
## Unset Antenna rule (ekyoo)
set_route_zrt_detail_options -antenna false
1
## Initial Route
route_opt -initial_route_only -effort high
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Initial Route Only                    : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router

  Beginning Initial Routing for High Effort
  -----------------------------------------

Information: Running global route with timing driven mode true (user_define). (ROPT-020)
Information: Running track assign with timing driven mode true (user_define). (ROPT-020)
Information: Running detail route with timing driven mode true (user_define). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Note - message 'PSYN-086' limit (1) exceeded.  Remainder will be suppressed.
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Running SI flow without coupling capacitances. (RCEX-039)
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (445/33765 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
EKL_MT: total threadable CPU 0.14 seconds
EKL_MT: elapsed time 0 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0028 0.0028 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.002 0.002 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00041 0.00041 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00012 0.00012 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Res for layer OA : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer LB : 1.3e-05 1.3e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0013 0.0013 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Vertical Res : 0.0015 0.0015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
GART: Updated design time.
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0028 0.0028 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.002 0.002 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00041 0.00041 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00012 0.00012 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Res for layer OA : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer LB : 1.3e-05 1.3e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0013 0.0013 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Vertical Res : 0.0015 0.0015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
GART: Transferring timing data to the router....
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
GART: Done transferring timing data to the router.
ROPT:    Running Initial Route             Thu Nov 19 19:44:27 2020

  Beginning initial routing 
  --------------------------

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Warning: Net i_CLK is unroutable due to layer constraint settings. Routing will leave this net open.  (ZRT-131)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   61  Alloctr   62  Proc 2356 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  121  Alloctr  123  Proc 2356 
Net statistics:
Total number of nets     = 33775
Number of nets to route  = 33307
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 446
Number of nets with min-layer-mode soft-cost-medium = 446
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 408
460 nets are fully connected,
 of which 460 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  133  Alloctr  134  Proc 2356 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -1  Alloctr   14  Proc    0 
[End of Build Congestion map] Total (MB): Used  131  Alloctr  149  Proc 2356 
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  133  Alloctr  150  Proc 2356 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  133  Alloctr  150  Proc 2356 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:07 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Initial Routing] Stage (MB): Used   23  Alloctr   21  Proc    0 
[End of Initial Routing] Total (MB): Used  156  Alloctr  171  Proc 2356 
Initial. Routing result:
Initial. Both Dirs: Overflow =   651 Max = 4 GRCs =   811 (0.05%)
Initial. H routing: Overflow =   215 Max = 3 (GRCs =  2) GRCs =   273 (0.04%)
Initial. V routing: Overflow =   436 Max = 4 (GRCs =  2) GRCs =   538 (0.07%)
Initial. M1         Overflow =   123 Max = 1 (GRCs = 95) GRCs =   151 (0.02%)
Initial. M2         Overflow =   416 Max = 4 (GRCs =  2) GRCs =   511 (0.07%)
Initial. M3         Overflow =    90 Max = 3 (GRCs =  2) GRCs =   120 (0.02%)
Initial. M4         Overflow =    19 Max = 2 (GRCs =  2) GRCs =    27 (0.00%)
Initial. B1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.1 4.57 0.00 0.13 0.00 0.07 0.01 0.00 0.00 0.00 0.02 0.00 0.00 0.02
M2       68.1 20.1 6.92 2.57 0.03 1.01 0.61 0.27 0.13 0.00 0.14 0.01 0.00 0.02
M3       63.0 22.0 9.13 3.30 0.20 1.36 0.54 0.25 0.09 0.00 0.03 0.01 0.00 0.00
M4       86.3 11.1 1.67 0.53 0.01 0.11 0.04 0.01 0.00 0.00 0.08 0.00 0.00 0.00
B1       92.6 0.00 6.66 0.37 0.00 0.26 0.01 0.04 0.00 0.00 0.01 0.00 0.00 0.00
B2       97.0 0.00 2.89 0.03 0.00 0.04 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.3 0.00 0.00 0.00 0.00 0.67 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.9 7.03 3.44 0.84 0.03 0.43 0.15 0.07 0.03 0.00 0.04 0.00 0.00 0.01


Initial. Total Wire Length = 1077304.50
Initial. Layer M1 wire length = 44720.71
Initial. Layer M2 wire length = 362693.62
Initial. Layer M3 wire length = 461058.92
Initial. Layer M4 wire length = 113516.55
Initial. Layer B1 wire length = 68712.60
Initial. Layer B2 wire length = 19871.58
Initial. Layer EA wire length = 6730.51
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 209609
Initial. Via via1 count = 108254
Initial. Via via2 count = 84500
Initial. Via via3 count = 12531
Initial. Via via4 count = 3363
Initial. Via via5 count = 847
Initial. Via via6 count = 114
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
50% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
60% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
70% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:05 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Phase1 Routing] Total (MB): Used  158  Alloctr  173  Proc 2356 
phase1. Routing result:
phase1. Both Dirs: Overflow =   394 Max = 4 GRCs =   483 (0.03%)
phase1. H routing: Overflow =    77 Max = 1 (GRCs = 52) GRCs =   103 (0.01%)
phase1. V routing: Overflow =   316 Max = 4 (GRCs =  1) GRCs =   380 (0.05%)
phase1. M1         Overflow =    75 Max = 1 (GRCs = 50) GRCs =   101 (0.01%)
phase1. M2         Overflow =   308 Max = 4 (GRCs =  1) GRCs =   359 (0.05%)
phase1. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M4         Overflow =     8 Max = 1 (GRCs =  8) GRCs =    21 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       94.5 5.05 0.00 0.23 0.00 0.08 0.02 0.00 0.00 0.00 0.02 0.00 0.00 0.01
M2       68.5 20.6 6.68 2.29 0.03 0.83 0.51 0.20 0.09 0.00 0.15 0.00 0.00 0.02
M3       62.6 22.8 9.53 3.23 0.20 1.16 0.30 0.07 0.01 0.00 0.00 0.00 0.00 0.00
M4       84.1 12.2 2.43 0.85 0.02 0.19 0.07 0.01 0.00 0.00 0.08 0.00 0.00 0.00
B1       90.6 0.00 8.25 0.47 0.00 0.55 0.03 0.03 0.00 0.00 0.00 0.00 0.00 0.00
B2       96.4 0.00 3.46 0.03 0.00 0.07 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.1 0.00 0.00 0.00 0.00 0.89 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.2 7.36 3.84 0.86 0.03 0.47 0.11 0.04 0.01 0.00 0.03 0.00 0.00 0.00


phase1. Total Wire Length = 1088108.27
phase1. Layer M1 wire length = 50055.64
phase1. Layer M2 wire length = 335093.71
phase1. Layer M3 wire length = 434520.21
phase1. Layer M4 wire length = 142757.48
phase1. Layer B1 wire length = 91131.54
phase1. Layer B2 wire length = 25701.28
phase1. Layer EA wire length = 8848.42
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 220661
phase1. Via via1 count = 109517
phase1. Via via2 count = 83378
phase1. Via via3 count = 19998
phase1. Via via4 count = 6009
phase1. Via via5 count = 1560
phase1. Via via6 count = 199
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[End of Phase2 Routing] Total (MB): Used  156  Alloctr  171  Proc 2356 
phase2. Routing result:
phase2. Both Dirs: Overflow =   240 Max = 3 GRCs =   280 (0.02%)
phase2. H routing: Overflow =    54 Max = 1 (GRCs = 29) GRCs =    79 (0.01%)
phase2. V routing: Overflow =   186 Max = 3 (GRCs =  1) GRCs =   201 (0.03%)
phase2. M1         Overflow =    52 Max = 1 (GRCs = 27) GRCs =    77 (0.01%)
phase2. M2         Overflow =   179 Max = 3 (GRCs =  1) GRCs =   194 (0.03%)
phase2. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M4         Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       94.6 5.01 0.00 0.22 0.00 0.07 0.02 0.00 0.00 0.00 0.01 0.00 0.00 0.00
M2       68.6 20.9 6.92 2.33 0.03 0.71 0.26 0.03 0.01 0.00 0.12 0.00 0.00 0.02
M3       62.6 22.8 9.50 3.23 0.20 1.19 0.31 0.08 0.01 0.00 0.00 0.00 0.00 0.00
M4       84.1 12.2 2.43 0.85 0.02 0.19 0.07 0.01 0.00 0.00 0.08 0.00 0.00 0.00
B1       90.6 0.00 8.25 0.47 0.00 0.55 0.03 0.03 0.00 0.00 0.00 0.00 0.00 0.00
B2       96.4 0.00 3.47 0.03 0.00 0.07 0.00 0.01 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.1 0.00 0.00 0.00 0.00 0.89 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.2 7.39 3.87 0.87 0.03 0.46 0.08 0.02 0.00 0.00 0.03 0.00 0.00 0.00


phase2. Total Wire Length = 1088278.13
phase2. Layer M1 wire length = 50057.00
phase2. Layer M2 wire length = 334942.72
phase2. Layer M3 wire length = 434616.08
phase2. Layer M4 wire length = 142834.18
phase2. Layer B1 wire length = 91088.11
phase2. Layer B2 wire length = 25847.79
phase2. Layer EA wire length = 8892.25
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 220813
phase2. Via via1 count = 109501
phase2. Via via2 count = 83423
phase2. Via via3 count = 20087
phase2. Via via4 count = 6027
phase2. Via via5 count = 1572
phase2. Via via6 count = 203
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:01 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  156  Alloctr  171  Proc 2356 
phase3. Routing result:
phase3. Both Dirs: Overflow =   227 Max = 3 GRCs =   267 (0.02%)
phase3. H routing: Overflow =    49 Max = 1 (GRCs = 24) GRCs =    74 (0.01%)
phase3. V routing: Overflow =   178 Max = 3 (GRCs =  1) GRCs =   193 (0.03%)
phase3. M1         Overflow =    47 Max = 1 (GRCs = 22) GRCs =    72 (0.01%)
phase3. M2         Overflow =   172 Max = 3 (GRCs =  1) GRCs =   187 (0.02%)
phase3. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M4         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase3. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       94.6 5.01 0.00 0.22 0.00 0.08 0.02 0.00 0.00 0.00 0.01 0.00 0.00 0.00
M2       68.6 20.9 6.92 2.33 0.03 0.71 0.26 0.03 0.01 0.00 0.12 0.00 0.00 0.02
M3       62.6 22.8 9.50 3.23 0.20 1.19 0.31 0.08 0.01 0.00 0.00 0.00 0.00 0.00
M4       84.1 12.2 2.43 0.85 0.02 0.18 0.06 0.01 0.00 0.00 0.08 0.00 0.00 0.00
B1       90.6 0.00 8.24 0.46 0.00 0.55 0.03 0.03 0.00 0.00 0.00 0.00 0.00 0.00
B2       96.4 0.00 3.47 0.03 0.00 0.07 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.1 0.00 0.00 0.00 0.00 0.89 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.2 7.38 3.87 0.86 0.03 0.46 0.08 0.02 0.00 0.00 0.03 0.00 0.00 0.00


phase3. Total Wire Length = 1088200.42
phase3. Layer M1 wire length = 50068.13
phase3. Layer M2 wire length = 335019.61
phase3. Layer M3 wire length = 434711.79
phase3. Layer M4 wire length = 142700.14
phase3. Layer B1 wire length = 90986.85
phase3. Layer B2 wire length = 25821.65
phase3. Layer EA wire length = 8892.25
phase3. Layer OA wire length = 0.00
phase3. Layer LB wire length = 0.00
phase3. Total Number of Contacts = 220747
phase3. Via via1 count = 109505
phase3. Via via2 count = 83420
phase3. Via via3 count = 20046
phase3. Via via4 count = 6005
phase3. Via via5 count = 1568
phase3. Via via6 count = 203
phase3. Via via7 count = 0
phase3. Via viatop count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:22 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[End of Whole Chip Routing] Stage (MB): Used   88  Alloctr  102  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  156  Alloctr  171  Proc 2356 

Congestion utilization per direction:
Average vertical track utilization   =  4.02 %
Peak    vertical track utilization   = 166.67 %
Average horizontal track utilization =  4.45 %
Peak    horizontal track utilization = 85.71 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -44  Alloctr  -52  Proc    0 
[GR: Done] Total (MB): Used  137  Alloctr  144  Proc 2356 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:23 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:23
[GR: Done] Stage (MB): Used   76  Alloctr   81  Proc    0 
[GR: Done] Total (MB): Used  137  Alloctr  144  Proc 2356 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:26 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:26
[End of Global Routing] Stage (MB): Used   24  Alloctr   24  Proc    0 
[End of Global Routing] Total (MB): Used   86  Alloctr   87  Proc 2356 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:01 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Read routes] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Track Assign: Read routes] Total (MB): Used  106  Alloctr  107  Proc 2356 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/15      
Routed partition 2/15      
Routed partition 3/15      
Routed partition 4/15      
Routed partition 5/15      
Routed partition 6/15      
Routed partition 7/15      
Routed partition 8/15      
Routed partition 9/15      
Routed partition 10/15     
Routed partition 11/15     
Routed partition 12/15     
Routed partition 13/15     
Routed partition 14/15     
Routed partition 15/15     

Assign Vertical partitions, iteration 0
Routed partition 1/15      
Routed partition 2/15      
Routed partition 3/15      
Routed partition 4/15      
Routed partition 5/15      
Routed partition 6/15      
Routed partition 7/15      
Routed partition 8/15      
Routed partition 9/15      
Routed partition 10/15     
Routed partition 11/15     
Routed partition 12/15     
Routed partition 13/15     
Routed partition 14/15     
Routed partition 15/15     

Number of wires with overlap after iteration 0 = 185989 of 282298


[Track Assign: Iteration 0] Elapsed real time: 0:00:08 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[Track Assign: Iteration 0] Stage (MB): Used   21  Alloctr   25  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  108  Alloctr  113  Proc 2356 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/15      
Routed partition 2/15      
Routed partition 3/15      
Routed partition 4/15      
Routed partition 5/15      
Routed partition 6/15      
Routed partition 7/15      
Routed partition 8/15      
Routed partition 9/15      
Routed partition 10/15     
Routed partition 11/15     
Routed partition 12/15     
Routed partition 13/15     
Routed partition 14/15     
Routed partition 15/15     

Assign Vertical partitions, iteration 1
Routed partition 1/15      
Routed partition 2/15      
Routed partition 3/15      
Routed partition 4/15      
Routed partition 5/15      
Routed partition 6/15      
Routed partition 7/15      
Routed partition 8/15      
Routed partition 9/15      
Routed partition 10/15     
Routed partition 11/15     
Routed partition 12/15     
Routed partition 13/15     
Routed partition 14/15     
Routed partition 15/15     

[Track Assign: Iteration 1] Elapsed real time: 0:00:20 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:20
[Track Assign: Iteration 1] Stage (MB): Used   21  Alloctr   26  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  108  Alloctr  113  Proc 2356 

Number of wires with overlap after iteration 1 = 113007 of 216234


Wire length and via report:
---------------------------
Number of M1 wires: 3236 		 CONT1: 0
Number of M2 wires: 120341 		 via1: 113321
Number of M3 wires: 73901 		 via2: 111672
Number of M4 wires: 13882 		 via3: 22295
Number of B1 wires: 3878 		 via4: 6121
Number of B2 wires: 889 		 via5: 1640
Number of EA wires: 107 		 via6: 207
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 216234 		 vias: 255256

Total M1 wire length: 26453.9
Total M2 wire length: 326843.6
Total M3 wire length: 460017.6
Total M4 wire length: 150571.8
Total B1 wire length: 92557.6
Total B2 wire length: 27069.2
Total EA wire length: 9294.2
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 1092807.8

Longest M1 wire length: 192.2
Longest M2 wire length: 366.6
Longest M3 wire length: 327.7
Longest M4 wire length: 416.0
Longest B1 wire length: 284.6
Longest B2 wire length: 422.4
Longest EA wire length: 950.7
Longest OA wire length: 0.0
Longest LB wire length: 0.0

Warning: Shape {980265 1288029 980365 1288260} on layer M2 is not on min manufacturing grid. Snap it to {980265 1288025 980365 1288260}. The shape belongs to Net: n6. (ZRT-543)
Warning: Shape {243215 1288029 243315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {243215 1288025 243315 1288260}. The shape belongs to Net: TIEHIMTR_U214_net. (ZRT-543)
Warning: Shape {994865 1288029 994965 1288260} on layer M3 is not on min manufacturing grid. Snap it to {994865 1288025 994965 1288260}. The shape belongs to Net: TIELOMTR_U196_net. (ZRT-543)
Warning: Shape {997005 1288029 997105 1288260} on layer M3 is not on min manufacturing grid. Snap it to {997005 1288025 997105 1288260}. The shape belongs to Net: TIELOMTR_U196_net. (ZRT-543)
Warning: Shape {991120 1288029 991220 1288260} on layer M3 is not on min manufacturing grid. Snap it to {991120 1288025 991220 1288260}. The shape belongs to Net: TIELOMTR_U196_net. (ZRT-543)
Warning: Shape {999815 1288029 999915 1288260} on layer M3 is not on min manufacturing grid. Snap it to {999815 1288025 999915 1288260}. The shape belongs to Net: TIELOMTR_U196_net. (ZRT-543)
Warning: Shape {1145005 1288029 1145105 1288260} on layer M3 is not on min manufacturing grid. Snap it to {1145005 1288025 1145105 1288260}. The shape belongs to Net: TIELOMTR_U186_net. (ZRT-543)
Warning: Shape {1142865 1288029 1142965 1288260} on layer M3 is not on min manufacturing grid. Snap it to {1142865 1288025 1142965 1288260}. The shape belongs to Net: TIELOMTR_U186_net. (ZRT-543)
Warning: Shape {220265 1288029 220365 1288260} on layer M3 is not on min manufacturing grid. Snap it to {220265 1288025 220365 1288260}. The shape belongs to Net: TIELOMTR_U194_net. (ZRT-543)
Warning: Shape {239815 1288029 239915 1288260} on layer M3 is not on min manufacturing grid. Snap it to {239815 1288025 239915 1288260}. The shape belongs to Net: TIELOMTR_U197_net. (ZRT-543)
Warning: Shape {237005 1288029 237105 1288260} on layer M3 is not on min manufacturing grid. Snap it to {237005 1288025 237105 1288260}. The shape belongs to Net: TIELOMTR_U197_net. (ZRT-543)
Warning: Shape {1151215 1288029 1151315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {1151215 1288025 1151315 1288260}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)
Warning: Shape {1003215 1288029 1003315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {1003215 1288025 1003315 1288260}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:22 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[Track Assign: Done] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Track Assign: Done] Total (MB): Used  100  Alloctr  102  Proc 2356 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   17  Alloctr   16  Proc    0 
[Dr init] Total (MB): Used  117  Alloctr  119  Proc 2356 
Total number of nets = 33775, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed	143/7744 Partitions, Violations =	0
Routed	160/7744 Partitions, Violations =	0
Routed	161/7744 Partitions, Violations =	0
Routed	178/7744 Partitions, Violations =	0
Routed	179/7744 Partitions, Violations =	0
Routed	197/7744 Partitions, Violations =	0
Routed	238/7744 Partitions, Violations =	0
Routed	266/7744 Partitions, Violations =	3
Routed	307/7744 Partitions, Violations =	6
Routed	358/7744 Partitions, Violations =	11
Routed	385/7744 Partitions, Violations =	10
Routed	418/7744 Partitions, Violations =	14
Routed	473/7744 Partitions, Violations =	16
Routed	505/7744 Partitions, Violations =	25
Routed	538/7744 Partitions, Violations =	26
Routed	572/7744 Partitions, Violations =	31
Routed	608/7744 Partitions, Violations =	57
Routed	646/7744 Partitions, Violations =	56
Routed	684/7744 Partitions, Violations =	56
Routed	722/7744 Partitions, Violations =	74
Routed	760/7744 Partitions, Violations =	79
Routed	798/7744 Partitions, Violations =	91
Routed	836/7744 Partitions, Violations =	94
Routed	874/7744 Partitions, Violations =	92
Routed	914/7744 Partitions, Violations =	90
Routed	957/7744 Partitions, Violations =	91
Routed	1001/7744 Partitions, Violations =	140
Routed	1046/7744 Partitions, Violations =	136
Routed	1064/7744 Partitions, Violations =	146
Routed	1102/7744 Partitions, Violations =	167
Routed	1140/7744 Partitions, Violations =	168
Routed	1183/7744 Partitions, Violations =	180
Routed	1232/7744 Partitions, Violations =	227
Routed	1254/7744 Partitions, Violations =	231
Routed	1292/7744 Partitions, Violations =	213
Routed	1333/7744 Partitions, Violations =	222
Routed	1385/7744 Partitions, Violations =	239
Routed	1406/7744 Partitions, Violations =	229
Routed	1444/7744 Partitions, Violations =	245
Routed	1492/7744 Partitions, Violations =	255
Routed	1520/7744 Partitions, Violations =	283
Routed	1558/7744 Partitions, Violations =	292
Routed	1603/7744 Partitions, Violations =	302
Routed	1634/7744 Partitions, Violations =	303
Routed	1672/7744 Partitions, Violations =	313
Routed	1718/7744 Partitions, Violations =	362
Routed	1748/7744 Partitions, Violations =	408
Routed	1786/7744 Partitions, Violations =	405
Routed	1837/7744 Partitions, Violations =	485
Routed	1862/7744 Partitions, Violations =	519
Routed	1902/7744 Partitions, Violations =	506
Routed	1938/7744 Partitions, Violations =	519
Routed	1976/7744 Partitions, Violations =	517
Routed	2023/7744 Partitions, Violations =	536
Routed	2052/7744 Partitions, Violations =	537
Routed	2091/7744 Partitions, Violations =	549
Routed	2128/7744 Partitions, Violations =	555
Routed	2166/7744 Partitions, Violations =	578
Routed	2218/7744 Partitions, Violations =	613
Routed	2242/7744 Partitions, Violations =	608
Routed	2285/7744 Partitions, Violations =	623
Routed	2318/7744 Partitions, Violations =	625
Routed	2356/7744 Partitions, Violations =	629
Routed	2394/7744 Partitions, Violations =	642
Routed	2432/7744 Partitions, Violations =	643
Routed	2470/7744 Partitions, Violations =	651
Routed	2508/7744 Partitions, Violations =	657
Routed	2546/7744 Partitions, Violations =	667
Routed	2584/7744 Partitions, Violations =	672
Routed	2622/7744 Partitions, Violations =	686
Routed	2660/7744 Partitions, Violations =	704
Routed	2708/7744 Partitions, Violations =	706
Routed	2736/7744 Partitions, Violations =	718
Routed	2782/7744 Partitions, Violations =	753
Routed	2812/7744 Partitions, Violations =	752
Routed	2858/7744 Partitions, Violations =	757
Routed	2888/7744 Partitions, Violations =	774
Routed	2936/7744 Partitions, Violations =	768
Routed	2964/7744 Partitions, Violations =	760
Routed	3014/7744 Partitions, Violations =	787
Routed	3040/7744 Partitions, Violations =	788
Routed	3092/7744 Partitions, Violations =	797
Routed	3116/7744 Partitions, Violations =	811
Routed	3171/7744 Partitions, Violations =	825
Routed	3192/7744 Partitions, Violations =	832
Routed	3230/7744 Partitions, Violations =	862
Routed	3268/7744 Partitions, Violations =	866
Routed	3306/7744 Partitions, Violations =	924
Routed	3344/7744 Partitions, Violations =	930
Routed	3382/7744 Partitions, Violations =	946
Routed	3420/7744 Partitions, Violations =	964
Routed	3458/7744 Partitions, Violations =	994
Routed	3497/7744 Partitions, Violations =	1014
Routed	3534/7744 Partitions, Violations =	1038
Routed	3581/7744 Partitions, Violations =	1042
Routed	3610/7744 Partitions, Violations =	1061
Routed	3666/7744 Partitions, Violations =	1117
Routed	3686/7744 Partitions, Violations =	1153
Routed	3724/7744 Partitions, Violations =	1190
Routed	3762/7744 Partitions, Violations =	1195
Routed	3800/7744 Partitions, Violations =	1224
Routed	3840/7744 Partitions, Violations =	1214
Routed	3876/7744 Partitions, Violations =	1233
Routed	3928/7744 Partitions, Violations =	1236
Routed	3952/7744 Partitions, Violations =	1258
Routed	3990/7744 Partitions, Violations =	1267
Routed	4028/7744 Partitions, Violations =	1274
Routed	4066/7744 Partitions, Violations =	1295
Routed	4104/7744 Partitions, Violations =	1293
Routed	4142/7744 Partitions, Violations =	1305
Routed	4186/7744 Partitions, Violations =	1312
Routed	4218/7744 Partitions, Violations =	1314
Routed	4270/7744 Partitions, Violations =	1354
Routed	4294/7744 Partitions, Violations =	1370
Routed	4332/7744 Partitions, Violations =	1377
Routed	4370/7744 Partitions, Violations =	1382
Routed	4408/7744 Partitions, Violations =	1391
Routed	4446/7744 Partitions, Violations =	1398
Routed	4484/7744 Partitions, Violations =	1424
Routed	4522/7744 Partitions, Violations =	1443
Routed	4560/7744 Partitions, Violations =	1478
Routed	4598/7744 Partitions, Violations =	1492
Routed	4636/7744 Partitions, Violations =	1500
Routed	4675/7744 Partitions, Violations =	1528
Routed	4712/7744 Partitions, Violations =	1566
Routed	4753/7744 Partitions, Violations =	1558
Routed	4788/7744 Partitions, Violations =	1614
Routed	4829/7744 Partitions, Violations =	1617
Routed	4864/7744 Partitions, Violations =	1671
Routed	4905/7744 Partitions, Violations =	1685
Routed	4940/7744 Partitions, Violations =	1736
Routed	4980/7744 Partitions, Violations =	1751
Routed	5016/7744 Partitions, Violations =	1809
Routed	5054/7744 Partitions, Violations =	1850
Routed	5092/7744 Partitions, Violations =	1868
Routed	5130/7744 Partitions, Violations =	1863
Routed	5168/7744 Partitions, Violations =	1954
Routed	5206/7744 Partitions, Violations =	1964
Routed	5244/7744 Partitions, Violations =	1967
Routed	5282/7744 Partitions, Violations =	1974
Routed	5340/7744 Partitions, Violations =	1971
Routed	5358/7744 Partitions, Violations =	1984
Routed	5409/7744 Partitions, Violations =	2019
Routed	5434/7744 Partitions, Violations =	2015
Routed	5477/7744 Partitions, Violations =	2021
Routed	5510/7744 Partitions, Violations =	2066
Routed	5548/7744 Partitions, Violations =	2066
Routed	5586/7744 Partitions, Violations =	2095
Routed	5624/7744 Partitions, Violations =	2094
Routed	5673/7744 Partitions, Violations =	2084
Routed	5700/7744 Partitions, Violations =	2106
Routed	5738/7744 Partitions, Violations =	2110
Routed	5776/7744 Partitions, Violations =	2138
Routed	5814/7744 Partitions, Violations =	2176
Routed	5860/7744 Partitions, Violations =	2180
Routed	5890/7744 Partitions, Violations =	2218
Routed	5928/7744 Partitions, Violations =	2229
Routed	5981/7744 Partitions, Violations =	2265
Routed	6004/7744 Partitions, Violations =	2285
Routed	6042/7744 Partitions, Violations =	2289
Routed	6080/7744 Partitions, Violations =	2317
Routed	6118/7744 Partitions, Violations =	2324
Routed	6156/7744 Partitions, Violations =	2327
Routed	6211/7744 Partitions, Violations =	2332
Routed	6232/7744 Partitions, Violations =	2338
Routed	6270/7744 Partitions, Violations =	2390
Routed	6320/7744 Partitions, Violations =	2363
Routed	6346/7744 Partitions, Violations =	2383
Routed	6384/7744 Partitions, Violations =	2398
Routed	6425/7744 Partitions, Violations =	2410
Routed	6476/7744 Partitions, Violations =	2403
Routed	6498/7744 Partitions, Violations =	2412
Routed	6536/7744 Partitions, Violations =	2419
Routed	6580/7744 Partitions, Violations =	2432
Routed	6628/7744 Partitions, Violations =	2464
Routed	6650/7744 Partitions, Violations =	2468
Routed	6688/7744 Partitions, Violations =	2478
Routed	6726/7744 Partitions, Violations =	2487
Routed	6766/7744 Partitions, Violations =	2484
Routed	6810/7744 Partitions, Violations =	2517
Routed	6853/7744 Partitions, Violations =	2534
Routed	6895/7744 Partitions, Violations =	2536
Routed	6936/7744 Partitions, Violations =	2543
Routed	6976/7744 Partitions, Violations =	2570
Routed	6992/7744 Partitions, Violations =	2579
Routed	7030/7744 Partitions, Violations =	2580
Routed	7068/7744 Partitions, Violations =	2588
Routed	7106/7744 Partitions, Violations =	2588
Routed	7161/7744 Partitions, Violations =	2586
Routed	7195/7744 Partitions, Violations =	2594
Routed	7228/7744 Partitions, Violations =	2594
Routed	7260/7744 Partitions, Violations =	2603
Routed	7296/7744 Partitions, Violations =	2604
Routed	7350/7744 Partitions, Violations =	2598
Routed	7378/7744 Partitions, Violations =	2599
Routed	7410/7744 Partitions, Violations =	2600
Routed	7456/7744 Partitions, Violations =	2600
Routed	7507/7744 Partitions, Violations =	2603

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2603
	Connection not within pin : 2
	Diff net spacing : 17
	Diff net via-cut spacing : 1906
	Less than minimum area : 81
	Less than minimum edge length : 25
	Less than minimum width : 20
	Same net spacing : 4
	Short : 35
	Soft spacing (shielding) : 4
	Internal-only types : 509

[Iter 0] Elapsed real time: 0:03:29 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:03:29 total=0:03:29
[Iter 0] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Iter 0] Total (MB): Used  131  Alloctr  132  Proc 2356 

End DR iteration 0 with 7744 parts

Start DR iteration 1: non-uniform partition
Routed	1/1004 Partitions, Violations =	2597
Routed	5/1004 Partitions, Violations =	2585
Routed	10/1004 Partitions, Violations =	2506
Routed	15/1004 Partitions, Violations =	2457
Routed	20/1004 Partitions, Violations =	2374
Routed	25/1004 Partitions, Violations =	2317
Routed	30/1004 Partitions, Violations =	2288
Routed	35/1004 Partitions, Violations =	2251
Routed	40/1004 Partitions, Violations =	2233
Routed	45/1004 Partitions, Violations =	2212
Routed	50/1004 Partitions, Violations =	2195
Routed	55/1004 Partitions, Violations =	2182
Routed	60/1004 Partitions, Violations =	2186
Routed	65/1004 Partitions, Violations =	2179
Routed	70/1004 Partitions, Violations =	2178
Routed	75/1004 Partitions, Violations =	2171
Routed	80/1004 Partitions, Violations =	2167
Routed	85/1004 Partitions, Violations =	2158
Routed	90/1004 Partitions, Violations =	2153
Routed	95/1004 Partitions, Violations =	2145
Routed	100/1004 Partitions, Violations =	2139
Routed	105/1004 Partitions, Violations =	2131
Routed	110/1004 Partitions, Violations =	2117
Routed	115/1004 Partitions, Violations =	2111
Routed	120/1004 Partitions, Violations =	2107
Routed	125/1004 Partitions, Violations =	2095
Routed	130/1004 Partitions, Violations =	2088
Routed	135/1004 Partitions, Violations =	2078
Routed	140/1004 Partitions, Violations =	2077
Routed	145/1004 Partitions, Violations =	2077
Routed	150/1004 Partitions, Violations =	2074
Routed	155/1004 Partitions, Violations =	2073
Routed	160/1004 Partitions, Violations =	2072
Routed	165/1004 Partitions, Violations =	2070
Routed	170/1004 Partitions, Violations =	2070
Routed	175/1004 Partitions, Violations =	2067
Routed	180/1004 Partitions, Violations =	2066
Routed	185/1004 Partitions, Violations =	2070
Routed	190/1004 Partitions, Violations =	2070
Routed	195/1004 Partitions, Violations =	2070
Routed	200/1004 Partitions, Violations =	2065
Routed	205/1004 Partitions, Violations =	2063
Routed	210/1004 Partitions, Violations =	2063
Routed	215/1004 Partitions, Violations =	2061
Routed	220/1004 Partitions, Violations =	2059
Routed	225/1004 Partitions, Violations =	2072
Routed	230/1004 Partitions, Violations =	2071
Routed	235/1004 Partitions, Violations =	2078
Routed	240/1004 Partitions, Violations =	2077
Routed	245/1004 Partitions, Violations =	2074
Routed	250/1004 Partitions, Violations =	2080
Routed	255/1004 Partitions, Violations =	2080
Routed	260/1004 Partitions, Violations =	2079
Routed	265/1004 Partitions, Violations =	2101
Routed	270/1004 Partitions, Violations =	2097
Routed	275/1004 Partitions, Violations =	2097
Routed	280/1004 Partitions, Violations =	2097
Routed	285/1004 Partitions, Violations =	2097
Routed	290/1004 Partitions, Violations =	2097
Routed	295/1004 Partitions, Violations =	2096
Routed	300/1004 Partitions, Violations =	2096
Routed	305/1004 Partitions, Violations =	2093
Routed	310/1004 Partitions, Violations =	2086
Routed	315/1004 Partitions, Violations =	2086
Routed	320/1004 Partitions, Violations =	2098
Routed	325/1004 Partitions, Violations =	2097
Routed	330/1004 Partitions, Violations =	2096
Routed	335/1004 Partitions, Violations =	2102
Routed	340/1004 Partitions, Violations =	2101
Routed	345/1004 Partitions, Violations =	2101
Routed	350/1004 Partitions, Violations =	2101
Routed	355/1004 Partitions, Violations =	2100
Routed	360/1004 Partitions, Violations =	2106
Routed	365/1004 Partitions, Violations =	2108
Routed	370/1004 Partitions, Violations =	2108
Routed	375/1004 Partitions, Violations =	2114
Routed	380/1004 Partitions, Violations =	2112
Routed	385/1004 Partitions, Violations =	2112
Routed	390/1004 Partitions, Violations =	2118
Routed	395/1004 Partitions, Violations =	2118
Routed	400/1004 Partitions, Violations =	2118
Routed	405/1004 Partitions, Violations =	2118
Routed	410/1004 Partitions, Violations =	2151
Routed	415/1004 Partitions, Violations =	2150
Routed	420/1004 Partitions, Violations =	2148
Routed	425/1004 Partitions, Violations =	2144
Routed	430/1004 Partitions, Violations =	2141
Routed	435/1004 Partitions, Violations =	2139
Routed	440/1004 Partitions, Violations =	2137
Routed	445/1004 Partitions, Violations =	2143
Routed	450/1004 Partitions, Violations =	2142
Routed	455/1004 Partitions, Violations =	2155
Routed	460/1004 Partitions, Violations =	2154
Routed	465/1004 Partitions, Violations =	2156
Routed	470/1004 Partitions, Violations =	2159
Routed	475/1004 Partitions, Violations =	2158
Routed	480/1004 Partitions, Violations =	2158
Routed	485/1004 Partitions, Violations =	2157
Routed	490/1004 Partitions, Violations =	2164
Routed	495/1004 Partitions, Violations =	2172
Routed	500/1004 Partitions, Violations =	2171
Routed	505/1004 Partitions, Violations =	2169
Routed	510/1004 Partitions, Violations =	2165
Routed	515/1004 Partitions, Violations =	2170
Routed	520/1004 Partitions, Violations =	2168
Routed	525/1004 Partitions, Violations =	2169
Routed	530/1004 Partitions, Violations =	2169
Routed	535/1004 Partitions, Violations =	2169
Routed	540/1004 Partitions, Violations =	2169
Routed	545/1004 Partitions, Violations =	2170
Routed	550/1004 Partitions, Violations =	2170
Routed	555/1004 Partitions, Violations =	2170
Routed	560/1004 Partitions, Violations =	2170
Routed	565/1004 Partitions, Violations =	2171
Routed	570/1004 Partitions, Violations =	2171
Routed	575/1004 Partitions, Violations =	2171
Routed	580/1004 Partitions, Violations =	2176
Routed	585/1004 Partitions, Violations =	2175
Routed	590/1004 Partitions, Violations =	2179
Routed	595/1004 Partitions, Violations =	2176
Routed	600/1004 Partitions, Violations =	2176
Routed	605/1004 Partitions, Violations =	2185
Routed	610/1004 Partitions, Violations =	2175
Routed	615/1004 Partitions, Violations =	2173
Routed	620/1004 Partitions, Violations =	2173
Routed	625/1004 Partitions, Violations =	2171
Routed	630/1004 Partitions, Violations =	2171
Routed	635/1004 Partitions, Violations =	2170
Routed	640/1004 Partitions, Violations =	2170
Routed	645/1004 Partitions, Violations =	2169
Routed	650/1004 Partitions, Violations =	2168
Routed	655/1004 Partitions, Violations =	2167
Routed	660/1004 Partitions, Violations =	2166
Routed	665/1004 Partitions, Violations =	2172
Routed	670/1004 Partitions, Violations =	2170
Routed	675/1004 Partitions, Violations =	2167
Routed	680/1004 Partitions, Violations =	2167
Routed	685/1004 Partitions, Violations =	2166
Routed	690/1004 Partitions, Violations =	2164
Routed	695/1004 Partitions, Violations =	2163
Routed	700/1004 Partitions, Violations =	2163
Routed	705/1004 Partitions, Violations =	2163
Routed	710/1004 Partitions, Violations =	2161
Routed	715/1004 Partitions, Violations =	2161
Routed	720/1004 Partitions, Violations =	2161
Routed	725/1004 Partitions, Violations =	2165
Routed	730/1004 Partitions, Violations =	2170
Routed	735/1004 Partitions, Violations =	2167
Routed	740/1004 Partitions, Violations =	2175
Routed	745/1004 Partitions, Violations =	2174
Routed	750/1004 Partitions, Violations =	2174
Routed	755/1004 Partitions, Violations =	2173
Routed	760/1004 Partitions, Violations =	2176
Routed	765/1004 Partitions, Violations =	2176
Routed	770/1004 Partitions, Violations =	2175
Routed	775/1004 Partitions, Violations =	2168
Routed	780/1004 Partitions, Violations =	2163
Routed	785/1004 Partitions, Violations =	2172
Routed	790/1004 Partitions, Violations =	2173
Routed	795/1004 Partitions, Violations =	2173
Routed	800/1004 Partitions, Violations =	2174
Routed	805/1004 Partitions, Violations =	2179
Routed	810/1004 Partitions, Violations =	2177
Routed	815/1004 Partitions, Violations =	2176
Routed	820/1004 Partitions, Violations =	2175
Routed	825/1004 Partitions, Violations =	2173
Routed	830/1004 Partitions, Violations =	2172
Routed	835/1004 Partitions, Violations =	2179
Routed	840/1004 Partitions, Violations =	2177
Routed	845/1004 Partitions, Violations =	2177
Routed	850/1004 Partitions, Violations =	2190
Routed	855/1004 Partitions, Violations =	2176
Routed	860/1004 Partitions, Violations =	2175
Routed	865/1004 Partitions, Violations =	2173
Routed	870/1004 Partitions, Violations =	2172
Routed	875/1004 Partitions, Violations =	2171
Routed	880/1004 Partitions, Violations =	2168
Routed	885/1004 Partitions, Violations =	2165
Routed	890/1004 Partitions, Violations =	2162
Routed	895/1004 Partitions, Violations =	2159
Routed	900/1004 Partitions, Violations =	2157
Routed	905/1004 Partitions, Violations =	2165
Routed	910/1004 Partitions, Violations =	2159
Routed	915/1004 Partitions, Violations =	2158
Routed	920/1004 Partitions, Violations =	2151
Routed	925/1004 Partitions, Violations =	2149
Routed	930/1004 Partitions, Violations =	2147
Routed	935/1004 Partitions, Violations =	2152
Routed	940/1004 Partitions, Violations =	2155
Routed	945/1004 Partitions, Violations =	2155
Routed	950/1004 Partitions, Violations =	2160
Routed	955/1004 Partitions, Violations =	2158
Routed	960/1004 Partitions, Violations =	2165
Routed	965/1004 Partitions, Violations =	2165
Routed	970/1004 Partitions, Violations =	2162
Routed	975/1004 Partitions, Violations =	2159
Routed	980/1004 Partitions, Violations =	2155
Routed	985/1004 Partitions, Violations =	2156
Routed	990/1004 Partitions, Violations =	2153
Routed	995/1004 Partitions, Violations =	2152
Routed	1000/1004 Partitions, Violations =	2158

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2158
	Diff net spacing : 10
	Diff net via-cut spacing : 1770
	Less than minimum area : 5
	Less than minimum edge length : 11
	Less than minimum width : 9
	Short : 25
	Internal-only types : 328

[Iter 1] Elapsed real time: 0:04:13 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:04:13 total=0:04:13
[Iter 1] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Iter 1] Total (MB): Used  131  Alloctr  133  Proc 2356 

End DR iteration 1 with 1004 parts

Start DR iteration 2: non-uniform partition
Routed	1/748 Partitions, Violations =	2158
Routed	3/748 Partitions, Violations =	2156
Routed	6/748 Partitions, Violations =	2155
Routed	9/748 Partitions, Violations =	2123
Routed	12/748 Partitions, Violations =	2102
Routed	15/748 Partitions, Violations =	2064
Routed	18/748 Partitions, Violations =	2031
Routed	21/748 Partitions, Violations =	2012
Routed	24/748 Partitions, Violations =	1972
Routed	27/748 Partitions, Violations =	1939
Routed	30/748 Partitions, Violations =	1908
Routed	33/748 Partitions, Violations =	1875
Routed	36/748 Partitions, Violations =	1826
Routed	39/748 Partitions, Violations =	1791
Routed	42/748 Partitions, Violations =	1765
Routed	45/748 Partitions, Violations =	1720
Routed	48/748 Partitions, Violations =	1693
Routed	51/748 Partitions, Violations =	1671
Routed	54/748 Partitions, Violations =	1649
Routed	57/748 Partitions, Violations =	1620
Routed	60/748 Partitions, Violations =	1600
Routed	63/748 Partitions, Violations =	1580
Routed	66/748 Partitions, Violations =	1556
Routed	69/748 Partitions, Violations =	1549
Routed	72/748 Partitions, Violations =	1526
Routed	75/748 Partitions, Violations =	1514
Routed	78/748 Partitions, Violations =	1504
Routed	81/748 Partitions, Violations =	1492
Routed	84/748 Partitions, Violations =	1473
Routed	87/748 Partitions, Violations =	1453
Routed	90/748 Partitions, Violations =	1436
Routed	93/748 Partitions, Violations =	1420
Routed	96/748 Partitions, Violations =	1413
Routed	99/748 Partitions, Violations =	1408
Routed	102/748 Partitions, Violations =	1400
Routed	105/748 Partitions, Violations =	1388
Routed	108/748 Partitions, Violations =	1383
Routed	111/748 Partitions, Violations =	1376
Routed	114/748 Partitions, Violations =	1370
Routed	117/748 Partitions, Violations =	1365
Routed	120/748 Partitions, Violations =	1362
Routed	123/748 Partitions, Violations =	1356
Routed	126/748 Partitions, Violations =	1349
Routed	129/748 Partitions, Violations =	1343
Routed	132/748 Partitions, Violations =	1337
Routed	135/748 Partitions, Violations =	1332
Routed	138/748 Partitions, Violations =	1329
Routed	141/748 Partitions, Violations =	1323
Routed	144/748 Partitions, Violations =	1318
Routed	147/748 Partitions, Violations =	1314
Routed	150/748 Partitions, Violations =	1309
Routed	153/748 Partitions, Violations =	1304
Routed	156/748 Partitions, Violations =	1297
Routed	159/748 Partitions, Violations =	1292
Routed	162/748 Partitions, Violations =	1289
Routed	165/748 Partitions, Violations =	1284
Routed	168/748 Partitions, Violations =	1278
Routed	171/748 Partitions, Violations =	1275
Routed	174/748 Partitions, Violations =	1271
Routed	177/748 Partitions, Violations =	1267
Routed	180/748 Partitions, Violations =	1254
Routed	183/748 Partitions, Violations =	1244
Routed	186/748 Partitions, Violations =	1238
Routed	189/748 Partitions, Violations =	1235
Routed	192/748 Partitions, Violations =	1225
Routed	195/748 Partitions, Violations =	1222
Routed	198/748 Partitions, Violations =	1218
Routed	201/748 Partitions, Violations =	1214
Routed	204/748 Partitions, Violations =	1203
Routed	207/748 Partitions, Violations =	1197
Routed	210/748 Partitions, Violations =	1189
Routed	213/748 Partitions, Violations =	1185
Routed	216/748 Partitions, Violations =	1182
Routed	219/748 Partitions, Violations =	1179
Routed	222/748 Partitions, Violations =	1175
Routed	225/748 Partitions, Violations =	1161
Routed	228/748 Partitions, Violations =	1157
Routed	231/748 Partitions, Violations =	1150
Routed	234/748 Partitions, Violations =	1145
Routed	237/748 Partitions, Violations =	1143
Routed	240/748 Partitions, Violations =	1139
Routed	243/748 Partitions, Violations =	1128
Routed	246/748 Partitions, Violations =	1124
Routed	249/748 Partitions, Violations =	1120
Routed	252/748 Partitions, Violations =	1114
Routed	255/748 Partitions, Violations =	1099
Routed	258/748 Partitions, Violations =	1094
Routed	261/748 Partitions, Violations =	1090
Routed	264/748 Partitions, Violations =	1083
Routed	267/748 Partitions, Violations =	1079
Routed	270/748 Partitions, Violations =	1071
Routed	273/748 Partitions, Violations =	1067
Routed	276/748 Partitions, Violations =	1057
Routed	279/748 Partitions, Violations =	1049
Routed	282/748 Partitions, Violations =	1035
Routed	285/748 Partitions, Violations =	1032
Routed	288/748 Partitions, Violations =	1024
Routed	291/748 Partitions, Violations =	1019
Routed	294/748 Partitions, Violations =	1017
Routed	297/748 Partitions, Violations =	1012
Routed	300/748 Partitions, Violations =	1006
Routed	303/748 Partitions, Violations =	997
Routed	306/748 Partitions, Violations =	994
Routed	309/748 Partitions, Violations =	989
Routed	312/748 Partitions, Violations =	984
Routed	315/748 Partitions, Violations =	971
Routed	318/748 Partitions, Violations =	960
Routed	321/748 Partitions, Violations =	955
Routed	324/748 Partitions, Violations =	946
Routed	327/748 Partitions, Violations =	943
Routed	330/748 Partitions, Violations =	936
Routed	333/748 Partitions, Violations =	924
Routed	336/748 Partitions, Violations =	916
Routed	339/748 Partitions, Violations =	912
Routed	342/748 Partitions, Violations =	909
Routed	345/748 Partitions, Violations =	906
Routed	348/748 Partitions, Violations =	899
Routed	351/748 Partitions, Violations =	895
Routed	354/748 Partitions, Violations =	890
Routed	357/748 Partitions, Violations =	883
Routed	360/748 Partitions, Violations =	875
Routed	363/748 Partitions, Violations =	871
Routed	366/748 Partitions, Violations =	865
Routed	369/748 Partitions, Violations =	862
Routed	372/748 Partitions, Violations =	859
Routed	375/748 Partitions, Violations =	856
Routed	378/748 Partitions, Violations =	849
Routed	381/748 Partitions, Violations =	846
Routed	384/748 Partitions, Violations =	837
Routed	387/748 Partitions, Violations =	832
Routed	390/748 Partitions, Violations =	824
Routed	393/748 Partitions, Violations =	821
Routed	396/748 Partitions, Violations =	817
Routed	399/748 Partitions, Violations =	806
Routed	402/748 Partitions, Violations =	795
Routed	405/748 Partitions, Violations =	789
Routed	408/748 Partitions, Violations =	782
Routed	411/748 Partitions, Violations =	775
Routed	414/748 Partitions, Violations =	772
Routed	417/748 Partitions, Violations =	766
Routed	420/748 Partitions, Violations =	762
Routed	423/748 Partitions, Violations =	758
Routed	426/748 Partitions, Violations =	747
Routed	429/748 Partitions, Violations =	736
Routed	432/748 Partitions, Violations =	730
Routed	435/748 Partitions, Violations =	706
Routed	438/748 Partitions, Violations =	697
Routed	441/748 Partitions, Violations =	681
Routed	444/748 Partitions, Violations =	677
Routed	447/748 Partitions, Violations =	664
Routed	450/748 Partitions, Violations =	645
Routed	453/748 Partitions, Violations =	641
Routed	456/748 Partitions, Violations =	629
Routed	459/748 Partitions, Violations =	622
Routed	462/748 Partitions, Violations =	614
Routed	465/748 Partitions, Violations =	605
Routed	468/748 Partitions, Violations =	600
Routed	471/748 Partitions, Violations =	596
Routed	474/748 Partitions, Violations =	596
Routed	477/748 Partitions, Violations =	592
Routed	480/748 Partitions, Violations =	588
Routed	483/748 Partitions, Violations =	582
Routed	486/748 Partitions, Violations =	578
Routed	489/748 Partitions, Violations =	575
Routed	492/748 Partitions, Violations =	569
Routed	495/748 Partitions, Violations =	560
Routed	498/748 Partitions, Violations =	557
Routed	501/748 Partitions, Violations =	543
Routed	504/748 Partitions, Violations =	538
Routed	507/748 Partitions, Violations =	535
Routed	510/748 Partitions, Violations =	531
Routed	513/748 Partitions, Violations =	529
Routed	516/748 Partitions, Violations =	517
Routed	519/748 Partitions, Violations =	512
Routed	522/748 Partitions, Violations =	508
Routed	525/748 Partitions, Violations =	504
Routed	528/748 Partitions, Violations =	500
Routed	531/748 Partitions, Violations =	497
Routed	534/748 Partitions, Violations =	493
Routed	537/748 Partitions, Violations =	489
Routed	540/748 Partitions, Violations =	486
Routed	543/748 Partitions, Violations =	481
Routed	546/748 Partitions, Violations =	477
Routed	549/748 Partitions, Violations =	474
Routed	552/748 Partitions, Violations =	470
Routed	555/748 Partitions, Violations =	456
Routed	558/748 Partitions, Violations =	447
Routed	561/748 Partitions, Violations =	441
Routed	564/748 Partitions, Violations =	437
Routed	567/748 Partitions, Violations =	434
Routed	570/748 Partitions, Violations =	425
Routed	573/748 Partitions, Violations =	421
Routed	576/748 Partitions, Violations =	414
Routed	579/748 Partitions, Violations =	409
Routed	582/748 Partitions, Violations =	397
Routed	585/748 Partitions, Violations =	392
Routed	588/748 Partitions, Violations =	387
Routed	591/748 Partitions, Violations =	381
Routed	594/748 Partitions, Violations =	377
Routed	597/748 Partitions, Violations =	361
Routed	600/748 Partitions, Violations =	352
Routed	603/748 Partitions, Violations =	344
Routed	606/748 Partitions, Violations =	342
Routed	609/748 Partitions, Violations =	325
Routed	612/748 Partitions, Violations =	320
Routed	615/748 Partitions, Violations =	312
Routed	618/748 Partitions, Violations =	296
Routed	621/748 Partitions, Violations =	292
Routed	624/748 Partitions, Violations =	289
Routed	627/748 Partitions, Violations =	281
Routed	630/748 Partitions, Violations =	278
Routed	633/748 Partitions, Violations =	276
Routed	636/748 Partitions, Violations =	269
Routed	639/748 Partitions, Violations =	266
Routed	642/748 Partitions, Violations =	261
Routed	645/748 Partitions, Violations =	258
Routed	648/748 Partitions, Violations =	252
Routed	651/748 Partitions, Violations =	243
Routed	654/748 Partitions, Violations =	240
Routed	657/748 Partitions, Violations =	236
Routed	660/748 Partitions, Violations =	231
Routed	663/748 Partitions, Violations =	227
Routed	666/748 Partitions, Violations =	224
Routed	669/748 Partitions, Violations =	219
Routed	672/748 Partitions, Violations =	216
Routed	675/748 Partitions, Violations =	201
Routed	678/748 Partitions, Violations =	194
Routed	681/748 Partitions, Violations =	192
Routed	684/748 Partitions, Violations =	186
Routed	687/748 Partitions, Violations =	182
Routed	690/748 Partitions, Violations =	170
Routed	693/748 Partitions, Violations =	163
Routed	696/748 Partitions, Violations =	159
Routed	699/748 Partitions, Violations =	148
Routed	702/748 Partitions, Violations =	139
Routed	705/748 Partitions, Violations =	135
Routed	708/748 Partitions, Violations =	130
Routed	711/748 Partitions, Violations =	124
Routed	714/748 Partitions, Violations =	121
Routed	717/748 Partitions, Violations =	118
Routed	720/748 Partitions, Violations =	114
Routed	723/748 Partitions, Violations =	103
Routed	726/748 Partitions, Violations =	98
Routed	729/748 Partitions, Violations =	95
Routed	732/748 Partitions, Violations =	90
Routed	735/748 Partitions, Violations =	81
Routed	738/748 Partitions, Violations =	75
Routed	741/748 Partitions, Violations =	71
Routed	744/748 Partitions, Violations =	66
Routed	747/748 Partitions, Violations =	62

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	61
	Diff net spacing : 10
	Diff net via-cut spacing : 4
	Less than minimum area : 3
	Less than minimum edge length : 11
	Less than minimum width : 7
	Short : 13
	Internal-only types : 13

[Iter 2] Elapsed real time: 0:04:26 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:04:26 total=0:04:26
[Iter 2] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Iter 2] Total (MB): Used  131  Alloctr  133  Proc 2356 

End DR iteration 2 with 748 parts

Start DR iteration 3: non-uniform partition
Routed	1/27 Partitions, Violations =	61
Routed	2/27 Partitions, Violations =	61
Routed	3/27 Partitions, Violations =	61
Routed	4/27 Partitions, Violations =	61
Routed	5/27 Partitions, Violations =	61
Routed	6/27 Partitions, Violations =	61
Routed	7/27 Partitions, Violations =	61
Routed	8/27 Partitions, Violations =	61
Routed	9/27 Partitions, Violations =	62
Routed	10/27 Partitions, Violations =	63
Routed	11/27 Partitions, Violations =	64
Routed	12/27 Partitions, Violations =	64
Routed	13/27 Partitions, Violations =	64
Routed	14/27 Partitions, Violations =	54
Routed	15/27 Partitions, Violations =	51
Routed	16/27 Partitions, Violations =	48
Routed	17/27 Partitions, Violations =	45
Routed	18/27 Partitions, Violations =	43
Routed	19/27 Partitions, Violations =	42
Routed	20/27 Partitions, Violations =	41
Routed	21/27 Partitions, Violations =	40
Routed	22/27 Partitions, Violations =	39
Routed	23/27 Partitions, Violations =	38
Routed	24/27 Partitions, Violations =	37
Routed	25/27 Partitions, Violations =	36
Routed	26/27 Partitions, Violations =	35
Routed	27/27 Partitions, Violations =	34

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	Less than minimum edge length : 11
	Less than minimum width : 10
	Short : 13

[Iter 3] Elapsed real time: 0:04:27 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:04:26 total=0:04:27
[Iter 3] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Iter 3] Total (MB): Used  131  Alloctr  133  Proc 2356 

End DR iteration 3 with 27 parts

Start DR iteration 4: non-uniform partition
Routed	1/13 Partitions, Violations =	33
Routed	2/13 Partitions, Violations =	33
Routed	3/13 Partitions, Violations =	33
Routed	4/13 Partitions, Violations =	32
Routed	5/13 Partitions, Violations =	31
Routed	6/13 Partitions, Violations =	30
Routed	7/13 Partitions, Violations =	30
Routed	8/13 Partitions, Violations =	29
Routed	9/13 Partitions, Violations =	27
Routed	10/13 Partitions, Violations =	26
Routed	11/13 Partitions, Violations =	27
Routed	12/13 Partitions, Violations =	28
Routed	13/13 Partitions, Violations =	28

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	28
	Less than minimum edge length : 11
	Less than minimum width : 4
	Short : 13

[Iter 4] Elapsed real time: 0:04:27 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:04:27 total=0:04:27
[Iter 4] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Iter 4] Total (MB): Used  131  Alloctr  133  Proc 2356 

End DR iteration 4 with 13 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	25/484 Partitions, Violations =	28
Checked	26/484 Partitions, Violations =	28
Checked	38/484 Partitions, Violations =	28
Checked	57/484 Partitions, Violations =	28
Checked	76/484 Partitions, Violations =	28
Checked	95/484 Partitions, Violations =	28
Checked	114/484 Partitions, Violations =	28
Checked	134/484 Partitions, Violations =	28
Checked	152/484 Partitions, Violations =	28
Checked	171/484 Partitions, Violations =	28
Checked	190/484 Partitions, Violations =	28
Checked	209/484 Partitions, Violations =	28
Checked	228/484 Partitions, Violations =	28
Checked	247/484 Partitions, Violations =	28
Checked	267/484 Partitions, Violations =	28
Checked	289/484 Partitions, Violations =	28
Checked	304/484 Partitions, Violations =	28
Checked	323/484 Partitions, Violations =	28
Checked	342/484 Partitions, Violations =	28
Checked	361/484 Partitions, Violations =	28
Checked	380/484 Partitions, Violations =	28
Checked	399/484 Partitions, Violations =	28
Checked	421/484 Partitions, Violations =	28
Checked	437/484 Partitions, Violations =	28
Checked	456/484 Partitions, Violations =	28
[DRC CHECK] Elapsed real time: 0:04:35 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:04:35 total=0:04:35
[DRC CHECK] Stage (MB): Used   30  Alloctr   30  Proc    0 
[DRC CHECK] Total (MB): Used  131  Alloctr  133  Proc 2356 
Start DR iteration 5: non-uniform partition
Routed	1/13 Partitions, Violations =	26
Routed	2/13 Partitions, Violations =	25
Routed	3/13 Partitions, Violations =	24
Routed	4/13 Partitions, Violations =	24
Routed	5/13 Partitions, Violations =	24
Routed	6/13 Partitions, Violations =	25
Routed	7/13 Partitions, Violations =	25
Routed	8/13 Partitions, Violations =	26
Routed	9/13 Partitions, Violations =	27
Routed	10/13 Partitions, Violations =	28
Routed	11/13 Partitions, Violations =	29
Routed	12/13 Partitions, Violations =	29
Routed	13/13 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	Less than minimum edge length : 11
	Less than minimum width : 7
	Short : 13

[Iter 5] Elapsed real time: 0:04:36 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:04:35 total=0:04:36
[Iter 5] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Iter 5] Total (MB): Used  131  Alloctr  133  Proc 2356 

End DR iteration 5 with 13 parts

Start DR iteration 6: non-uniform partition
Routed	1/13 Partitions, Violations =	31
Routed	2/13 Partitions, Violations =	31
Routed	3/13 Partitions, Violations =	31
Routed	4/13 Partitions, Violations =	29
Routed	5/13 Partitions, Violations =	29
Routed	6/13 Partitions, Violations =	29
Routed	7/13 Partitions, Violations =	28
Routed	8/13 Partitions, Violations =	29
Routed	9/13 Partitions, Violations =	30
Routed	10/13 Partitions, Violations =	31
Routed	11/13 Partitions, Violations =	32
Routed	12/13 Partitions, Violations =	33
Routed	13/13 Partitions, Violations =	35

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	35
	Less than minimum area : 1
	Less than minimum edge length : 12
	Less than minimum width : 9
	Short : 13

[Iter 6] Elapsed real time: 0:04:36 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:04:36 total=0:04:36
[Iter 6] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Iter 6] Total (MB): Used  131  Alloctr  133  Proc 2356 

End DR iteration 6 with 13 parts

Start DR iteration 7: non-uniform partition
Routed	1/13 Partitions, Violations =	35
Routed	2/13 Partitions, Violations =	35
Routed	3/13 Partitions, Violations =	35
Routed	4/13 Partitions, Violations =	34
Routed	5/13 Partitions, Violations =	34
Routed	6/13 Partitions, Violations =	34
Routed	7/13 Partitions, Violations =	33
Routed	8/13 Partitions, Violations =	32
Routed	9/13 Partitions, Violations =	32
Routed	10/13 Partitions, Violations =	31
Routed	11/13 Partitions, Violations =	30
Routed	12/13 Partitions, Violations =	29
Routed	13/13 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	Less than minimum edge length : 11
	Less than minimum width : 7
	Short : 13

[Iter 7] Elapsed real time: 0:04:37 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:04:36 total=0:04:36
[Iter 7] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Iter 7] Total (MB): Used  131  Alloctr  133  Proc 2356 

End DR iteration 7 with 13 parts

Start DR iteration 8: non-uniform partition
Routed	1/13 Partitions, Violations =	31
Routed	2/13 Partitions, Violations =	29
Routed	3/13 Partitions, Violations =	28
Routed	4/13 Partitions, Violations =	28
Routed	5/13 Partitions, Violations =	26
Routed	6/13 Partitions, Violations =	26
Routed	7/13 Partitions, Violations =	26
Routed	8/13 Partitions, Violations =	27
Routed	9/13 Partitions, Violations =	28
Routed	10/13 Partitions, Violations =	28
Routed	11/13 Partitions, Violations =	29
Routed	12/13 Partitions, Violations =	31
Routed	13/13 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	Less than minimum edge length : 11
	Less than minimum width : 9
	Short : 13

[Iter 8] Elapsed real time: 0:04:37 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:04:37 total=0:04:37
[Iter 8] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Iter 8] Total (MB): Used  131  Alloctr  133  Proc 2356 

End DR iteration 8 with 13 parts

Start DR iteration 9: non-uniform partition
Routed	1/13 Partitions, Violations =	33
Routed	2/13 Partitions, Violations =	33
Routed	3/13 Partitions, Violations =	31
Routed	4/13 Partitions, Violations =	29
Routed	5/13 Partitions, Violations =	28
Routed	6/13 Partitions, Violations =	28
Routed	7/13 Partitions, Violations =	26
Routed	8/13 Partitions, Violations =	26
Routed	9/13 Partitions, Violations =	25
Routed	10/13 Partitions, Violations =	26
Routed	11/13 Partitions, Violations =	27
Routed	12/13 Partitions, Violations =	28
Routed	13/13 Partitions, Violations =	28

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	28
	Less than minimum edge length : 9
	Less than minimum width : 6
	Short : 13

[Iter 9] Elapsed real time: 0:04:38 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:04:37 total=0:04:38
[Iter 9] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Iter 9] Total (MB): Used  131  Alloctr  133  Proc 2356 

End DR iteration 9 with 13 parts

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:04:38 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:04:37 total=0:04:38
[DR] Stage (MB): Used   14  Alloctr   14  Proc    0 
[DR] Total (MB): Used  114  Alloctr  116  Proc 2356 
[DR: Done] Elapsed real time: 0:04:38 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:04:37 total=0:04:38
[DR: Done] Stage (MB): Used   14  Alloctr   14  Proc    0 
[DR: Done] Total (MB): Used  114  Alloctr  116  Proc 2356 

DR finished with 1 open nets, of which 0 are frozen

DR finished with 28 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	28
	Less than minimum edge length : 9
	Less than minimum width : 6
	Short : 13



Total Wire Length =                    1194908 micron
Total Number of Contacts =             270408
Total Number of Wires =                226326
Total Number of PtConns =              40341
Total Number of Routed Wires =       226326
Total Routed Wire Length =           1187145 micron
Total Number of Routed Contacts =       270408
	Layer         M1 :      19935 micron
	Layer         M2 :     333983 micron
	Layer         M3 :     503589 micron
	Layer         M4 :     187460 micron
	Layer         B1 :     104249 micron
	Layer         B2 :      36440 micron
	Layer         EA :       9254 micron
	Layer         OA :          0 micron
	Layer         LB :          0 micron
	Via         via6 :        203
	Via         via5 :       2407
	Via         via4 :       6465
	Via         via3 :      29975
	Via        via3v :          2
	Via        via3h :         13
	Via         via2 :     112367
	Via    via2(rot) :          1
	Via        via2v :        138
	Via        via2h :        261
	Via         via1 :      34115
	Via    via1(rot) :       6435
	Via        via1v :      19557
	Via        via1h :       3569
	Via   via1h(rot) :      54900

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 270408 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
        Un-optimized = 100.00% (118576  vias)
    Layer V2         =  0.00% (0      / 112767  vias)
        Un-optimized = 100.00% (112767  vias)
    Layer V3         =  0.00% (0      / 29990   vias)
        Un-optimized = 100.00% (29990   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
        Un-optimized = 100.00% (6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
        Un-optimized = 100.00% (2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
        Un-optimized = 100.00% (203     vias)
 
  Total double via conversion rate    =  0.00% (0 / 270408 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
    Layer V2         =  0.00% (0      / 112767  vias)
    Layer V3         =  0.00% (0      / 29990   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 270408 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
        Un-optimized = 100.00% (118576  vias)
    Layer V2         =  0.00% (0      / 112767  vias)
        Un-optimized = 100.00% (112767  vias)
    Layer V3         =  0.00% (0      / 29990   vias)
        Un-optimized = 100.00% (29990   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
        Un-optimized = 100.00% (6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
        Un-optimized = 100.00% (2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
        Un-optimized = 100.00% (203     vias)
 

Total number of nets = 33775
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 28
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
SPCL ECO: Found 13 DRCs across 8 nets that will be rerouted.
Num of special eco nets = 8
[SPCL ECO: Init] Elapsed real time: 0:00:00 
[SPCL ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SPCL ECO: Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: Init] Total (MB): Used  114  Alloctr  116  Proc 2356 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  119  Alloctr  120  Proc 2356 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  173  Alloctr  175  Proc 2356 
Net statistics:
Total number of nets     = 33775
Number of nets to route  = 8
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 446
Number of nets with min-layer-mode soft-cost-medium = 446
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 408
6 nets are partially connected,
 of which 6 are detail routed and 0 are global routed.
33759 nets are fully connected,
 of which 33759 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  184  Alloctr  186  Proc 2356 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   13  Proc    0 
[End of Build Congestion map] Total (MB): Used  181  Alloctr  199  Proc 2356 
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   66  Alloctr   82  Proc    0 
[End of Build Data] Total (MB): Used  185  Alloctr  203  Proc 2356 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  185  Alloctr  203  Proc 2356 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  185  Alloctr  203  Proc 2356 
Initial. Routing result:
Initial. Both Dirs: Overflow =   334 Max = 5 GRCs =   291 (0.02%)
Initial. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   332 Max = 5 (GRCs =  1) GRCs =   288 (0.04%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   326 Max = 5 (GRCs =  1) GRCs =   282 (0.04%)
Initial. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.00%)
Initial. M4         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2084.03
Initial. Layer M1 wire length = 251.90
Initial. Layer M2 wire length = 835.07
Initial. Layer M3 wire length = 997.06
Initial. Layer M4 wire length = 0.00
Initial. Layer B1 wire length = 0.00
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 36
Initial. Via via1 count = 9
Initial. Via via2 count = 27
Initial. Via via3 count = 0
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  185  Alloctr  203  Proc 2356 
phase1. Routing result:
phase1. Both Dirs: Overflow =   334 Max = 5 GRCs =   291 (0.02%)
phase1. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.00%)
phase1. V routing: Overflow =   332 Max = 5 (GRCs =  1) GRCs =   288 (0.04%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   326 Max = 5 (GRCs =  1) GRCs =   282 (0.04%)
phase1. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.00%)
phase1. M4         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2084.03
phase1. Layer M1 wire length = 180.80
phase1. Layer M2 wire length = 834.26
phase1. Layer M3 wire length = 1068.97
phase1. Layer M4 wire length = 0.00
phase1. Layer B1 wire length = 0.00
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 35
phase1. Via via1 count = 7
phase1. Via via2 count = 28
phase1. Via via3 count = 0
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  185  Alloctr  203  Proc 2356 
phase2. Routing result:
phase2. Both Dirs: Overflow =   334 Max = 5 GRCs =   291 (0.02%)
phase2. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.00%)
phase2. V routing: Overflow =   332 Max = 5 (GRCs =  1) GRCs =   288 (0.04%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   326 Max = 5 (GRCs =  1) GRCs =   282 (0.04%)
phase2. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.00%)
phase2. M4         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2084.03
phase2. Layer M1 wire length = 180.80
phase2. Layer M2 wire length = 834.26
phase2. Layer M3 wire length = 1068.97
phase2. Layer M4 wire length = 0.00
phase2. Layer B1 wire length = 0.00
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 35
phase2. Via via1 count = 7
phase2. Via via2 count = 28
phase2. Via via3 count = 0
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   66  Alloctr   82  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  185  Alloctr  203  Proc 2356 

Congestion utilization per direction:
Average vertical track utilization   =  4.13 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.68 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -42  Alloctr  -56  Proc    0 
[GR: Done] Total (MB): Used  169  Alloctr  171  Proc 2356 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   50  Alloctr   50  Proc    0 
[GR: Done] Total (MB): Used  169  Alloctr  171  Proc 2356 
Warning: Shape {1080060 1216560 1080160 1285685} on layer M2 is not on min manufacturing grid. Snap it to {1080060 1216560 1080160 1285690}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  119  Alloctr  121  Proc 2356 
[SPCL ECO: GR] Elapsed real time: 0:00:03 
[SPCL ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[SPCL ECO: GR] Stage (MB): Used    4  Alloctr    4  Proc    0 
[SPCL ECO: GR] Total (MB): Used  119  Alloctr  121  Proc 2356 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  120  Alloctr  121  Proc 2356 

Start initial assignment
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

Number of wires with overlap after iteration 0 = 64 of 118


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  120  Alloctr  121  Proc 2356 

Reroute to fix overlaps
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  120  Alloctr  121  Proc 2356 

Number of wires with overlap after iteration 1 = 23 of 91


Wire length and via report:
---------------------------
Number of M1 wires: 1 		 CONT1: 0
Number of M2 wires: 51 		 via1: 7
Number of M3 wires: 38 		 via2: 46
Number of M4 wires: 1 		 via3: 2
Number of B1 wires: 0 		 via4: 0
Number of B2 wires: 0 		 via5: 0
Number of EA wires: 0 		 via6: 0
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 91 		 vias: 55

Total M1 wire length: 179.4
Total M2 wire length: 835.6
Total M3 wire length: 1067.6
Total M4 wire length: 1.3
Total B1 wire length: 0.0
Total B2 wire length: 0.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 2083.9

Longest M1 wire length: 179.4
Longest M2 wire length: 128.2
Longest M3 wire length: 162.2
Longest M4 wire length: 1.3
Longest B1 wire length: 0.0
Longest B2 wire length: 0.0
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0

Warning: Shape {243215 1288029 243315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {243215 1288025 243315 1288260}. The shape belongs to Net: TIEHIMTR_U214_net. (ZRT-543)
Warning: Shape {1003215 1288029 1003315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {1003215 1288025 1003315 1288260}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  115  Alloctr  117  Proc 2356 
[SPCL ECO: CDR] Elapsed real time: 0:00:04 
[SPCL ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[SPCL ECO: CDR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: CDR] Total (MB): Used  115  Alloctr  117  Proc 2356 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                


Begin ECO DRC check ...

Checked	1/484 Partitions, Violations =	28
Checked	19/484 Partitions, Violations =	28
Checked	38/484 Partitions, Violations =	28
Checked	57/484 Partitions, Violations =	27
Checked	76/484 Partitions, Violations =	36
Checked	95/484 Partitions, Violations =	36
Checked	114/484 Partitions, Violations =	36
Checked	133/484 Partitions, Violations =	36
Checked	152/484 Partitions, Violations =	36
Checked	171/484 Partitions, Violations =	36
Checked	190/484 Partitions, Violations =	44
Checked	209/484 Partitions, Violations =	60
Checked	228/484 Partitions, Violations =	60
Checked	247/484 Partitions, Violations =	64
Checked	266/484 Partitions, Violations =	64
Checked	285/484 Partitions, Violations =	64
Checked	304/484 Partitions, Violations =	64
Checked	323/484 Partitions, Violations =	64
Checked	342/484 Partitions, Violations =	64
Checked	361/484 Partitions, Violations =	64
Checked	380/484 Partitions, Violations =	64
Checked	399/484 Partitions, Violations =	64
Checked	418/484 Partitions, Violations =	64
Checked	437/484 Partitions, Violations =	64
Checked	456/484 Partitions, Violations =	82
Checked	475/484 Partitions, Violations =	84

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	84

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  131  Alloctr  133  Proc 2356 

Total Wire Length =                    1194907 micron
Total Number of Contacts =             270404
Total Number of Wires =                226306
Total Number of PtConns =              40340
Total Number of Routed Wires =       226306
Total Routed Wire Length =           1187143 micron
Total Number of Routed Contacts =       270404
	Layer         M1 :      19922 micron
	Layer         M2 :     333978 micron
	Layer         M3 :     503604 micron
	Layer         M4 :     187460 micron
	Layer         B1 :     104249 micron
	Layer         B2 :      36440 micron
	Layer         EA :       9254 micron
	Layer         OA :          0 micron
	Layer         LB :          0 micron
	Via         via6 :        203
	Via         via5 :       2407
	Via         via4 :       6465
	Via         via3 :      29975
	Via        via3v :          2
	Via        via3h :         13
	Via         via2 :     112365
	Via    via2(rot) :          1
	Via        via2v :        136
	Via        via2h :        261
	Via         via1 :      34115
	Via    via1(rot) :       6434
	Via        via1v :      19557
	Via        via1h :       3569
	Via   via1h(rot) :      54901

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 270404 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
        Un-optimized = 100.00% (118576  vias)
    Layer V2         =  0.00% (0      / 112763  vias)
        Un-optimized = 100.00% (112763  vias)
    Layer V3         =  0.00% (0      / 29990   vias)
        Un-optimized = 100.00% (29990   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
        Un-optimized = 100.00% (6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
        Un-optimized = 100.00% (2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
        Un-optimized = 100.00% (203     vias)
 
  Total double via conversion rate    =  0.00% (0 / 270404 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
    Layer V2         =  0.00% (0      / 112763  vias)
    Layer V3         =  0.00% (0      / 29990   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 270404 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
        Un-optimized = 100.00% (118576  vias)
    Layer V2         =  0.00% (0      / 112763  vias)
        Un-optimized = 100.00% (112763  vias)
    Layer V3         =  0.00% (0      / 29990   vias)
        Un-optimized = 100.00% (29990   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
        Un-optimized = 100.00% (6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
        Un-optimized = 100.00% (2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
        Un-optimized = 100.00% (203     vias)
 
Total number of nets = 33775, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/19 Partitions, Violations =	75
Routed	2/19 Partitions, Violations =	68
Routed	3/19 Partitions, Violations =	61
Routed	4/19 Partitions, Violations =	53
Routed	5/19 Partitions, Violations =	46
Routed	6/19 Partitions, Violations =	41
Routed	7/19 Partitions, Violations =	39
Routed	8/19 Partitions, Violations =	39
Routed	9/19 Partitions, Violations =	39
Routed	10/19 Partitions, Violations =	38
Routed	11/19 Partitions, Violations =	38
Routed	12/19 Partitions, Violations =	39
Routed	13/19 Partitions, Violations =	40
Routed	14/19 Partitions, Violations =	41
Routed	15/19 Partitions, Violations =	42
Routed	16/19 Partitions, Violations =	42
Routed	17/19 Partitions, Violations =	40
Routed	18/19 Partitions, Violations =	38
Routed	19/19 Partitions, Violations =	37

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	37
	Less than minimum edge length : 13
	Less than minimum width : 11
	Short : 13

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  131  Alloctr  133  Proc 2356 

End DR iteration 0 with 19 parts

Start DR iteration 1: non-uniform partition
Routed	1/13 Partitions, Violations =	37
Routed	2/13 Partitions, Violations =	36
Routed	3/13 Partitions, Violations =	36
Routed	4/13 Partitions, Violations =	36
Routed	5/13 Partitions, Violations =	36
Routed	6/13 Partitions, Violations =	34
Routed	7/13 Partitions, Violations =	32
Routed	8/13 Partitions, Violations =	32
Routed	9/13 Partitions, Violations =	32
Routed	10/13 Partitions, Violations =	32
Routed	11/13 Partitions, Violations =	32
Routed	12/13 Partitions, Violations =	32
Routed	13/13 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used  131  Alloctr  133  Proc 2356 

End DR iteration 1 with 13 parts

Start DR iteration 2: non-uniform partition
Routed	1/13 Partitions, Violations =	32
Routed	2/13 Partitions, Violations =	31
Routed	3/13 Partitions, Violations =	30
Routed	4/13 Partitions, Violations =	28
Routed	5/13 Partitions, Violations =	28
Routed	6/13 Partitions, Violations =	28
Routed	7/13 Partitions, Violations =	27
Routed	8/13 Partitions, Violations =	26
Routed	9/13 Partitions, Violations =	25
Routed	10/13 Partitions, Violations =	26
Routed	11/13 Partitions, Violations =	26
Routed	12/13 Partitions, Violations =	27
Routed	13/13 Partitions, Violations =	29

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	29
	Less than minimum edge length : 11
	Less than minimum width : 5
	Short : 13

[Iter 2] Elapsed real time: 0:00:01 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 2] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used  131  Alloctr  133  Proc 2356 

End DR iteration 2 with 13 parts

Start DR iteration 3: non-uniform partition
Routed	1/13 Partitions, Violations =	29
Routed	2/13 Partitions, Violations =	29
Routed	3/13 Partitions, Violations =	27
Routed	4/13 Partitions, Violations =	25
Routed	5/13 Partitions, Violations =	24
Routed	6/13 Partitions, Violations =	25
Routed	7/13 Partitions, Violations =	26
Routed	8/13 Partitions, Violations =	27
Routed	9/13 Partitions, Violations =	27
Routed	10/13 Partitions, Violations =	28
Routed	11/13 Partitions, Violations =	29
Routed	12/13 Partitions, Violations =	31
Routed	13/13 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13

[Iter 3] Elapsed real time: 0:00:01 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 3] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 3] Total (MB): Used  131  Alloctr  133  Proc 2356 

End DR iteration 3 with 13 parts

Start DR iteration 4: non-uniform partition
Routed	1/13 Partitions, Violations =	32
Routed	2/13 Partitions, Violations =	32
Routed	3/13 Partitions, Violations =	32
Routed	4/13 Partitions, Violations =	32
Routed	5/13 Partitions, Violations =	32
Routed	6/13 Partitions, Violations =	31
Routed	7/13 Partitions, Violations =	30
Routed	8/13 Partitions, Violations =	29
Routed	9/13 Partitions, Violations =	30
Routed	10/13 Partitions, Violations =	31
Routed	11/13 Partitions, Violations =	31
Routed	12/13 Partitions, Violations =	31
Routed	13/13 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	Less than minimum edge length : 12
	Less than minimum width : 7
	Short : 13

[Iter 4] Elapsed real time: 0:00:02 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 4] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 4] Total (MB): Used  131  Alloctr  133  Proc 2356 

End DR iteration 4 with 13 parts

Start DR iteration 5: non-uniform partition
Routed	1/13 Partitions, Violations =	32
Routed	2/13 Partitions, Violations =	32
Routed	3/13 Partitions, Violations =	30
Routed	4/13 Partitions, Violations =	29
Routed	5/13 Partitions, Violations =	29
Routed	6/13 Partitions, Violations =	29
Routed	7/13 Partitions, Violations =	29
Routed	8/13 Partitions, Violations =	30
Routed	9/13 Partitions, Violations =	30
Routed	10/13 Partitions, Violations =	29
Routed	11/13 Partitions, Violations =	30
Routed	12/13 Partitions, Violations =	31
Routed	13/13 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13

[Iter 5] Elapsed real time: 0:00:02 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 5] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 5] Total (MB): Used  131  Alloctr  133  Proc 2356 

End DR iteration 5 with 13 parts

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = TIEHIMTR_U210_net
Net 2 = TIEHIMTR_U211_net
Net 3 = TIEHIMTR_U212_net
Net 4 = TIEHIMTR_U213_net
Net 5 = TIEHIMTR_U214_net
Net 6 = TIEHIMTR_U205_net
Net 7 = TIEHIMTR_U206_net
Net 8 = TIEHIMTR_U208_net
Total number of changed nets = 8 (out of 33775)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  115  Alloctr  117  Proc 2356 
[SPCL ECO: DR] Elapsed real time: 0:00:06 
[SPCL ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[SPCL ECO: DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: DR] Total (MB): Used  115  Alloctr  117  Proc 2356 

SPCL ECO Route finished with 1 open nets, of which 0 are frozen

SPCL ECO Route finished with 32 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13



Total Wire Length =                    1194908 micron
Total Number of Contacts =             270408
Total Number of Wires =                226317
Total Number of PtConns =              40340
Total Number of Routed Wires =       226317
Total Routed Wire Length =           1187144 micron
Total Number of Routed Contacts =       270408
	Layer         M1 :      19922 micron
	Layer         M2 :     333972 micron
	Layer         M3 :     503605 micron
	Layer         M4 :     187466 micron
	Layer         B1 :     104249 micron
	Layer         B2 :      36440 micron
	Layer         EA :       9254 micron
	Layer         OA :          0 micron
	Layer         LB :          0 micron
	Via         via6 :        203
	Via         via5 :       2407
	Via         via4 :       6465
	Via         via3 :      29977
	Via        via3v :          2
	Via        via3h :         13
	Via         via2 :     112365
	Via    via2(rot) :          1
	Via        via2v :        137
	Via        via2h :        262
	Via         via1 :      34115
	Via    via1(rot) :       6434
	Via        via1v :      19557
	Via        via1h :       3569
	Via   via1h(rot) :      54901

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 270408 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
        Un-optimized = 100.00% (118576  vias)
    Layer V2         =  0.00% (0      / 112765  vias)
        Un-optimized = 100.00% (112765  vias)
    Layer V3         =  0.00% (0      / 29992   vias)
        Un-optimized = 100.00% (29992   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
        Un-optimized = 100.00% (6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
        Un-optimized = 100.00% (2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
        Un-optimized = 100.00% (203     vias)
 
  Total double via conversion rate    =  0.00% (0 / 270408 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
    Layer V2         =  0.00% (0      / 112765  vias)
    Layer V3         =  0.00% (0      / 29992   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 270408 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
        Un-optimized = 100.00% (118576  vias)
    Layer V2         =  0.00% (0      / 112765  vias)
        Un-optimized = 100.00% (112765  vias)
    Layer V3         =  0.00% (0      / 29992   vias)
        Un-optimized = 100.00% (29992   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
        Un-optimized = 100.00% (6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
        Un-optimized = 100.00% (2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
        Un-optimized = 100.00% (203     vias)
 

Total number of nets = 33775
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 32
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1194908 micron
Total Number of Contacts =             270408
Total Number of Wires =                226317
Total Number of PtConns =              40340
Total Number of Routed Wires =       226317
Total Routed Wire Length =           1187144 micron
Total Number of Routed Contacts =       270408
	Layer         M1 :      19922 micron
	Layer         M2 :     333972 micron
	Layer         M3 :     503605 micron
	Layer         M4 :     187466 micron
	Layer         B1 :     104249 micron
	Layer         B2 :      36440 micron
	Layer         EA :       9254 micron
	Layer         OA :          0 micron
	Layer         LB :          0 micron
	Via         via6 :        203
	Via         via5 :       2407
	Via         via4 :       6465
	Via         via3 :      29977
	Via        via3v :          2
	Via        via3h :         13
	Via         via2 :     112365
	Via    via2(rot) :          1
	Via        via2v :        137
	Via        via2h :        262
	Via         via1 :      34115
	Via    via1(rot) :       6434
	Via        via1v :      19557
	Via        via1h :       3569
	Via   via1h(rot) :      54901

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 270408 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
        Un-optimized = 100.00% (118576  vias)
    Layer V2         =  0.00% (0      / 112765  vias)
        Un-optimized = 100.00% (112765  vias)
    Layer V3         =  0.00% (0      / 29992   vias)
        Un-optimized = 100.00% (29992   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
        Un-optimized = 100.00% (6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
        Un-optimized = 100.00% (2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
        Un-optimized = 100.00% (203     vias)
 
  Total double via conversion rate    =  0.00% (0 / 270408 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
    Layer V2         =  0.00% (0      / 112765  vias)
    Layer V3         =  0.00% (0      / 29992   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 270408 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
        Un-optimized = 100.00% (118576  vias)
    Layer V2         =  0.00% (0      / 112765  vias)
        Un-optimized = 100.00% (112765  vias)
    Layer V3         =  0.00% (0      / 29992   vias)
        Un-optimized = 100.00% (29992   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
        Un-optimized = 100.00% (6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
        Un-optimized = 100.00% (2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
        Un-optimized = 100.00% (203     vias)
 
[SPCL ECO: End] Elapsed real time: 0:00:07 
[SPCL ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[SPCL ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: End] Total (MB): Used  115  Alloctr  117  Proc 2356 
Special ECO iteration 1 ended with 13 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Thu Nov 19 19:50:04 2020

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 10.72 seconds
EKL_MT: elapsed time 11 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0028 0.0028 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.002 0.002 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00041 0.00041 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00012 0.00012 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Res for layer OA : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer LB : 1.3e-05 1.3e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0013 0.0013 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Vertical Res : 0.0015 0.0015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 19:50:36 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          4.23
  Critical Path Slack:           0.14
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.85
  Critical Path Slack:           4.16
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          3.05
  Critical Path Slack:          -0.44
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -1.18
  No. of Violating Paths:        7.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              41.00
  Critical Path Length:          5.27
  Critical Path Slack:          -0.31
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -2.23
  No. of Violating Paths:       19.00
  Worst Hold Violation:         -0.08
  Total Hold Violation:         -3.16
  No. of Hold Violations:      155.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          2.14
  Critical Path Slack:           1.40
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.02
  Total Hold Violation:         -0.03
  No. of Hold Violations:        4.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6271
  Leaf Cell Count:              31703
  Buf/Inv Cell Count:            7008
  Buf Cell Count:                2194
  Inv Cell Count:                4814
  CT Buf/Inv Cell Count:          267
  Combinational Cell Count:     26299
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    84528.319563
  Noncombinational Area: 46412.160410
  Buf/Inv Area:          13146.879988
  Total Buffer Area:          4611.20
  Total Inverter Area:        8535.68
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      647759.38
  Net YLength        :      548194.88
  -----------------------------------
  Cell Area:            130940.479973
  Design Area:          130940.479973
  Net Length        :      1195954.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         34151
  Nets With Violations:            21
  Max Trans Violations:             2
  Max Cap Violations:               0
  Max Net Length Violations:       19
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              289.23
  -----------------------------------------
  Overall Compile Time:              290.60
  Overall Compile Wall Clock Time:   291.63

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.44  TNS: 3.41  Number of Violating Paths: 26  (with Crosstalk delta delays)
  Design  WNS: 0.44  TNS: 3.41  Number of Violating Paths: 26  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.08  TNS: 3.19  Number of Violating Paths: 159  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.08  TNS: 3.19  Number of Violating Paths: 159  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.4397 TNS: 3.4089  Number of Violating Path: 26
ROPT:    (HOLD) WNS: 0.0779 TNS: 3.1948  Number of Violating Path: 159
ROPT:    Number of DRC Violating Nets: 21
ROPT:    Number of Route Violation: 32 
1
# Use non-timing driven SnR and Duo. If not, runtime will be increased.
set_route_zrt_global_options -timing_driven false
1
set_route_zrt_track_options  -timing_driven false
1
set_route_zrt_detail_options -timing_driven false
1
## Search & Repair
verify_zrt_route
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)


Start checking for open nets ... 

net(i_CLK) has floating ports (dbId = 1036043 numNodes = 4 numEdges = 1 numCmps = 3)
Total number of nets = 33775, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen

Check 33775 nets, 1 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   89  Alloctr   90  Proc 2406 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 false               
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Note - message 'ZRT-325' limit (1) exceeded.  Remainder will be suppressed.
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	25/484 Partitions, Violations =	0
Checked	26/484 Partitions, Violations =	0
Checked	38/484 Partitions, Violations =	7
Checked	57/484 Partitions, Violations =	9
Checked	76/484 Partitions, Violations =	12
Checked	95/484 Partitions, Violations =	12
Checked	114/484 Partitions, Violations =	12
Checked	134/484 Partitions, Violations =	12
Checked	152/484 Partitions, Violations =	12
Checked	171/484 Partitions, Violations =	14
Checked	190/484 Partitions, Violations =	17
Checked	209/484 Partitions, Violations =	18
Checked	228/484 Partitions, Violations =	18
Checked	247/484 Partitions, Violations =	20
Checked	267/484 Partitions, Violations =	20
Checked	289/484 Partitions, Violations =	20
Checked	304/484 Partitions, Violations =	20
Checked	323/484 Partitions, Violations =	20
Checked	342/484 Partitions, Violations =	20
Checked	361/484 Partitions, Violations =	23
Checked	380/484 Partitions, Violations =	23
Checked	399/484 Partitions, Violations =	23
Checked	421/484 Partitions, Violations =	23
Checked	437/484 Partitions, Violations =	23
Checked	456/484 Partitions, Violations =	29
[DRC CHECK] Elapsed real time: 0:00:14 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  126  Alloctr  127  Proc 2406 
Start net based rule analysis
Antenna DRC for net TIELOMTR_U197_net; Net top lay M3
	ICell pad56; master port CPU
		Antenna/diode mode 1/6; wlay M2; gArea 0.02000000; allowed ratio/ratio 270.00000000/560.21350098
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n57; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_s_reg/latch; master port E
		Antenna/diode mode 1/6; wlay B1; gArea 0.07080001; allowed ratio/ratio 270.00000000/388.98306274
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U620; master port B0
		Antenna/diode mode 1/6; wlay B1; gArea 0.07080001; allowed ratio/ratio 270.00000000/388.98306274
Antenna DRC for net khu_sensor_top/mpr121_controller/i2c_master/TIEHIMTR_U5_net; Net top lay M3
	ICell khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg; master port SN
		Antenna/diode mode 1/6; wlay M2; gArea 0.04140000; allowed ratio/ratio 270.00000000/620.26568604
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n880; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_cpts575; master port A
		Antenna/diode mode 1/6; wlay M2; gArea 0.02400000; allowed ratio/ratio 270.00000000/342.87500000
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n820; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_4_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/715.69104004
Antenna DRC for net n16; Net top lay M3
	ICell pad43; master port CI
		Antenna/diode mode 1/6; wlay M2; gArea 0.02000000; allowed ratio/ratio 270.00000000/363.96350098
Antenna DRC for net n20; Net top lay EA
	ICell pad17; master port A
		Antenna/diode mode 1/6; wlay B2; gArea 0.02000000; allowed ratio/ratio 270.00000000/647.00000000
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n74; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_21_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/502.72357178
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n78; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_17_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/334.34957886
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n80; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_15_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/370.20324707
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n103; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_22_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.03180000; allowed ratio/ratio 270.00000000/398.71069336
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n39; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1836; master port B
		Antenna/diode mode 1/6; wlay M2; gArea 0.02280000; allowed ratio/ratio 270.00000000/374.26535034
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_2/n65; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_22_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.03180000; allowed ratio/ratio 270.00000000/291.94967651
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_3/n59; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_3/U710; master port B0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/638.46154785
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n21; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/U270; master port AN
		Antenna/diode mode 1/6; wlay M3; gArea 0.02280000; allowed ratio/ratio 270.00000000/458.72805786
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/mult/n70; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/mult/U701; master port B0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/701.02563477
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n16; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/U223; master port AN
		Antenna/diode mode 1/6; wlay B1; gArea 0.02280000; allowed ratio/ratio 270.00000000/778.07019043
Antenna DRC for net khu_sensor_top/mpr121_controller/i2c_master/n16; Net top lay M4
	ICell khu_sensor_top/mpr121_controller/i2c_master/U104; master port B1
		Antenna/diode mode 1/6; wlay M2; gArea 0.03900000; allowed ratio/ratio 270.00000000/556.61535645
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n15; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U15; master port B
		Antenna/diode mode 1/6; wlay B2; gArea 0.23400000; allowed ratio/ratio 270.00000000/293.24786377
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U11; master port B
		Antenna/diode mode 1/6; wlay B2; gArea 0.23400000; allowed ratio/ratio 270.00000000/293.24786377
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U252; master port C
		Antenna/diode mode 1/6; wlay B2; gArea 0.23400000; allowed ratio/ratio 270.00000000/293.24786377
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U50; master port C
		Antenna/diode mode 1/6; wlay B2; gArea 0.23400000; allowed ratio/ratio 270.00000000/293.24786377
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U245; master port A
		Antenna/diode mode 1/6; wlay B2; gArea 0.23400000; allowed ratio/ratio 270.00000000/293.24786377
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U41; master port A
		Antenna/diode mode 1/6; wlay B2; gArea 0.23400000; allowed ratio/ratio 270.00000000/293.24786377
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n16; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U44; master port A
		Antenna/diode mode 1/6; wlay M2; gArea 0.03900000; allowed ratio/ratio 270.00000000/506.74359131
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n20; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U721; master port C
		Antenna/diode mode 1/6; wlay B1; gArea 0.08820000; allowed ratio/ratio 270.00000000/431.06576538
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U121; master port B
		Antenna/diode mode 1/6; wlay B1; gArea 0.08820000; allowed ratio/ratio 270.00000000/431.06576538
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U43; master port A1N
		Antenna/diode mode 1/6; wlay B1; gArea 0.08820000; allowed ratio/ratio 270.00000000/431.06576538
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n23; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_24_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.03180000; allowed ratio/ratio 270.00000000/887.73583984
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n102; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/U679; master port A0
		Antenna/diode mode 1/6; wlay M3; gArea 0.03900000; allowed ratio/ratio 270.00000000/388.51281738
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n103; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U682; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/651.79486084
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n105; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U688; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/674.10253906
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n106; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/U691; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/568.46154785
		Antenna/diode mode 1/6; wlay B2; gArea 0.03900000; allowed ratio/ratio 270.00000000/381.02563477
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n108; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/U697; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/819.74359131
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n109; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U700; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/827.94873047
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n91; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_notch/U622; master port A0
		Antenna/diode mode 1/6; wlay M3; gArea 0.03900000; allowed ratio/ratio 270.00000000/400.17947388
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n92; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/U625; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/393.33334351
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n93; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U628; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/451.53845215
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n94; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U631; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/321.53845215
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n95; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U634; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/397.17947388
Antenna DRC for net n6; Net top lay EA
	ICell pad45; master port A
		Antenna/diode mode 1/6; wlay B2; gArea 0.04000000; allowed ratio/ratio 270.00000000/424.50000000
	ICell pad45; master port CE
		Antenna/diode mode 1/6; wlay B2; gArea 0.04000000; allowed ratio/ratio 270.00000000/424.50000000
Antenna DRC for frozen net UART_TXD; Net top lay LB
	ICell pad34; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_MOSI; Net top lay LB
	ICell pad25; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_SCLK; Net top lay LB
	ICell pad17; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_CSN; Net top lay LB
	ICell pad14; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_START; Net top lay LB
	ICell pad11; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_RESET; Net top lay LB
	ICell pad10; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for net w_uart_rx_p; Net top lay M3
	ICell khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02580000; allowed ratio/ratio 270.00000000/304.21704102
Antenna DRC for net khu_sensor_top/w_mpr121_data_out[3]; Net top lay M3
	ICell khu_sensor_top/sensor_core/U279; master port AN
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/354.36343384
Antenna DRC for net khu_sensor_top/w_mpr121_data_out[4]; Net top lay M3
	ICell khu_sensor_top/sensor_core/U278; master port AN
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/331.01852417
Antenna DRC for net khu_sensor_top/w_mpr121_data_out[7]; Net top lay M3
	ICell khu_sensor_top/sensor_core/U275; master port AN
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/331.94445801
Antenna DRC for net w_mpr121_sda_in_p; Net top lay M3
	ICell khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02940000; allowed ratio/ratio 270.00000000/630.60546875
Antenna DRC for net khu_sensor_top/mpr121_controller/i2c_master/n408; Net top lay M4
	ICell khu_sensor_top/mpr121_controller/i2c_master/data_out_reg_reg_0_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/327.60162354
Antenna DRC for net khu_sensor_top/mpr121_controller/i2c_master/w_rstn; Net top lay M4
	ICell khu_sensor_top/mpr121_controller/i2c_master/U165; master port A
		Antenna/diode mode 1/6; wlay M2; gArea 0.03900000; allowed ratio/ratio 270.00000000/543.28204346
Antenna DRC for net khu_sensor_top/ads1292_filter/n12; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/U253; master port B
		Antenna/diode mode 1/6; wlay M2; gArea 0.03900000; allowed ratio/ratio 270.00000000/791.87176514
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/n474; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/converter_i2f/U10; master port A1N
		Antenna/diode mode 1/6; wlay M2; gArea 0.02640000; allowed ratio/ratio 270.00000000/321.17425537
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/a[10]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/converter_i2f/U120; master port A0
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/496.73379517
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/a[9]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/converter_i2f/U377; master port C
		Antenna/diode mode 1/6; wlay M2; gArea 0.03900000; allowed ratio/ratio 270.00000000/290.46154785
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/a[21]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/converter_i2f/sub_x_1/U82; master port A
		Antenna/diode mode 1/6; wlay M2; gArea 0.03900000; allowed ratio/ratio 270.00000000/321.30767822
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n319; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U12; master port B
		Antenna/diode mode 1/6; wlay M2; gArea 0.02280000; allowed ratio/ratio 270.00000000/403.46490479
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_x_data[31]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_63_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/590.48779297
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_lpf_y[0]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_0_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/465.32519531
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_lpf_y[20]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_20_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/347.23577881
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n1049; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_lpf/r_add_A_reg_6_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/324.39025879
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_lpf_y[10]; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_10_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.02460000; allowed ratio/ratio 270.00000000/476.42276001
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_lpf_y[1]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_1_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.02460000; allowed ratio/ratio 270.00000000/298.37399292
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_lpf_y[2]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_2_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/445.12194824
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_lpf_y[3]; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U318; master port B1
		Antenna/diode mode 1/6; wlay M4; gArea 0.06360000; allowed ratio/ratio 270.00000000/283.17608643
	ICell khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_3_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.06360000; allowed ratio/ratio 270.00000000/283.17608643
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n1100; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B_reg_28_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/418.29269409
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n1098; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B_reg_30_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/430.08129883
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n1086; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_B_reg_10_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/391.01626587
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_y_data[15]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_47_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/293.65853882
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_y_data[16]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U392; master port B1
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/374.90740967
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_y_data[18]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U389; master port B1
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/358.03240967
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n1106; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B_reg_22_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/690.24389648
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n1103; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B_reg_25_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.02460000; allowed ratio/ratio 270.00000000/301.62600708
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_y_data[13]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U397; master port B1
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/289.51388550
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/add/a[15]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/add/U368; master port A1N
		Antenna/diode mode 1/6; wlay B1; gArea 0.02640000; allowed ratio/ratio 270.00000000/318.93939209
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/add/n1237; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_20_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/589.43090820
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/w_mult_1_Z[25]; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U67; master port B0
		Antenna/diode mode 1/6; wlay M4; gArea 0.03900000; allowed ratio/ratio 270.00000000/291.02563477
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/add/n234; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_s_reg/latch; master port E
		Antenna/diode mode 1/6; wlay M2; gArea 0.03180000; allowed ratio/ratio 270.00000000/271.66665649
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[20]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_20_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/414.71545410
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[21]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_21_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/563.49591064
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[23]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_23_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/468.41464233
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[24]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_24_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/323.57723999
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[28]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_28_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/463.49594116
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B[10]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_10_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.03180000; allowed ratio/ratio 270.00000000/393.67926025
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B[15]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_15_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.03180000; allowed ratio/ratio 270.00000000/478.11322021
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B[21]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_21_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.03180000; allowed ratio/ratio 270.00000000/612.54718018
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B[25]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_25_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.03180000; allowed ratio/ratio 270.00000000/439.74841309
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[2]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_2_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/321.13821411
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[22]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_22_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/584.55285645
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[0]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_0_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/436.78860474
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[8]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_8_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/368.25204468
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[9]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_9_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/369.87805176
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[10]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_10_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/578.13006592
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[14]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_14_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/299.95935059
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B[0]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_0_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.03180000; allowed ratio/ratio 270.00000000/327.64151001
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B[3]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_3_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.03180000; allowed ratio/ratio 270.00000000/1082.38989258
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B[4]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_4_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.03180000; allowed ratio/ratio 270.00000000/348.39624023
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B[5]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_5_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.03180000; allowed ratio/ratio 270.00000000/462.23269653
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B[6]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_6_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.03180000; allowed ratio/ratio 270.00000000/360.97485352
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1084; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_23_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.02460000; allowed ratio/ratio 270.00000000/358.53659058
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1080; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_27_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.02460000; allowed ratio/ratio 270.00000000/297.56097412
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/N189; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_32_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.03180000; allowed ratio/ratio 270.00000000/279.84277344
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/N187; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_30_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.03180000; allowed ratio/ratio 270.00000000/332.67294312
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/N188; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_31_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.03180000; allowed ratio/ratio 270.00000000/333.93081665
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n205; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_o_Z_reg_0/latch; master port E
		Antenna/diode mode 1/6; wlay B1; gArea 0.03180000; allowed ratio/ratio 270.00000000/677.98742676
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U248; master port AN
		Antenna/diode mode 1/6; wlay M4; gArea 0.02280000; allowed ratio/ratio 270.00000000/446.49124146
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/w_mult_2_Z_STB; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U721; master port B
		Antenna/diode mode 1/6; wlay M3; gArea 0.03900000; allowed ratio/ratio 270.00000000/283.56411743
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/TIEHIMTR_U127_net; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_m_reg_20_; master port RN
		Antenna/diode mode 1/6; wlay M2; gArea 0.05280000; allowed ratio/ratio 270.00000000/422.00756836
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U26; master port B1
		Antenna/diode mode 1/6; wlay B1; gArea 0.02160000; allowed ratio/ratio 270.00000000/314.81481934
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1693; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_24_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/293.69918823
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1691; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_26_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/298.37399292
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1684; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_16_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/287.80487061
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1290; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U136; master port A
		Antenna/diode mode 1/6; wlay B1; gArea 0.05640000; allowed ratio/ratio 270.00000000/497.51773071
	ICell khu_sensor_top/ads1292_filter/iir_notch/U105; master port A
		Antenna/diode mode 1/6; wlay B1; gArea 0.05640000; allowed ratio/ratio 270.00000000/497.51773071
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1699; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_18_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/486.99188232
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1698; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_19_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.02460000; allowed ratio/ratio 270.00000000/399.18698120
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1704; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_12_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/305.65042114
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1703; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_13_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/335.73171997
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1728; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_17_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/354.43090820
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1727; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_18_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/281.26016235
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1725; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_20_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/1051.21948242
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1724; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_21_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/1031.70727539
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1721; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_26_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/300.00000000
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1719; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_28_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/431.70730591
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1738; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_B_reg_29_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/627.60162354
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1737; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_B_reg_30_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/455.28454590
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1734; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_5_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/282.11383057
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1742; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_B_reg_22_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/503.25204468
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1746; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_B_reg_15_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/470.32519531
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1758; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_30_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/464.22763062
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1768; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_4_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/443.90243530
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1763; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_14_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/360.16259766
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1817; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_2_B_reg_14_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/365.00000000
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1808; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_2_A_reg_3_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/434.95935059
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1540; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U524; master port B1
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/385.54629517
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1539; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U521; master port B1
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/473.68054199
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1839; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_2_A_reg_25_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/533.29266357
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1838; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_2_A_reg_26_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/373.17074585
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1902; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B_reg_21_; master port D
		Antenna/diode mode 1/6; wlay B2; gArea 0.02460000; allowed ratio/ratio 270.00000000/537.39837646
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1909; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B_reg_11_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.02460000; allowed ratio/ratio 270.00000000/397.56097412
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1945; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_B_reg_11_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/1550.40649414
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1942; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_B_reg_14_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/523.53656006
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1941; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_B_reg_15_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/550.36584473
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1948; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_B_reg_8_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/330.85366821
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1960; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_B_reg_27_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/390.20324707
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_1_Z[4]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U100; master port AN
		Antenna/diode mode 1/6; wlay B1; gArea 0.06060000; allowed ratio/ratio 270.00000000/336.30361938
	ICell khu_sensor_top/ads1292_filter/iir_notch/U1068; master port A
		Antenna/diode mode 1/6; wlay B1; gArea 0.06060000; allowed ratio/ratio 270.00000000/336.30361938
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_1_Z[13]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U91; master port AN
		Antenna/diode mode 1/6; wlay B1; gArea 0.02160000; allowed ratio/ratio 270.00000000/836.11108398
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_1_Z[14]; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/U90; master port AN
		Antenna/diode mode 1/6; wlay B1; gArea 0.02160000; allowed ratio/ratio 270.00000000/641.20367432
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_1_Z[15]; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/U89; master port AN
		Antenna/diode mode 1/6; wlay B1; gArea 0.02160000; allowed ratio/ratio 270.00000000/834.72222900
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_1_Z[27]; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/U77; master port AN
		Antenna/diode mode 1/6; wlay B1; gArea 0.02160000; allowed ratio/ratio 270.00000000/331.94445801
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_1_Z[28]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U76; master port AN
		Antenna/diode mode 1/6; wlay B1; gArea 0.06060000; allowed ratio/ratio 270.00000000/394.05941772
	ICell khu_sensor_top/ads1292_filter/iir_notch/U1116; master port A
		Antenna/diode mode 1/6; wlay B1; gArea 0.06060000; allowed ratio/ratio 270.00000000/394.05941772
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/TIEHIMTR_U146_net; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_22_; master port RN
		Antenna/diode mode 1/6; wlay M2; gArea 0.05280000; allowed ratio/ratio 270.00000000/278.19128418
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/n355; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_25_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/304.26828003
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/TIEHIMTR_U151_net; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_7_; master port RN
		Antenna/diode mode 1/6; wlay M2; gArea 0.05280000; allowed ratio/ratio 270.00000000/362.73675537
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_1/n1233; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_2_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/307.72357178
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_1/n1229; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_6_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/358.53659058
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/n356; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_24_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/344.71545410
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_2_Z[16]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U499; master port B0
		Antenna/diode mode 1/6; wlay B1; gArea 0.10260000; allowed ratio/ratio 270.00000000/294.63937378
	ICell khu_sensor_top/ads1292_filter/iir_notch/U655; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.10260000; allowed ratio/ratio 270.00000000/294.63937378
	ICell khu_sensor_top/ads1292_filter/iir_notch/U246; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.10260000; allowed ratio/ratio 270.00000000/294.63937378
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_2_Z[17]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U652; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/363.33334351
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_2/z[17]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_17_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/270.69107056
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_2/n1221; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_26_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/405.69107056
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_2/n1229; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_6_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/353.65853882
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_2/n395; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_2/U678; master port B0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/371.79486084
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_2/z_m[9]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_2/U690; master port B0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/442.56411743
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_1_Z[11]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U192; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/766.66668701
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_1_Z[12]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U324; master port A0
		Antenna/diode mode 1/6; wlay M3; gArea 0.03900000; allowed ratio/ratio 270.00000000/595.10253906
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_1_Z[15]; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/U186; master port A0
		Antenna/diode mode 1/6; wlay EA; gArea 0.07800000; allowed ratio/ratio 270.00000000/274.71429443
	ICell khu_sensor_top/ads1292_filter/iir_notch/U709; master port A
		Antenna/diode mode 1/6; wlay EA; gArea 0.07800000; allowed ratio/ratio 270.00000000/274.71429443
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_1_Z[31]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U296; master port A0
		Antenna/diode mode 1/6; wlay M3; gArea 0.03900000; allowed ratio/ratio 270.00000000/430.74359131
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_1_Z[1]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U348; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/877.17950439
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_1_Z[2]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U344; master port A0
		Antenna/diode mode 1/6; wlay M3; gArea 0.03900000; allowed ratio/ratio 270.00000000/335.35897827
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_1_Z[3]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U204; master port A0
		Antenna/diode mode 1/6; wlay M3; gArea 0.03900000; allowed ratio/ratio 270.00000000/587.66668701
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_1_Z[4]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U340; master port A0
		Antenna/diode mode 1/6; wlay M3; gArea 0.03900000; allowed ratio/ratio 270.00000000/326.74359131
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_1_Z[7]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U198; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/794.35894775
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_2_Z[10]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U510; master port A0
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/323.65740967
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_2_Z[12]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U504; master port A0
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/271.62036133
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[13]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_1_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.03180000; allowed ratio/ratio 270.00000000/443.49057007
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_3_Z[15]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U495; master port B0
		Antenna/diode mode 1/6; wlay M3; gArea 0.02160000; allowed ratio/ratio 270.00000000/306.43518066
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_3_Z[16]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U540; master port B0
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/313.12500000
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_3_Z[23]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U450; master port A0
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/503.95602417
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_3_Z[24]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U447; master port A0
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/591.38891602
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_3_Z[25]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U444; master port A0
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/518.00927734
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_3/z[11]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_11_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.03180000; allowed ratio/ratio 270.00000000/438.33334351
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_3_Z[1]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U531; master port B0
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/299.44445801
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_3/b[22]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_3/U276; master port B1
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/487.58102417
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_3/N172; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_15_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.03180000; allowed ratio/ratio 270.00000000/317.10690308
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1408; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/latch; master port E
		Antenna/diode mode 1/6; wlay B1; gArea 0.03180000; allowed ratio/ratio 270.00000000/276.41510010
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_3/n601; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_3/U46; master port AN
		Antenna/diode mode 1/6; wlay B1; gArea 0.02280000; allowed ratio/ratio 270.00000000/357.01754761
Antenna DRC for net khu_sensor_top/ads1292_filter/r_iir_hpf_x[19]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_19_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/313.82113647
Antenna DRC for net khu_sensor_top/ads1292_filter/r_iir_hpf_x[23]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_23_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.02460000; allowed ratio/ratio 270.00000000/271.54470825
Antenna DRC for net khu_sensor_top/ads1292_filter/r_iir_hpf_x[28]; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_28_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.02460000; allowed ratio/ratio 270.00000000/1064.22766113
Antenna DRC for net khu_sensor_top/ads1292_filter/r_iir_hpf_x[30]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_30_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/394.30892944
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1856; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg_0/latch; master port E
		Antenna/diode mode 1/6; wlay B1; gArea 0.03180000; allowed ratio/ratio 270.00000000/411.32073975
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/n258; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_17_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/444.30892944
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/n253; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_22_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/451.21951294
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_hpf_y[4]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_4_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/380.44714355
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/n319; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_25_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/270.73171997
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/n339; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_31_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/324.67480469
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n405; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_31_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/308.13009644
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n342; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/U266; master port AN
		Antenna/diode mode 1/6; wlay M3; gArea 0.02280000; allowed ratio/ratio 270.00000000/396.44735718
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n1238; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_21_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/321.95123291
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n1235; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_2_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/402.43902588
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/mult/z_m[1]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/mult/U393; master port BN
		Antenna/diode mode 1/6; wlay B1; gArea 0.02400000; allowed ratio/ratio 270.00000000/355.83334351
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/mult/N191; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_34_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.03180000; allowed ratio/ratio 270.00000000/317.61007690
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/mult/N188; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_31_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.03180000; allowed ratio/ratio 270.00000000/366.66665649
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/mult/N187; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_30_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.03180000; allowed ratio/ratio 270.00000000/394.96856689
Antenna DRC for net khu_sensor_top/ads1292_filter/r_converter_f2i_a[24]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/icc_cpts76; master port A
		Antenna/diode mode 1/6; wlay M2; gArea 0.02400000; allowed ratio/ratio 270.00000000/282.04165649
Antenna DRC for net khu_sensor_top/ads1292_filter/r_converter_f2i_a[27]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/converter_f2i/a_reg_27_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/343.29269409
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/mult/n601; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/mult/U432; master port A2
		Antenna/diode mode 1/6; wlay B1; gArea 0.09360000; allowed ratio/ratio 270.00000000/354.70086670
	ICell khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_o_Z_reg_0/latch; master port E
		Antenna/diode mode 1/6; wlay B1; gArea 0.09360000; allowed ratio/ratio 270.00000000/354.70086670
	ICell khu_sensor_top/ads1292_filter/iir_hpf/mult/U44; master port AN
		Antenna/diode mode 1/6; wlay B1; gArea 0.09360000; allowed ratio/ratio 270.00000000/354.70086670
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/mult/N450; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_s_reg/latch; master port E
		Antenna/diode mode 1/6; wlay B1; gArea 0.07080001; allowed ratio/ratio 270.00000000/385.02825928
	ICell khu_sensor_top/ads1292_filter/iir_hpf/mult/U722; master port B0
		Antenna/diode mode 1/6; wlay B1; gArea 0.07080001; allowed ratio/ratio 270.00000000/385.02825928
Antenna DRC for net khu_sensor_top/w_ads1292_reg_data_out[0]; Net top lay M3
	ICell khu_sensor_top/sensor_core/U274; master port B
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/386.99075317
Antenna DRC for net khu_sensor_top/w_ads1292_reg_data_out[6]; Net top lay M3
	ICell khu_sensor_top/sensor_core/U268; master port B
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/333.28704834
Antenna DRC for net w_ads1292_drdy_p; Net top lay M4
	ICell khu_sensor_top/ads1292_controller/r_ldrdy_reg; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/332.43902588
Antenna DRC for net w_ads1292_miso_p; Net top lay M3
	ICell khu_sensor_top/ads1292_controller/spi_master/U28; master port A
		Antenna/diode mode 1/6; wlay M3; gArea 0.06060000; allowed ratio/ratio 270.00000000/467.98348999
	ICell khu_sensor_top/ads1292_controller/spi_master/U30; master port B1
		Antenna/diode mode 1/6; wlay M3; gArea 0.06060000; allowed ratio/ratio 270.00000000/467.98348999
Antenna DRC for net khu_sensor_top/ads1292_controller/n449; Net top lay M4
	ICell khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch; master port E
		Antenna/diode mode 1/6; wlay M3; gArea 0.03180000; allowed ratio/ratio 270.00000000/318.83648682
Antenna DRC for net khu_sensor_top/ads1292_controller/n450; Net top lay B2
	ICell khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/latch; master port E
		Antenna/diode mode 1/6; wlay B1; gArea 0.03180000; allowed ratio/ratio 270.00000000/921.38366699
Found 230 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  126  Alloctr  127  Proc 2406 

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13


Total Wire Length =                    1195137 micron
Total Number of Contacts =             270408
Total Number of Wires =                224719
Total Number of PtConns =              42044
Total Number of Routed Wires =       224719
Total Routed Wire Length =           1187290 micron
Total Number of Routed Contacts =       270408
	Layer         M1 :      19922 micron
	Layer         M2 :     334194 micron
	Layer         M3 :     503609 micron
	Layer         M4 :     187467 micron
	Layer         B1 :     104251 micron
	Layer         B2 :      36440 micron
	Layer         EA :       9254 micron
	Layer         OA :          0 micron
	Layer         LB :          0 micron
	Via         via6 :        203
	Via         via5 :       2407
	Via         via4 :       6465
	Via         via3 :      29977
	Via        via3v :          2
	Via        via3h :         13
	Via         via2 :     112365
	Via    via2(rot) :          1
	Via        via2v :        137
	Via        via2h :        262
	Via         via1 :      34115
	Via    via1(rot) :       6434
	Via        via1v :      19557
	Via        via1h :       3569
	Via   via1h(rot) :      54901

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 270408 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
        Un-optimized = 100.00% (118576  vias)
    Layer V2         =  0.00% (0      / 112765  vias)
        Un-optimized = 100.00% (112765  vias)
    Layer V3         =  0.00% (0      / 29992   vias)
        Un-optimized = 100.00% (29992   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
        Un-optimized = 100.00% (6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
        Un-optimized = 100.00% (2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
        Un-optimized = 100.00% (203     vias)
 
  Total double via conversion rate    =  0.00% (0 / 270408 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
    Layer V2         =  0.00% (0      / 112765  vias)
    Layer V3         =  0.00% (0      / 29992   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 270408 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
        Un-optimized = 100.00% (118576  vias)
    Layer V2         =  0.00% (0      / 112765  vias)
        Un-optimized = 100.00% (112765  vias)
    Layer V3         =  0.00% (0      / 29992   vias)
        Un-optimized = 100.00% (29992   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
        Un-optimized = 100.00% (6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
        Un-optimized = 100.00% (2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
        Un-optimized = 100.00% (203     vias)
 


Verify Summary:

Total number of nets = 33775, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 32
Total number of antenna violations = 231
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
route_zrt_detail -inc true -initial_drc_from_input true
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 false               
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used  105  Alloctr  103  Proc    0 
[Dr init] Total (MB): Used  116  Alloctr  117  Proc 2384 
Total number of nets = 33775, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 10

Start DR iteration 10: non-uniform partition
Routed	1/13 Partitions, Violations =	32
Routed	2/13 Partitions, Violations =	31
Routed	3/13 Partitions, Violations =	31
Routed	4/13 Partitions, Violations =	31
Routed	5/13 Partitions, Violations =	31
Routed	6/13 Partitions, Violations =	30
Routed	7/13 Partitions, Violations =	30
Routed	8/13 Partitions, Violations =	30
Routed	9/13 Partitions, Violations =	31
Routed	10/13 Partitions, Violations =	32
Routed	11/13 Partitions, Violations =	33
Routed	12/13 Partitions, Violations =	35
Routed	13/13 Partitions, Violations =	36

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	36
	Less than minimum edge length : 13
	Less than minimum width : 10
	Short : 13

[Iter 10] Elapsed real time: 0:00:03 
[Iter 10] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 10] Stage (MB): Used  113  Alloctr  111  Proc    0 
[Iter 10] Total (MB): Used  124  Alloctr  125  Proc 2384 

End DR iteration 10 with 13 parts

Start DR iteration 11: non-uniform partition
Routed	1/13 Partitions, Violations =	36
Routed	2/13 Partitions, Violations =	34
Routed	3/13 Partitions, Violations =	32
Routed	4/13 Partitions, Violations =	32
Routed	5/13 Partitions, Violations =	31
Routed	6/13 Partitions, Violations =	31
Routed	7/13 Partitions, Violations =	31
Routed	8/13 Partitions, Violations =	31
Routed	9/13 Partitions, Violations =	30
Routed	10/13 Partitions, Violations =	30
Routed	11/13 Partitions, Violations =	30
Routed	12/13 Partitions, Violations =	31
Routed	13/13 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13

[Iter 11] Elapsed real time: 0:00:04 
[Iter 11] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 11] Stage (MB): Used  113  Alloctr  111  Proc    0 
[Iter 11] Total (MB): Used  124  Alloctr  125  Proc 2384 

End DR iteration 11 with 13 parts

Start DR iteration 12: non-uniform partition
Routed	1/13 Partitions, Violations =	32
Routed	2/13 Partitions, Violations =	32
Routed	3/13 Partitions, Violations =	32
Routed	4/13 Partitions, Violations =	32
Routed	5/13 Partitions, Violations =	32
Routed	6/13 Partitions, Violations =	32
Routed	7/13 Partitions, Violations =	31
Routed	8/13 Partitions, Violations =	29
Routed	9/13 Partitions, Violations =	29
Routed	10/13 Partitions, Violations =	28
Routed	11/13 Partitions, Violations =	27
Routed	12/13 Partitions, Violations =	27
Routed	13/13 Partitions, Violations =	29

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	29
	Less than minimum edge length : 9
	Less than minimum width : 7
	Short : 13

[Iter 12] Elapsed real time: 0:00:04 
[Iter 12] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 12] Stage (MB): Used  113  Alloctr  111  Proc    0 
[Iter 12] Total (MB): Used  124  Alloctr  125  Proc 2384 

End DR iteration 12 with 13 parts

Start DR iteration 13: non-uniform partition
Routed	1/13 Partitions, Violations =	29
Routed	2/13 Partitions, Violations =	28
Routed	3/13 Partitions, Violations =	28
Routed	4/13 Partitions, Violations =	28
Routed	5/13 Partitions, Violations =	27
Routed	6/13 Partitions, Violations =	27
Routed	7/13 Partitions, Violations =	25
Routed	8/13 Partitions, Violations =	26
Routed	9/13 Partitions, Violations =	26
Routed	10/13 Partitions, Violations =	27
Routed	11/13 Partitions, Violations =	29
Routed	12/13 Partitions, Violations =	31
Routed	13/13 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	Less than minimum edge length : 12
	Less than minimum width : 7
	Short : 13

[Iter 13] Elapsed real time: 0:00:05 
[Iter 13] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 13] Stage (MB): Used  113  Alloctr  111  Proc    0 
[Iter 13] Total (MB): Used  124  Alloctr  125  Proc 2384 

End DR iteration 13 with 13 parts

Start DR iteration 14: non-uniform partition
Routed	1/13 Partitions, Violations =	32
Routed	2/13 Partitions, Violations =	31
Routed	3/13 Partitions, Violations =	30
Routed	4/13 Partitions, Violations =	28
Routed	5/13 Partitions, Violations =	28
Routed	6/13 Partitions, Violations =	28
Routed	7/13 Partitions, Violations =	28
Routed	8/13 Partitions, Violations =	29
Routed	9/13 Partitions, Violations =	30
Routed	10/13 Partitions, Violations =	29
Routed	11/13 Partitions, Violations =	30
Routed	12/13 Partitions, Violations =	30
Routed	13/13 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13

[Iter 14] Elapsed real time: 0:00:06 
[Iter 14] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 14] Stage (MB): Used  113  Alloctr  111  Proc    0 
[Iter 14] Total (MB): Used  124  Alloctr  125  Proc 2384 

End DR iteration 14 with 13 parts

Start DR iteration 15: non-uniform partition
Routed	1/13 Partitions, Violations =	31
Routed	2/13 Partitions, Violations =	31
Routed	3/13 Partitions, Violations =	31
Routed	4/13 Partitions, Violations =	29
Routed	5/13 Partitions, Violations =	27
Routed	6/13 Partitions, Violations =	25
Routed	7/13 Partitions, Violations =	25
Routed	8/13 Partitions, Violations =	25
Routed	9/13 Partitions, Violations =	26
Routed	10/13 Partitions, Violations =	27
Routed	11/13 Partitions, Violations =	26
Routed	12/13 Partitions, Violations =	28
Routed	13/13 Partitions, Violations =	28

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	28
	Less than minimum edge length : 8
	Less than minimum width : 7
	Short : 13

[Iter 15] Elapsed real time: 0:00:07 
[Iter 15] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 15] Stage (MB): Used  113  Alloctr  111  Proc    0 
[Iter 15] Total (MB): Used  124  Alloctr  125  Proc 2384 

End DR iteration 15 with 13 parts

Start DR iteration 16: non-uniform partition
Routed	1/13 Partitions, Violations =	28
Routed	2/13 Partitions, Violations =	27
Routed	3/13 Partitions, Violations =	27
Routed	4/13 Partitions, Violations =	26
Routed	5/13 Partitions, Violations =	25
Routed	6/13 Partitions, Violations =	25
Routed	7/13 Partitions, Violations =	25
Routed	8/13 Partitions, Violations =	25
Routed	9/13 Partitions, Violations =	26
Routed	10/13 Partitions, Violations =	26
Routed	11/13 Partitions, Violations =	28
Routed	12/13 Partitions, Violations =	28
Routed	13/13 Partitions, Violations =	28

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	28
	Less than minimum edge length : 10
	Less than minimum width : 5
	Short : 13

[Iter 16] Elapsed real time: 0:00:07 
[Iter 16] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 16] Stage (MB): Used  113  Alloctr  111  Proc    0 
[Iter 16] Total (MB): Used  124  Alloctr  125  Proc 2384 

End DR iteration 16 with 13 parts

Start DR iteration 17: non-uniform partition
Routed	1/13 Partitions, Violations =	28
Routed	2/13 Partitions, Violations =	28
Routed	3/13 Partitions, Violations =	28
Routed	4/13 Partitions, Violations =	28
Routed	5/13 Partitions, Violations =	28
Routed	6/13 Partitions, Violations =	28
Routed	7/13 Partitions, Violations =	29
Routed	8/13 Partitions, Violations =	30
Routed	9/13 Partitions, Violations =	31
Routed	10/13 Partitions, Violations =	32
Routed	11/13 Partitions, Violations =	32
Routed	12/13 Partitions, Violations =	33
Routed	13/13 Partitions, Violations =	34

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	Less than minimum edge length : 12
	Less than minimum width : 9
	Short : 13

[Iter 17] Elapsed real time: 0:00:08 
[Iter 17] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 17] Stage (MB): Used  113  Alloctr  111  Proc    0 
[Iter 17] Total (MB): Used  124  Alloctr  125  Proc 2384 

End DR iteration 17 with 13 parts

Stop DR since not converging

[DR] Elapsed real time: 0:00:08 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR] Stage (MB): Used   97  Alloctr   95  Proc    0 
[DR] Total (MB): Used  108  Alloctr  109  Proc 2384 
[DR: Done] Elapsed real time: 0:00:08 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR: Done] Stage (MB): Used   97  Alloctr   95  Proc    0 
[DR: Done] Total (MB): Used  108  Alloctr  109  Proc 2384 

DR finished with 1 open nets, of which 0 are frozen

DR finished with 34 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	Less than minimum edge length : 12
	Less than minimum width : 9
	Short : 13



Total Wire Length =                    1195136 micron
Total Number of Contacts =             270404
Total Number of Wires =                224178
Total Number of PtConns =              42045
Total Number of Routed Wires =       224178
Total Routed Wire Length =           1187290 micron
Total Number of Routed Contacts =       270404
	Layer         M1 :      19922 micron
	Layer         M2 :     334199 micron
	Layer         M3 :     503609 micron
	Layer         M4 :     187461 micron
	Layer         B1 :     104251 micron
	Layer         B2 :      36440 micron
	Layer         EA :       9254 micron
	Layer         OA :          0 micron
	Layer         LB :          0 micron
	Via         via6 :        203
	Via         via5 :       2407
	Via         via4 :       6465
	Via         via3 :      29975
	Via        via3v :          2
	Via        via3h :         13
	Via         via2 :     112364
	Via    via2(rot) :          1
	Via        via2v :        137
	Via        via2h :        261
	Via         via1 :      34115
	Via    via1(rot) :       6434
	Via        via1v :      19557
	Via        via1h :       3569
	Via   via1h(rot) :      54901

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 270404 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
        Un-optimized = 100.00% (118576  vias)
    Layer V2         =  0.00% (0      / 112763  vias)
        Un-optimized = 100.00% (112763  vias)
    Layer V3         =  0.00% (0      / 29990   vias)
        Un-optimized = 100.00% (29990   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
        Un-optimized = 100.00% (6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
        Un-optimized = 100.00% (2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
        Un-optimized = 100.00% (203     vias)
 
  Total double via conversion rate    =  0.00% (0 / 270404 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
    Layer V2         =  0.00% (0      / 112763  vias)
    Layer V3         =  0.00% (0      / 29990   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 270404 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
        Un-optimized = 100.00% (118576  vias)
    Layer V2         =  0.00% (0      / 112763  vias)
        Un-optimized = 100.00% (112763  vias)
    Layer V3         =  0.00% (0      / 29990   vias)
        Un-optimized = 100.00% (29990   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
        Un-optimized = 100.00% (6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
        Un-optimized = 100.00% (2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
        Un-optimized = 100.00% (203     vias)
 

Total number of nets = 33775
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 34
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
SPCL ECO: Found 13 DRCs across 8 nets that will be rerouted.
Num of special eco nets = 8
[SPCL ECO: Init] Elapsed real time: 0:00:00 
[SPCL ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SPCL ECO: Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: Init] Total (MB): Used  108  Alloctr  109  Proc 2384 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  112  Alloctr  113  Proc 2384 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  166  Alloctr  168  Proc 2384 
Net statistics:
Total number of nets     = 33775
Number of nets to route  = 8
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 447
Number of nets with min-layer-mode soft-cost-medium = 447
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 409
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
33759 nets are fully connected,
 of which 33759 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  177  Alloctr  179  Proc 2384 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   13  Proc    0 
[End of Build Congestion map] Total (MB): Used  175  Alloctr  192  Proc 2384 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   66  Alloctr   82  Proc    0 
[End of Build Data] Total (MB): Used  179  Alloctr  196  Proc 2384 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  179  Alloctr  196  Proc 2384 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  179  Alloctr  196  Proc 2384 
Initial. Routing result:
Initial. Both Dirs: Overflow =   334 Max = 5 GRCs =   292 (0.02%)
Initial. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   332 Max = 5 (GRCs =  1) GRCs =   289 (0.04%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   326 Max = 5 (GRCs =  1) GRCs =   283 (0.04%)
Initial. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.00%)
Initial. M4         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. 1(12.5 %) of nets did not connect.
Initial. Total Wire Length = 2088.17
Initial. Layer M1 wire length = 251.90
Initial. Layer M2 wire length = 838.24
Initial. Layer M3 wire length = 998.02
Initial. Layer M4 wire length = 0.00
Initial. Layer B1 wire length = 0.00
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 36
Initial. Via via1 count = 9
Initial. Via via2 count = 27
Initial. Via via3 count = 0
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  179  Alloctr  196  Proc 2384 
phase1. Routing result:
phase1. Both Dirs: Overflow =   334 Max = 5 GRCs =   292 (0.02%)
phase1. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.00%)
phase1. V routing: Overflow =   332 Max = 5 (GRCs =  1) GRCs =   289 (0.04%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   326 Max = 5 (GRCs =  1) GRCs =   283 (0.04%)
phase1. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.00%)
phase1. M4         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. 1(12.5 %) of nets did not connect.
phase1. Total Wire Length = 2088.17
phase1. Layer M1 wire length = 180.80
phase1. Layer M2 wire length = 837.43
phase1. Layer M3 wire length = 1069.93
phase1. Layer M4 wire length = 0.00
phase1. Layer B1 wire length = 0.00
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 35
phase1. Via via1 count = 7
phase1. Via via2 count = 28
phase1. Via via3 count = 0
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  179  Alloctr  196  Proc 2384 
phase2. Routing result:
phase2. Both Dirs: Overflow =   334 Max = 5 GRCs =   292 (0.02%)
phase2. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.00%)
phase2. V routing: Overflow =   332 Max = 5 (GRCs =  1) GRCs =   289 (0.04%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   326 Max = 5 (GRCs =  1) GRCs =   283 (0.04%)
phase2. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.00%)
phase2. M4         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. 1(12.5 %) of nets did not connect.
phase2. Total Wire Length = 2088.17
phase2. Layer M1 wire length = 180.80
phase2. Layer M2 wire length = 837.43
phase2. Layer M3 wire length = 1069.93
phase2. Layer M4 wire length = 0.00
phase2. Layer B1 wire length = 0.00
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 35
phase2. Via via1 count = 7
phase2. Via via2 count = 28
phase2. Via via3 count = 0
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   66  Alloctr   82  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  179  Alloctr  196  Proc 2384 

Congestion utilization per direction:
Average vertical track utilization   =  4.13 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.68 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -42  Alloctr  -56  Proc    0 
[GR: Done] Total (MB): Used  162  Alloctr  163  Proc 2384 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   50  Alloctr   50  Proc    0 
[GR: Done] Total (MB): Used  162  Alloctr  163  Proc 2384 
Warning: Shape {1080060 1216560 1080160 1285685} on layer M2 is not on min manufacturing grid. Snap it to {1080060 1216560 1080160 1285690}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  112  Alloctr  114  Proc 2384 
[SPCL ECO: GR] Elapsed real time: 0:00:03 
[SPCL ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[SPCL ECO: GR] Stage (MB): Used    4  Alloctr    4  Proc    0 
[SPCL ECO: GR] Total (MB): Used  112  Alloctr  114  Proc 2384 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  113  Alloctr  114  Proc 2384 

Start initial assignment
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

Number of wires with overlap after iteration 0 = 65 of 119


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  113  Alloctr  114  Proc 2384 

Reroute to fix overlaps
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  113  Alloctr  114  Proc 2384 

Number of wires with overlap after iteration 1 = 24 of 95


Wire length and via report:
---------------------------
Number of M1 wires: 1 		 CONT1: 0
Number of M2 wires: 53 		 via1: 7
Number of M3 wires: 40 		 via2: 48
Number of M4 wires: 1 		 via3: 2
Number of B1 wires: 0 		 via4: 0
Number of B2 wires: 0 		 via5: 0
Number of EA wires: 0 		 via6: 0
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 95 		 vias: 57

Total M1 wire length: 180.8
Total M2 wire length: 839.4
Total M3 wire length: 1066.8
Total M4 wire length: 0.5
Total B1 wire length: 0.0
Total B2 wire length: 0.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 2087.5

Longest M1 wire length: 180.8
Longest M2 wire length: 128.2
Longest M3 wire length: 161.6
Longest M4 wire length: 0.5
Longest B1 wire length: 0.0
Longest B2 wire length: 0.0
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0

Warning: Shape {243215 1288029 243315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {243215 1288025 243315 1288260}. The shape belongs to Net: TIEHIMTR_U214_net. (ZRT-543)
Warning: Shape {1003215 1288029 1003315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {1003215 1288025 1003315 1288260}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  108  Alloctr  110  Proc 2384 
[SPCL ECO: CDR] Elapsed real time: 0:00:04 
[SPCL ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[SPCL ECO: CDR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: CDR] Total (MB): Used  108  Alloctr  110  Proc 2384 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                


Begin ECO DRC check ...

Checked	1/484 Partitions, Violations =	34
Checked	19/484 Partitions, Violations =	34
Checked	38/484 Partitions, Violations =	34
Checked	57/484 Partitions, Violations =	34
Checked	76/484 Partitions, Violations =	42
Checked	95/484 Partitions, Violations =	42
Checked	114/484 Partitions, Violations =	42
Checked	133/484 Partitions, Violations =	42
Checked	152/484 Partitions, Violations =	42
Checked	171/484 Partitions, Violations =	42
Checked	190/484 Partitions, Violations =	48
Checked	209/484 Partitions, Violations =	65
Checked	228/484 Partitions, Violations =	65
Checked	247/484 Partitions, Violations =	68
Checked	266/484 Partitions, Violations =	68
Checked	285/484 Partitions, Violations =	68
Checked	304/484 Partitions, Violations =	68
Checked	323/484 Partitions, Violations =	68
Checked	342/484 Partitions, Violations =	68
Checked	361/484 Partitions, Violations =	68
Checked	380/484 Partitions, Violations =	68
Checked	399/484 Partitions, Violations =	68
Checked	418/484 Partitions, Violations =	68
Checked	437/484 Partitions, Violations =	68
Checked	456/484 Partitions, Violations =	84
Checked	475/484 Partitions, Violations =	86

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	86

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  125  Alloctr  126  Proc 2384 

Total Wire Length =                    1195137 micron
Total Number of Contacts =             270404
Total Number of Wires =                224191
Total Number of PtConns =              42043
Total Number of Routed Wires =       224191
Total Routed Wire Length =           1187291 micron
Total Number of Routed Contacts =       270404
	Layer         M1 :      19924 micron
	Layer         M2 :     334202 micron
	Layer         M3 :     503607 micron
	Layer         M4 :     187460 micron
	Layer         B1 :     104251 micron
	Layer         B2 :      36440 micron
	Layer         EA :       9254 micron
	Layer         OA :          0 micron
	Layer         LB :          0 micron
	Via         via6 :        203
	Via         via5 :       2407
	Via         via4 :       6465
	Via         via3 :      29975
	Via        via3v :          2
	Via        via3h :         13
	Via         via2 :     112365
	Via    via2(rot) :          1
	Via        via2v :        136
	Via        via2h :        261
	Via         via1 :      34115
	Via    via1(rot) :       6434
	Via        via1v :      19557
	Via        via1h :       3569
	Via   via1h(rot) :      54901

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 270404 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
        Un-optimized = 100.00% (118576  vias)
    Layer V2         =  0.00% (0      / 112763  vias)
        Un-optimized = 100.00% (112763  vias)
    Layer V3         =  0.00% (0      / 29990   vias)
        Un-optimized = 100.00% (29990   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
        Un-optimized = 100.00% (6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
        Un-optimized = 100.00% (2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
        Un-optimized = 100.00% (203     vias)
 
  Total double via conversion rate    =  0.00% (0 / 270404 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
    Layer V2         =  0.00% (0      / 112763  vias)
    Layer V3         =  0.00% (0      / 29990   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 270404 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
        Un-optimized = 100.00% (118576  vias)
    Layer V2         =  0.00% (0      / 112763  vias)
        Un-optimized = 100.00% (112763  vias)
    Layer V3         =  0.00% (0      / 29990   vias)
        Un-optimized = 100.00% (29990   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
        Un-optimized = 100.00% (6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
        Un-optimized = 100.00% (2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
        Un-optimized = 100.00% (203     vias)
 
Total number of nets = 33775, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/20 Partitions, Violations =	76
Routed	2/20 Partitions, Violations =	69
Routed	3/20 Partitions, Violations =	62
Routed	4/20 Partitions, Violations =	54
Routed	5/20 Partitions, Violations =	47
Routed	6/20 Partitions, Violations =	42
Routed	7/20 Partitions, Violations =	40
Routed	8/20 Partitions, Violations =	40
Routed	9/20 Partitions, Violations =	40
Routed	10/20 Partitions, Violations =	39
Routed	11/20 Partitions, Violations =	39
Routed	12/20 Partitions, Violations =	40
Routed	13/20 Partitions, Violations =	41
Routed	14/20 Partitions, Violations =	42
Routed	15/20 Partitions, Violations =	42
Routed	16/20 Partitions, Violations =	40
Routed	17/20 Partitions, Violations =	38
Routed	18/20 Partitions, Violations =	37
Routed	19/20 Partitions, Violations =	35
Routed	20/20 Partitions, Violations =	34

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	Less than minimum edge length : 12
	Less than minimum width : 9
	Short : 13

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  125  Alloctr  126  Proc 2384 

End DR iteration 0 with 20 parts

Start DR iteration 1: non-uniform partition
Routed	1/13 Partitions, Violations =	34
Routed	2/13 Partitions, Violations =	33
Routed	3/13 Partitions, Violations =	33
Routed	4/13 Partitions, Violations =	32
Routed	5/13 Partitions, Violations =	32
Routed	6/13 Partitions, Violations =	32
Routed	7/13 Partitions, Violations =	31
Routed	8/13 Partitions, Violations =	29
Routed	9/13 Partitions, Violations =	29
Routed	10/13 Partitions, Violations =	30
Routed	11/13 Partitions, Violations =	30
Routed	12/13 Partitions, Violations =	31
Routed	13/13 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	Less than minimum edge length : 12
	Less than minimum width : 8
	Short : 13

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used  125  Alloctr  126  Proc 2384 

End DR iteration 1 with 13 parts

Start DR iteration 2: non-uniform partition
Routed	1/13 Partitions, Violations =	33
Routed	2/13 Partitions, Violations =	32
Routed	3/13 Partitions, Violations =	31
Routed	4/13 Partitions, Violations =	30
Routed	5/13 Partitions, Violations =	28
Routed	6/13 Partitions, Violations =	28
Routed	7/13 Partitions, Violations =	28
Routed	8/13 Partitions, Violations =	27
Routed	9/13 Partitions, Violations =	28
Routed	10/13 Partitions, Violations =	29
Routed	11/13 Partitions, Violations =	30
Routed	12/13 Partitions, Violations =	29
Routed	13/13 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	Less than minimum edge length : 11
	Less than minimum width : 7
	Short : 13

[Iter 2] Elapsed real time: 0:00:01 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 2] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used  125  Alloctr  126  Proc 2384 

End DR iteration 2 with 13 parts

Start DR iteration 3: non-uniform partition
Routed	1/13 Partitions, Violations =	31
Routed	2/13 Partitions, Violations =	31
Routed	3/13 Partitions, Violations =	30
Routed	4/13 Partitions, Violations =	28
Routed	5/13 Partitions, Violations =	26
Routed	6/13 Partitions, Violations =	26
Routed	7/13 Partitions, Violations =	25
Routed	8/13 Partitions, Violations =	25
Routed	9/13 Partitions, Violations =	24
Routed	10/13 Partitions, Violations =	24
Routed	11/13 Partitions, Violations =	23
Routed	12/13 Partitions, Violations =	25
Routed	13/13 Partitions, Violations =	27

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	27
	Less than minimum edge length : 9
	Less than minimum width : 5
	Short : 13

[Iter 3] Elapsed real time: 0:00:01 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 3] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 3] Total (MB): Used  125  Alloctr  126  Proc 2384 

End DR iteration 3 with 13 parts

Start DR iteration 4: non-uniform partition
Routed	1/13 Partitions, Violations =	27
Routed	2/13 Partitions, Violations =	27
Routed	3/13 Partitions, Violations =	26
Routed	4/13 Partitions, Violations =	26
Routed	5/13 Partitions, Violations =	26
Routed	6/13 Partitions, Violations =	26
Routed	7/13 Partitions, Violations =	27
Routed	8/13 Partitions, Violations =	28
Routed	9/13 Partitions, Violations =	28
Routed	10/13 Partitions, Violations =	28
Routed	11/13 Partitions, Violations =	30
Routed	12/13 Partitions, Violations =	31
Routed	13/13 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	Less than minimum edge length : 12
	Less than minimum width : 7
	Short : 13

[Iter 4] Elapsed real time: 0:00:02 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 4] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 4] Total (MB): Used  125  Alloctr  126  Proc 2384 

End DR iteration 4 with 13 parts

Start DR iteration 5: non-uniform partition
Routed	1/13 Partitions, Violations =	32
Routed	2/13 Partitions, Violations =	32
Routed	3/13 Partitions, Violations =	32
Routed	4/13 Partitions, Violations =	32
Routed	5/13 Partitions, Violations =	32
Routed	6/13 Partitions, Violations =	32
Routed	7/13 Partitions, Violations =	31
Routed	8/13 Partitions, Violations =	31
Routed	9/13 Partitions, Violations =	32
Routed	10/13 Partitions, Violations =	33
Routed	11/13 Partitions, Violations =	34
Routed	12/13 Partitions, Violations =	33
Routed	13/13 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	Less than minimum edge length : 11
	Less than minimum width : 9
	Short : 13

[Iter 5] Elapsed real time: 0:00:02 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 5] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 5] Total (MB): Used  125  Alloctr  126  Proc 2384 

End DR iteration 5 with 13 parts

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = TIEHIMTR_U210_net
Net 2 = TIEHIMTR_U211_net
Net 3 = TIEHIMTR_U212_net
Net 4 = TIEHIMTR_U213_net
Net 5 = TIEHIMTR_U214_net
Net 6 = TIEHIMTR_U205_net
Net 7 = TIEHIMTR_U206_net
Net 8 = TIEHIMTR_U208_net
Total number of changed nets = 8 (out of 33775)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  108  Alloctr  110  Proc 2384 
[SPCL ECO: DR] Elapsed real time: 0:00:06 
[SPCL ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[SPCL ECO: DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: DR] Total (MB): Used  108  Alloctr  109  Proc 2384 

SPCL ECO Route finished with 1 open nets, of which 0 are frozen

SPCL ECO Route finished with 33 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	Less than minimum edge length : 11
	Less than minimum width : 9
	Short : 13



Total Wire Length =                    1195137 micron
Total Number of Contacts =             270410
Total Number of Wires =                224206
Total Number of PtConns =              42043
Total Number of Routed Wires =       224206
Total Routed Wire Length =           1187290 micron
Total Number of Routed Contacts =       270410
	Layer         M1 :      19924 micron
	Layer         M2 :     334200 micron
	Layer         M3 :     503609 micron
	Layer         M4 :     187460 micron
	Layer         B1 :     104251 micron
	Layer         B2 :      36440 micron
	Layer         EA :       9254 micron
	Layer         OA :          0 micron
	Layer         LB :          0 micron
	Via         via6 :        203
	Via         via5 :       2407
	Via         via4 :       6465
	Via         via3 :      29975
	Via        via3v :          2
	Via        via3h :         13
	Via         via2 :     112369
	Via    via2(rot) :          1
	Via        via2v :        137
	Via        via2h :        262
	Via         via1 :      34115
	Via    via1(rot) :       6434
	Via        via1v :      19557
	Via        via1h :       3569
	Via   via1h(rot) :      54901

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 270410 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
        Un-optimized = 100.00% (118576  vias)
    Layer V2         =  0.00% (0      / 112769  vias)
        Un-optimized = 100.00% (112769  vias)
    Layer V3         =  0.00% (0      / 29990   vias)
        Un-optimized = 100.00% (29990   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
        Un-optimized = 100.00% (6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
        Un-optimized = 100.00% (2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
        Un-optimized = 100.00% (203     vias)
 
  Total double via conversion rate    =  0.00% (0 / 270410 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
    Layer V2         =  0.00% (0      / 112769  vias)
    Layer V3         =  0.00% (0      / 29990   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 270410 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
        Un-optimized = 100.00% (118576  vias)
    Layer V2         =  0.00% (0      / 112769  vias)
        Un-optimized = 100.00% (112769  vias)
    Layer V3         =  0.00% (0      / 29990   vias)
        Un-optimized = 100.00% (29990   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
        Un-optimized = 100.00% (6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
        Un-optimized = 100.00% (2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
        Un-optimized = 100.00% (203     vias)
 

Total number of nets = 33775
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 33
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1195137 micron
Total Number of Contacts =             270410
Total Number of Wires =                224206
Total Number of PtConns =              42043
Total Number of Routed Wires =       224206
Total Routed Wire Length =           1187290 micron
Total Number of Routed Contacts =       270410
	Layer         M1 :      19924 micron
	Layer         M2 :     334200 micron
	Layer         M3 :     503609 micron
	Layer         M4 :     187460 micron
	Layer         B1 :     104251 micron
	Layer         B2 :      36440 micron
	Layer         EA :       9254 micron
	Layer         OA :          0 micron
	Layer         LB :          0 micron
	Via         via6 :        203
	Via         via5 :       2407
	Via         via4 :       6465
	Via         via3 :      29975
	Via        via3v :          2
	Via        via3h :         13
	Via         via2 :     112369
	Via    via2(rot) :          1
	Via        via2v :        137
	Via        via2h :        262
	Via         via1 :      34115
	Via    via1(rot) :       6434
	Via        via1v :      19557
	Via        via1h :       3569
	Via   via1h(rot) :      54901

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 270410 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
        Un-optimized = 100.00% (118576  vias)
    Layer V2         =  0.00% (0      / 112769  vias)
        Un-optimized = 100.00% (112769  vias)
    Layer V3         =  0.00% (0      / 29990   vias)
        Un-optimized = 100.00% (29990   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
        Un-optimized = 100.00% (6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
        Un-optimized = 100.00% (2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
        Un-optimized = 100.00% (203     vias)
 
  Total double via conversion rate    =  0.00% (0 / 270410 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
    Layer V2         =  0.00% (0      / 112769  vias)
    Layer V3         =  0.00% (0      / 29990   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 270410 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
        Un-optimized = 100.00% (118576  vias)
    Layer V2         =  0.00% (0      / 112769  vias)
        Un-optimized = 100.00% (112769  vias)
    Layer V3         =  0.00% (0      / 29990   vias)
        Un-optimized = 100.00% (29990   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
        Un-optimized = 100.00% (6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
        Un-optimized = 100.00% (2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
        Un-optimized = 100.00% (203     vias)
 
[SPCL ECO: End] Elapsed real time: 0:00:06 
[SPCL ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[SPCL ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: End] Total (MB): Used  108  Alloctr  109  Proc 2384 
Special ECO iteration 1 ended with 13 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
#remove_net_routing [get_nets TIELOMTR_U233_net ]
#route_zrt_group -nets [get_nets TIELOMTR_U233_net ]
# To fix antenna violations
source $ANTENNA_RULE
1
report_antenna_rules
## 
## define_antenna_rule mw_lib -mode mode \
##   -diode_mode diode_mode [-metal_ratio metal_ratio]\
##   [-cut_ratio cut_ratio] [-metal_pratio metal_pratio]\
##   [-metal_nratio metal_nratio] [-cut_pratio cut_pratio]\
##   [-cut_nratio cut_nratio] [-protected_metal_scale metal_scale]\
##   [-cut_area_to_gate_diffusion_length_ratio cut_gate_diffusion_length_ratio] [-metal_area_to_pgate_diffusion_length_ratio metal_pgate_diffusion_length_ratio]\
##   [-metal_area_to_ngate_diffusion_length_ratio metal_ngate_diffusion_length_ratio] [-cut_area_to_pgate_diffusion_length_ratio cut_pgate_diffusion_length_ratio]\
##   [-cut_area_to_ngate_diffusion_length_ratio cut_ngate_diffusion_length_ratio] [-metal_area_to_gate_diffusion_length_ratio metal_gate_diffusion_length_ratio]\
##   [-protected_cut_scale cut_scale]\
##   [-name rule_name]
## mode
##  1, 4 : ignore all lower-layer segments
##  2, 5 : include lower-layer segments to the input pins
##  3, 6 : include all lower-layer segments
##  1, 2, 3 : polygon area
##  4, 5, 6 : sidewall area
## diode_mode (output pin)
##  0 : output pin cannot protect antenna.
##  1 : output pin can provide unlimited protection.
##  2 : limited diode protection; the diode ratio is defined
##     by define_antenna_layer_rule & dbDefineDiodeProtection (CLF)
##     If antenna has multiple diode pins, the max antenna ratio
##     is the one with the largest diode ratio.
##  3 : limited diode protection. If antenna has multiple diode pins, 
##     the max antenna ratio is sum of all diode ratios.
##  4 : limited diode protection. The max antenna ratio is calculated
##     from the total diode protection on the antenna, which is the
##     sum of the diode protection of all diodes.
##  5 : limited diode protection. The equivalent gate area is calculated
##      from the maximum diode-protection value of all diodes.
##  6 : limited diode protection. The equivalent gate area is calculated
##      from the sum of the diode protection of all diodes.
##  7 : limited diode protection. The equivalent metal area is calculated
##      from the maximum diode-protection value of all diodes.
##  8 : limited diode protection. The equivalent metal area is calculated
##      from the sum of the diode protection of all diodes.
## 
## define_antenna_layer_rule mw_lib -mode mode \
##   -layer layer_name -ratio ratio \
##   -diode_ratio {v0 v1 v2 v3 [v4]}\
##   -name rule_name
## ratio
##  max. antenna ratio with no diode protection
##      MIN((dp > v0) ? ((dp + v1 ) * v2 + v3), v4) : ratio 
##  max. antenna ratio with (diode protection == dp)
 
 

set lib [current_mw_lib]
remove_antenna_rules $lib
define_antenna_rule $lib -mode 1 -diode_mode 6 -metal_ratio 270 -cut_ratio 9
define_antenna_layer_rule $lib -mode 1 -layer "M1" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "V1" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "M2" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "V2" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "M3" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "V3" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "M4" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "W0" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "B1" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "W1" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "B2" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "YT" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "EA" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "JT" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "OA" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "VV" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "LB" -ratio 270 -diode_ratio {0 0 2 0}

1
set_route_zrt_detail_options -antenna true
1
verify_zrt_route
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)


Start checking for open nets ... 

net(i_CLK) has floating ports (dbId = 1036043 numNodes = 4 numEdges = 1 numCmps = 3)
Total number of nets = 33775, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen

Check 33775 nets, 1 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   94  Alloctr   95  Proc 2384 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	25/484 Partitions, Violations =	0
Checked	26/484 Partitions, Violations =	0
Checked	38/484 Partitions, Violations =	8
Checked	57/484 Partitions, Violations =	11
Checked	76/484 Partitions, Violations =	14
Checked	95/484 Partitions, Violations =	14
Checked	114/484 Partitions, Violations =	14
Checked	134/484 Partitions, Violations =	14
Checked	152/484 Partitions, Violations =	14
Checked	171/484 Partitions, Violations =	17
Checked	190/484 Partitions, Violations =	19
Checked	209/484 Partitions, Violations =	20
Checked	228/484 Partitions, Violations =	20
Checked	247/484 Partitions, Violations =	23
Checked	267/484 Partitions, Violations =	23
Checked	289/484 Partitions, Violations =	23
Checked	304/484 Partitions, Violations =	23
Checked	323/484 Partitions, Violations =	23
Checked	342/484 Partitions, Violations =	23
Checked	361/484 Partitions, Violations =	26
Checked	380/484 Partitions, Violations =	26
Checked	399/484 Partitions, Violations =	26
Checked	421/484 Partitions, Violations =	26
Checked	437/484 Partitions, Violations =	26
Checked	456/484 Partitions, Violations =	32
[DRC CHECK] Elapsed real time: 0:00:14 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  130  Alloctr  132  Proc 2384 
Start net based rule analysis
Antenna DRC for net TIELOMTR_U197_net; Net top lay M3
	ICell pad56; master port CPU
		Antenna/diode mode 1/6; wlay M2; gArea 0.02000000; allowed ratio/ratio 270.00000000/560.21350098
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n57; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_s_reg/latch; master port E
		Antenna/diode mode 1/6; wlay B1; gArea 0.07080001; allowed ratio/ratio 270.00000000/388.98306274
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U620; master port B0
		Antenna/diode mode 1/6; wlay B1; gArea 0.07080001; allowed ratio/ratio 270.00000000/388.98306274
Antenna DRC for net khu_sensor_top/mpr121_controller/i2c_master/TIEHIMTR_U5_net; Net top lay M3
	ICell khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg; master port SN
		Antenna/diode mode 1/6; wlay M2; gArea 0.04140000; allowed ratio/ratio 270.00000000/620.26568604
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n880; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_cpts575; master port A
		Antenna/diode mode 1/6; wlay M2; gArea 0.02400000; allowed ratio/ratio 270.00000000/342.87500000
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n820; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_4_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/715.69104004
Antenna DRC for net n16; Net top lay M3
	ICell pad43; master port CI
		Antenna/diode mode 1/6; wlay M2; gArea 0.02000000; allowed ratio/ratio 270.00000000/363.96350098
Antenna DRC for net n20; Net top lay EA
	ICell pad17; master port A
		Antenna/diode mode 1/6; wlay B2; gArea 0.02000000; allowed ratio/ratio 270.00000000/647.00000000
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n74; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_21_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/502.72357178
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n78; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_17_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/334.34957886
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n80; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_15_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/370.20324707
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n103; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_22_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.03180000; allowed ratio/ratio 270.00000000/398.71069336
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n39; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1836; master port B
		Antenna/diode mode 1/6; wlay M2; gArea 0.02280000; allowed ratio/ratio 270.00000000/374.26535034
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_2/n65; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_22_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.03180000; allowed ratio/ratio 270.00000000/291.94967651
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_3/n59; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_3/U710; master port B0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/638.46154785
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n21; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/U270; master port AN
		Antenna/diode mode 1/6; wlay M3; gArea 0.02280000; allowed ratio/ratio 270.00000000/458.72805786
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/mult/n70; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/mult/U701; master port B0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/701.02563477
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n16; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/U223; master port AN
		Antenna/diode mode 1/6; wlay B1; gArea 0.02280000; allowed ratio/ratio 270.00000000/778.07019043
Antenna DRC for net khu_sensor_top/mpr121_controller/i2c_master/n16; Net top lay M4
	ICell khu_sensor_top/mpr121_controller/i2c_master/U104; master port B1
		Antenna/diode mode 1/6; wlay M2; gArea 0.03900000; allowed ratio/ratio 270.00000000/556.61535645
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n15; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U15; master port B
		Antenna/diode mode 1/6; wlay B2; gArea 0.23400000; allowed ratio/ratio 270.00000000/293.24786377
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U11; master port B
		Antenna/diode mode 1/6; wlay B2; gArea 0.23400000; allowed ratio/ratio 270.00000000/293.24786377
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U252; master port C
		Antenna/diode mode 1/6; wlay B2; gArea 0.23400000; allowed ratio/ratio 270.00000000/293.24786377
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U50; master port C
		Antenna/diode mode 1/6; wlay B2; gArea 0.23400000; allowed ratio/ratio 270.00000000/293.24786377
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U245; master port A
		Antenna/diode mode 1/6; wlay B2; gArea 0.23400000; allowed ratio/ratio 270.00000000/293.24786377
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U41; master port A
		Antenna/diode mode 1/6; wlay B2; gArea 0.23400000; allowed ratio/ratio 270.00000000/293.24786377
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n16; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U44; master port A
		Antenna/diode mode 1/6; wlay M2; gArea 0.03900000; allowed ratio/ratio 270.00000000/506.74359131
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n20; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U721; master port C
		Antenna/diode mode 1/6; wlay B1; gArea 0.08820000; allowed ratio/ratio 270.00000000/431.06576538
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U121; master port B
		Antenna/diode mode 1/6; wlay B1; gArea 0.08820000; allowed ratio/ratio 270.00000000/431.06576538
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U43; master port A1N
		Antenna/diode mode 1/6; wlay B1; gArea 0.08820000; allowed ratio/ratio 270.00000000/431.06576538
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n23; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_24_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.03180000; allowed ratio/ratio 270.00000000/887.73583984
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n102; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/U679; master port A0
		Antenna/diode mode 1/6; wlay M3; gArea 0.03900000; allowed ratio/ratio 270.00000000/388.51281738
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n103; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U682; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/651.79486084
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n105; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U688; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/674.10253906
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n106; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/U691; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/568.46154785
		Antenna/diode mode 1/6; wlay B2; gArea 0.03900000; allowed ratio/ratio 270.00000000/381.02563477
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n108; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/U697; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/819.74359131
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n109; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U700; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/827.94873047
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n91; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_notch/U622; master port A0
		Antenna/diode mode 1/6; wlay M3; gArea 0.03900000; allowed ratio/ratio 270.00000000/400.17947388
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n92; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/U625; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/393.33334351
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n93; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U628; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/451.53845215
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n94; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U631; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/321.53845215
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n95; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U634; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/397.17947388
Antenna DRC for net n6; Net top lay EA
	ICell pad45; master port A
		Antenna/diode mode 1/6; wlay B2; gArea 0.04000000; allowed ratio/ratio 270.00000000/424.50000000
	ICell pad45; master port CE
		Antenna/diode mode 1/6; wlay B2; gArea 0.04000000; allowed ratio/ratio 270.00000000/424.50000000
Antenna DRC for frozen net UART_TXD; Net top lay LB
	ICell pad34; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_MOSI; Net top lay LB
	ICell pad25; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_SCLK; Net top lay LB
	ICell pad17; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_CSN; Net top lay LB
	ICell pad14; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_START; Net top lay LB
	ICell pad11; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_RESET; Net top lay LB
	ICell pad10; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for net w_uart_rx_p; Net top lay M3
	ICell khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02580000; allowed ratio/ratio 270.00000000/304.21704102
Antenna DRC for net khu_sensor_top/w_mpr121_data_out[3]; Net top lay M3
	ICell khu_sensor_top/sensor_core/U279; master port AN
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/354.36343384
Antenna DRC for net khu_sensor_top/w_mpr121_data_out[4]; Net top lay M3
	ICell khu_sensor_top/sensor_core/U278; master port AN
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/331.01852417
Antenna DRC for net khu_sensor_top/w_mpr121_data_out[7]; Net top lay M3
	ICell khu_sensor_top/sensor_core/U275; master port AN
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/331.94445801
Antenna DRC for net w_mpr121_sda_in_p; Net top lay M3
	ICell khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02940000; allowed ratio/ratio 270.00000000/630.60546875
Antenna DRC for net khu_sensor_top/mpr121_controller/i2c_master/n408; Net top lay M4
	ICell khu_sensor_top/mpr121_controller/i2c_master/data_out_reg_reg_0_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/327.60162354
Antenna DRC for net khu_sensor_top/mpr121_controller/i2c_master/w_rstn; Net top lay M4
	ICell khu_sensor_top/mpr121_controller/i2c_master/U165; master port A
		Antenna/diode mode 1/6; wlay M2; gArea 0.03900000; allowed ratio/ratio 270.00000000/543.28204346
Antenna DRC for net khu_sensor_top/ads1292_filter/n12; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/U253; master port B
		Antenna/diode mode 1/6; wlay M2; gArea 0.03900000; allowed ratio/ratio 270.00000000/791.87176514
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/n474; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/converter_i2f/U10; master port A1N
		Antenna/diode mode 1/6; wlay M2; gArea 0.02640000; allowed ratio/ratio 270.00000000/321.17425537
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/a[10]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/converter_i2f/U120; master port A0
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/496.73379517
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/a[9]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/converter_i2f/U377; master port C
		Antenna/diode mode 1/6; wlay M2; gArea 0.03900000; allowed ratio/ratio 270.00000000/290.46154785
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/a[21]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/converter_i2f/sub_x_1/U82; master port A
		Antenna/diode mode 1/6; wlay M2; gArea 0.03900000; allowed ratio/ratio 270.00000000/321.30767822
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n319; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U12; master port B
		Antenna/diode mode 1/6; wlay M2; gArea 0.02280000; allowed ratio/ratio 270.00000000/403.46490479
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_x_data[31]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_63_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/590.48779297
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_lpf_y[0]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_0_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/465.32519531
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_lpf_y[20]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_20_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/347.23577881
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n1049; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_lpf/r_add_A_reg_6_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/324.39025879
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_lpf_y[10]; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_10_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.02460000; allowed ratio/ratio 270.00000000/476.42276001
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_lpf_y[1]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_1_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.02460000; allowed ratio/ratio 270.00000000/298.37399292
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_lpf_y[2]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_2_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/445.12194824
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_lpf_y[3]; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U318; master port B1
		Antenna/diode mode 1/6; wlay M4; gArea 0.06360000; allowed ratio/ratio 270.00000000/283.17608643
	ICell khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_3_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.06360000; allowed ratio/ratio 270.00000000/283.17608643
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n1100; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B_reg_28_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/418.29269409
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n1098; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B_reg_30_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/430.08129883
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n1086; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_B_reg_10_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/391.01626587
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_y_data[15]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_47_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/293.65853882
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_y_data[16]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U392; master port B1
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/374.90740967
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_y_data[18]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U389; master port B1
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/358.03240967
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n1106; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B_reg_22_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/690.24389648
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n1103; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B_reg_25_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.02460000; allowed ratio/ratio 270.00000000/301.62600708
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_y_data[13]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U397; master port B1
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/289.51388550
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/add/a[15]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/add/U368; master port A1N
		Antenna/diode mode 1/6; wlay B1; gArea 0.02640000; allowed ratio/ratio 270.00000000/318.93939209
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/add/n1237; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_20_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/589.43090820
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/w_mult_1_Z[25]; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U67; master port B0
		Antenna/diode mode 1/6; wlay M4; gArea 0.03900000; allowed ratio/ratio 270.00000000/291.02563477
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/add/n234; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_s_reg/latch; master port E
		Antenna/diode mode 1/6; wlay M2; gArea 0.03180000; allowed ratio/ratio 270.00000000/271.66665649
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[20]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_20_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/414.71545410
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[21]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_21_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/563.49591064
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[23]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_23_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/468.41464233
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[24]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_24_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/323.57723999
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[28]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_28_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/463.49594116
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B[10]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_10_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.03180000; allowed ratio/ratio 270.00000000/393.67926025
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B[15]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_15_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.03180000; allowed ratio/ratio 270.00000000/478.11322021
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B[21]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_21_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.03180000; allowed ratio/ratio 270.00000000/612.54718018
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B[25]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_25_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.03180000; allowed ratio/ratio 270.00000000/439.74841309
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[2]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_2_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/321.13821411
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[22]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_22_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/584.55285645
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[0]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_0_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/436.78860474
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[8]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_8_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/368.25204468
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[9]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_9_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/369.87805176
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[10]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_10_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/578.13006592
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[14]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_14_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/299.95935059
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B[0]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_0_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.03180000; allowed ratio/ratio 270.00000000/327.64151001
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B[3]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_3_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.03180000; allowed ratio/ratio 270.00000000/1082.38989258
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B[4]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_4_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.03180000; allowed ratio/ratio 270.00000000/348.39624023
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B[5]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_5_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.03180000; allowed ratio/ratio 270.00000000/462.23269653
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B[6]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_6_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.03180000; allowed ratio/ratio 270.00000000/360.97485352
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1084; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_23_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.02460000; allowed ratio/ratio 270.00000000/358.53659058
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1080; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_27_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.02460000; allowed ratio/ratio 270.00000000/297.56097412
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/N189; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_32_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.03180000; allowed ratio/ratio 270.00000000/279.84277344
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/N187; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_30_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.03180000; allowed ratio/ratio 270.00000000/332.67294312
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/N188; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_31_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.03180000; allowed ratio/ratio 270.00000000/333.93081665
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n205; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_o_Z_reg_0/latch; master port E
		Antenna/diode mode 1/6; wlay B1; gArea 0.03180000; allowed ratio/ratio 270.00000000/677.98742676
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U248; master port AN
		Antenna/diode mode 1/6; wlay M4; gArea 0.02280000; allowed ratio/ratio 270.00000000/446.49124146
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/w_mult_2_Z_STB; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U721; master port B
		Antenna/diode mode 1/6; wlay M3; gArea 0.03900000; allowed ratio/ratio 270.00000000/283.56411743
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/TIEHIMTR_U127_net; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_m_reg_20_; master port RN
		Antenna/diode mode 1/6; wlay M2; gArea 0.05280000; allowed ratio/ratio 270.00000000/422.00756836
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U26; master port B1
		Antenna/diode mode 1/6; wlay B1; gArea 0.02160000; allowed ratio/ratio 270.00000000/314.81481934
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1693; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_24_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/293.69918823
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1691; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_26_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/298.37399292
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1684; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_16_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/287.80487061
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1290; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U136; master port A
		Antenna/diode mode 1/6; wlay B1; gArea 0.05640000; allowed ratio/ratio 270.00000000/497.51773071
	ICell khu_sensor_top/ads1292_filter/iir_notch/U105; master port A
		Antenna/diode mode 1/6; wlay B1; gArea 0.05640000; allowed ratio/ratio 270.00000000/497.51773071
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1699; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_18_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/486.99188232
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1698; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_19_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.02460000; allowed ratio/ratio 270.00000000/399.18698120
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1704; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_12_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/305.65042114
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1703; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_13_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/335.73171997
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1728; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_17_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/354.43090820
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1727; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_18_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/281.26016235
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1725; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_20_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/1051.21948242
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1724; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_21_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/1031.70727539
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1721; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_26_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/300.00000000
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1719; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_28_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/431.70730591
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1738; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_B_reg_29_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/627.60162354
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1737; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_B_reg_30_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/455.28454590
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1734; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_5_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/282.11383057
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1742; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_B_reg_22_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/503.25204468
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1746; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_B_reg_15_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/470.32519531
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1758; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_30_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/464.22763062
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1768; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_4_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/443.90243530
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1763; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_14_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/360.16259766
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1817; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_2_B_reg_14_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/365.00000000
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1808; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_2_A_reg_3_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/434.95935059
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1540; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U524; master port B1
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/385.54629517
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1539; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U521; master port B1
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/473.68054199
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1839; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_2_A_reg_25_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/533.29266357
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1838; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_2_A_reg_26_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/373.17074585
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1902; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B_reg_21_; master port D
		Antenna/diode mode 1/6; wlay B2; gArea 0.02460000; allowed ratio/ratio 270.00000000/537.39837646
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1909; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B_reg_11_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.02460000; allowed ratio/ratio 270.00000000/397.56097412
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1945; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_B_reg_11_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/1550.40649414
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1942; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_B_reg_14_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/523.53656006
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1941; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_B_reg_15_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/550.36584473
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1948; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_B_reg_8_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/330.85366821
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1960; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_B_reg_27_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/390.20324707
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_1_Z[4]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U100; master port AN
		Antenna/diode mode 1/6; wlay B1; gArea 0.06060000; allowed ratio/ratio 270.00000000/336.30361938
	ICell khu_sensor_top/ads1292_filter/iir_notch/U1068; master port A
		Antenna/diode mode 1/6; wlay B1; gArea 0.06060000; allowed ratio/ratio 270.00000000/336.30361938
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_1_Z[13]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U91; master port AN
		Antenna/diode mode 1/6; wlay B1; gArea 0.02160000; allowed ratio/ratio 270.00000000/836.11108398
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_1_Z[14]; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/U90; master port AN
		Antenna/diode mode 1/6; wlay B1; gArea 0.02160000; allowed ratio/ratio 270.00000000/641.20367432
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_1_Z[15]; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/U89; master port AN
		Antenna/diode mode 1/6; wlay B1; gArea 0.02160000; allowed ratio/ratio 270.00000000/834.72222900
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_1_Z[27]; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/U77; master port AN
		Antenna/diode mode 1/6; wlay B1; gArea 0.02160000; allowed ratio/ratio 270.00000000/331.94445801
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_1_Z[28]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U76; master port AN
		Antenna/diode mode 1/6; wlay B1; gArea 0.06060000; allowed ratio/ratio 270.00000000/394.05941772
	ICell khu_sensor_top/ads1292_filter/iir_notch/U1116; master port A
		Antenna/diode mode 1/6; wlay B1; gArea 0.06060000; allowed ratio/ratio 270.00000000/394.05941772
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/TIEHIMTR_U146_net; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_22_; master port RN
		Antenna/diode mode 1/6; wlay M2; gArea 0.05280000; allowed ratio/ratio 270.00000000/278.19128418
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/n355; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_25_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/304.26828003
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/TIEHIMTR_U151_net; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_7_; master port RN
		Antenna/diode mode 1/6; wlay M2; gArea 0.05280000; allowed ratio/ratio 270.00000000/362.73675537
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_1/n1233; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_2_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/307.72357178
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_1/n1229; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_6_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/358.53659058
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/n356; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_24_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/344.71545410
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_2_Z[16]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U499; master port B0
		Antenna/diode mode 1/6; wlay B1; gArea 0.10260000; allowed ratio/ratio 270.00000000/294.63937378
	ICell khu_sensor_top/ads1292_filter/iir_notch/U655; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.10260000; allowed ratio/ratio 270.00000000/294.63937378
	ICell khu_sensor_top/ads1292_filter/iir_notch/U246; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.10260000; allowed ratio/ratio 270.00000000/294.63937378
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_2_Z[17]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U652; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/363.33334351
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_2/z[17]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_17_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/270.69107056
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_2/n1221; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_26_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/405.69107056
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_2/n1229; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_6_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/353.65853882
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_2/n395; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_2/U678; master port B0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/371.79486084
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_2/z_m[9]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_2/U690; master port B0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/442.56411743
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_1_Z[11]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U192; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/766.66668701
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_1_Z[12]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U324; master port A0
		Antenna/diode mode 1/6; wlay M3; gArea 0.03900000; allowed ratio/ratio 270.00000000/595.10253906
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_1_Z[15]; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/U186; master port A0
		Antenna/diode mode 1/6; wlay EA; gArea 0.07800000; allowed ratio/ratio 270.00000000/274.71429443
	ICell khu_sensor_top/ads1292_filter/iir_notch/U709; master port A
		Antenna/diode mode 1/6; wlay EA; gArea 0.07800000; allowed ratio/ratio 270.00000000/274.71429443
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_1_Z[31]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U296; master port A0
		Antenna/diode mode 1/6; wlay M3; gArea 0.03900000; allowed ratio/ratio 270.00000000/430.74359131
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_1_Z[1]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U348; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/877.17950439
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_1_Z[2]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U344; master port A0
		Antenna/diode mode 1/6; wlay M3; gArea 0.03900000; allowed ratio/ratio 270.00000000/335.35897827
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_1_Z[3]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U204; master port A0
		Antenna/diode mode 1/6; wlay M3; gArea 0.03900000; allowed ratio/ratio 270.00000000/587.66668701
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_1_Z[4]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U340; master port A0
		Antenna/diode mode 1/6; wlay M3; gArea 0.03900000; allowed ratio/ratio 270.00000000/326.74359131
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_1_Z[7]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/U198; master port A0
		Antenna/diode mode 1/6; wlay B1; gArea 0.03900000; allowed ratio/ratio 270.00000000/794.35894775
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_2_Z[10]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U510; master port A0
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/323.65740967
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_2_Z[12]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U504; master port A0
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/271.62036133
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[13]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_1_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.03180000; allowed ratio/ratio 270.00000000/443.49057007
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_3_Z[15]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U495; master port B0
		Antenna/diode mode 1/6; wlay M3; gArea 0.02160000; allowed ratio/ratio 270.00000000/306.43518066
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_3_Z[16]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U540; master port B0
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/313.12500000
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_3_Z[23]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U450; master port A0
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/503.95602417
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_3_Z[24]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U447; master port A0
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/591.38891602
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_3_Z[25]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U444; master port A0
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/518.00927734
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_3/z[11]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_11_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.03180000; allowed ratio/ratio 270.00000000/438.33334351
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_mult_3_Z[1]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U531; master port B0
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/299.44445801
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_3/b[22]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_3/U276; master port B1
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/487.58102417
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_3/N172; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_15_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.03180000; allowed ratio/ratio 270.00000000/317.10690308
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1408; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/latch; master port E
		Antenna/diode mode 1/6; wlay B1; gArea 0.03180000; allowed ratio/ratio 270.00000000/276.41510010
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_3/n601; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_3/U46; master port AN
		Antenna/diode mode 1/6; wlay B1; gArea 0.02280000; allowed ratio/ratio 270.00000000/357.01754761
Antenna DRC for net khu_sensor_top/ads1292_filter/r_iir_hpf_x[19]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_19_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/313.82113647
Antenna DRC for net khu_sensor_top/ads1292_filter/r_iir_hpf_x[23]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_23_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.02460000; allowed ratio/ratio 270.00000000/271.54470825
Antenna DRC for net khu_sensor_top/ads1292_filter/r_iir_hpf_x[28]; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_28_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.02460000; allowed ratio/ratio 270.00000000/1064.22766113
Antenna DRC for net khu_sensor_top/ads1292_filter/r_iir_hpf_x[30]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_30_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/394.30892944
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1856; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg_0/latch; master port E
		Antenna/diode mode 1/6; wlay B1; gArea 0.03180000; allowed ratio/ratio 270.00000000/411.32073975
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/n258; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_17_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/444.30892944
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/n253; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_22_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/451.21951294
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_hpf_y[4]; Net top lay M4
	ICell khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_4_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/380.44714355
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/n319; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_25_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/270.73171997
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/n339; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_31_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/324.67480469
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n405; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_31_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/308.13009644
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n342; Net top lay EA
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/U266; master port AN
		Antenna/diode mode 1/6; wlay M3; gArea 0.02280000; allowed ratio/ratio 270.00000000/396.44735718
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n1238; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_21_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/321.95123291
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n1235; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_2_; master port D
		Antenna/diode mode 1/6; wlay B1; gArea 0.02460000; allowed ratio/ratio 270.00000000/402.43902588
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/mult/z_m[1]; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/mult/U393; master port BN
		Antenna/diode mode 1/6; wlay B1; gArea 0.02400000; allowed ratio/ratio 270.00000000/355.83334351
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/mult/N191; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_34_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.03180000; allowed ratio/ratio 270.00000000/317.61007690
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/mult/N188; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_31_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.03180000; allowed ratio/ratio 270.00000000/366.66665649
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/mult/N187; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_30_; master port D
		Antenna/diode mode 1/6; wlay M4; gArea 0.03180000; allowed ratio/ratio 270.00000000/394.96856689
Antenna DRC for net khu_sensor_top/ads1292_filter/r_converter_f2i_a[24]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/icc_cpts76; master port A
		Antenna/diode mode 1/6; wlay M2; gArea 0.02400000; allowed ratio/ratio 270.00000000/282.04165649
Antenna DRC for net khu_sensor_top/ads1292_filter/r_converter_f2i_a[27]; Net top lay M3
	ICell khu_sensor_top/ads1292_filter/converter_f2i/a_reg_27_; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/343.29269409
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/mult/n601; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/mult/U432; master port A2
		Antenna/diode mode 1/6; wlay B1; gArea 0.09360000; allowed ratio/ratio 270.00000000/354.70086670
	ICell khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_o_Z_reg_0/latch; master port E
		Antenna/diode mode 1/6; wlay B1; gArea 0.09360000; allowed ratio/ratio 270.00000000/354.70086670
	ICell khu_sensor_top/ads1292_filter/iir_hpf/mult/U44; master port AN
		Antenna/diode mode 1/6; wlay B1; gArea 0.09360000; allowed ratio/ratio 270.00000000/354.70086670
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/mult/N450; Net top lay B2
	ICell khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_s_reg/latch; master port E
		Antenna/diode mode 1/6; wlay B1; gArea 0.07080001; allowed ratio/ratio 270.00000000/385.02825928
	ICell khu_sensor_top/ads1292_filter/iir_hpf/mult/U722; master port B0
		Antenna/diode mode 1/6; wlay B1; gArea 0.07080001; allowed ratio/ratio 270.00000000/385.02825928
Antenna DRC for net khu_sensor_top/w_ads1292_reg_data_out[0]; Net top lay M3
	ICell khu_sensor_top/sensor_core/U274; master port B
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/386.99075317
Antenna DRC for net khu_sensor_top/w_ads1292_reg_data_out[6]; Net top lay M3
	ICell khu_sensor_top/sensor_core/U268; master port B
		Antenna/diode mode 1/6; wlay M2; gArea 0.02160000; allowed ratio/ratio 270.00000000/333.28704834
Antenna DRC for net w_ads1292_drdy_p; Net top lay M4
	ICell khu_sensor_top/ads1292_controller/r_ldrdy_reg; master port D
		Antenna/diode mode 1/6; wlay M2; gArea 0.02460000; allowed ratio/ratio 270.00000000/332.43902588
Antenna DRC for net w_ads1292_miso_p; Net top lay M3
	ICell khu_sensor_top/ads1292_controller/spi_master/U28; master port A
		Antenna/diode mode 1/6; wlay M3; gArea 0.06060000; allowed ratio/ratio 270.00000000/467.98348999
	ICell khu_sensor_top/ads1292_controller/spi_master/U30; master port B1
		Antenna/diode mode 1/6; wlay M3; gArea 0.06060000; allowed ratio/ratio 270.00000000/467.98348999
Antenna DRC for net khu_sensor_top/ads1292_controller/n449; Net top lay M4
	ICell khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch; master port E
		Antenna/diode mode 1/6; wlay M3; gArea 0.03180000; allowed ratio/ratio 270.00000000/318.83648682
Antenna DRC for net khu_sensor_top/ads1292_controller/n450; Net top lay B2
	ICell khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/latch; master port E
		Antenna/diode mode 1/6; wlay B1; gArea 0.03180000; allowed ratio/ratio 270.00000000/921.38366699
Found 230 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  131  Alloctr  132  Proc 2384 

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	Less than minimum edge length : 11
	Less than minimum width : 9
	Short : 13


Total Wire Length =                    1195137 micron
Total Number of Contacts =             270410
Total Number of Wires =                224632
Total Number of PtConns =              42044
Total Number of Routed Wires =       224632
Total Routed Wire Length =           1187290 micron
Total Number of Routed Contacts =       270410
	Layer         M1 :      19924 micron
	Layer         M2 :     334200 micron
	Layer         M3 :     503609 micron
	Layer         M4 :     187460 micron
	Layer         B1 :     104251 micron
	Layer         B2 :      36440 micron
	Layer         EA :       9254 micron
	Layer         OA :          0 micron
	Layer         LB :          0 micron
	Via         via6 :        203
	Via         via5 :       2407
	Via         via4 :       6465
	Via         via3 :      29975
	Via        via3v :          2
	Via        via3h :         13
	Via         via2 :     112369
	Via    via2(rot) :          1
	Via        via2v :        137
	Via        via2h :        262
	Via         via1 :      34115
	Via    via1(rot) :       6434
	Via        via1v :      19557
	Via        via1h :       3569
	Via   via1h(rot) :      54901

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 270410 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
        Un-optimized = 100.00% (118576  vias)
    Layer V2         =  0.00% (0      / 112769  vias)
        Un-optimized = 100.00% (112769  vias)
    Layer V3         =  0.00% (0      / 29990   vias)
        Un-optimized = 100.00% (29990   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
        Un-optimized = 100.00% (6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
        Un-optimized = 100.00% (2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
        Un-optimized = 100.00% (203     vias)
 
  Total double via conversion rate    =  0.00% (0 / 270410 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
    Layer V2         =  0.00% (0      / 112769  vias)
    Layer V3         =  0.00% (0      / 29990   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 270410 vias)
 
    Layer V1         =  0.00% (0      / 118576  vias)
        Un-optimized = 100.00% (118576  vias)
    Layer V2         =  0.00% (0      / 112769  vias)
        Un-optimized = 100.00% (112769  vias)
    Layer V3         =  0.00% (0      / 29990   vias)
        Un-optimized = 100.00% (29990   vias)
    Layer W0         =  0.00% (0      / 6465    vias)
        Un-optimized = 100.00% (6465    vias)
    Layer W1         =  0.00% (0      / 2407    vias)
        Un-optimized = 100.00% (2407    vias)
    Layer YT         =  0.00% (0      / 203     vias)
        Un-optimized = 100.00% (203     vias)
 


Verify Summary:

Total number of nets = 33775, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 33
Total number of antenna violations = 231
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
route_zrt_detail -inc true -initial_drc_from_input true
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used  109  Alloctr  105  Proc    0 
[Dr init] Total (MB): Used  124  Alloctr  125  Proc 2384 
Total number of nets = 33775, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 18

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 18: non-uniform partition
Routed	1/604 Partitions, Violations =	814
Routed	3/604 Partitions, Violations =	806
Routed	6/604 Partitions, Violations =	802
Routed	9/604 Partitions, Violations =	792
Routed	12/604 Partitions, Violations =	784
Routed	15/604 Partitions, Violations =	782
Routed	18/604 Partitions, Violations =	779
Routed	21/604 Partitions, Violations =	773
Routed	24/604 Partitions, Violations =	773
Routed	27/604 Partitions, Violations =	773
Routed	30/604 Partitions, Violations =	773
Routed	33/604 Partitions, Violations =	768
Routed	36/604 Partitions, Violations =	768
Routed	39/604 Partitions, Violations =	767
Routed	42/604 Partitions, Violations =	765
Routed	45/604 Partitions, Violations =	765
Routed	48/604 Partitions, Violations =	774
Routed	51/604 Partitions, Violations =	770
Routed	54/604 Partitions, Violations =	765
Routed	57/604 Partitions, Violations =	766
Routed	60/604 Partitions, Violations =	766
Routed	63/604 Partitions, Violations =	764
Routed	66/604 Partitions, Violations =	764
Routed	69/604 Partitions, Violations =	763
Routed	72/604 Partitions, Violations =	763
Routed	75/604 Partitions, Violations =	763
Routed	78/604 Partitions, Violations =	762
Routed	81/604 Partitions, Violations =	763
Routed	84/604 Partitions, Violations =	761
Routed	87/604 Partitions, Violations =	759
Routed	90/604 Partitions, Violations =	759
Routed	93/604 Partitions, Violations =	758
Routed	96/604 Partitions, Violations =	755
Routed	99/604 Partitions, Violations =	753
Routed	102/604 Partitions, Violations =	753
Routed	105/604 Partitions, Violations =	753
Routed	108/604 Partitions, Violations =	753
Routed	111/604 Partitions, Violations =	753
Routed	114/604 Partitions, Violations =	754
Routed	117/604 Partitions, Violations =	754
Routed	120/604 Partitions, Violations =	754
Routed	123/604 Partitions, Violations =	753
Routed	126/604 Partitions, Violations =	754
Routed	129/604 Partitions, Violations =	754
Routed	132/604 Partitions, Violations =	751
Routed	135/604 Partitions, Violations =	749
Routed	138/604 Partitions, Violations =	749
Routed	141/604 Partitions, Violations =	747
Routed	144/604 Partitions, Violations =	748
Routed	147/604 Partitions, Violations =	748
Routed	150/604 Partitions, Violations =	748
Routed	153/604 Partitions, Violations =	748
Routed	156/604 Partitions, Violations =	749
Routed	159/604 Partitions, Violations =	746
Routed	162/604 Partitions, Violations =	743
Routed	165/604 Partitions, Violations =	740
Routed	168/604 Partitions, Violations =	740
Routed	171/604 Partitions, Violations =	741
Routed	174/604 Partitions, Violations =	739
Routed	177/604 Partitions, Violations =	739
Routed	180/604 Partitions, Violations =	739
Routed	183/604 Partitions, Violations =	738
Routed	186/604 Partitions, Violations =	738
Routed	189/604 Partitions, Violations =	738
Routed	192/604 Partitions, Violations =	738
Routed	195/604 Partitions, Violations =	736
Routed	198/604 Partitions, Violations =	734
Routed	201/604 Partitions, Violations =	734
Routed	204/604 Partitions, Violations =	734
Routed	207/604 Partitions, Violations =	730
Routed	210/604 Partitions, Violations =	712
Routed	213/604 Partitions, Violations =	709
Routed	216/604 Partitions, Violations =	702
Routed	219/604 Partitions, Violations =	694
Routed	222/604 Partitions, Violations =	694
Routed	225/604 Partitions, Violations =	691
Routed	228/604 Partitions, Violations =	688
Routed	231/604 Partitions, Violations =	682
Routed	234/604 Partitions, Violations =	678
Routed	237/604 Partitions, Violations =	675
Routed	240/604 Partitions, Violations =	669
Routed	243/604 Partitions, Violations =	665
Routed	246/604 Partitions, Violations =	661
Routed	249/604 Partitions, Violations =	655
Routed	252/604 Partitions, Violations =	650
Routed	255/604 Partitions, Violations =	647
Routed	258/604 Partitions, Violations =	639
Routed	261/604 Partitions, Violations =	635
Routed	264/604 Partitions, Violations =	630
Routed	267/604 Partitions, Violations =	627
Routed	270/604 Partitions, Violations =	621
Routed	273/604 Partitions, Violations =	616
Routed	276/604 Partitions, Violations =	607
Routed	279/604 Partitions, Violations =	599
Routed	282/604 Partitions, Violations =	593
Routed	285/604 Partitions, Violations =	587
Routed	288/604 Partitions, Violations =	578
Routed	291/604 Partitions, Violations =	572
Routed	294/604 Partitions, Violations =	567
Routed	297/604 Partitions, Violations =	562
Routed	300/604 Partitions, Violations =	557
Routed	303/604 Partitions, Violations =	551
Routed	306/604 Partitions, Violations =	540
Routed	309/604 Partitions, Violations =	540
Routed	312/604 Partitions, Violations =	535
Routed	315/604 Partitions, Violations =	530
Routed	318/604 Partitions, Violations =	525
Routed	321/604 Partitions, Violations =	521
Routed	324/604 Partitions, Violations =	516
Routed	327/604 Partitions, Violations =	510
Routed	330/604 Partitions, Violations =	506
Routed	333/604 Partitions, Violations =	498
Routed	336/604 Partitions, Violations =	493
Routed	339/604 Partitions, Violations =	488
Routed	342/604 Partitions, Violations =	480
Routed	345/604 Partitions, Violations =	476
Routed	348/604 Partitions, Violations =	469
Routed	351/604 Partitions, Violations =	461
Routed	354/604 Partitions, Violations =	456
Routed	357/604 Partitions, Violations =	452
Routed	360/604 Partitions, Violations =	444
Routed	363/604 Partitions, Violations =	439
Routed	366/604 Partitions, Violations =	434
Routed	369/604 Partitions, Violations =	428
Routed	372/604 Partitions, Violations =	420
Routed	375/604 Partitions, Violations =	414
Routed	378/604 Partitions, Violations =	414
Routed	381/604 Partitions, Violations =	410
Routed	384/604 Partitions, Violations =	405
Routed	387/604 Partitions, Violations =	397
Routed	390/604 Partitions, Violations =	394
Routed	393/604 Partitions, Violations =	391
Routed	396/604 Partitions, Violations =	386
Routed	399/604 Partitions, Violations =	385
Routed	402/604 Partitions, Violations =	377
Routed	405/604 Partitions, Violations =	368
Routed	408/604 Partitions, Violations =	369
Routed	411/604 Partitions, Violations =	362
Routed	414/604 Partitions, Violations =	358
Routed	417/604 Partitions, Violations =	348
Routed	420/604 Partitions, Violations =	344
Routed	423/604 Partitions, Violations =	336
Routed	426/604 Partitions, Violations =	332
Routed	429/604 Partitions, Violations =	328
Routed	432/604 Partitions, Violations =	324
Routed	435/604 Partitions, Violations =	320
Routed	438/604 Partitions, Violations =	317
Routed	441/604 Partitions, Violations =	315
Routed	444/604 Partitions, Violations =	314
Routed	447/604 Partitions, Violations =	313
Routed	450/604 Partitions, Violations =	310
Routed	453/604 Partitions, Violations =	308
Routed	456/604 Partitions, Violations =	306
Routed	459/604 Partitions, Violations =	305
Routed	462/604 Partitions, Violations =	302
Routed	465/604 Partitions, Violations =	299
Routed	468/604 Partitions, Violations =	296
Routed	471/604 Partitions, Violations =	296
Routed	474/604 Partitions, Violations =	292
Routed	477/604 Partitions, Violations =	289
Routed	480/604 Partitions, Violations =	284
Routed	483/604 Partitions, Violations =	282
Routed	486/604 Partitions, Violations =	282
Routed	489/604 Partitions, Violations =	280
Routed	492/604 Partitions, Violations =	278
Routed	495/604 Partitions, Violations =	277
Routed	498/604 Partitions, Violations =	275
Routed	501/604 Partitions, Violations =	274
Routed	504/604 Partitions, Violations =	270
Routed	507/604 Partitions, Violations =	266
Routed	510/604 Partitions, Violations =	261
Routed	513/604 Partitions, Violations =	260
Routed	516/604 Partitions, Violations =	260
Routed	519/604 Partitions, Violations =	258
Routed	522/604 Partitions, Violations =	260
Routed	525/604 Partitions, Violations =	259
Routed	528/604 Partitions, Violations =	258
Routed	531/604 Partitions, Violations =	256
Routed	534/604 Partitions, Violations =	253
Routed	537/604 Partitions, Violations =	252
Routed	540/604 Partitions, Violations =	249
Routed	543/604 Partitions, Violations =	250
Routed	546/604 Partitions, Violations =	248
Routed	549/604 Partitions, Violations =	243
Routed	552/604 Partitions, Violations =	238
Routed	555/604 Partitions, Violations =	237
Routed	558/604 Partitions, Violations =	234
Routed	561/604 Partitions, Violations =	232
Routed	564/604 Partitions, Violations =	227
Routed	567/604 Partitions, Violations =	227
Routed	570/604 Partitions, Violations =	226
Routed	573/604 Partitions, Violations =	226
Routed	576/604 Partitions, Violations =	223
Routed	579/604 Partitions, Violations =	222
Routed	582/604 Partitions, Violations =	219
Routed	585/604 Partitions, Violations =	217
Routed	588/604 Partitions, Violations =	216
Routed	591/604 Partitions, Violations =	212
Routed	594/604 Partitions, Violations =	210
Routed	597/604 Partitions, Violations =	205
Routed	600/604 Partitions, Violations =	199
Routed	603/604 Partitions, Violations =	194

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	193
	@@@@ Total number of instance ports with antenna violations =	9

	Less than minimum area : 50
	Less than minimum edge length : 11
	Less than minimum width : 6
	Short : 13
	Internal-only types : 113

[Iter 18] Elapsed real time: 0:00:12 
[Iter 18] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 18] Stage (MB): Used  117  Alloctr  114  Proc    0 
[Iter 18] Total (MB): Used  133  Alloctr  134  Proc 2384 

End DR iteration 18 with 604 parts

Start DR iteration 19: non-uniform partition
Routed	1/152 Partitions, Violations =	191
Routed	2/152 Partitions, Violations =	191
Routed	3/152 Partitions, Violations =	191
Routed	4/152 Partitions, Violations =	190
Routed	5/152 Partitions, Violations =	190
Routed	6/152 Partitions, Violations =	190
Routed	7/152 Partitions, Violations =	190
Routed	8/152 Partitions, Violations =	191
Routed	9/152 Partitions, Violations =	192
Routed	10/152 Partitions, Violations =	193
Routed	11/152 Partitions, Violations =	194
Routed	12/152 Partitions, Violations =	196
Routed	13/152 Partitions, Violations =	198
Routed	14/152 Partitions, Violations =	189
Routed	15/152 Partitions, Violations =	189
Routed	16/152 Partitions, Violations =	189
Routed	17/152 Partitions, Violations =	189
Routed	18/152 Partitions, Violations =	189
Routed	19/152 Partitions, Violations =	189
Routed	20/152 Partitions, Violations =	189
Routed	21/152 Partitions, Violations =	189
Routed	22/152 Partitions, Violations =	189
Routed	23/152 Partitions, Violations =	186
Routed	24/152 Partitions, Violations =	184
Routed	25/152 Partitions, Violations =	182
Routed	26/152 Partitions, Violations =	180
Routed	27/152 Partitions, Violations =	178
Routed	28/152 Partitions, Violations =	175
Routed	29/152 Partitions, Violations =	173
Routed	30/152 Partitions, Violations =	171
Routed	31/152 Partitions, Violations =	169
Routed	32/152 Partitions, Violations =	166
Routed	33/152 Partitions, Violations =	165
Routed	34/152 Partitions, Violations =	163
Routed	35/152 Partitions, Violations =	162
Routed	36/152 Partitions, Violations =	161
Routed	37/152 Partitions, Violations =	160
Routed	38/152 Partitions, Violations =	159
Routed	39/152 Partitions, Violations =	158
Routed	40/152 Partitions, Violations =	157
Routed	41/152 Partitions, Violations =	156
Routed	42/152 Partitions, Violations =	155
Routed	43/152 Partitions, Violations =	154
Routed	44/152 Partitions, Violations =	153
Routed	45/152 Partitions, Violations =	152
Routed	46/152 Partitions, Violations =	151
Routed	47/152 Partitions, Violations =	150
Routed	48/152 Partitions, Violations =	149
Routed	49/152 Partitions, Violations =	148
Routed	50/152 Partitions, Violations =	147
Routed	51/152 Partitions, Violations =	146
Routed	52/152 Partitions, Violations =	145
Routed	53/152 Partitions, Violations =	144
Routed	54/152 Partitions, Violations =	143
Routed	55/152 Partitions, Violations =	142
Routed	56/152 Partitions, Violations =	141
Routed	57/152 Partitions, Violations =	140
Routed	58/152 Partitions, Violations =	139
Routed	59/152 Partitions, Violations =	138
Routed	60/152 Partitions, Violations =	137
Routed	61/152 Partitions, Violations =	136
Routed	62/152 Partitions, Violations =	135
Routed	63/152 Partitions, Violations =	134
Routed	64/152 Partitions, Violations =	133
Routed	65/152 Partitions, Violations =	132
Routed	66/152 Partitions, Violations =	130
Routed	67/152 Partitions, Violations =	129
Routed	68/152 Partitions, Violations =	128
Routed	69/152 Partitions, Violations =	127
Routed	70/152 Partitions, Violations =	126
Routed	71/152 Partitions, Violations =	124
Routed	72/152 Partitions, Violations =	123
Routed	73/152 Partitions, Violations =	122
Routed	74/152 Partitions, Violations =	121
Routed	75/152 Partitions, Violations =	120
Routed	76/152 Partitions, Violations =	119
Routed	77/152 Partitions, Violations =	118
Routed	78/152 Partitions, Violations =	117
Routed	79/152 Partitions, Violations =	116
Routed	80/152 Partitions, Violations =	115
Routed	81/152 Partitions, Violations =	114
Routed	82/152 Partitions, Violations =	113
Routed	83/152 Partitions, Violations =	112
Routed	84/152 Partitions, Violations =	111
Routed	85/152 Partitions, Violations =	110
Routed	86/152 Partitions, Violations =	109
Routed	87/152 Partitions, Violations =	108
Routed	88/152 Partitions, Violations =	107
Routed	89/152 Partitions, Violations =	106
Routed	90/152 Partitions, Violations =	105
Routed	91/152 Partitions, Violations =	104
Routed	92/152 Partitions, Violations =	102
Routed	93/152 Partitions, Violations =	101
Routed	94/152 Partitions, Violations =	100
Routed	95/152 Partitions, Violations =	99
Routed	96/152 Partitions, Violations =	98
Routed	97/152 Partitions, Violations =	97
Routed	98/152 Partitions, Violations =	96
Routed	99/152 Partitions, Violations =	94
Routed	100/152 Partitions, Violations =	91
Routed	101/152 Partitions, Violations =	89
Routed	102/152 Partitions, Violations =	89
Routed	103/152 Partitions, Violations =	88
Routed	104/152 Partitions, Violations =	87
Routed	105/152 Partitions, Violations =	86
Routed	106/152 Partitions, Violations =	85
Routed	107/152 Partitions, Violations =	85
Routed	108/152 Partitions, Violations =	84
Routed	109/152 Partitions, Violations =	83
Routed	110/152 Partitions, Violations =	82
Routed	111/152 Partitions, Violations =	81
Routed	112/152 Partitions, Violations =	80
Routed	113/152 Partitions, Violations =	79
Routed	114/152 Partitions, Violations =	78
Routed	115/152 Partitions, Violations =	77
Routed	116/152 Partitions, Violations =	76
Routed	117/152 Partitions, Violations =	75
Routed	118/152 Partitions, Violations =	74
Routed	119/152 Partitions, Violations =	73
Routed	120/152 Partitions, Violations =	70
Routed	121/152 Partitions, Violations =	69
Routed	122/152 Partitions, Violations =	68
Routed	123/152 Partitions, Violations =	67
Routed	124/152 Partitions, Violations =	66
Routed	125/152 Partitions, Violations =	64
Routed	126/152 Partitions, Violations =	63
Routed	127/152 Partitions, Violations =	62
Routed	128/152 Partitions, Violations =	61
Routed	129/152 Partitions, Violations =	60
Routed	130/152 Partitions, Violations =	59
Routed	131/152 Partitions, Violations =	58
Routed	132/152 Partitions, Violations =	57
Routed	133/152 Partitions, Violations =	55
Routed	134/152 Partitions, Violations =	54
Routed	135/152 Partitions, Violations =	53
Routed	136/152 Partitions, Violations =	52
Routed	137/152 Partitions, Violations =	51
Routed	138/152 Partitions, Violations =	50
Routed	139/152 Partitions, Violations =	49
Routed	140/152 Partitions, Violations =	48
Routed	141/152 Partitions, Violations =	47
Routed	142/152 Partitions, Violations =	46
Routed	143/152 Partitions, Violations =	45
Routed	144/152 Partitions, Violations =	44
Routed	145/152 Partitions, Violations =	43
Routed	146/152 Partitions, Violations =	42
Routed	147/152 Partitions, Violations =	41
Routed	148/152 Partitions, Violations =	39
Routed	149/152 Partitions, Violations =	38
Routed	150/152 Partitions, Violations =	37
Routed	151/152 Partitions, Violations =	36
Routed	152/152 Partitions, Violations =	35

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	35
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 12
	Less than minimum width : 10
	Short : 13

[Iter 19] Elapsed real time: 0:00:14 
[Iter 19] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 19] Stage (MB): Used  117  Alloctr  114  Proc    0 
[Iter 19] Total (MB): Used  133  Alloctr  134  Proc 2384 

End DR iteration 19 with 152 parts

Start DR iteration 20: non-uniform partition
Routed	1/19 Partitions, Violations =	34
Routed	2/19 Partitions, Violations =	34
Routed	3/19 Partitions, Violations =	34
Routed	4/19 Partitions, Violations =	33
Routed	5/19 Partitions, Violations =	33
Routed	6/19 Partitions, Violations =	33
Routed	7/19 Partitions, Violations =	32
Routed	8/19 Partitions, Violations =	32
Routed	9/19 Partitions, Violations =	31
Routed	10/19 Partitions, Violations =	31
Routed	11/19 Partitions, Violations =	31
Routed	12/19 Partitions, Violations =	32
Routed	13/19 Partitions, Violations =	34
Routed	14/19 Partitions, Violations =	34
Routed	15/19 Partitions, Violations =	34
Routed	16/19 Partitions, Violations =	34
Routed	17/19 Partitions, Violations =	34
Routed	18/19 Partitions, Violations =	34
Routed	19/19 Partitions, Violations =	34

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 12
	Less than minimum width : 7
	Short : 13
	Internal-only types : 2

[Iter 20] Elapsed real time: 0:00:15 
[Iter 20] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 20] Stage (MB): Used  117  Alloctr  114  Proc    0 
[Iter 20] Total (MB): Used  133  Alloctr  134  Proc 2384 

End DR iteration 20 with 19 parts

Start DR iteration 21: non-uniform partition
Routed	1/19 Partitions, Violations =	34
Routed	2/19 Partitions, Violations =	34
Routed	3/19 Partitions, Violations =	34
Routed	4/19 Partitions, Violations =	32
Routed	5/19 Partitions, Violations =	31
Routed	6/19 Partitions, Violations =	31
Routed	7/19 Partitions, Violations =	29
Routed	8/19 Partitions, Violations =	29
Routed	9/19 Partitions, Violations =	30
Routed	10/19 Partitions, Violations =	31
Routed	11/19 Partitions, Violations =	32
Routed	12/19 Partitions, Violations =	31
Routed	13/19 Partitions, Violations =	31
Routed	14/19 Partitions, Violations =	31
Routed	15/19 Partitions, Violations =	31
Routed	16/19 Partitions, Violations =	31
Routed	17/19 Partitions, Violations =	31
Routed	18/19 Partitions, Violations =	31
Routed	19/19 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 10
	Less than minimum width : 8
	Short : 13

[Iter 21] Elapsed real time: 0:00:16 
[Iter 21] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 21] Stage (MB): Used  117  Alloctr  114  Proc    0 
[Iter 21] Total (MB): Used  133  Alloctr  134  Proc 2384 

End DR iteration 21 with 19 parts

Start DR iteration 22: non-uniform partition
Routed	1/19 Partitions, Violations =	29
Routed	2/19 Partitions, Violations =	28
Routed	3/19 Partitions, Violations =	28
Routed	4/19 Partitions, Violations =	28
Routed	5/19 Partitions, Violations =	28
Routed	6/19 Partitions, Violations =	26
Routed	7/19 Partitions, Violations =	26
Routed	8/19 Partitions, Violations =	26
Routed	9/19 Partitions, Violations =	27
Routed	10/19 Partitions, Violations =	27
Routed	11/19 Partitions, Violations =	27
Routed	12/19 Partitions, Violations =	27
Routed	13/19 Partitions, Violations =	27
Routed	14/19 Partitions, Violations =	27
Routed	15/19 Partitions, Violations =	27
Routed	16/19 Partitions, Violations =	27
Routed	17/19 Partitions, Violations =	27
Routed	18/19 Partitions, Violations =	27
Routed	19/19 Partitions, Violations =	27

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	27
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 8
	Less than minimum width : 6
	Short : 13

[Iter 22] Elapsed real time: 0:00:17 
[Iter 22] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[Iter 22] Stage (MB): Used  117  Alloctr  114  Proc    0 
[Iter 22] Total (MB): Used  133  Alloctr  134  Proc 2384 

End DR iteration 22 with 19 parts

Start DR iteration 23: non-uniform partition
Routed	1/19 Partitions, Violations =	26
Routed	2/19 Partitions, Violations =	26
Routed	3/19 Partitions, Violations =	26
Routed	4/19 Partitions, Violations =	26
Routed	5/19 Partitions, Violations =	26
Routed	6/19 Partitions, Violations =	26
Routed	7/19 Partitions, Violations =	26
Routed	8/19 Partitions, Violations =	26
Routed	9/19 Partitions, Violations =	28
Routed	10/19 Partitions, Violations =	30
Routed	11/19 Partitions, Violations =	30
Routed	12/19 Partitions, Violations =	30
Routed	13/19 Partitions, Violations =	32
Routed	14/19 Partitions, Violations =	32
Routed	15/19 Partitions, Violations =	32
Routed	16/19 Partitions, Violations =	32
Routed	17/19 Partitions, Violations =	32
Routed	18/19 Partitions, Violations =	32
Routed	19/19 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13

[Iter 23] Elapsed real time: 0:00:18 
[Iter 23] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[Iter 23] Stage (MB): Used  117  Alloctr  114  Proc    0 
[Iter 23] Total (MB): Used  133  Alloctr  134  Proc 2384 

End DR iteration 23 with 19 parts

Start DR iteration 24: non-uniform partition
Routed	1/19 Partitions, Violations =	32
Routed	2/19 Partitions, Violations =	32
Routed	3/19 Partitions, Violations =	32
Routed	4/19 Partitions, Violations =	31
Routed	5/19 Partitions, Violations =	30
Routed	6/19 Partitions, Violations =	30
Routed	7/19 Partitions, Violations =	30
Routed	8/19 Partitions, Violations =	30
Routed	9/19 Partitions, Violations =	30
Routed	10/19 Partitions, Violations =	30
Routed	11/19 Partitions, Violations =	31
Routed	12/19 Partitions, Violations =	33
Routed	13/19 Partitions, Violations =	33
Routed	14/19 Partitions, Violations =	33
Routed	15/19 Partitions, Violations =	33
Routed	16/19 Partitions, Violations =	33
Routed	17/19 Partitions, Violations =	33
Routed	18/19 Partitions, Violations =	33
Routed	19/19 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 12
	Less than minimum width : 8
	Short : 13

[Iter 24] Elapsed real time: 0:00:19 
[Iter 24] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[Iter 24] Stage (MB): Used  117  Alloctr  114  Proc    0 
[Iter 24] Total (MB): Used  133  Alloctr  134  Proc 2384 

End DR iteration 24 with 19 parts

Start DR iteration 25: non-uniform partition
Routed	1/19 Partitions, Violations =	33
Routed	2/19 Partitions, Violations =	32
Routed	3/19 Partitions, Violations =	30
Routed	4/19 Partitions, Violations =	28
Routed	5/19 Partitions, Violations =	27
Routed	6/19 Partitions, Violations =	26
Routed	7/19 Partitions, Violations =	26
Routed	8/19 Partitions, Violations =	24
Routed	9/19 Partitions, Violations =	25
Routed	10/19 Partitions, Violations =	26
Routed	11/19 Partitions, Violations =	27
Routed	12/19 Partitions, Violations =	28
Routed	13/19 Partitions, Violations =	28
Routed	14/19 Partitions, Violations =	28
Routed	15/19 Partitions, Violations =	28
Routed	16/19 Partitions, Violations =	28
Routed	17/19 Partitions, Violations =	28
Routed	18/19 Partitions, Violations =	28
Routed	19/19 Partitions, Violations =	28

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	28
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 9
	Less than minimum width : 6
	Short : 13

[Iter 25] Elapsed real time: 0:00:20 
[Iter 25] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[Iter 25] Stage (MB): Used  117  Alloctr  114  Proc    0 
[Iter 25] Total (MB): Used  133  Alloctr  134  Proc 2384 

End DR iteration 25 with 19 parts

Start DR iteration 26: non-uniform partition
Routed	1/19 Partitions, Violations =	28
Routed	2/19 Partitions, Violations =	28
Routed	3/19 Partitions, Violations =	28
Routed	4/19 Partitions, Violations =	28
Routed	5/19 Partitions, Violations =	28
Routed	6/19 Partitions, Violations =	28
Routed	7/19 Partitions, Violations =	29
Routed	8/19 Partitions, Violations =	30
Routed	9/19 Partitions, Violations =	31
Routed	10/19 Partitions, Violations =	33
Routed	11/19 Partitions, Violations =	35
Routed	12/19 Partitions, Violations =	37
Routed	13/19 Partitions, Violations =	38
Routed	14/19 Partitions, Violations =	38
Routed	15/19 Partitions, Violations =	38
Routed	16/19 Partitions, Violations =	38
Routed	17/19 Partitions, Violations =	38
Routed	18/19 Partitions, Violations =	38
Routed	19/19 Partitions, Violations =	38

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	38
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 13
	Less than minimum width : 12
	Short : 13

[Iter 26] Elapsed real time: 0:00:21 
[Iter 26] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[Iter 26] Stage (MB): Used  117  Alloctr  114  Proc    0 
[Iter 26] Total (MB): Used  133  Alloctr  134  Proc 2384 

End DR iteration 26 with 19 parts

Start DR iteration 27: non-uniform partition
Routed	1/19 Partitions, Violations =	37
Routed	2/19 Partitions, Violations =	36
Routed	3/19 Partitions, Violations =	36
Routed	4/19 Partitions, Violations =	36
Routed	5/19 Partitions, Violations =	36
Routed	6/19 Partitions, Violations =	35
Routed	7/19 Partitions, Violations =	35
Routed	8/19 Partitions, Violations =	34
Routed	9/19 Partitions, Violations =	33
Routed	10/19 Partitions, Violations =	33
Routed	11/19 Partitions, Violations =	31
Routed	12/19 Partitions, Violations =	31
Routed	13/19 Partitions, Violations =	31
Routed	14/19 Partitions, Violations =	31
Routed	15/19 Partitions, Violations =	31
Routed	16/19 Partitions, Violations =	31
Routed	17/19 Partitions, Violations =	31
Routed	18/19 Partitions, Violations =	31
Routed	19/19 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 12
	Less than minimum width : 6
	Short : 13

[Iter 27] Elapsed real time: 0:00:23 
[Iter 27] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:23
[Iter 27] Stage (MB): Used  117  Alloctr  114  Proc    0 
[Iter 27] Total (MB): Used  133  Alloctr  134  Proc 2384 

End DR iteration 27 with 19 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since not converging

[DR] Elapsed real time: 0:00:23 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:23
[DR] Stage (MB): Used  100  Alloctr   97  Proc    0 
[DR] Total (MB): Used  116  Alloctr  118  Proc 2384 
[DR: Done] Elapsed real time: 0:00:23 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:23
[DR: Done] Stage (MB): Used  100  Alloctr   97  Proc    0 
[DR: Done] Total (MB): Used  116  Alloctr  118  Proc 2384 

DR finished with 1 open nets, of which 0 are frozen

DR finished with 31 violations and 6 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	Less than minimum edge length : 12
	Less than minimum width : 6
	Short : 13



Total Wire Length =                    1195279 micron
Total Number of Contacts =             271398
Total Number of Wires =                224931
Total Number of PtConns =              42349
Total Number of Routed Wires =       224931
Total Routed Wire Length =           1187359 micron
Total Number of Routed Contacts =       271398
	Layer         M1 :      20984 micron
	Layer         M2 :     334826 micron
	Layer         M3 :     504896 micron
	Layer         M4 :     187199 micron
	Layer         B1 :     101790 micron
	Layer         B2 :      36141 micron
	Layer         EA :       9442 micron
	Layer         OA :          0 micron
	Layer         LB :          0 micron
	Via         via6 :        234
	Via         via5 :       2548
	Via         via4 :       6655
	Via         via3 :      30287
	Via        via3v :          3
	Via        via3h :         13
	Via         via2 :     112622
	Via    via2(rot) :          1
	Via        via2v :        137
	Via        via2h :        261
	Via         via1 :      34170
	Via    via1(rot) :       6502
	Via        via1v :      19650
	Via        via1h :       3568
	Via   via1h(rot) :      54747

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 271398 vias)
 
    Layer V1         =  0.00% (0      / 118637  vias)
        Un-optimized = 100.00% (118637  vias)
    Layer V2         =  0.00% (0      / 113021  vias)
        Un-optimized = 100.00% (113021  vias)
    Layer V3         =  0.00% (0      / 30303   vias)
        Un-optimized = 100.00% (30303   vias)
    Layer W0         =  0.00% (0      / 6655    vias)
        Un-optimized = 100.00% (6655    vias)
    Layer W1         =  0.00% (0      / 2548    vias)
        Un-optimized = 100.00% (2548    vias)
    Layer YT         =  0.00% (0      / 234     vias)
        Un-optimized = 100.00% (234     vias)
 
  Total double via conversion rate    =  0.00% (0 / 271398 vias)
 
    Layer V1         =  0.00% (0      / 118637  vias)
    Layer V2         =  0.00% (0      / 113021  vias)
    Layer V3         =  0.00% (0      / 30303   vias)
    Layer W0         =  0.00% (0      / 6655    vias)
    Layer W1         =  0.00% (0      / 2548    vias)
    Layer YT         =  0.00% (0      / 234     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 271398 vias)
 
    Layer V1         =  0.00% (0      / 118637  vias)
        Un-optimized = 100.00% (118637  vias)
    Layer V2         =  0.00% (0      / 113021  vias)
        Un-optimized = 100.00% (113021  vias)
    Layer V3         =  0.00% (0      / 30303   vias)
        Un-optimized = 100.00% (30303   vias)
    Layer W0         =  0.00% (0      / 6655    vias)
        Un-optimized = 100.00% (6655    vias)
    Layer W1         =  0.00% (0      / 2548    vias)
        Un-optimized = 100.00% (2548    vias)
    Layer YT         =  0.00% (0      / 234     vias)
        Un-optimized = 100.00% (234     vias)
 

Total number of nets = 33775
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 31
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
SPCL ECO: Found 13 DRCs across 8 nets that will be rerouted.
Num of special eco nets = 8
[SPCL ECO: Init] Elapsed real time: 0:00:00 
[SPCL ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SPCL ECO: Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: Init] Total (MB): Used  116  Alloctr  118  Proc 2384 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  120  Alloctr  122  Proc 2384 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  174  Alloctr  176  Proc 2384 
Net statistics:
Total number of nets     = 33775
Number of nets to route  = 8
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 447
Number of nets with min-layer-mode soft-cost-medium = 447
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 409
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
33759 nets are fully connected,
 of which 33759 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  186  Alloctr  188  Proc 2384 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   13  Proc    0 
[End of Build Congestion map] Total (MB): Used  183  Alloctr  201  Proc 2384 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   66  Alloctr   82  Proc    0 
[End of Build Data] Total (MB): Used  187  Alloctr  204  Proc 2384 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  187  Alloctr  204  Proc 2384 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  187  Alloctr  204  Proc 2384 
Initial. Routing result:
Initial. Both Dirs: Overflow =   346 Max = 5 GRCs =   298 (0.02%)
Initial. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   344 Max = 5 (GRCs =  1) GRCs =   295 (0.04%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   336 Max = 5 (GRCs =  1) GRCs =   287 (0.04%)
Initial. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.00%)
Initial. M4         Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. 1(12.5 %) of nets did not connect.
Initial. Total Wire Length = 2088.20
Initial. Layer M1 wire length = 251.90
Initial. Layer M2 wire length = 835.08
Initial. Layer M3 wire length = 998.02
Initial. Layer M4 wire length = 3.19
Initial. Layer B1 wire length = 0.00
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 38
Initial. Via via1 count = 9
Initial. Via via2 count = 27
Initial. Via via3 count = 2
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  187  Alloctr  204  Proc 2384 
phase1. Routing result:
phase1. Both Dirs: Overflow =   346 Max = 5 GRCs =   298 (0.02%)
phase1. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.00%)
phase1. V routing: Overflow =   344 Max = 5 (GRCs =  1) GRCs =   295 (0.04%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   336 Max = 5 (GRCs =  1) GRCs =   287 (0.04%)
phase1. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.00%)
phase1. M4         Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. 1(12.5 %) of nets did not connect.
phase1. Total Wire Length = 2089.80
phase1. Layer M1 wire length = 180.80
phase1. Layer M2 wire length = 834.27
phase1. Layer M3 wire length = 1071.54
phase1. Layer M4 wire length = 3.19
phase1. Layer B1 wire length = 0.00
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 37
phase1. Via via1 count = 7
phase1. Via via2 count = 28
phase1. Via via3 count = 2
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  187  Alloctr  204  Proc 2384 
phase2. Routing result:
phase2. Both Dirs: Overflow =   346 Max = 5 GRCs =   298 (0.02%)
phase2. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.00%)
phase2. V routing: Overflow =   344 Max = 5 (GRCs =  1) GRCs =   295 (0.04%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   336 Max = 5 (GRCs =  1) GRCs =   287 (0.04%)
phase2. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.00%)
phase2. M4         Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. 1(12.5 %) of nets did not connect.
phase2. Total Wire Length = 2089.80
phase2. Layer M1 wire length = 180.80
phase2. Layer M2 wire length = 834.27
phase2. Layer M3 wire length = 1071.54
phase2. Layer M4 wire length = 3.19
phase2. Layer B1 wire length = 0.00
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 37
phase2. Via via1 count = 7
phase2. Via via2 count = 28
phase2. Via via3 count = 2
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   66  Alloctr   82  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  187  Alloctr  204  Proc 2384 

Congestion utilization per direction:
Average vertical track utilization   =  4.13 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.68 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -42  Alloctr  -56  Proc    0 
[GR: Done] Total (MB): Used  171  Alloctr  172  Proc 2384 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   50  Alloctr   50  Proc    0 
[GR: Done] Total (MB): Used  171  Alloctr  172  Proc 2384 
Warning: Shape {1080060 1216560 1080160 1285685} on layer M2 is not on min manufacturing grid. Snap it to {1080060 1216560 1080160 1285690}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  121  Alloctr  123  Proc 2384 
[SPCL ECO: GR] Elapsed real time: 0:00:03 
[SPCL ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[SPCL ECO: GR] Stage (MB): Used    4  Alloctr    4  Proc    0 
[SPCL ECO: GR] Total (MB): Used  121  Alloctr  123  Proc 2384 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  121  Alloctr  123  Proc 2384 

Start initial assignment
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

Number of wires with overlap after iteration 0 = 64 of 120


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  122  Alloctr  123  Proc 2384 

Reroute to fix overlaps
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  122  Alloctr  123  Proc 2384 

Number of wires with overlap after iteration 1 = 24 of 96


Wire length and via report:
---------------------------
Number of M1 wires: 1 		 CONT1: 0
Number of M2 wires: 52 		 via1: 7
Number of M3 wires: 41 		 via2: 47
Number of M4 wires: 2 		 via3: 4
Number of B1 wires: 0 		 via4: 0
Number of B2 wires: 0 		 via5: 0
Number of EA wires: 0 		 via6: 0
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 96 		 vias: 58

Total M1 wire length: 180.8
Total M2 wire length: 837.4
Total M3 wire length: 1067.8
Total M4 wire length: 3.3
Total B1 wire length: 0.0
Total B2 wire length: 0.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 2089.3

Longest M1 wire length: 180.8
Longest M2 wire length: 128.2
Longest M3 wire length: 161.6
Longest M4 wire length: 2.8
Longest B1 wire length: 0.0
Longest B2 wire length: 0.0
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  117  Alloctr  118  Proc 2384 
[SPCL ECO: CDR] Elapsed real time: 0:00:04 
[SPCL ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[SPCL ECO: CDR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: CDR] Total (MB): Used  117  Alloctr  118  Proc 2384 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin ECO DRC check ...

Checked	1/484 Partitions, Violations =	31
Checked	19/484 Partitions, Violations =	31
Checked	38/484 Partitions, Violations =	32
Checked	57/484 Partitions, Violations =	32
Checked	76/484 Partitions, Violations =	40
Checked	95/484 Partitions, Violations =	40
Checked	114/484 Partitions, Violations =	40
Checked	133/484 Partitions, Violations =	40
Checked	152/484 Partitions, Violations =	40
Checked	171/484 Partitions, Violations =	40
Checked	190/484 Partitions, Violations =	47
Checked	209/484 Partitions, Violations =	64
Checked	228/484 Partitions, Violations =	64
Checked	247/484 Partitions, Violations =	69
Checked	266/484 Partitions, Violations =	69
Checked	285/484 Partitions, Violations =	69
Checked	304/484 Partitions, Violations =	69
Checked	323/484 Partitions, Violations =	69
Checked	342/484 Partitions, Violations =	69
Checked	361/484 Partitions, Violations =	70
Checked	380/484 Partitions, Violations =	70
Checked	399/484 Partitions, Violations =	70
Checked	418/484 Partitions, Violations =	70
Checked	437/484 Partitions, Violations =	70
Checked	456/484 Partitions, Violations =	86
Checked	475/484 Partitions, Violations =	86

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	86

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  133  Alloctr  135  Proc 2384 

Total Wire Length =                    1195280 micron
Total Number of Contacts =             271391
Total Number of Wires =                224940
Total Number of PtConns =              42347
Total Number of Routed Wires =       224940
Total Routed Wire Length =           1187360 micron
Total Number of Routed Contacts =       271391
	Layer         M1 :      20971 micron
	Layer         M2 :     334822 micron
	Layer         M3 :     504911 micron
	Layer         M4 :     187202 micron
	Layer         B1 :     101790 micron
	Layer         B2 :      36141 micron
	Layer         EA :       9442 micron
	Layer         OA :          0 micron
	Layer         LB :          0 micron
	Via         via6 :        234
	Via         via5 :       2548
	Via         via4 :       6655
	Via         via3 :      30289
	Via        via3v :          3
	Via        via3h :         13
	Via         via2 :     112616
	Via    via2(rot) :          1
	Via        via2v :        136
	Via        via2h :        261
	Via         via1 :      34168
	Via    via1(rot) :       6502
	Via        via1v :      19650
	Via        via1h :       3568
	Via   via1h(rot) :      54747

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 271391 vias)
 
    Layer V1         =  0.00% (0      / 118635  vias)
        Un-optimized = 100.00% (118635  vias)
    Layer V2         =  0.00% (0      / 113014  vias)
        Un-optimized = 100.00% (113014  vias)
    Layer V3         =  0.00% (0      / 30305   vias)
        Un-optimized = 100.00% (30305   vias)
    Layer W0         =  0.00% (0      / 6655    vias)
        Un-optimized = 100.00% (6655    vias)
    Layer W1         =  0.00% (0      / 2548    vias)
        Un-optimized = 100.00% (2548    vias)
    Layer YT         =  0.00% (0      / 234     vias)
        Un-optimized = 100.00% (234     vias)
 
  Total double via conversion rate    =  0.00% (0 / 271391 vias)
 
    Layer V1         =  0.00% (0      / 118635  vias)
    Layer V2         =  0.00% (0      / 113014  vias)
    Layer V3         =  0.00% (0      / 30305   vias)
    Layer W0         =  0.00% (0      / 6655    vias)
    Layer W1         =  0.00% (0      / 2548    vias)
    Layer YT         =  0.00% (0      / 234     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 271391 vias)
 
    Layer V1         =  0.00% (0      / 118635  vias)
        Un-optimized = 100.00% (118635  vias)
    Layer V2         =  0.00% (0      / 113014  vias)
        Un-optimized = 100.00% (113014  vias)
    Layer V3         =  0.00% (0      / 30305   vias)
        Un-optimized = 100.00% (30305   vias)
    Layer W0         =  0.00% (0      / 6655    vias)
        Un-optimized = 100.00% (6655    vias)
    Layer W1         =  0.00% (0      / 2548    vias)
        Un-optimized = 100.00% (2548    vias)
    Layer YT         =  0.00% (0      / 234     vias)
        Un-optimized = 100.00% (234     vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  134  Alloctr  135  Proc 2384 
Total number of nets = 33775, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/20 Partitions, Violations =	76
Routed	2/20 Partitions, Violations =	69
Routed	3/20 Partitions, Violations =	62
Routed	4/20 Partitions, Violations =	54
Routed	5/20 Partitions, Violations =	47
Routed	6/20 Partitions, Violations =	42
Routed	7/20 Partitions, Violations =	39
Routed	8/20 Partitions, Violations =	39
Routed	9/20 Partitions, Violations =	39
Routed	10/20 Partitions, Violations =	39
Routed	11/20 Partitions, Violations =	39
Routed	12/20 Partitions, Violations =	39
Routed	13/20 Partitions, Violations =	40
Routed	14/20 Partitions, Violations =	39
Routed	15/20 Partitions, Violations =	40
Routed	16/20 Partitions, Violations =	38
Routed	17/20 Partitions, Violations =	36
Routed	18/20 Partitions, Violations =	35
Routed	19/20 Partitions, Violations =	33
Routed	20/20 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	2

	Less than minimum edge length : 10
	Less than minimum width : 9
	Short : 13

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  133  Alloctr  135  Proc 2384 

End DR iteration 0 with 20 parts

Start DR iteration 1: non-uniform partition
Routed	1/14 Partitions, Violations =	32
Routed	2/14 Partitions, Violations =	31
Routed	3/14 Partitions, Violations =	31
Routed	4/14 Partitions, Violations =	29
Routed	5/14 Partitions, Violations =	28
Routed	6/14 Partitions, Violations =	28
Routed	7/14 Partitions, Violations =	28
Routed	8/14 Partitions, Violations =	28
Routed	9/14 Partitions, Violations =	28
Routed	10/14 Partitions, Violations =	28
Routed	11/14 Partitions, Violations =	28
Routed	12/14 Partitions, Violations =	29
Routed	13/14 Partitions, Violations =	31
Routed	14/14 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 11
	Less than minimum width : 7
	Short : 13

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used  133  Alloctr  135  Proc 2384 

End DR iteration 1 with 14 parts

Start DR iteration 2: non-uniform partition
Routed	1/13 Partitions, Violations =	31
Routed	2/13 Partitions, Violations =	31
Routed	3/13 Partitions, Violations =	31
Routed	4/13 Partitions, Violations =	30
Routed	5/13 Partitions, Violations =	29
Routed	6/13 Partitions, Violations =	28
Routed	7/13 Partitions, Violations =	28
Routed	8/13 Partitions, Violations =	27
Routed	9/13 Partitions, Violations =	27
Routed	10/13 Partitions, Violations =	27
Routed	11/13 Partitions, Violations =	27
Routed	12/13 Partitions, Violations =	29
Routed	13/13 Partitions, Violations =	29

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	29
	@@@@ Total number of instance ports with antenna violations =	1

	Less than minimum area : 1
	Less than minimum edge length : 11
	Less than minimum width : 4
	Short : 13

[Iter 2] Elapsed real time: 0:00:01 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 2] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used  133  Alloctr  135  Proc 2384 

End DR iteration 2 with 13 parts

Start DR iteration 3: non-uniform partition
Routed	1/14 Partitions, Violations =	29
Routed	2/14 Partitions, Violations =	29
Routed	3/14 Partitions, Violations =	28
Routed	4/14 Partitions, Violations =	27
Routed	5/14 Partitions, Violations =	27
Routed	6/14 Partitions, Violations =	28
Routed	7/14 Partitions, Violations =	29
Routed	8/14 Partitions, Violations =	28
Routed	9/14 Partitions, Violations =	29
Routed	10/14 Partitions, Violations =	29
Routed	11/14 Partitions, Violations =	30
Routed	12/14 Partitions, Violations =	31
Routed	13/14 Partitions, Violations =	33
Routed	14/14 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	@@@@ Total number of instance ports with antenna violations =	1

	Less than minimum edge length : 12
	Less than minimum width : 8
	Short : 13

[Iter 3] Elapsed real time: 0:00:01 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 3] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 3] Total (MB): Used  133  Alloctr  135  Proc 2384 

End DR iteration 3 with 14 parts

Start DR iteration 4: non-uniform partition
Routed	1/14 Partitions, Violations =	31
Routed	2/14 Partitions, Violations =	31
Routed	3/14 Partitions, Violations =	31
Routed	4/14 Partitions, Violations =	29
Routed	5/14 Partitions, Violations =	28
Routed	6/14 Partitions, Violations =	28
Routed	7/14 Partitions, Violations =	27
Routed	8/14 Partitions, Violations =	27
Routed	9/14 Partitions, Violations =	28
Routed	10/14 Partitions, Violations =	28
Routed	11/14 Partitions, Violations =	27
Routed	12/14 Partitions, Violations =	26
Routed	13/14 Partitions, Violations =	28
Routed	14/14 Partitions, Violations =	28

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	28
	@@@@ Total number of instance ports with antenna violations =	1

	Less than minimum edge length : 9
	Less than minimum width : 6
	Short : 13

[Iter 4] Elapsed real time: 0:00:02 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 4] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 4] Total (MB): Used  133  Alloctr  135  Proc 2384 

End DR iteration 4 with 14 parts

Start DR iteration 5: non-uniform partition
Routed	1/14 Partitions, Violations =	28
Routed	2/14 Partitions, Violations =	50
Routed	3/14 Partitions, Violations =	49
Routed	4/14 Partitions, Violations =	49
Routed	5/14 Partitions, Violations =	49
Routed	6/14 Partitions, Violations =	49
Routed	7/14 Partitions, Violations =	50
Routed	8/14 Partitions, Violations =	51
Routed	9/14 Partitions, Violations =	52
Routed	10/14 Partitions, Violations =	54
Routed	11/14 Partitions, Violations =	54
Routed	12/14 Partitions, Violations =	55
Routed	13/14 Partitions, Violations =	57
Routed	14/14 Partitions, Violations =	57

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	57
	@@@@ Total number of instance ports with antenna violations =	1

	Less than minimum edge length : 11
	Less than minimum width : 9
	Short : 13
	Internal-only types : 24

[Iter 5] Elapsed real time: 0:00:02 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 5] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 5] Total (MB): Used  133  Alloctr  135  Proc 2384 

End DR iteration 5 with 14 parts

	@@@@ Total nets not meeting constraints =	1

Stop DR since reached max number of iterations


Begin revisit internal-only type DRCs ...

Checked	1/1 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used  133  Alloctr  135  Proc 2384 

Nets that have been changed:
Net 1 = TIEHIMTR_U210_net
Net 2 = TIEHIMTR_U211_net
Net 3 = TIEHIMTR_U212_net
Net 4 = TIEHIMTR_U213_net
Net 5 = TIEHIMTR_U214_net
Net 6 = TIEHIMTR_U205_net
Net 7 = TIEHIMTR_U206_net
Net 8 = TIEHIMTR_U208_net
Total number of changed nets = 8 (out of 33775)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  117  Alloctr  118  Proc 2384 
[SPCL ECO: DR] Elapsed real time: 0:00:06 
[SPCL ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[SPCL ECO: DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: DR] Total (MB): Used  117  Alloctr  118  Proc 2384 

SPCL ECO Route finished with 1 open nets, of which 0 are frozen

SPCL ECO Route finished with 33 violations and 1 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	Less than minimum edge length : 11
	Less than minimum width : 9
	Short : 13



Total Wire Length =                    1195282 micron
Total Number of Contacts =             271396
Total Number of Wires =                224955
Total Number of PtConns =              42349
Total Number of Routed Wires =       224955
Total Routed Wire Length =           1187362 micron
Total Number of Routed Contacts =       271396
	Layer         M1 :      20971 micron
	Layer         M2 :     334821 micron
	Layer         M3 :     504913 micron
	Layer         M4 :     187203 micron
	Layer         B1 :     101790 micron
	Layer         B2 :      36141 micron
	Layer         EA :       9442 micron
	Layer         OA :          0 micron
	Layer         LB :          0 micron
	Via         via6 :        234
	Via         via5 :       2548
	Via         via4 :       6655
	Via         via3 :      30289
	Via        via3v :          3
	Via        via3h :         13
	Via         via2 :     112619
	Via    via2(rot) :          1
	Via        via2v :        137
	Via        via2h :        262
	Via         via1 :      34168
	Via    via1(rot) :       6502
	Via        via1v :      19650
	Via        via1h :       3568
	Via   via1h(rot) :      54747

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 271396 vias)
 
    Layer V1         =  0.00% (0      / 118635  vias)
        Un-optimized = 100.00% (118635  vias)
    Layer V2         =  0.00% (0      / 113019  vias)
        Un-optimized = 100.00% (113019  vias)
    Layer V3         =  0.00% (0      / 30305   vias)
        Un-optimized = 100.00% (30305   vias)
    Layer W0         =  0.00% (0      / 6655    vias)
        Un-optimized = 100.00% (6655    vias)
    Layer W1         =  0.00% (0      / 2548    vias)
        Un-optimized = 100.00% (2548    vias)
    Layer YT         =  0.00% (0      / 234     vias)
        Un-optimized = 100.00% (234     vias)
 
  Total double via conversion rate    =  0.00% (0 / 271396 vias)
 
    Layer V1         =  0.00% (0      / 118635  vias)
    Layer V2         =  0.00% (0      / 113019  vias)
    Layer V3         =  0.00% (0      / 30305   vias)
    Layer W0         =  0.00% (0      / 6655    vias)
    Layer W1         =  0.00% (0      / 2548    vias)
    Layer YT         =  0.00% (0      / 234     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 271396 vias)
 
    Layer V1         =  0.00% (0      / 118635  vias)
        Un-optimized = 100.00% (118635  vias)
    Layer V2         =  0.00% (0      / 113019  vias)
        Un-optimized = 100.00% (113019  vias)
    Layer V3         =  0.00% (0      / 30305   vias)
        Un-optimized = 100.00% (30305   vias)
    Layer W0         =  0.00% (0      / 6655    vias)
        Un-optimized = 100.00% (6655    vias)
    Layer W1         =  0.00% (0      / 2548    vias)
        Un-optimized = 100.00% (2548    vias)
    Layer YT         =  0.00% (0      / 234     vias)
        Un-optimized = 100.00% (234     vias)
 

Total number of nets = 33775
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 33
Total number of antenna violations = 1
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1195282 micron
Total Number of Contacts =             271396
Total Number of Wires =                224955
Total Number of PtConns =              42349
Total Number of Routed Wires =       224955
Total Routed Wire Length =           1187362 micron
Total Number of Routed Contacts =       271396
	Layer         M1 :      20971 micron
	Layer         M2 :     334821 micron
	Layer         M3 :     504913 micron
	Layer         M4 :     187203 micron
	Layer         B1 :     101790 micron
	Layer         B2 :      36141 micron
	Layer         EA :       9442 micron
	Layer         OA :          0 micron
	Layer         LB :          0 micron
	Via         via6 :        234
	Via         via5 :       2548
	Via         via4 :       6655
	Via         via3 :      30289
	Via        via3v :          3
	Via        via3h :         13
	Via         via2 :     112619
	Via    via2(rot) :          1
	Via        via2v :        137
	Via        via2h :        262
	Via         via1 :      34168
	Via    via1(rot) :       6502
	Via        via1v :      19650
	Via        via1h :       3568
	Via   via1h(rot) :      54747

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 271396 vias)
 
    Layer V1         =  0.00% (0      / 118635  vias)
        Un-optimized = 100.00% (118635  vias)
    Layer V2         =  0.00% (0      / 113019  vias)
        Un-optimized = 100.00% (113019  vias)
    Layer V3         =  0.00% (0      / 30305   vias)
        Un-optimized = 100.00% (30305   vias)
    Layer W0         =  0.00% (0      / 6655    vias)
        Un-optimized = 100.00% (6655    vias)
    Layer W1         =  0.00% (0      / 2548    vias)
        Un-optimized = 100.00% (2548    vias)
    Layer YT         =  0.00% (0      / 234     vias)
        Un-optimized = 100.00% (234     vias)
 
  Total double via conversion rate    =  0.00% (0 / 271396 vias)
 
    Layer V1         =  0.00% (0      / 118635  vias)
    Layer V2         =  0.00% (0      / 113019  vias)
    Layer V3         =  0.00% (0      / 30305   vias)
    Layer W0         =  0.00% (0      / 6655    vias)
    Layer W1         =  0.00% (0      / 2548    vias)
    Layer YT         =  0.00% (0      / 234     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 271396 vias)
 
    Layer V1         =  0.00% (0      / 118635  vias)
        Un-optimized = 100.00% (118635  vias)
    Layer V2         =  0.00% (0      / 113019  vias)
        Un-optimized = 100.00% (113019  vias)
    Layer V3         =  0.00% (0      / 30305   vias)
        Un-optimized = 100.00% (30305   vias)
    Layer W0         =  0.00% (0      / 6655    vias)
        Un-optimized = 100.00% (6655    vias)
    Layer W1         =  0.00% (0      / 2548    vias)
        Un-optimized = 100.00% (2548    vias)
    Layer YT         =  0.00% (0      / 234     vias)
        Un-optimized = 100.00% (234     vias)
 
[SPCL ECO: End] Elapsed real time: 0:00:06 
[SPCL ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[SPCL ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: End] Total (MB): Used  117  Alloctr  118  Proc 2384 
Special ECO iteration 1 ended with 13 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# Insert double via
# For preventing worst case electromigration, the output pin metal for each std cell
# should accommodate multiple vias.
insert_zrt_redundant_vias
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used  109  Alloctr  105  Proc    0 
[Dr init] Total (MB): Used  127  Alloctr  128  Proc 2384 

Redundant via optimization will attempt to replace the following vias: 

        via1    ->   via1_2x1     via1v_2x1(r)  via1v_2x1      via1_2x1(r)
                     via1_1x2     via1v_1x2(r)  via1v_1x2      via1_1x2(r)

        via1(r) ->   via1_2x1     via1v_2x1(r)  via1v_2x1      via1_2x1(r)
                     via1_1x2     via1v_1x2(r)  via1v_1x2      via1_1x2(r)

        via2    ->   via2_1x2     via2v_1x2     via2v_1x2(r)   via2_1x2(r)
                     via2_2x1     via2v_2x1     via2v_2x1(r)   via2_2x1(r)

        via2(r) ->   via2_1x2     via2v_1x2     via2v_1x2(r)   via2_1x2(r)
                     via2_2x1     via2v_2x1     via2v_2x1(r)   via2_2x1(r)

        via3    ->   via3_2x1     via3v_2x1(r)  via3v_2x1      via3_2x1(r)
                     via3_1x2     via3v_1x2(r)  via3v_1x2      via3_1x2(r)

        via3(r) ->   via3_2x1     via3v_2x1(r)  via3v_2x1      via3_2x1(r)
                     via3_1x2     via3v_1x2(r)  via3v_1x2      via3_1x2(r)

        via4    ->   via4_1x2      via4_2x1   

        via5    ->   via5_2x1      via5_1x2   

        via6    ->   via6_1x2      via6_2x1   

        via7    ->   via7_2x1      via7_1x2   

       via1r    ->   via1_2x1     via1v_2x1(r)  via1v_2x1      via1_2x1(r)
                     via1_1x2     via1v_1x2(r)  via1v_1x2      via1_1x2(r)

       via1r(r) ->   via1_2x1     via1v_2x1(r)  via1v_2x1      via1_2x1(r)
                     via1_1x2     via1v_1x2(r)  via1v_1x2      via1_1x2(r)

       via1v    ->   via1_2x1     via1v_2x1(r)  via1v_2x1      via1_2x1(r)
                     via1_1x2     via1v_1x2(r)  via1v_1x2      via1_1x2(r)

       via1v(r) ->   via1_2x1     via1v_2x1(r)  via1v_2x1      via1_2x1(r)
                     via1_1x2     via1v_1x2(r)  via1v_1x2      via1_1x2(r)

       via1h    ->   via1_2x1     via1v_2x1(r)  via1v_2x1      via1_2x1(r)
                     via1_1x2     via1v_1x2(r)  via1v_1x2      via1_1x2(r)

       via1h(r) ->   via1_2x1     via1v_2x1(r)  via1v_2x1      via1_2x1(r)
                     via1_1x2     via1v_1x2(r)  via1v_1x2      via1_1x2(r)

       via2r    ->   via2_1x2     via2v_1x2     via2v_1x2(r)   via2_1x2(r)
                     via2_2x1     via2v_2x1     via2v_2x1(r)   via2_2x1(r)

       via2r(r) ->   via2_1x2     via2v_1x2     via2v_1x2(r)   via2_1x2(r)
                     via2_2x1     via2v_2x1     via2v_2x1(r)   via2_2x1(r)

       via2v    ->   via2_1x2     via2v_1x2     via2v_1x2(r)   via2_1x2(r)
                     via2_2x1     via2v_2x1     via2v_2x1(r)   via2_2x1(r)

       via2v(r) ->   via2_1x2     via2v_1x2     via2v_1x2(r)   via2_1x2(r)
                     via2_2x1     via2v_2x1     via2v_2x1(r)   via2_2x1(r)

       via2h    ->   via2_1x2     via2v_1x2     via2v_1x2(r)   via2_1x2(r)
                     via2_2x1     via2v_2x1     via2v_2x1(r)   via2_2x1(r)

       via2h(r) ->   via2_1x2     via2v_1x2     via2v_1x2(r)   via2_1x2(r)
                     via2_2x1     via2v_2x1     via2v_2x1(r)   via2_2x1(r)

       via3r    ->   via3_2x1     via3v_2x1(r)  via3v_2x1      via3_2x1(r)
                     via3_1x2     via3v_1x2(r)  via3v_1x2      via3_1x2(r)

       via3r(r) ->   via3_2x1     via3v_2x1(r)  via3v_2x1      via3_2x1(r)
                     via3_1x2     via3v_1x2(r)  via3v_1x2      via3_1x2(r)

       via3v    ->   via3_2x1     via3v_2x1(r)  via3v_2x1      via3_2x1(r)
                     via3_1x2     via3v_1x2(r)  via3v_1x2      via3_1x2(r)

       via3v(r) ->   via3_2x1     via3v_2x1(r)  via3v_2x1      via3_2x1(r)
                     via3_1x2     via3v_1x2(r)  via3v_1x2      via3_1x2(r)

       via3h    ->   via3_2x1     via3v_2x1(r)  via3v_2x1      via3_2x1(r)
                     via3_1x2     via3v_1x2(r)  via3v_1x2      via3_1x2(r)

       via3h(r) ->   via3_2x1     via3v_2x1(r)  via3v_2x1      via3_2x1(r)
                     via3_1x2     via3v_1x2(r)  via3v_1x2      via3_1x2(r)

      viatop    -> viatop_1x2    viatop_2x1   



	There were 43060 out of 112263 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:03 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Technology Processing] Stage (MB): Used  109  Alloctr  105  Proc    0 
[Technology Processing] Total (MB): Used  128  Alloctr  129  Proc 2384 

Begin Redundant via insertion ...

Routed	26/529 Partitions, Violations =	33
Routed	27/529 Partitions, Violations =	33
Routed	28/529 Partitions, Violations =	33
Routed	29/529 Partitions, Violations =	33
Routed	30/529 Partitions, Violations =	33
Routed	34/529 Partitions, Violations =	33
Routed	35/529 Partitions, Violations =	33
Routed	36/529 Partitions, Violations =	33
Routed	37/529 Partitions, Violations =	33
Routed	38/529 Partitions, Violations =	33
Routed	39/529 Partitions, Violations =	33
Routed	40/529 Partitions, Violations =	33
Routed	41/529 Partitions, Violations =	33
Routed	49/529 Partitions, Violations =	33
Routed	50/529 Partitions, Violations =	33
Routed	51/529 Partitions, Violations =	33
Routed	52/529 Partitions, Violations =	33
Routed	53/529 Partitions, Violations =	33
Routed	54/529 Partitions, Violations =	33
Routed	55/529 Partitions, Violations =	33
Routed	56/529 Partitions, Violations =	33
Routed	57/529 Partitions, Violations =	33
Routed	58/529 Partitions, Violations =	33
Routed	59/529 Partitions, Violations =	33
Routed	60/529 Partitions, Violations =	33
Routed	61/529 Partitions, Violations =	33
Routed	62/529 Partitions, Violations =	33
Routed	63/529 Partitions, Violations =	33
Routed	64/529 Partitions, Violations =	33
Routed	65/529 Partitions, Violations =	33
Routed	66/529 Partitions, Violations =	33
Routed	71/529 Partitions, Violations =	33
Routed	72/529 Partitions, Violations =	33
Routed	73/529 Partitions, Violations =	33
Routed	74/529 Partitions, Violations =	33
Routed	75/529 Partitions, Violations =	33
Routed	76/529 Partitions, Violations =	33
Routed	77/529 Partitions, Violations =	33
Routed	78/529 Partitions, Violations =	33
Routed	79/529 Partitions, Violations =	33
Routed	80/529 Partitions, Violations =	34
Routed	82/529 Partitions, Violations =	34
Routed	84/529 Partitions, Violations =	34
Routed	86/529 Partitions, Violations =	34
Routed	88/529 Partitions, Violations =	35
Routed	94/529 Partitions, Violations =	35
Routed	95/529 Partitions, Violations =	35
Routed	96/529 Partitions, Violations =	35
Routed	97/529 Partitions, Violations =	35
Routed	98/529 Partitions, Violations =	43
Routed	100/529 Partitions, Violations =	35
Routed	102/529 Partitions, Violations =	36
Routed	104/529 Partitions, Violations =	36
Routed	106/529 Partitions, Violations =	40
Routed	108/529 Partitions, Violations =	40
Routed	110/529 Partitions, Violations =	41
Routed	112/529 Partitions, Violations =	40
Routed	118/529 Partitions, Violations =	40
Routed	119/529 Partitions, Violations =	40
Routed	120/529 Partitions, Violations =	40
Routed	121/529 Partitions, Violations =	40
Routed	122/529 Partitions, Violations =	41
Routed	124/529 Partitions, Violations =	42
Routed	126/529 Partitions, Violations =	42
Routed	128/529 Partitions, Violations =	42
Routed	130/529 Partitions, Violations =	42
Routed	132/529 Partitions, Violations =	42
Routed	134/529 Partitions, Violations =	42
Routed	140/529 Partitions, Violations =	42
Routed	141/529 Partitions, Violations =	42
Routed	142/529 Partitions, Violations =	42
Routed	143/529 Partitions, Violations =	43
Routed	144/529 Partitions, Violations =	43
Routed	146/529 Partitions, Violations =	43
Routed	148/529 Partitions, Violations =	43
Routed	150/529 Partitions, Violations =	43
Routed	152/529 Partitions, Violations =	44
Routed	154/529 Partitions, Violations =	43
Routed	156/529 Partitions, Violations =	43
Routed	158/529 Partitions, Violations =	43
Routed	163/529 Partitions, Violations =	43
Routed	164/529 Partitions, Violations =	43
Routed	165/529 Partitions, Violations =	43
Routed	166/529 Partitions, Violations =	42
Routed	168/529 Partitions, Violations =	42
Routed	170/529 Partitions, Violations =	42
Routed	172/529 Partitions, Violations =	42
Routed	174/529 Partitions, Violations =	42
Routed	176/529 Partitions, Violations =	42
Routed	178/529 Partitions, Violations =	42
Routed	180/529 Partitions, Violations =	42
Routed	186/529 Partitions, Violations =	42
Routed	187/529 Partitions, Violations =	42
Routed	188/529 Partitions, Violations =	43
Routed	189/529 Partitions, Violations =	42
Routed	190/529 Partitions, Violations =	42
Routed	192/529 Partitions, Violations =	42
Routed	194/529 Partitions, Violations =	44
Routed	196/529 Partitions, Violations =	44
Routed	198/529 Partitions, Violations =	44
Routed	200/529 Partitions, Violations =	44
Routed	202/529 Partitions, Violations =	44
Routed	204/529 Partitions, Violations =	44
Routed	210/529 Partitions, Violations =	44
Routed	211/529 Partitions, Violations =	44
Routed	212/529 Partitions, Violations =	44
Routed	213/529 Partitions, Violations =	44
Routed	214/529 Partitions, Violations =	44
Routed	216/529 Partitions, Violations =	45
Routed	218/529 Partitions, Violations =	45
Routed	220/529 Partitions, Violations =	45
Routed	222/529 Partitions, Violations =	46
Routed	224/529 Partitions, Violations =	46
Routed	226/529 Partitions, Violations =	46
Routed	228/529 Partitions, Violations =	46
Routed	233/529 Partitions, Violations =	46
Routed	234/529 Partitions, Violations =	47
Routed	235/529 Partitions, Violations =	47
Routed	236/529 Partitions, Violations =	46
Routed	238/529 Partitions, Violations =	46
Routed	240/529 Partitions, Violations =	46
Routed	242/529 Partitions, Violations =	46
Routed	244/529 Partitions, Violations =	46
Routed	246/529 Partitions, Violations =	46
Routed	248/529 Partitions, Violations =	47
Routed	250/529 Partitions, Violations =	46
Routed	256/529 Partitions, Violations =	46
Routed	257/529 Partitions, Violations =	46
Routed	258/529 Partitions, Violations =	46
Routed	259/529 Partitions, Violations =	72
Routed	260/529 Partitions, Violations =	46
Routed	262/529 Partitions, Violations =	46
Routed	264/529 Partitions, Violations =	46
Routed	266/529 Partitions, Violations =	46
Routed	268/529 Partitions, Violations =	47
Routed	270/529 Partitions, Violations =	46
Routed	272/529 Partitions, Violations =	50
Routed	274/529 Partitions, Violations =	50
Routed	279/529 Partitions, Violations =	50
Routed	280/529 Partitions, Violations =	50
Routed	281/529 Partitions, Violations =	50
Routed	282/529 Partitions, Violations =	50
Routed	284/529 Partitions, Violations =	50
Routed	286/529 Partitions, Violations =	50
Routed	288/529 Partitions, Violations =	50
Routed	290/529 Partitions, Violations =	50
Routed	292/529 Partitions, Violations =	50
Routed	294/529 Partitions, Violations =	55
Routed	296/529 Partitions, Violations =	55
Routed	302/529 Partitions, Violations =	55
Routed	303/529 Partitions, Violations =	55
Routed	304/529 Partitions, Violations =	56
Routed	305/529 Partitions, Violations =	56
Routed	306/529 Partitions, Violations =	56
Routed	308/529 Partitions, Violations =	56
Routed	310/529 Partitions, Violations =	56
Routed	312/529 Partitions, Violations =	56
Routed	314/529 Partitions, Violations =	56
Routed	316/529 Partitions, Violations =	56
Routed	318/529 Partitions, Violations =	59
Routed	325/529 Partitions, Violations =	59
Routed	326/529 Partitions, Violations =	59
Routed	327/529 Partitions, Violations =	59
Routed	328/529 Partitions, Violations =	65
Routed	329/529 Partitions, Violations =	59
Routed	330/529 Partitions, Violations =	59
Routed	332/529 Partitions, Violations =	59
Routed	334/529 Partitions, Violations =	62
Routed	336/529 Partitions, Violations =	63
Routed	338/529 Partitions, Violations =	63
Routed	340/529 Partitions, Violations =	60
Routed	342/529 Partitions, Violations =	60
Routed	347/529 Partitions, Violations =	60
Routed	348/529 Partitions, Violations =	60
Routed	349/529 Partitions, Violations =	60
Routed	350/529 Partitions, Violations =	60
Routed	352/529 Partitions, Violations =	60
Routed	354/529 Partitions, Violations =	60
Routed	356/529 Partitions, Violations =	59
Routed	358/529 Partitions, Violations =	59
Routed	360/529 Partitions, Violations =	59
Routed	362/529 Partitions, Violations =	59
Routed	364/529 Partitions, Violations =	60
Routed	370/529 Partitions, Violations =	60
Routed	371/529 Partitions, Violations =	60
Routed	372/529 Partitions, Violations =	60
Routed	373/529 Partitions, Violations =	60
Routed	374/529 Partitions, Violations =	60
Routed	376/529 Partitions, Violations =	60
Routed	378/529 Partitions, Violations =	60
Routed	380/529 Partitions, Violations =	58
Routed	382/529 Partitions, Violations =	60
Routed	384/529 Partitions, Violations =	60
Routed	386/529 Partitions, Violations =	60
Routed	388/529 Partitions, Violations =	60
Routed	394/529 Partitions, Violations =	60
Routed	395/529 Partitions, Violations =	60
Routed	396/529 Partitions, Violations =	60
Routed	397/529 Partitions, Violations =	60
Routed	398/529 Partitions, Violations =	60
Routed	400/529 Partitions, Violations =	60
Routed	402/529 Partitions, Violations =	60
Routed	404/529 Partitions, Violations =	60
Routed	406/529 Partitions, Violations =	58
Routed	408/529 Partitions, Violations =	61
Routed	410/529 Partitions, Violations =	61
Routed	417/529 Partitions, Violations =	61
Routed	418/529 Partitions, Violations =	61
Routed	419/529 Partitions, Violations =	61
Routed	420/529 Partitions, Violations =	61
Routed	421/529 Partitions, Violations =	61
Routed	422/529 Partitions, Violations =	61
Routed	424/529 Partitions, Violations =	62
Routed	426/529 Partitions, Violations =	62
Routed	428/529 Partitions, Violations =	62
Routed	430/529 Partitions, Violations =	59
Routed	432/529 Partitions, Violations =	59
Routed	434/529 Partitions, Violations =	59
Routed	440/529 Partitions, Violations =	59
Routed	441/529 Partitions, Violations =	59
Routed	442/529 Partitions, Violations =	59
Routed	443/529 Partitions, Violations =	59
Routed	444/529 Partitions, Violations =	59
Routed	446/529 Partitions, Violations =	61
Routed	448/529 Partitions, Violations =	61
Routed	450/529 Partitions, Violations =	61
Routed	452/529 Partitions, Violations =	61
Routed	454/529 Partitions, Violations =	61
Routed	456/529 Partitions, Violations =	61
Routed	463/529 Partitions, Violations =	61
Routed	464/529 Partitions, Violations =	61
Routed	465/529 Partitions, Violations =	61
Routed	476/529 Partitions, Violations =	61
Routed	477/529 Partitions, Violations =	61
Routed	478/529 Partitions, Violations =	61
Routed	479/529 Partitions, Violations =	61

RedundantVia finished with 61 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	61
	Enclosed via spacing : 24
	Less than minimum edge length : 11
	Less than minimum enclosed area : 1
	Less than minimum width : 10
	Same net spacing : 2
	Short : 13


Total Wire Length =                    1185515 micron
Total Number of Contacts =             271313
Total Number of Wires =                216727
Total Number of PtConns =              2476
Total Number of Routed Wires =       216727
Total Routed Wire Length =           1185250 micron
Total Number of Routed Contacts =       271313
	Layer             M1 :      20954 micron
	Layer             M2 :     328373 micron
	Layer             M3 :     502654 micron
	Layer             M4 :     186653 micron
	Layer             B1 :     101339 micron
	Layer             B2 :      36109 micron
	Layer             EA :       9433 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via         via6_2x1 :         16
	Via         via6_1x2 :        218
	Via             via5 :          6
	Via         via5_2x1 :       2528
	Via         via5_1x2 :          9
	Via             via4 :         24
	Via         via4_2x1 :        517
	Via         via4_1x2 :       6114
	Via             via3 :         60
	Via         via3_1x2 :       2170
	Via    via3(rot)_2x1 :          1
	Via         via3_2x1 :      26392
	Via        via3v_1x2 :          1
	Via   via3v(rot)_2x1 :       1677
	Via             via2 :       1498
	Via            via2h :          2
	Via         via2_1x2 :      91607
	Via    via2(rot)_2x1 :          4
	Via    via2(rot)_1x2 :          3
	Via         via2_2x1 :      19059
	Via        via2v_1x2 :        572
	Via   via2v(rot)_2x1 :        175
	Via   via2v(rot)_1x2 :         51
	Via        via2v_2x1 :          1
	Via             via1 :      18910
	Via        via1(rot) :       2958
	Via            via1v :      10960
	Via            via1h :       1928
	Via       via1h(rot) :      24855
	Via         via1_1x2 :       7215
	Via    via1(rot)_2x1 :         47
	Via    via1(rot)_1x2 :       2549
	Via         via1_2x1 :       8793
	Via        via1v_1x2 :      35747
	Via   via1v(rot)_2x1 :       2011
	Via   via1v(rot)_1x2 :       2393
	Via        via1v_2x1 :        242

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 77.44% (210112 / 271313 vias)
 
    Layer V1         = 49.74% (58997  / 118608  vias)
        Weight 1     = 49.74% (58997   vias)
        Un-optimized = 50.26% (59611   vias)
    Layer V2         = 98.67% (111472 / 112972  vias)
        Weight 1     = 98.67% (111472  vias)
        Un-optimized =  1.33% (1500    vias)
    Layer V3         = 99.80% (30241  / 30301   vias)
        Weight 1     = 99.80% (30241   vias)
        Un-optimized =  0.20% (60      vias)
    Layer W0         = 99.64% (6631   / 6655    vias)
        Weight 1     = 99.64% (6631    vias)
        Un-optimized =  0.36% (24      vias)
    Layer W1         = 99.76% (2537   / 2543    vias)
        Weight 1     = 99.76% (2537    vias)
        Un-optimized =  0.24% (6       vias)
    Layer YT         = 100.00% (234    / 234     vias)
        Weight 1     = 100.00% (234     vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 77.44% (210112 / 271313 vias)
 
    Layer V1         = 49.74% (58997  / 118608  vias)
    Layer V2         = 98.67% (111472 / 112972  vias)
    Layer V3         = 99.80% (30241  / 30301   vias)
    Layer W0         = 99.64% (6631   / 6655    vias)
    Layer W1         = 99.76% (2537   / 2543    vias)
    Layer YT         = 100.00% (234    / 234     vias)
 
  The optimized via conversion rate based on total routed via count = 77.44% (210112 / 271313 vias)
 
    Layer V1         = 49.74% (58997  / 118608  vias)
        Weight 1     = 49.74% (58997   vias)
        Un-optimized = 50.26% (59611   vias)
    Layer V2         = 98.67% (111472 / 112972  vias)
        Weight 1     = 98.67% (111472  vias)
        Un-optimized =  1.33% (1500    vias)
    Layer V3         = 99.80% (30241  / 30301   vias)
        Weight 1     = 99.80% (30241   vias)
        Un-optimized =  0.20% (60      vias)
    Layer W0         = 99.64% (6631   / 6655    vias)
        Weight 1     = 99.64% (6631    vias)
        Un-optimized =  0.36% (24      vias)
    Layer W1         = 99.76% (2537   / 2543    vias)
        Weight 1     = 99.76% (2537    vias)
        Un-optimized =  0.24% (6       vias)
    Layer YT         = 100.00% (234    / 234     vias)
        Weight 1     = 100.00% (234     vias)
        Un-optimized =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:01:13 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:01:13 total=0:01:13
[RedundantVia] Stage (MB): Used  128  Alloctr  125  Proc    0 
[RedundantVia] Total (MB): Used  146  Alloctr  148  Proc 2384 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:01:13 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:01:13 total=0:01:13
[Dr init] Stage (MB): Used  128  Alloctr  125  Proc    0 
[Dr init] Total (MB): Used  146  Alloctr  148  Proc 2384 
Total number of nets = 33775, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 1: non-uniform partition
Routed	1/72 Partitions, Violations =	61
Routed	2/72 Partitions, Violations =	61
Routed	3/72 Partitions, Violations =	61
Routed	4/72 Partitions, Violations =	61
Routed	5/72 Partitions, Violations =	61
Routed	6/72 Partitions, Violations =	61
Routed	7/72 Partitions, Violations =	61
Routed	8/72 Partitions, Violations =	61
Routed	9/72 Partitions, Violations =	60
Routed	10/72 Partitions, Violations =	61
Routed	11/72 Partitions, Violations =	62
Routed	12/72 Partitions, Violations =	63
Routed	13/72 Partitions, Violations =	65
Routed	14/72 Partitions, Violations =	65
Routed	15/72 Partitions, Violations =	65
Routed	16/72 Partitions, Violations =	67
Routed	17/72 Partitions, Violations =	67
Routed	18/72 Partitions, Violations =	67
Routed	19/72 Partitions, Violations =	67
Routed	20/72 Partitions, Violations =	71
Routed	21/72 Partitions, Violations =	71
Routed	22/72 Partitions, Violations =	71
Routed	23/72 Partitions, Violations =	71
Routed	24/72 Partitions, Violations =	78
Routed	25/72 Partitions, Violations =	78
Routed	26/72 Partitions, Violations =	78
Routed	27/72 Partitions, Violations =	78
Routed	28/72 Partitions, Violations =	78
Routed	29/72 Partitions, Violations =	78
Routed	30/72 Partitions, Violations =	78
Routed	31/72 Partitions, Violations =	79
Routed	32/72 Partitions, Violations =	79
Routed	33/72 Partitions, Violations =	79
Routed	34/72 Partitions, Violations =	79
Routed	35/72 Partitions, Violations =	81
Routed	36/72 Partitions, Violations =	81
Routed	37/72 Partitions, Violations =	81
Routed	38/72 Partitions, Violations =	82
Routed	39/72 Partitions, Violations =	82
Routed	40/72 Partitions, Violations =	83
Routed	41/72 Partitions, Violations =	83
Routed	42/72 Partitions, Violations =	85
Routed	43/72 Partitions, Violations =	87
Routed	44/72 Partitions, Violations =	87
Routed	45/72 Partitions, Violations =	87
Routed	46/72 Partitions, Violations =	87
Routed	47/72 Partitions, Violations =	87
Routed	48/72 Partitions, Violations =	87
Routed	49/72 Partitions, Violations =	87
Routed	50/72 Partitions, Violations =	87
Routed	51/72 Partitions, Violations =	87
Routed	52/72 Partitions, Violations =	87
Routed	53/72 Partitions, Violations =	87
Routed	54/72 Partitions, Violations =	87
Routed	55/72 Partitions, Violations =	84
Routed	56/72 Partitions, Violations =	82
Routed	57/72 Partitions, Violations =	80
Routed	58/72 Partitions, Violations =	78
Routed	59/72 Partitions, Violations =	76
Routed	60/72 Partitions, Violations =	74
Routed	61/72 Partitions, Violations =	72
Routed	62/72 Partitions, Violations =	70
Routed	63/72 Partitions, Violations =	68
Routed	64/72 Partitions, Violations =	67
Routed	65/72 Partitions, Violations =	66
Routed	66/72 Partitions, Violations =	65
Routed	67/72 Partitions, Violations =	64
Routed	68/72 Partitions, Violations =	63
Routed	69/72 Partitions, Violations =	62
Routed	70/72 Partitions, Violations =	61
Routed	71/72 Partitions, Violations =	60
Routed	72/72 Partitions, Violations =	59

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	59
	@@@@ Total number of instance ports with antenna violations =	12

	Diff net via-cut spacing : 1
	Less than minimum area : 1
	Less than minimum edge length : 13
	Less than minimum width : 11
	Short : 13
	Internal-only types : 20

[Iter 1] Elapsed real time: 0:01:15 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:01:15 total=0:01:15
[Iter 1] Stage (MB): Used  136  Alloctr  133  Proc    0 
[Iter 1] Total (MB): Used  154  Alloctr  156  Proc 2384 

End DR iteration 1 with 72 parts

Start DR iteration 2: non-uniform partition
Routed	1/31 Partitions, Violations =	58
Routed	2/31 Partitions, Violations =	57
Routed	3/31 Partitions, Violations =	56
Routed	4/31 Partitions, Violations =	56
Routed	5/31 Partitions, Violations =	56
Routed	6/31 Partitions, Violations =	54
Routed	7/31 Partitions, Violations =	53
Routed	8/31 Partitions, Violations =	52
Routed	9/31 Partitions, Violations =	52
Routed	10/31 Partitions, Violations =	52
Routed	11/31 Partitions, Violations =	51
Routed	12/31 Partitions, Violations =	52
Routed	13/31 Partitions, Violations =	51
Routed	14/31 Partitions, Violations =	44
Routed	15/31 Partitions, Violations =	44
Routed	16/31 Partitions, Violations =	44
Routed	17/31 Partitions, Violations =	44
Routed	18/31 Partitions, Violations =	44
Routed	19/31 Partitions, Violations =	43
Routed	20/31 Partitions, Violations =	44
Routed	21/31 Partitions, Violations =	41
Routed	22/31 Partitions, Violations =	41
Routed	23/31 Partitions, Violations =	41
Routed	24/31 Partitions, Violations =	41
Routed	25/31 Partitions, Violations =	41
Routed	26/31 Partitions, Violations =	39
Routed	27/31 Partitions, Violations =	37
Routed	28/31 Partitions, Violations =	35
Routed	29/31 Partitions, Violations =	33
Routed	30/31 Partitions, Violations =	32
Routed	31/31 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	@@@@ Total number of instance ports with antenna violations =	7

	Less than minimum area : 2
	Less than minimum edge length : 11
	Less than minimum width : 5
	Short : 13

[Iter 2] Elapsed real time: 0:01:15 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:01:15 total=0:01:15
[Iter 2] Stage (MB): Used  136  Alloctr  133  Proc    0 
[Iter 2] Total (MB): Used  154  Alloctr  156  Proc 2384 

End DR iteration 2 with 31 parts

Start DR iteration 3: non-uniform partition
Routed	1/22 Partitions, Violations =	31
Routed	2/22 Partitions, Violations =	31
Routed	3/22 Partitions, Violations =	31
Routed	4/22 Partitions, Violations =	30
Routed	5/22 Partitions, Violations =	28
Routed	6/22 Partitions, Violations =	27
Routed	7/22 Partitions, Violations =	27
Routed	8/22 Partitions, Violations =	28
Routed	9/22 Partitions, Violations =	29
Routed	10/22 Partitions, Violations =	30
Routed	11/22 Partitions, Violations =	30
Routed	12/22 Partitions, Violations =	30
Routed	13/22 Partitions, Violations =	30
Routed	14/22 Partitions, Violations =	30
Routed	15/22 Partitions, Violations =	30
Routed	16/22 Partitions, Violations =	30
Routed	17/22 Partitions, Violations =	30
Routed	18/22 Partitions, Violations =	30
Routed	19/22 Partitions, Violations =	30
Routed	20/22 Partitions, Violations =	30
Routed	21/22 Partitions, Violations =	29
Routed	22/22 Partitions, Violations =	28

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	28
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 9
	Less than minimum width : 6
	Short : 13

[Iter 3] Elapsed real time: 0:01:16 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:01:16 total=0:01:16
[Iter 3] Stage (MB): Used  136  Alloctr  133  Proc    0 
[Iter 3] Total (MB): Used  154  Alloctr  156  Proc 2384 

End DR iteration 3 with 22 parts

Start DR iteration 4: non-uniform partition
Routed	1/19 Partitions, Violations =	28
Routed	2/19 Partitions, Violations =	26
Routed	3/19 Partitions, Violations =	25
Routed	4/19 Partitions, Violations =	25
Routed	5/19 Partitions, Violations =	24
Routed	6/19 Partitions, Violations =	24
Routed	7/19 Partitions, Violations =	23
Routed	8/19 Partitions, Violations =	24
Routed	9/19 Partitions, Violations =	24
Routed	10/19 Partitions, Violations =	26
Routed	11/19 Partitions, Violations =	27
Routed	12/19 Partitions, Violations =	28
Routed	13/19 Partitions, Violations =	29
Routed	14/19 Partitions, Violations =	29
Routed	15/19 Partitions, Violations =	29
Routed	16/19 Partitions, Violations =	29
Routed	17/19 Partitions, Violations =	29
Routed	18/19 Partitions, Violations =	29
Routed	19/19 Partitions, Violations =	29

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	29
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 5
	Short : 13

[Iter 4] Elapsed real time: 0:01:17 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:01:17 total=0:01:17
[Iter 4] Stage (MB): Used  136  Alloctr  133  Proc    0 
[Iter 4] Total (MB): Used  154  Alloctr  156  Proc 2384 

End DR iteration 4 with 19 parts

Start DR iteration 5: non-uniform partition
Routed	1/19 Partitions, Violations =	29
Routed	2/19 Partitions, Violations =	28
Routed	3/19 Partitions, Violations =	26
Routed	4/19 Partitions, Violations =	25
Routed	5/19 Partitions, Violations =	25
Routed	6/19 Partitions, Violations =	26
Routed	7/19 Partitions, Violations =	27
Routed	8/19 Partitions, Violations =	28
Routed	9/19 Partitions, Violations =	27
Routed	10/19 Partitions, Violations =	28
Routed	11/19 Partitions, Violations =	29
Routed	12/19 Partitions, Violations =	31
Routed	13/19 Partitions, Violations =	33
Routed	14/19 Partitions, Violations =	33
Routed	15/19 Partitions, Violations =	33
Routed	16/19 Partitions, Violations =	33
Routed	17/19 Partitions, Violations =	33
Routed	18/19 Partitions, Violations =	33
Routed	19/19 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 9
	Short : 13

[Iter 5] Elapsed real time: 0:01:17 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:01:17 total=0:01:17
[Iter 5] Stage (MB): Used  136  Alloctr  133  Proc    0 
[Iter 5] Total (MB): Used  154  Alloctr  156  Proc 2384 

End DR iteration 5 with 19 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:01:17 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:01:17 total=0:01:17
[DR] Stage (MB): Used  119  Alloctr  116  Proc    0 
[DR] Total (MB): Used  138  Alloctr  140  Proc 2384 

Redundant via insertion finished with 1 open nets, of which 0 are frozen

Redundant via insertion finished with 33 violations and 6 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	Less than minimum edge length : 11
	Less than minimum width : 9
	Short : 13



Total Wire Length =                    1185543 micron
Total Number of Contacts =             271436
Total Number of Wires =                216829
Total Number of PtConns =              2545
Total Number of Routed Wires =       216829
Total Routed Wire Length =           1185262 micron
Total Number of Routed Contacts =       271436
	Layer             M1 :      20954 micron
	Layer             M2 :     328365 micron
	Layer             M3 :     502606 micron
	Layer             M4 :     186630 micron
	Layer             B1 :     101352 micron
	Layer             B2 :      36137 micron
	Layer             EA :       9500 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         59
	Via         via6_2x1 :         15
	Via         via6_1x2 :        209
	Via             via5 :         67
	Via         via5_2x1 :       2505
	Via         via5_1x2 :          9
	Via             via4 :         70
	Via         via4_2x1 :        515
	Via         via4_1x2 :       6094
	Via             via3 :        114
	Via         via3_1x2 :       2169
	Via    via3(rot)_2x1 :          1
	Via         via3_2x1 :      26359
	Via        via3v_1x2 :          1
	Via   via3v(rot)_2x1 :       1675
	Via             via2 :       1549
	Via            via2h :          2
	Via         via2_1x2 :      91566
	Via    via2(rot)_2x1 :          4
	Via    via2(rot)_1x2 :          3
	Via         via2_2x1 :      19044
	Via        via2v_1x2 :        572
	Via   via2v(rot)_2x1 :        174
	Via   via2v(rot)_1x2 :         51
	Via        via2v_2x1 :          1
	Via             via1 :      18911
	Via        via1(rot) :       2968
	Via            via1v :      10967
	Via            via1h :       1928
	Via       via1h(rot) :      24844
	Via         via1_1x2 :       7214
	Via    via1(rot)_2x1 :         47
	Via    via1(rot)_1x2 :       2549
	Via         via1_2x1 :       8793
	Via        via1v_1x2 :      35741
	Via   via1v(rot)_2x1 :       2011
	Via   via1v(rot)_1x2 :       2393
	Via        via1v_2x1 :        242

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 77.35% (209957 / 271436 vias)
 
    Layer V1         = 49.74% (58990  / 118608  vias)
        Weight 1     = 49.74% (58990   vias)
        Un-optimized = 50.26% (59618   vias)
    Layer V2         = 98.63% (111415 / 112966  vias)
        Weight 1     = 98.63% (111415  vias)
        Un-optimized =  1.37% (1551    vias)
    Layer V3         = 99.62% (30205  / 30319   vias)
        Weight 1     = 99.62% (30205   vias)
        Un-optimized =  0.38% (114     vias)
    Layer W0         = 98.95% (6609   / 6679    vias)
        Weight 1     = 98.95% (6609    vias)
        Un-optimized =  1.05% (70      vias)
    Layer W1         = 97.40% (2514   / 2581    vias)
        Weight 1     = 97.40% (2514    vias)
        Un-optimized =  2.60% (67      vias)
    Layer YT         = 79.15% (224    / 283     vias)
        Weight 1     = 79.15% (224     vias)
        Un-optimized = 20.85% (59      vias)
 
  Total double via conversion rate    = 77.35% (209957 / 271436 vias)
 
    Layer V1         = 49.74% (58990  / 118608  vias)
    Layer V2         = 98.63% (111415 / 112966  vias)
    Layer V3         = 99.62% (30205  / 30319   vias)
    Layer W0         = 98.95% (6609   / 6679    vias)
    Layer W1         = 97.40% (2514   / 2581    vias)
    Layer YT         = 79.15% (224    / 283     vias)
 
  The optimized via conversion rate based on total routed via count = 77.35% (209957 / 271436 vias)
 
    Layer V1         = 49.74% (58990  / 118608  vias)
        Weight 1     = 49.74% (58990   vias)
        Un-optimized = 50.26% (59618   vias)
    Layer V2         = 98.63% (111415 / 112966  vias)
        Weight 1     = 98.63% (111415  vias)
        Un-optimized =  1.37% (1551    vias)
    Layer V3         = 99.62% (30205  / 30319   vias)
        Weight 1     = 99.62% (30205   vias)
        Un-optimized =  0.38% (114     vias)
    Layer W0         = 98.95% (6609   / 6679    vias)
        Weight 1     = 98.95% (6609    vias)
        Un-optimized =  1.05% (70      vias)
    Layer W1         = 97.40% (2514   / 2581    vias)
        Weight 1     = 97.40% (2514    vias)
        Un-optimized =  2.60% (67      vias)
    Layer YT         = 79.15% (224    / 283     vias)
        Weight 1     = 79.15% (224     vias)
        Un-optimized = 20.85% (59      vias)
 

Total number of nets = 33775
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 33
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# To fix antenna violations
source $ANTENNA_RULE
1
report_antenna_rules
## 
## define_antenna_rule mw_lib -mode mode \
##   -diode_mode diode_mode [-metal_ratio metal_ratio]\
##   [-cut_ratio cut_ratio] [-metal_pratio metal_pratio]\
##   [-metal_nratio metal_nratio] [-cut_pratio cut_pratio]\
##   [-cut_nratio cut_nratio] [-protected_metal_scale metal_scale]\
##   [-cut_area_to_gate_diffusion_length_ratio cut_gate_diffusion_length_ratio] [-metal_area_to_pgate_diffusion_length_ratio metal_pgate_diffusion_length_ratio]\
##   [-metal_area_to_ngate_diffusion_length_ratio metal_ngate_diffusion_length_ratio] [-cut_area_to_pgate_diffusion_length_ratio cut_pgate_diffusion_length_ratio]\
##   [-cut_area_to_ngate_diffusion_length_ratio cut_ngate_diffusion_length_ratio] [-metal_area_to_gate_diffusion_length_ratio metal_gate_diffusion_length_ratio]\
##   [-protected_cut_scale cut_scale]\
##   [-name rule_name]
## mode
##  1, 4 : ignore all lower-layer segments
##  2, 5 : include lower-layer segments to the input pins
##  3, 6 : include all lower-layer segments
##  1, 2, 3 : polygon area
##  4, 5, 6 : sidewall area
## diode_mode (output pin)
##  0 : output pin cannot protect antenna.
##  1 : output pin can provide unlimited protection.
##  2 : limited diode protection; the diode ratio is defined
##     by define_antenna_layer_rule & dbDefineDiodeProtection (CLF)
##     If antenna has multiple diode pins, the max antenna ratio
##     is the one with the largest diode ratio.
##  3 : limited diode protection. If antenna has multiple diode pins, 
##     the max antenna ratio is sum of all diode ratios.
##  4 : limited diode protection. The max antenna ratio is calculated
##     from the total diode protection on the antenna, which is the
##     sum of the diode protection of all diodes.
##  5 : limited diode protection. The equivalent gate area is calculated
##      from the maximum diode-protection value of all diodes.
##  6 : limited diode protection. The equivalent gate area is calculated
##      from the sum of the diode protection of all diodes.
##  7 : limited diode protection. The equivalent metal area is calculated
##      from the maximum diode-protection value of all diodes.
##  8 : limited diode protection. The equivalent metal area is calculated
##      from the sum of the diode protection of all diodes.
## 
## define_antenna_layer_rule mw_lib -mode mode \
##   -layer layer_name -ratio ratio \
##   -diode_ratio {v0 v1 v2 v3 [v4]}\
##   -name rule_name
## ratio
##  max. antenna ratio with no diode protection
##      MIN((dp > v0) ? ((dp + v1 ) * v2 + v3), v4) : ratio 
##  max. antenna ratio with (diode protection == dp)
 
 

set lib [current_mw_lib]
remove_antenna_rules $lib
define_antenna_rule $lib -mode 1 -diode_mode 6 -metal_ratio 270 -cut_ratio 9
define_antenna_layer_rule $lib -mode 1 -layer "M1" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "V1" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "M2" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "V2" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "M3" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "V3" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "M4" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "W0" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "B1" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "W1" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "B2" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "YT" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "EA" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "JT" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "OA" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "VV" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "LB" -ratio 270 -diode_ratio {0 0 2 0}

1
set_route_zrt_detail_options -antenna true
1
verify_zrt_route
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)


Start checking for open nets ... 

net(i_CLK) has floating ports (dbId = 1036043 numNodes = 4 numEdges = 1 numCmps = 3)
Total number of nets = 33775, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen

Check 33775 nets, 1 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  110  Alloctr  111  Proc 2384 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	25/484 Partitions, Violations =	0
Checked	26/484 Partitions, Violations =	0
Checked	38/484 Partitions, Violations =	9
Checked	57/484 Partitions, Violations =	12
Checked	76/484 Partitions, Violations =	13
Checked	95/484 Partitions, Violations =	13
Checked	114/484 Partitions, Violations =	13
Checked	134/484 Partitions, Violations =	13
Checked	152/484 Partitions, Violations =	13
Checked	171/484 Partitions, Violations =	16
Checked	190/484 Partitions, Violations =	19
Checked	209/484 Partitions, Violations =	21
Checked	228/484 Partitions, Violations =	21
Checked	247/484 Partitions, Violations =	23
Checked	267/484 Partitions, Violations =	23
Checked	289/484 Partitions, Violations =	23
Checked	304/484 Partitions, Violations =	23
Checked	323/484 Partitions, Violations =	23
Checked	342/484 Partitions, Violations =	23
Checked	361/484 Partitions, Violations =	26
Checked	380/484 Partitions, Violations =	26
Checked	399/484 Partitions, Violations =	26
Checked	421/484 Partitions, Violations =	26
Checked	437/484 Partitions, Violations =	26
Checked	456/484 Partitions, Violations =	30
[DRC CHECK] Elapsed real time: 0:00:14 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  146  Alloctr  148  Proc 2384 
Start net based rule analysis
Antenna DRC for frozen net UART_TXD; Net top lay LB
	ICell pad34; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_MOSI; Net top lay LB
	ICell pad25; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_SCLK; Net top lay LB
	ICell pad17; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_CSN; Net top lay LB
	ICell pad14; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_START; Net top lay LB
	ICell pad11; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_RESET; Net top lay LB
	ICell pad10; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Found 6 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  147  Alloctr  148  Proc 2384 

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	Less than minimum edge length : 11
	Less than minimum width : 9
	Short : 13


Total Wire Length =                    1185647 micron
Total Number of Contacts =             271436
Total Number of Wires =                216098
Total Number of PtConns =              3199
Total Number of Routed Wires =       216098
Total Routed Wire Length =           1185289 micron
Total Number of Routed Contacts =       271436
	Layer             M1 :      20955 micron
	Layer             M2 :     328442 micron
	Layer             M3 :     502626 micron
	Layer             M4 :     186631 micron
	Layer             B1 :     101356 micron
	Layer             B2 :      36137 micron
	Layer             EA :       9500 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         59
	Via         via6_1x2 :        209
	Via         via6_2x1 :         15
	Via             via5 :         67
	Via         via5_2x1 :       2505
	Via         via5_1x2 :          9
	Via             via4 :         70
	Via         via4_1x2 :       6094
	Via         via4_2x1 :        515
	Via             via3 :        114
	Via         via3_2x1 :      26359
	Via    via3(rot)_2x1 :          1
	Via         via3_1x2 :       2169
	Via   via3v(rot)_2x1 :       1675
	Via        via3v_1x2 :          1
	Via             via2 :       1549
	Via            via2h :          2
	Via         via2_1x2 :      91566
	Via    via2(rot)_2x1 :          4
	Via    via2(rot)_1x2 :          3
	Via         via2_2x1 :      19044
	Via        via2v_1x2 :        572
	Via   via2v(rot)_2x1 :        174
	Via   via2v(rot)_1x2 :         51
	Via        via2v_2x1 :          1
	Via             via1 :      18911
	Via        via1(rot) :       2968
	Via            via1v :      10967
	Via            via1h :       1928
	Via       via1h(rot) :      24844
	Via         via1_2x1 :       8793
	Via    via1(rot)_1x2 :       2549
	Via    via1(rot)_2x1 :         47
	Via         via1_1x2 :       7214
	Via        via1v_1x2 :      35741
	Via   via1v(rot)_2x1 :       2011
	Via   via1v(rot)_1x2 :       2393
	Via        via1v_2x1 :        242

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 77.35% (209957 / 271436 vias)
 
    Layer V1         = 49.74% (58990  / 118608  vias)
        Weight 1     = 49.74% (58990   vias)
        Un-optimized = 50.26% (59618   vias)
    Layer V2         = 98.63% (111415 / 112966  vias)
        Weight 1     = 98.63% (111415  vias)
        Un-optimized =  1.37% (1551    vias)
    Layer V3         = 99.62% (30205  / 30319   vias)
        Weight 1     = 99.62% (30205   vias)
        Un-optimized =  0.38% (114     vias)
    Layer W0         = 98.95% (6609   / 6679    vias)
        Weight 1     = 98.95% (6609    vias)
        Un-optimized =  1.05% (70      vias)
    Layer W1         = 97.40% (2514   / 2581    vias)
        Weight 1     = 97.40% (2514    vias)
        Un-optimized =  2.60% (67      vias)
    Layer YT         = 79.15% (224    / 283     vias)
        Weight 1     = 79.15% (224     vias)
        Un-optimized = 20.85% (59      vias)
 
  Total double via conversion rate    = 77.35% (209957 / 271436 vias)
 
    Layer V1         = 49.74% (58990  / 118608  vias)
    Layer V2         = 98.63% (111415 / 112966  vias)
    Layer V3         = 99.62% (30205  / 30319   vias)
    Layer W0         = 98.95% (6609   / 6679    vias)
    Layer W1         = 97.40% (2514   / 2581    vias)
    Layer YT         = 79.15% (224    / 283     vias)
 
  The optimized via conversion rate based on total routed via count = 77.35% (209957 / 271436 vias)
 
    Layer V1         = 49.74% (58990  / 118608  vias)
        Weight 1     = 49.74% (58990   vias)
        Un-optimized = 50.26% (59618   vias)
    Layer V2         = 98.63% (111415 / 112966  vias)
        Weight 1     = 98.63% (111415  vias)
        Un-optimized =  1.37% (1551    vias)
    Layer V3         = 99.62% (30205  / 30319   vias)
        Weight 1     = 99.62% (30205   vias)
        Un-optimized =  0.38% (114     vias)
    Layer W0         = 98.95% (6609   / 6679    vias)
        Weight 1     = 98.95% (6609    vias)
        Un-optimized =  1.05% (70      vias)
    Layer W1         = 97.40% (2514   / 2581    vias)
        Weight 1     = 97.40% (2514    vias)
        Un-optimized =  2.60% (67      vias)
    Layer YT         = 79.15% (224    / 283     vias)
        Weight 1     = 79.15% (224     vias)
        Un-optimized = 20.85% (59      vias)
 


Verify Summary:

Total number of nets = 33775, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 33
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
route_zrt_detail -inc true -initial_drc_from_input true
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used  117  Alloctr  113  Proc    0 
[Dr init] Total (MB): Used  140  Alloctr  141  Proc 2384 
Total number of nets = 33775, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 28

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 28: non-uniform partition
Routed	1/19 Partitions, Violations =	33
Routed	2/19 Partitions, Violations =	33
Routed	3/19 Partitions, Violations =	33
Routed	4/19 Partitions, Violations =	33
Routed	5/19 Partitions, Violations =	33
Routed	6/19 Partitions, Violations =	33
Routed	7/19 Partitions, Violations =	33
Routed	8/19 Partitions, Violations =	31
Routed	9/19 Partitions, Violations =	31
Routed	10/19 Partitions, Violations =	29
Routed	11/19 Partitions, Violations =	29
Routed	12/19 Partitions, Violations =	28
Routed	13/19 Partitions, Violations =	28
Routed	14/19 Partitions, Violations =	27
Routed	15/19 Partitions, Violations =	27
Routed	16/19 Partitions, Violations =	26
Routed	17/19 Partitions, Violations =	27
Routed	18/19 Partitions, Violations =	29
Routed	19/19 Partitions, Violations =	29

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	29
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 9
	Less than minimum width : 7
	Short : 13

[Iter 28] Elapsed real time: 0:00:04 
[Iter 28] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 28] Stage (MB): Used  125  Alloctr  121  Proc    0 
[Iter 28] Total (MB): Used  148  Alloctr  149  Proc 2384 

End DR iteration 28 with 19 parts

Start DR iteration 29: non-uniform partition
Routed	1/19 Partitions, Violations =	29
Routed	2/19 Partitions, Violations =	29
Routed	3/19 Partitions, Violations =	29
Routed	4/19 Partitions, Violations =	29
Routed	5/19 Partitions, Violations =	28
Routed	6/19 Partitions, Violations =	27
Routed	7/19 Partitions, Violations =	27
Routed	8/19 Partitions, Violations =	27
Routed	9/19 Partitions, Violations =	27
Routed	10/19 Partitions, Violations =	29
Routed	11/19 Partitions, Violations =	30
Routed	12/19 Partitions, Violations =	31
Routed	13/19 Partitions, Violations =	31
Routed	14/19 Partitions, Violations =	31
Routed	15/19 Partitions, Violations =	31
Routed	16/19 Partitions, Violations =	31
Routed	17/19 Partitions, Violations =	31
Routed	18/19 Partitions, Violations =	31
Routed	19/19 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 12
	Less than minimum width : 6
	Short : 13

[Iter 29] Elapsed real time: 0:00:05 
[Iter 29] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 29] Stage (MB): Used  125  Alloctr  121  Proc    0 
[Iter 29] Total (MB): Used  148  Alloctr  149  Proc 2384 

End DR iteration 29 with 19 parts

Start DR iteration 30: non-uniform partition
Routed	1/19 Partitions, Violations =	31
Routed	2/19 Partitions, Violations =	30
Routed	3/19 Partitions, Violations =	30
Routed	4/19 Partitions, Violations =	29
Routed	5/19 Partitions, Violations =	29
Routed	6/19 Partitions, Violations =	29
Routed	7/19 Partitions, Violations =	30
Routed	8/19 Partitions, Violations =	31
Routed	9/19 Partitions, Violations =	32
Routed	10/19 Partitions, Violations =	32
Routed	11/19 Partitions, Violations =	31
Routed	12/19 Partitions, Violations =	32
Routed	13/19 Partitions, Violations =	32
Routed	14/19 Partitions, Violations =	32
Routed	15/19 Partitions, Violations =	32
Routed	16/19 Partitions, Violations =	32
Routed	17/19 Partitions, Violations =	32
Routed	18/19 Partitions, Violations =	32
Routed	19/19 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13

[Iter 30] Elapsed real time: 0:00:06 
[Iter 30] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 30] Stage (MB): Used  125  Alloctr  121  Proc    0 
[Iter 30] Total (MB): Used  148  Alloctr  149  Proc 2384 

End DR iteration 30 with 19 parts

Start DR iteration 31: non-uniform partition
Routed	1/19 Partitions, Violations =	32
Routed	2/19 Partitions, Violations =	32
Routed	3/19 Partitions, Violations =	32
Routed	4/19 Partitions, Violations =	31
Routed	5/19 Partitions, Violations =	31
Routed	6/19 Partitions, Violations =	29
Routed	7/19 Partitions, Violations =	29
Routed	8/19 Partitions, Violations =	29
Routed	9/19 Partitions, Violations =	29
Routed	10/19 Partitions, Violations =	30
Routed	11/19 Partitions, Violations =	29
Routed	12/19 Partitions, Violations =	29
Routed	13/19 Partitions, Violations =	29
Routed	14/19 Partitions, Violations =	29
Routed	15/19 Partitions, Violations =	29
Routed	16/19 Partitions, Violations =	29
Routed	17/19 Partitions, Violations =	29
Routed	18/19 Partitions, Violations =	29
Routed	19/19 Partitions, Violations =	29

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	29
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 9
	Less than minimum width : 7
	Short : 13

[Iter 31] Elapsed real time: 0:00:07 
[Iter 31] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 31] Stage (MB): Used  125  Alloctr  121  Proc    0 
[Iter 31] Total (MB): Used  148  Alloctr  149  Proc 2384 

End DR iteration 31 with 19 parts

Start DR iteration 32: non-uniform partition
Routed	1/19 Partitions, Violations =	28
Routed	2/19 Partitions, Violations =	28
Routed	3/19 Partitions, Violations =	28
Routed	4/19 Partitions, Violations =	28
Routed	5/19 Partitions, Violations =	26
Routed	6/19 Partitions, Violations =	25
Routed	7/19 Partitions, Violations =	25
Routed	8/19 Partitions, Violations =	26
Routed	9/19 Partitions, Violations =	25
Routed	10/19 Partitions, Violations =	26
Routed	11/19 Partitions, Violations =	28
Routed	12/19 Partitions, Violations =	28
Routed	13/19 Partitions, Violations =	28
Routed	14/19 Partitions, Violations =	28
Routed	15/19 Partitions, Violations =	28
Routed	16/19 Partitions, Violations =	28
Routed	17/19 Partitions, Violations =	28
Routed	18/19 Partitions, Violations =	28
Routed	19/19 Partitions, Violations =	28

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	28
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 9
	Less than minimum width : 6
	Short : 13

[Iter 32] Elapsed real time: 0:00:08 
[Iter 32] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 32] Stage (MB): Used  125  Alloctr  121  Proc    0 
[Iter 32] Total (MB): Used  148  Alloctr  149  Proc 2384 

End DR iteration 32 with 19 parts

Start DR iteration 33: non-uniform partition
Routed	1/19 Partitions, Violations =	28
Routed	2/19 Partitions, Violations =	27
Routed	3/19 Partitions, Violations =	27
Routed	4/19 Partitions, Violations =	26
Routed	5/19 Partitions, Violations =	24
Routed	6/19 Partitions, Violations =	23
Routed	7/19 Partitions, Violations =	24
Routed	8/19 Partitions, Violations =	24
Routed	9/19 Partitions, Violations =	25
Routed	10/19 Partitions, Violations =	26
Routed	11/19 Partitions, Violations =	27
Routed	12/19 Partitions, Violations =	27
Routed	13/19 Partitions, Violations =	29
Routed	14/19 Partitions, Violations =	29
Routed	15/19 Partitions, Violations =	29
Routed	16/19 Partitions, Violations =	29
Routed	17/19 Partitions, Violations =	29
Routed	18/19 Partitions, Violations =	29
Routed	19/19 Partitions, Violations =	29

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	29
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 5
	Short : 13

[Iter 33] Elapsed real time: 0:00:09 
[Iter 33] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 33] Stage (MB): Used  125  Alloctr  121  Proc    0 
[Iter 33] Total (MB): Used  148  Alloctr  149  Proc 2384 

End DR iteration 33 with 19 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since not converging

[DR] Elapsed real time: 0:00:09 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DR] Stage (MB): Used  109  Alloctr  104  Proc    0 
[DR] Total (MB): Used  132  Alloctr  133  Proc 2384 
[DR: Done] Elapsed real time: 0:00:09 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DR: Done] Stage (MB): Used  109  Alloctr  104  Proc    0 
[DR: Done] Total (MB): Used  132  Alloctr  133  Proc 2384 

DR finished with 1 open nets, of which 0 are frozen

DR finished with 29 violations and 6 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	29
	Less than minimum edge length : 11
	Less than minimum width : 5
	Short : 13



Total Wire Length =                    1185648 micron
Total Number of Contacts =             271434
Total Number of Wires =                215040
Total Number of PtConns =              3195
Total Number of Routed Wires =       215040
Total Routed Wire Length =           1185291 micron
Total Number of Routed Contacts =       271434
	Layer             M1 :      20955 micron
	Layer             M2 :     328441 micron
	Layer             M3 :     502626 micron
	Layer             M4 :     186631 micron
	Layer             B1 :     101357 micron
	Layer             B2 :      36137 micron
	Layer             EA :       9500 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         59
	Via         via6_1x2 :        209
	Via         via6_2x1 :         15
	Via             via5 :         67
	Via         via5_2x1 :       2505
	Via         via5_1x2 :          9
	Via             via4 :         70
	Via         via4_1x2 :       6094
	Via         via4_2x1 :        515
	Via             via3 :        114
	Via         via3_2x1 :      26359
	Via    via3(rot)_2x1 :          1
	Via         via3_1x2 :       2169
	Via   via3v(rot)_2x1 :       1675
	Via        via3v_1x2 :          1
	Via             via2 :       1546
	Via            via2h :          3
	Via         via2_1x2 :      91566
	Via    via2(rot)_2x1 :          4
	Via    via2(rot)_1x2 :          3
	Via         via2_2x1 :      19044
	Via        via2v_1x2 :        572
	Via   via2v(rot)_2x1 :        174
	Via   via2v(rot)_1x2 :         51
	Via        via2v_2x1 :          1
	Via             via1 :      18911
	Via        via1(rot) :       2968
	Via            via1v :      10967
	Via            via1h :       1928
	Via       via1h(rot) :      24844
	Via         via1_2x1 :       8793
	Via    via1(rot)_1x2 :       2549
	Via    via1(rot)_2x1 :         47
	Via         via1_1x2 :       7214
	Via        via1v_1x2 :      35741
	Via   via1v(rot)_2x1 :       2011
	Via   via1v(rot)_1x2 :       2393
	Via        via1v_2x1 :        242

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 77.35% (209957 / 271434 vias)
 
    Layer V1         = 49.74% (58990  / 118608  vias)
        Weight 1     = 49.74% (58990   vias)
        Un-optimized = 50.26% (59618   vias)
    Layer V2         = 98.63% (111415 / 112964  vias)
        Weight 1     = 98.63% (111415  vias)
        Un-optimized =  1.37% (1549    vias)
    Layer V3         = 99.62% (30205  / 30319   vias)
        Weight 1     = 99.62% (30205   vias)
        Un-optimized =  0.38% (114     vias)
    Layer W0         = 98.95% (6609   / 6679    vias)
        Weight 1     = 98.95% (6609    vias)
        Un-optimized =  1.05% (70      vias)
    Layer W1         = 97.40% (2514   / 2581    vias)
        Weight 1     = 97.40% (2514    vias)
        Un-optimized =  2.60% (67      vias)
    Layer YT         = 79.15% (224    / 283     vias)
        Weight 1     = 79.15% (224     vias)
        Un-optimized = 20.85% (59      vias)
 
  Total double via conversion rate    = 77.35% (209957 / 271434 vias)
 
    Layer V1         = 49.74% (58990  / 118608  vias)
    Layer V2         = 98.63% (111415 / 112964  vias)
    Layer V3         = 99.62% (30205  / 30319   vias)
    Layer W0         = 98.95% (6609   / 6679    vias)
    Layer W1         = 97.40% (2514   / 2581    vias)
    Layer YT         = 79.15% (224    / 283     vias)
 
  The optimized via conversion rate based on total routed via count = 77.35% (209957 / 271434 vias)
 
    Layer V1         = 49.74% (58990  / 118608  vias)
        Weight 1     = 49.74% (58990   vias)
        Un-optimized = 50.26% (59618   vias)
    Layer V2         = 98.63% (111415 / 112964  vias)
        Weight 1     = 98.63% (111415  vias)
        Un-optimized =  1.37% (1549    vias)
    Layer V3         = 99.62% (30205  / 30319   vias)
        Weight 1     = 99.62% (30205   vias)
        Un-optimized =  0.38% (114     vias)
    Layer W0         = 98.95% (6609   / 6679    vias)
        Weight 1     = 98.95% (6609    vias)
        Un-optimized =  1.05% (70      vias)
    Layer W1         = 97.40% (2514   / 2581    vias)
        Weight 1     = 97.40% (2514    vias)
        Un-optimized =  2.60% (67      vias)
    Layer YT         = 79.15% (224    / 283     vias)
        Weight 1     = 79.15% (224     vias)
        Un-optimized = 20.85% (59      vias)
 

Total number of nets = 33775
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 29
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
SPCL ECO: Found 13 DRCs across 8 nets that will be rerouted.
Num of special eco nets = 8
[SPCL ECO: Init] Elapsed real time: 0:00:00 
[SPCL ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SPCL ECO: Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: Init] Total (MB): Used  132  Alloctr  133  Proc 2384 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  136  Alloctr  137  Proc 2384 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  190  Alloctr  192  Proc 2384 
Net statistics:
Total number of nets     = 33775
Number of nets to route  = 8
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 447
Number of nets with min-layer-mode soft-cost-medium = 447
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 409
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
33759 nets are fully connected,
 of which 33759 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  201  Alloctr  203  Proc 2384 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   13  Proc    0 
[End of Build Congestion map] Total (MB): Used  199  Alloctr  216  Proc 2384 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  202  Alloctr  219  Proc 2384 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    3  Alloctr    2  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  202  Alloctr  219  Proc 2384 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  202  Alloctr  219  Proc 2384 
Initial. Routing result:
Initial. Both Dirs: Overflow =   286 Max = 5 GRCs =   225 (0.01%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   283 Max = 5 (GRCs =  1) GRCs =   222 (0.03%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   278 Max = 5 (GRCs =  1) GRCs =   217 (0.03%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M4         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. 1(12.5 %) of nets did not connect.
Initial. Total Wire Length = 2088.20
Initial. Layer M1 wire length = 251.90
Initial. Layer M2 wire length = 835.08
Initial. Layer M3 wire length = 998.02
Initial. Layer M4 wire length = 3.19
Initial. Layer B1 wire length = 0.00
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 38
Initial. Via via1 count = 9
Initial. Via via2 count = 27
Initial. Via via3 count = 2
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  202  Alloctr  219  Proc 2384 
phase1. Routing result:
phase1. Both Dirs: Overflow =   286 Max = 5 GRCs =   225 (0.01%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =   283 Max = 5 (GRCs =  1) GRCs =   222 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   278 Max = 5 (GRCs =  1) GRCs =   217 (0.03%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M4         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. 1(12.5 %) of nets did not connect.
phase1. Total Wire Length = 2089.80
phase1. Layer M1 wire length = 180.80
phase1. Layer M2 wire length = 834.27
phase1. Layer M3 wire length = 1071.54
phase1. Layer M4 wire length = 3.19
phase1. Layer B1 wire length = 0.00
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 37
phase1. Via via1 count = 7
phase1. Via via2 count = 28
phase1. Via via3 count = 2
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  202  Alloctr  219  Proc 2384 
phase2. Routing result:
phase2. Both Dirs: Overflow =   286 Max = 5 GRCs =   225 (0.01%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. V routing: Overflow =   283 Max = 5 (GRCs =  1) GRCs =   222 (0.03%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   278 Max = 5 (GRCs =  1) GRCs =   217 (0.03%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. 1(12.5 %) of nets did not connect.
phase2. Total Wire Length = 2089.80
phase2. Layer M1 wire length = 180.80
phase2. Layer M2 wire length = 834.27
phase2. Layer M3 wire length = 1071.54
phase2. Layer M4 wire length = 3.19
phase2. Layer B1 wire length = 0.00
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 37
phase2. Via via1 count = 7
phase2. Via via2 count = 28
phase2. Via via3 count = 2
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  202  Alloctr  219  Proc 2384 

Congestion utilization per direction:
Average vertical track utilization   =  4.10 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.66 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -55  Proc    0 
[GR: Done] Total (MB): Used  186  Alloctr  188  Proc 2384 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   50  Alloctr   50  Proc    0 
[GR: Done] Total (MB): Used  186  Alloctr  188  Proc 2384 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  137  Alloctr  138  Proc 2384 
[SPCL ECO: GR] Elapsed real time: 0:00:03 
[SPCL ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[SPCL ECO: GR] Stage (MB): Used    4  Alloctr    4  Proc    0 
[SPCL ECO: GR] Total (MB): Used  137  Alloctr  138  Proc 2384 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  137  Alloctr  138  Proc 2384 

Start initial assignment
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

Number of wires with overlap after iteration 0 = 64 of 120


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  137  Alloctr  139  Proc 2384 

Reroute to fix overlaps
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  137  Alloctr  139  Proc 2384 

Number of wires with overlap after iteration 1 = 24 of 96


Wire length and via report:
---------------------------
Number of M1 wires: 1 		 CONT1: 0
Number of M2 wires: 52 		 via1: 7
Number of M3 wires: 41 		 via2: 47
Number of M4 wires: 2 		 via3: 4
Number of B1 wires: 0 		 via4: 0
Number of B2 wires: 0 		 via5: 0
Number of EA wires: 0 		 via6: 0
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 96 		 vias: 58

Total M1 wire length: 180.8
Total M2 wire length: 837.2
Total M3 wire length: 1067.8
Total M4 wire length: 3.3
Total B1 wire length: 0.0
Total B2 wire length: 0.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 2089.1

Longest M1 wire length: 180.8
Longest M2 wire length: 128.3
Longest M3 wire length: 161.6
Longest M4 wire length: 2.8
Longest B1 wire length: 0.0
Longest B2 wire length: 0.0
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  132  Alloctr  134  Proc 2384 
[SPCL ECO: CDR] Elapsed real time: 0:00:04 
[SPCL ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[SPCL ECO: CDR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: CDR] Total (MB): Used  132  Alloctr  134  Proc 2384 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin ECO DRC check ...

Checked	1/484 Partitions, Violations =	29
Checked	19/484 Partitions, Violations =	29
Checked	38/484 Partitions, Violations =	30
Checked	57/484 Partitions, Violations =	31
Checked	76/484 Partitions, Violations =	39
Checked	95/484 Partitions, Violations =	39
Checked	114/484 Partitions, Violations =	39
Checked	133/484 Partitions, Violations =	39
Checked	152/484 Partitions, Violations =	39
Checked	171/484 Partitions, Violations =	40
Checked	190/484 Partitions, Violations =	46
Checked	209/484 Partitions, Violations =	65
Checked	228/484 Partitions, Violations =	65
Checked	247/484 Partitions, Violations =	70
Checked	266/484 Partitions, Violations =	70
Checked	285/484 Partitions, Violations =	70
Checked	304/484 Partitions, Violations =	70
Checked	323/484 Partitions, Violations =	70
Checked	342/484 Partitions, Violations =	70
Checked	361/484 Partitions, Violations =	71
Checked	380/484 Partitions, Violations =	71
Checked	399/484 Partitions, Violations =	71
Checked	418/484 Partitions, Violations =	71
Checked	437/484 Partitions, Violations =	71
Checked	456/484 Partitions, Violations =	85
Checked	475/484 Partitions, Violations =	86

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	86

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  149  Alloctr  150  Proc 2384 

Total Wire Length =                    1185645 micron
Total Number of Contacts =             271422
Total Number of Wires =                215042
Total Number of PtConns =              3193
Total Number of Routed Wires =       215042
Total Routed Wire Length =           1185289 micron
Total Number of Routed Contacts =       271422
	Layer             M1 :      20955 micron
	Layer             M2 :     328444 micron
	Layer             M3 :     502625 micron
	Layer             M4 :     186627 micron
	Layer             B1 :     101357 micron
	Layer             B2 :      36137 micron
	Layer             EA :       9500 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         59
	Via         via6_1x2 :        209
	Via         via6_2x1 :         15
	Via             via5 :         67
	Via         via5_2x1 :       2505
	Via         via5_1x2 :          9
	Via             via4 :         70
	Via         via4_1x2 :       6094
	Via         via4_2x1 :        515
	Via             via3 :        112
	Via         via3_2x1 :      26359
	Via    via3(rot)_2x1 :          1
	Via         via3_1x2 :       2167
	Via   via3v(rot)_2x1 :       1675
	Via        via3v_1x2 :          1
	Via             via2 :       1568
	Via            via2h :          2
	Via         via2_1x2 :      91545
	Via    via2(rot)_2x1 :          4
	Via    via2(rot)_1x2 :          3
	Via         via2_2x1 :      19039
	Via        via2v_1x2 :        571
	Via   via2v(rot)_2x1 :        172
	Via   via2v(rot)_1x2 :         51
	Via        via2v_2x1 :          1
	Via             via1 :      18913
	Via        via1(rot) :       2968
	Via            via1v :      10967
	Via            via1h :       1928
	Via       via1h(rot) :      24849
	Via         via1_2x1 :       8791
	Via    via1(rot)_1x2 :       2548
	Via    via1(rot)_2x1 :         47
	Via         via1_1x2 :       7214
	Via        via1v_1x2 :      35737
	Via   via1v(rot)_2x1 :       2011
	Via   via1v(rot)_1x2 :       2393
	Via        via1v_2x1 :        242

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 77.34% (209919 / 271422 vias)
 
    Layer V1         = 49.73% (58983  / 118608  vias)
        Weight 1     = 49.73% (58983   vias)
        Un-optimized = 50.27% (59625   vias)
    Layer V2         = 98.61% (111386 / 112956  vias)
        Weight 1     = 98.61% (111386  vias)
        Un-optimized =  1.39% (1570    vias)
    Layer V3         = 99.63% (30203  / 30315   vias)
        Weight 1     = 99.63% (30203   vias)
        Un-optimized =  0.37% (112     vias)
    Layer W0         = 98.95% (6609   / 6679    vias)
        Weight 1     = 98.95% (6609    vias)
        Un-optimized =  1.05% (70      vias)
    Layer W1         = 97.40% (2514   / 2581    vias)
        Weight 1     = 97.40% (2514    vias)
        Un-optimized =  2.60% (67      vias)
    Layer YT         = 79.15% (224    / 283     vias)
        Weight 1     = 79.15% (224     vias)
        Un-optimized = 20.85% (59      vias)
 
  Total double via conversion rate    = 77.34% (209919 / 271422 vias)
 
    Layer V1         = 49.73% (58983  / 118608  vias)
    Layer V2         = 98.61% (111386 / 112956  vias)
    Layer V3         = 99.63% (30203  / 30315   vias)
    Layer W0         = 98.95% (6609   / 6679    vias)
    Layer W1         = 97.40% (2514   / 2581    vias)
    Layer YT         = 79.15% (224    / 283     vias)
 
  The optimized via conversion rate based on total routed via count = 77.34% (209919 / 271422 vias)
 
    Layer V1         = 49.73% (58983  / 118608  vias)
        Weight 1     = 49.73% (58983   vias)
        Un-optimized = 50.27% (59625   vias)
    Layer V2         = 98.61% (111386 / 112956  vias)
        Weight 1     = 98.61% (111386  vias)
        Un-optimized =  1.39% (1570    vias)
    Layer V3         = 99.63% (30203  / 30315   vias)
        Weight 1     = 99.63% (30203   vias)
        Un-optimized =  0.37% (112     vias)
    Layer W0         = 98.95% (6609   / 6679    vias)
        Weight 1     = 98.95% (6609    vias)
        Un-optimized =  1.05% (70      vias)
    Layer W1         = 97.40% (2514   / 2581    vias)
        Weight 1     = 97.40% (2514    vias)
        Un-optimized =  2.60% (67      vias)
    Layer YT         = 79.15% (224    / 283     vias)
        Weight 1     = 79.15% (224     vias)
        Un-optimized = 20.85% (59      vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  149  Alloctr  150  Proc 2384 
Total number of nets = 33775, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/20 Partitions, Violations =	76
Routed	2/20 Partitions, Violations =	69
Routed	3/20 Partitions, Violations =	62
Routed	4/20 Partitions, Violations =	54
Routed	5/20 Partitions, Violations =	47
Routed	6/20 Partitions, Violations =	42
Routed	7/20 Partitions, Violations =	39
Routed	8/20 Partitions, Violations =	38
Routed	9/20 Partitions, Violations =	37
Routed	10/20 Partitions, Violations =	36
Routed	11/20 Partitions, Violations =	36
Routed	12/20 Partitions, Violations =	37
Routed	13/20 Partitions, Violations =	38
Routed	14/20 Partitions, Violations =	39
Routed	15/20 Partitions, Violations =	40
Routed	16/20 Partitions, Violations =	38
Routed	17/20 Partitions, Violations =	36
Routed	18/20 Partitions, Violations =	35
Routed	19/20 Partitions, Violations =	33
Routed	20/20 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	2

	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  149  Alloctr  150  Proc 2384 

End DR iteration 0 with 20 parts

Start DR iteration 1: non-uniform partition
Routed	1/14 Partitions, Violations =	32
Routed	2/14 Partitions, Violations =	31
Routed	3/14 Partitions, Violations =	31
Routed	4/14 Partitions, Violations =	30
Routed	5/14 Partitions, Violations =	30
Routed	6/14 Partitions, Violations =	30
Routed	7/14 Partitions, Violations =	28
Routed	8/14 Partitions, Violations =	28
Routed	9/14 Partitions, Violations =	28
Routed	10/14 Partitions, Violations =	29
Routed	11/14 Partitions, Violations =	29
Routed	12/14 Partitions, Violations =	31
Routed	13/14 Partitions, Violations =	33
Routed	14/14 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 11
	Less than minimum width : 7
	Short : 13
	Internal-only types : 2

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used  149  Alloctr  150  Proc 2384 

End DR iteration 1 with 14 parts

Start DR iteration 2: non-uniform partition
Routed	1/13 Partitions, Violations =	33
Routed	2/13 Partitions, Violations =	33
Routed	3/13 Partitions, Violations =	31
Routed	4/13 Partitions, Violations =	30
Routed	5/13 Partitions, Violations =	30
Routed	6/13 Partitions, Violations =	30
Routed	7/13 Partitions, Violations =	30
Routed	8/13 Partitions, Violations =	31
Routed	9/13 Partitions, Violations =	31
Routed	10/13 Partitions, Violations =	32
Routed	11/13 Partitions, Violations =	33
Routed	12/13 Partitions, Violations =	35
Routed	13/13 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 11
	Less than minimum width : 9
	Short : 13

[Iter 2] Elapsed real time: 0:00:01 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 2] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used  149  Alloctr  150  Proc 2384 

End DR iteration 2 with 13 parts

Start DR iteration 3: non-uniform partition
Routed	1/13 Partitions, Violations =	33
Routed	2/13 Partitions, Violations =	33
Routed	3/13 Partitions, Violations =	32
Routed	4/13 Partitions, Violations =	32
Routed	5/13 Partitions, Violations =	32
Routed	6/13 Partitions, Violations =	32
Routed	7/13 Partitions, Violations =	32
Routed	8/13 Partitions, Violations =	31
Routed	9/13 Partitions, Violations =	31
Routed	10/13 Partitions, Violations =	31
Routed	11/13 Partitions, Violations =	31
Routed	12/13 Partitions, Violations =	32
Routed	13/13 Partitions, Violations =	34

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 13
	Less than minimum width : 8
	Short : 13

[Iter 3] Elapsed real time: 0:00:01 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 3] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 3] Total (MB): Used  149  Alloctr  150  Proc 2384 

End DR iteration 3 with 13 parts

Start DR iteration 4: non-uniform partition
Routed	1/13 Partitions, Violations =	34
Routed	2/13 Partitions, Violations =	34
Routed	3/13 Partitions, Violations =	34
Routed	4/13 Partitions, Violations =	34
Routed	5/13 Partitions, Violations =	34
Routed	6/13 Partitions, Violations =	33
Routed	7/13 Partitions, Violations =	32
Routed	8/13 Partitions, Violations =	32
Routed	9/13 Partitions, Violations =	33
Routed	10/13 Partitions, Violations =	33
Routed	11/13 Partitions, Violations =	34
Routed	12/13 Partitions, Violations =	35
Routed	13/13 Partitions, Violations =	34

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 12
	Less than minimum width : 9
	Short : 13

[Iter 4] Elapsed real time: 0:00:02 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 4] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 4] Total (MB): Used  149  Alloctr  150  Proc 2384 

End DR iteration 4 with 13 parts

Start DR iteration 5: non-uniform partition
Routed	1/13 Partitions, Violations =	34
Routed	2/13 Partitions, Violations =	34
Routed	3/13 Partitions, Violations =	34
Routed	4/13 Partitions, Violations =	34
Routed	5/13 Partitions, Violations =	34
Routed	6/13 Partitions, Violations =	34
Routed	7/13 Partitions, Violations =	32
Routed	8/13 Partitions, Violations =	32
Routed	9/13 Partitions, Violations =	32
Routed	10/13 Partitions, Violations =	32
Routed	11/13 Partitions, Violations =	33
Routed	12/13 Partitions, Violations =	34
Routed	13/13 Partitions, Violations =	35

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	35
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 12
	Less than minimum width : 10
	Short : 13

[Iter 5] Elapsed real time: 0:00:02 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 5] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 5] Total (MB): Used  149  Alloctr  150  Proc 2384 

End DR iteration 5 with 13 parts

	@@@@ Total nets not meeting constraints =	0

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = TIEHIMTR_U210_net
Net 2 = TIEHIMTR_U211_net
Net 3 = TIEHIMTR_U212_net
Net 4 = TIEHIMTR_U213_net
Net 5 = TIEHIMTR_U214_net
Net 6 = TIEHIMTR_U205_net
Net 7 = TIEHIMTR_U206_net
Net 8 = TIEHIMTR_U208_net
Net 9 = w_clk_p
Total number of changed nets = 9 (out of 33775)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  132  Alloctr  134  Proc 2384 
[SPCL ECO: DR] Elapsed real time: 0:00:06 
[SPCL ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[SPCL ECO: DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: DR] Total (MB): Used  132  Alloctr  134  Proc 2384 

SPCL ECO Route finished with 1 open nets, of which 0 are frozen

SPCL ECO Route finished with 35 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	35
	Less than minimum edge length : 12
	Less than minimum width : 10
	Short : 13



Total Wire Length =                    1185645 micron
Total Number of Contacts =             271429
Total Number of Wires =                215057
Total Number of PtConns =              3194
Total Number of Routed Wires =       215057
Total Routed Wire Length =           1185288 micron
Total Number of Routed Contacts =       271429
	Layer             M1 :      20955 micron
	Layer             M2 :     328434 micron
	Layer             M3 :     502625 micron
	Layer             M4 :     186636 micron
	Layer             B1 :     101357 micron
	Layer             B2 :      36137 micron
	Layer             EA :       9500 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         59
	Via         via6_1x2 :        209
	Via         via6_2x1 :         15
	Via             via5 :         67
	Via         via5_2x1 :       2505
	Via         via5_1x2 :          9
	Via             via4 :         71
	Via         via4_1x2 :       6093
	Via         via4_2x1 :        515
	Via             via3 :        116
	Via         via3_2x1 :      26358
	Via    via3(rot)_2x1 :          1
	Via         via3_1x2 :       2167
	Via   via3v(rot)_2x1 :       1675
	Via        via3v_1x2 :          1
	Via             via2 :       1570
	Via            via2v :          1
	Via            via2h :          3
	Via         via2_1x2 :      91545
	Via    via2(rot)_2x1 :          4
	Via    via2(rot)_1x2 :          3
	Via         via2_2x1 :      19039
	Via        via2v_1x2 :        571
	Via   via2v(rot)_2x1 :        172
	Via   via2v(rot)_1x2 :         51
	Via        via2v_2x1 :          1
	Via             via1 :      18913
	Via        via1(rot) :       2968
	Via            via1v :      10967
	Via            via1h :       1928
	Via       via1h(rot) :      24849
	Via         via1_2x1 :       8791
	Via    via1(rot)_1x2 :       2548
	Via    via1(rot)_2x1 :         47
	Via         via1_1x2 :       7214
	Via        via1v_1x2 :      35737
	Via   via1v(rot)_2x1 :       2011
	Via   via1v(rot)_1x2 :       2393
	Via        via1v_2x1 :        242

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 77.34% (209917 / 271429 vias)
 
    Layer V1         = 49.73% (58983  / 118608  vias)
        Weight 1     = 49.73% (58983   vias)
        Un-optimized = 50.27% (59625   vias)
    Layer V2         = 98.61% (111386 / 112960  vias)
        Weight 1     = 98.61% (111386  vias)
        Un-optimized =  1.39% (1574    vias)
    Layer V3         = 99.62% (30202  / 30318   vias)
        Weight 1     = 99.62% (30202   vias)
        Un-optimized =  0.38% (116     vias)
    Layer W0         = 98.94% (6608   / 6679    vias)
        Weight 1     = 98.94% (6608    vias)
        Un-optimized =  1.06% (71      vias)
    Layer W1         = 97.40% (2514   / 2581    vias)
        Weight 1     = 97.40% (2514    vias)
        Un-optimized =  2.60% (67      vias)
    Layer YT         = 79.15% (224    / 283     vias)
        Weight 1     = 79.15% (224     vias)
        Un-optimized = 20.85% (59      vias)
 
  Total double via conversion rate    = 77.34% (209917 / 271429 vias)
 
    Layer V1         = 49.73% (58983  / 118608  vias)
    Layer V2         = 98.61% (111386 / 112960  vias)
    Layer V3         = 99.62% (30202  / 30318   vias)
    Layer W0         = 98.94% (6608   / 6679    vias)
    Layer W1         = 97.40% (2514   / 2581    vias)
    Layer YT         = 79.15% (224    / 283     vias)
 
  The optimized via conversion rate based on total routed via count = 77.34% (209917 / 271429 vias)
 
    Layer V1         = 49.73% (58983  / 118608  vias)
        Weight 1     = 49.73% (58983   vias)
        Un-optimized = 50.27% (59625   vias)
    Layer V2         = 98.61% (111386 / 112960  vias)
        Weight 1     = 98.61% (111386  vias)
        Un-optimized =  1.39% (1574    vias)
    Layer V3         = 99.62% (30202  / 30318   vias)
        Weight 1     = 99.62% (30202   vias)
        Un-optimized =  0.38% (116     vias)
    Layer W0         = 98.94% (6608   / 6679    vias)
        Weight 1     = 98.94% (6608    vias)
        Un-optimized =  1.06% (71      vias)
    Layer W1         = 97.40% (2514   / 2581    vias)
        Weight 1     = 97.40% (2514    vias)
        Un-optimized =  2.60% (67      vias)
    Layer YT         = 79.15% (224    / 283     vias)
        Weight 1     = 79.15% (224     vias)
        Un-optimized = 20.85% (59      vias)
 

Total number of nets = 33775
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 35
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1185645 micron
Total Number of Contacts =             271429
Total Number of Wires =                215057
Total Number of PtConns =              3194
Total Number of Routed Wires =       215057
Total Routed Wire Length =           1185288 micron
Total Number of Routed Contacts =       271429
	Layer             M1 :      20955 micron
	Layer             M2 :     328434 micron
	Layer             M3 :     502625 micron
	Layer             M4 :     186636 micron
	Layer             B1 :     101357 micron
	Layer             B2 :      36137 micron
	Layer             EA :       9500 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         59
	Via         via6_1x2 :        209
	Via         via6_2x1 :         15
	Via             via5 :         67
	Via         via5_2x1 :       2505
	Via         via5_1x2 :          9
	Via             via4 :         71
	Via         via4_1x2 :       6093
	Via         via4_2x1 :        515
	Via             via3 :        116
	Via         via3_2x1 :      26358
	Via    via3(rot)_2x1 :          1
	Via         via3_1x2 :       2167
	Via   via3v(rot)_2x1 :       1675
	Via        via3v_1x2 :          1
	Via             via2 :       1570
	Via            via2v :          1
	Via            via2h :          3
	Via         via2_1x2 :      91545
	Via    via2(rot)_2x1 :          4
	Via    via2(rot)_1x2 :          3
	Via         via2_2x1 :      19039
	Via        via2v_1x2 :        571
	Via   via2v(rot)_2x1 :        172
	Via   via2v(rot)_1x2 :         51
	Via        via2v_2x1 :          1
	Via             via1 :      18913
	Via        via1(rot) :       2968
	Via            via1v :      10967
	Via            via1h :       1928
	Via       via1h(rot) :      24849
	Via         via1_2x1 :       8791
	Via    via1(rot)_1x2 :       2548
	Via    via1(rot)_2x1 :         47
	Via         via1_1x2 :       7214
	Via        via1v_1x2 :      35737
	Via   via1v(rot)_2x1 :       2011
	Via   via1v(rot)_1x2 :       2393
	Via        via1v_2x1 :        242

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 77.34% (209917 / 271429 vias)
 
    Layer V1         = 49.73% (58983  / 118608  vias)
        Weight 1     = 49.73% (58983   vias)
        Un-optimized = 50.27% (59625   vias)
    Layer V2         = 98.61% (111386 / 112960  vias)
        Weight 1     = 98.61% (111386  vias)
        Un-optimized =  1.39% (1574    vias)
    Layer V3         = 99.62% (30202  / 30318   vias)
        Weight 1     = 99.62% (30202   vias)
        Un-optimized =  0.38% (116     vias)
    Layer W0         = 98.94% (6608   / 6679    vias)
        Weight 1     = 98.94% (6608    vias)
        Un-optimized =  1.06% (71      vias)
    Layer W1         = 97.40% (2514   / 2581    vias)
        Weight 1     = 97.40% (2514    vias)
        Un-optimized =  2.60% (67      vias)
    Layer YT         = 79.15% (224    / 283     vias)
        Weight 1     = 79.15% (224     vias)
        Un-optimized = 20.85% (59      vias)
 
  Total double via conversion rate    = 77.34% (209917 / 271429 vias)
 
    Layer V1         = 49.73% (58983  / 118608  vias)
    Layer V2         = 98.61% (111386 / 112960  vias)
    Layer V3         = 99.62% (30202  / 30318   vias)
    Layer W0         = 98.94% (6608   / 6679    vias)
    Layer W1         = 97.40% (2514   / 2581    vias)
    Layer YT         = 79.15% (224    / 283     vias)
 
  The optimized via conversion rate based on total routed via count = 77.34% (209917 / 271429 vias)
 
    Layer V1         = 49.73% (58983  / 118608  vias)
        Weight 1     = 49.73% (58983   vias)
        Un-optimized = 50.27% (59625   vias)
    Layer V2         = 98.61% (111386 / 112960  vias)
        Weight 1     = 98.61% (111386  vias)
        Un-optimized =  1.39% (1574    vias)
    Layer V3         = 99.62% (30202  / 30318   vias)
        Weight 1     = 99.62% (30202   vias)
        Un-optimized =  0.38% (116     vias)
    Layer W0         = 98.94% (6608   / 6679    vias)
        Weight 1     = 98.94% (6608    vias)
        Un-optimized =  1.06% (71      vias)
    Layer W1         = 97.40% (2514   / 2581    vias)
        Weight 1     = 97.40% (2514    vias)
        Un-optimized =  2.60% (67      vias)
    Layer YT         = 79.15% (224    / 283     vias)
        Weight 1     = 79.15% (224     vias)
        Un-optimized = 20.85% (59      vias)
 
[SPCL ECO: End] Elapsed real time: 0:00:07 
[SPCL ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[SPCL ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: End] Total (MB): Used  132  Alloctr  134  Proc 2384 
Special ECO iteration 1 ended with 13 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# remove std filler
remove_stdcell_filler -stdcell
Start purging filler/spare cells
INFO: Total (0 std fillers, 0 spare cells, 0 pad fillers) are fixed and skipped
INFO: Total (0 std fillers, 0 spare cells, 0 pad fillers, 0 tap cells, 0 end Caps) purged
Successfully purged all std cell filler
# Intermediate Save
set_route_zrt_global_options -timing_driven true
1
set_route_zrt_track_options  -timing_driven true
1
set_route_zrt_detail_options -timing_driven true
1
save_mw_cel
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
1
puts "SEC_INFO: CEL was saved. You can open CEL with read_only !!"
SEC_INFO: CEL was saved. You can open CEL with read_only !!
# Running extraction and updating the timing
extract_rc -coupling_cap

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 21.47 seconds
EKL_MT: elapsed time 22 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0028 0.0028 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.002 0.002 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00041 0.00041 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00012 0.00012 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Res for layer OA : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer LB : 1.3e-05 1.3e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0013 0.0013 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Vertical Res : 0.0015 0.0015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
1
update_timing
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
1
# Report
set REPORTS_STEP_DIR $REPORTS_DIR/${step}
./reports/06_route
if {[file exist $REPORTS_STEP_DIR]} {
	sh rm -rf $REPORTS_STEP_DIR
}
sh mkdir $REPORTS_STEP_DIR
set legalize_support_phys_only_cell true
true
create_qor_snapshot -show_all -significant_digits 4 -name $step
Current scenario is: func1_wst
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (06_route)
Design          : khu_sensor_pad
Version         : N-2017.09
Date            : Thu Nov 19 19:54:46 2020
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : 1.0e-03 Watt(mW)
Location        : /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/snapshot
***********************************************
No. of scenario = 1
s1 = func1_wst
--------------------------------------------------
WNS of each timing group:                       s1 
--------------------------------------------------
clk_half                                    1.3745 
**clock_gating_default**                    0.1129 
REGIN                                       4.1770 
REGOUT                                     -0.4522 
clk                                        -0.3457 
--------------------------------------------------
Setup WNS:                                 -0.4522 
Setup TNS:                                 -4.1073
Number of setup violations:                     30  
Hold WNS:                                  -0.0795  
Hold TNS:                                  -3.0819  
Number of hold violations:                     165  
Number of max trans violations:                  3  
Number of max cap violations:                    0  
Number of min pulse width violations:            0  
Route drc violations:                           35
--------------------------------------------------
Area:                                       130940
Cell count:                                  31703
Buf/inv cell count:                           7008
Std cell utilization:                       12.24%
CPU/ELAPSE(hr):                          0.19/0.22
Mem(Mb):                                       839
Host name:                               vlsi-dist.khu.ac.kr
--------------------------------------------------
Histogram:             s1 
--------------------------------------------------
Max violations:        30 
   above ~ -0.7  ---    0 
    -0.6 ~ -0.7  ---    0 
    -0.5 ~ -0.6  ---    0 
    -0.4 ~ -0.5  ---    2 
    -0.3 ~ -0.4  ---    1 
    -0.2 ~ -0.3  ---    4 
    -0.1 ~ -0.2  ---    9 
       0 ~ -0.1  ---   14 
--------------------------------------------------
Min violations:       165 
  -0.06 ~ above  ---   10 
  -0.05 ~ -0.06  ---    4 
  -0.04 ~ -0.05  ---    6 
  -0.03 ~ -0.04  ---   19 
  -0.02 ~ -0.03  ---   15 
  -0.01 ~ -0.02  ---   34 
      0 ~ -0.01  ---   77 
--------------------------------------------------
Current scenario is: func1_wst
Snapshot (06_route) is created and stored under "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/snapshot" directory
1
redirect -file $REPORTS_STEP_DIR/snap.rpt 	{ report_qor_snapshot -name $step -save_as snap.rpt }
redirect -file $REPORTS_STEP_DIR/hfn.rpt { report_net_fanout -threshold 100 }
redirect -file $REPORTS_STEP_DIR/qor.rpt -tee 	{ report_qor -scenario [all_scenarios] -significant_digits 4 }
Information: Scenario func1_bst either not exists or is inactive. report_qor will skip it. (UID-1059)
Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst func1_bst funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 19:54:46 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            32.0000
  Critical Path Length:        4.2536
  Critical Path Slack:         0.1129
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.8481
  Critical Path Slack:         4.1770
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        3.0458
  Critical Path Slack:        -0.4522
  Critical Path Clk Period:    5.4000
  Total Negative Slack:       -1.2349
  No. of Violating Paths:      7.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            41.0000
  Critical Path Length:        5.3015
  Critical Path Slack:        -0.3457
  Critical Path Clk Period:    5.4000
  Total Negative Slack:       -2.8723
  No. of Violating Paths:     23.0000
  Worst Hold Violation:       -0.0795
  Total Hold Violation:       -3.0030
  No. of Hold Violations:    159.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        2.1714
  Critical Path Slack:         1.3745
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0318
  Total Hold Violation:       -0.0789
  No. of Hold Violations:      6.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6271
  Leaf Cell Count:              31703
  Buf/Inv Cell Count:            7008
  Buf Cell Count:                2194
  Inv Cell Count:                4814
  CT Buf/Inv Cell Count:          267
  Combinational Cell Count:     26299
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      84528.3196
  Noncombinational Area:   46412.1604
  Buf/Inv Area:            13146.8800
  Total Buffer Area:        4611.2000
  Total Inverter Area:      8535.6800
  Macro/Black Box Area:        0.0000
  Net Area:                    0.0000
  Net XLength        :    652831.5000
  Net YLength        :    557955.8125
  -----------------------------------
  Cell Area:              130940.4800
  Design Area:            130940.4800
  Net Length        :    1210787.2500


  Design Rules
  -----------------------------------
  Total Number of Nets:         34151
  Nets With Violations:            22
  Max Trans Violations:             3
  Max Cap Violations:               0
  Max Net Length Violations:       19
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            289.2280
  -----------------------------------------
  Overall Compile Time:            290.5988
  Overall Compile Wall Clock Time: 291.6300

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.4522  TNS: 4.1073  Number of Violating Paths: 30  (with Crosstalk delta delays)
  Design  WNS: 0.4522  TNS: 4.1073  Number of Violating Paths: 30  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.0795  TNS: 3.0819  Number of Violating Paths: 165  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.0795  TNS: 3.0819  Number of Violating Paths: 165  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
redirect -file $REPORTS_STEP_DIR/physical.sum -tee { report_design -physical -nosplit }
 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Thu Nov 19 19:54:46 2020
****************************************

	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
****************************** P&R Summary ********************************
Date : Thu Nov 19 19:54:46 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis
Library Name:      khu_sensor_pad_06_route
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        38772
    Number of Pins:                190147
    Number of IO Pad Cells:        56
    Number of IO Pins:             13
    Number of Nets:                33775
    Average Pins Per Net (Signal): 3.18949

Chip Utilization:
    Total Std Cell Area:           130940.48
    Total Pad Cell Area:           376225.63
    Core Size:     width 1035.00, height 1033.60; area 1069776.00
    Pad Core Size: width 1176.00, height 1176.00; area 1382976.00
    Chip Size:     width 1400.00, height 1400.00; area 1960000.00
    Std cells utilization:         12.24% 
    Cell/Core Ratio:               12.24%
    Cell/Chip Ratio:               25.88%
    Number of Cell Rows:            646

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	FILLTIEMTR	STD	7125
	DFFRQX1MTR	STD	2666
	INVX1MTR	STD	2550
	DFFQX1MTR	STD	1804
	BUFX2MTR	STD	1597
	NAND2X1MTR	STD	1448
	AOI222X1MTR	STD	1045
	AOI22X1MTR	STD	1042
	NOR2X1MTR	STD	878
	XOR2X1MTR	STD	855
	OAI21X1MTR	STD	790
	INVX2MTR	STD	581
	INVX20MTR	STD	578
	ADDHX1MTR	STD	548
	ADDFHX4MTR	STD	487
	OAI21X2MTR	STD	421
	AOI21X1MTR	STD	375
	AO22X1MTR	STD	367
	CLKNAND2X2MTR	STD	344
	AND2X1MTR	STD	324
	ADDFX1MTR	STD	320
	NAND4X1MTR	STD	309
	XOR2X8MTR	STD	298
	AOI32X1MTR	STD	290
	NOR2BX1MTR	STD	289
	OAI21X6MTR	STD	281
	NOR4X1MTR	STD	262
	OAI21X4MTR	STD	262
	NAND2BX1MTR	STD	257
	OAI211X1MTR	STD	253
	ADDFX2MTR	STD	248
	NAND2X2MTR	STD	247
	OAI2BB2X1MTR	STD	234
	DFFHQX4MTR	STD	234
	XNOR2X1MTR	STD	228
	NOR3X1MTR	STD	226
	TIEHIMTR	STD	215
	XOR2X4MTR	STD	214
	INVX4MTR	STD	206
	NAND3X1MTR	STD	201
	AO2B2X1MTR	STD	200
	TIELOMTR	STD	199
	NOR2X4MTR	STD	179
	TLATNTSCAX2MTR	STD	175
	DFFSX1MTR	STD	174
	OAI22X1MTR	STD	171
	OAI221X1MTR	STD	167
	NOR4BX1MTR	STD	165
	OAI2B1X1MTR	STD	162
	XOR2X2MTR	STD	162
	INVX8MTR	STD	159
	OAI21X3MTR	STD	152
	NOR2X2MTR	STD	147
	BUFX20MTR	STD	145
	CLKOR2X1MTR	STD	137
	AOI31X1MTR	STD	129
	OAI31X1MTR	STD	124
	OAI32X1MTR	STD	124
	AOI211X1MTR	STD	119
	INVX12MTR	STD	108
	INVX6MTR	STD	108
	AOI222X2MTR	STD	106
	NOR2X8MTR	STD	106
	INVX16MTR	STD	104
	ADDFHX8MTR	STD	104
	AND4X1MTR	STD	100
	XNOR2X4MTR	STD	100
	OAI2BB1X1MTR	STD	93
	ADDHX4MTR	STD	92
	BUFX4MTR	STD	89
	OAI2B11X1MTR	STD	88
	INVX5MTR	STD	86
	AOI2BB2X1MTR	STD	82
	DFFHQX8MTR	STD	79
	XNOR2X2MTR	STD	78
	AOI21X6MTR	STD	75
	CLKINVX4MTR	STD	75
	AOI21X2MTR	STD	72
	NAND2X4MTR	STD	72
	AO2B2BX1MTR	STD	70
	NOR2X6MTR	STD	66
	CLKBUFX6MTR	STD	66
	CLKXOR2X12MTR	STD	65
	CLKNAND2X4MTR	STD	64
	OAI2B2X1MTR	STD	63
	OR4X1MTR	STD	58
	BUFX16MTR	STD	58
	NAND3BX1MTR	STD	55
	ADDFHX2MTR	STD	53
	DFFQX4MTR	STD	52
	XOR2X3MTR	STD	51
	NAND4BX1MTR	STD	50
	AOI2B1X1MTR	STD	50
	AOI21X4MTR	STD	50
	INVX3MTR	STD	49
	INVX10MTR	STD	46
	AOI22X2MTR	STD	46
	AND2X2MTR	STD	44
	NAND4X2MTR	STD	42
	INVX14MTR	STD	40
	DFFQNX1MTR	STD	39
	AO21X1MTR	STD	39
	NOR2X3MTR	STD	39
	ADDFHX1MTR	STD	38
	INVX18MTR	STD	37
	NOR2BX8MTR	STD	37
	CLKBUFX8MTR	STD	36
	CLKXOR2X8MTR	STD	36
	NOR3BX1MTR	STD	35
	NAND2X6MTR	STD	35
	DFFRQX4MTR	STD	35
	NAND2BX8MTR	STD	35
	XNOR2X8MTR	STD	35
	DFFTRX1MTR	STD	33
	BUFX14MTR	STD	28
	OA21X4MTR	STD	28
	AOI21X8MTR	STD	27
	BUFX8MTR	STD	27
	OR2X4MTR	STD	27
	OAI21X8MTR	STD	27
	BUFX10MTR	STD	26
	OAI221X2MTR	STD	25
	INVX32MTR	STD	25
	AND3X1MTR	STD	24
	ADDHX2MTR	STD	24
	NOR2X5MTR	STD	23
	NAND3X2MTR	STD	23
	OR3X1MTR	STD	22
	OAI2B1X2MTR	STD	21
	CLKBUFX12MTR	STD	21
	AOI21BX1MTR	STD	20
	OR2X2MTR	STD	20
	NAND2X5MTR	STD	20
	NAND2X3MTR	STD	20
	OAI2BB2X2MTR	STD	20
	CLKNAND2X8MTR	STD	19
	OAI21BX1MTR	STD	18
	CLKXOR2X16MTR	STD	18
	AND3X8MTR	STD	18
	NOR4BBX1MTR	STD	17
	XOR3X1MTR	STD	17
	OAI2B2X4MTR	STD	17
	CLKXOR2X4MTR	STD	17
	DFFRHQX8MTR	STD	16
	BUFX12MTR	STD	16
	NOR2BX4MTR	STD	16
	DFFHQX2MTR	STD	16
	AND3X12MTR	STD	16
	NAND2X8MTR	STD	16
	AOI221X1MTR	STD	15
	OAI222X1MTR	STD	15
	AOI21X3MTR	STD	15
	AOI22X4MTR	STD	15
	AOI2BB1X4MTR	STD	15
	NOR4X2MTR	STD	14
	BUFX18MTR	STD	14
	INVX24MTR	STD	14
	DFFSQX2MTR	STD	13
	OR2X8MTR	STD	13
	NOR3X2MTR	STD	12
	CLKAND2X2MTR	STD	12
	AOI32X2MTR	STD	12
	OAI2B2X2MTR	STD	12
	CLKINVX12MTR	STD	12
	BUFX32MTR	STD	12
	BUFX6MTR	STD	11
	BUFX3MTR	STD	11
	CLKBUFX4MTR	STD	11
	DFFRHQX4MTR	STD	11
	CLKINVX16MTR	STD	11
	NAND2BX12MTR	STD	11
	AOI2BB1X1MTR	STD	10
	CLKXOR2X2MTR	STD	10
	NOR2X12MTR	STD	10
	CLKOR2X4MTR	STD	10
	CLKINVX8MTR	STD	10
	NAND2X12MTR	STD	10
	OAI21BX4MTR	STD	9
	AND2X4MTR	STD	9
	OAI31X2MTR	STD	9
	DFFSQX1MTR	STD	8
	DLY4X1MTR	STD	8
	DFFSHQX1MTR	STD	8
	MXI2X1MTR	STD	8
	OAI2BB2X4MTR	STD	8
	CLKBUFX16MTR	STD	8
	AOI222X4MTR	STD	8
	OA21X1MTR	STD	7
	BUFX5MTR	STD	7
	OAI32X2MTR	STD	7
	NAND3X8MTR	STD	7
	XNOR3X1MTR	STD	6
	NAND2BX4MTR	STD	6
	OR2X1MTR	STD	6
	CLKNAND2X12MTR	STD	6
	NAND3BX2MTR	STD	6
	NOR3X6MTR	STD	6
	OAI2B1X4MTR	STD	6
	OAI21BX2MTR	STD	6
	DFFSX2MTR	STD	6
	DFFSHQX8MTR	STD	6
	CLKINVX20MTR	STD	6
	AND2X8MTR	STD	6
	NAND2BX2MTR	STD	5
	AO21X4MTR	STD	5
	DFFQX2MTR	STD	5
	NOR3X4MTR	STD	5
	NOR4X4MTR	STD	5
	DFFHQNX8MTR	STD	5
	CLKINVX6MTR	STD	5
	OA21X2MTR	STD	5
	OAI22X4MTR	STD	4
	NAND4BX2MTR	STD	4
	AOI31X2MTR	STD	4
	DFFHX4MTR	STD	4
	DFFHQNX4MTR	STD	4
	DFFTRX4MTR	STD	4
	OA21X8MTR	STD	4
	AO21X8MTR	STD	4
	CLKAND2X4MTR	STD	4
	NOR2BX2MTR	STD	3
	AND3X2MTR	STD	3
	AND3X4MTR	STD	3
	AND3X6MTR	STD	3
	NOR3X8MTR	STD	3
	DFFHX8MTR	STD	3
	OAI21BX8MTR	STD	3
	NOR2BX12MTR	STD	3
	OR2X6MTR	STD	3
	NAND4BBX1MTR	STD	2
	OAI33X1MTR	STD	2
	OAI2B11X2MTR	STD	2
	OAI2BB1X2MTR	STD	2
	CLKOR2X6MTR	STD	2
	NAND4X4MTR	STD	2
	CLKINVX40MTR	STD	2
	CLKBUFX20MTR	STD	2
	OAI211X2MTR	STD	2
	AND2X12MTR	STD	2
	OA22X4MTR	STD	2
	AO2B2X4MTR	STD	2
	CLKOR2X8MTR	STD	2
	DFFRHQX2MTR	STD	2
	ADDHX8MTR	STD	2
	OAI2BB1X4MTR	STD	2
	OAI2B1X8MTR	STD	2
	OR2X12MTR	STD	1
	AOI33X1MTR	STD	1
	CLKOR2X2MTR	STD	1
	AOI211X2MTR	STD	1
	CLKINVX32MTR	STD	1
	BUFX24MTR	STD	1
	AOI221X2MTR	STD	1
	NOR4BX2MTR	STD	1
	AOI2BB2X8MTR	STD	1
	AO22X8MTR	STD	1
	CLKINVX24MTR	STD	1
	AOI2B1X8MTR	STD	1
	OAI221X4MTR	STD	1
	AOI2BB1X8MTR	STD	1
	OR3X2MTR	STD	1
	AOI32X4MTR	STD	1
	NAND4BBX4MTR	STD	1
	OR4X2MTR	STD	1
	AO2B2X2MTR	STD	1
	DFFTRX2MTR	STD	1
	CLKNAND2X16MTR	STD	1
	OAI222X2MTR	STD	1
	DFFX4MTR	STD	1
	iofillerv1	IO	723
	iofillerv_005	IO	144
	iofillerv_1	IO	40
	iofillerv30	IO	36
	ec_breakv	IO	11
	pvhbcudtbrt	IO	11
	vssipvh		IO	8
	vddivh		IO	8
	vddtvh		IO	8
	vsstvh		IO	8
	pvhbsudtart	IO	1
	pvhbcudtart	IO	1
	cornerv		CORNER	4
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
    layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
    layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
    layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
    layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
    layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
    layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
    layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
     
    Average gCell capacity  3.60	 on layer (1)	 M1
    Average gCell capacity  5.20	 on layer (2)	 M2
    Average gCell capacity  5.35	 on layer (3)	 M3
    Average gCell capacity  5.30	 on layer (4)	 M4
    Average gCell capacity  2.92	 on layer (5)	 B1
    Average gCell capacity  2.64	 on layer (6)	 B2
    Average gCell capacity  1.35	 on layer (7)	 EA
    Average gCell capacity  0.59	 on layer (8)	 OA
    Average gCell capacity  0.00	 on layer (9)	 LB
     
    Initial. Both Dirs: Overflow =   286 Max = 5 GRCs =   225 (0.01%)
    Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
    Initial. V routing: Overflow =   283 Max = 5 (GRCs =  1) GRCs =   222 (0.03%)
     
    phase1. Both Dirs: Overflow =   286 Max = 5 GRCs =   225 (0.01%)
    phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
    phase1. V routing: Overflow =   283 Max = 5 (GRCs =  1) GRCs =   222 (0.03%)
     
    phase2. Both Dirs: Overflow =   286 Max = 5 GRCs =   225 (0.01%)
    phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
    phase2. V routing: Overflow =   283 Max = 5 (GRCs =  1) GRCs =   222 (0.03%)
     
    Total Wire Length = 2089.80
    Layer M1 wire length = 180.80
    Layer M2 wire length = 834.27
    Layer M3 wire length = 1071.54
    Layer M4 wire length = 3.19
    Layer B1 wire length = 0.00
    Layer B2 wire length = 0.00
    Layer EA wire length = 0.00
    Layer OA wire length = 0.00
    Layer LB wire length = 0.00
    Total Number of Contacts = 37
    Via via1 count = 7
    Via via2 count = 28
    Via via3 count = 2
    Via via4 count = 0
    Via via5 count = 0
    Via via6 count = 0
    Via via7 count = 0
    Via viatop count = 0
     
    Elapsed real time: 0:00:03
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:03 total = 0:00:03
    Total Proc Memory(MB): 2384

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 64 of 120

    Number of wires with overlap after iteration 1 = 24 of 96

    Total M1 wire length: 180.8
    Total M2 wire length: 837.2
    Total M3 wire length: 1067.8
    Total M4 wire length: 3.3
    Total B1 wire length: 0.0
    Total B2 wire length: 0.0
    Total EA wire length: 0.0
    Total OA wire length: 0.0
    Total LB wire length: 0.0
    Total wire length: 2089.1

    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2384

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 28: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	29
    	@@@@ Total number of instance ports with antenna violations =	6
     
    Iteration 29: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	31
    	@@@@ Total number of instance ports with antenna violations =	6
     
    Iteration 30: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	32
    	@@@@ Total number of instance ports with antenna violations =	6
     
    Iteration 31: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	29
    	@@@@ Total number of instance ports with antenna violations =	6
     
    Iteration 32: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	28
    	@@@@ Total number of instance ports with antenna violations =	6
     
    Iteration 33: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	29
    	@@@@ Total number of instance ports with antenna violations =	6
     
    Elapsed real time: 0:00:09
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:09 total = 0:00:09
    Total Proc Memory(MB): 2384
     
    Cumulative run time upto current stage: Elapsed = 0:00:09 CPU = 0:00:09
    

    ---------- Eco detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	32
    	@@@@ Total number of instance ports with antenna violations =	2
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	33
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 2: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	33
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 3: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	34
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 4: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	34
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 5: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	35
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:02
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:02 total = 0:00:02
    Total Proc Memory(MB): 2384
     
    Cumulative run time upto current stage: Elapsed = 0:00:11 CPU = 0:00:11
     
    SPCL ECO Route finished with 1 open nets, of which 0 are frozen
    SPCL ECO Route finished with 35 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	35
    	Less than minimum edge length : 12
    	Less than minimum width : 10
    	Short : 13
    Total number of nets = 33775
    1 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 35
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2384
     
    Cumulative run time upto current stage: Elapsed = 0:00:11 CPU = 0:00:11
     
    DR finished with 1 open nets, of which 0 are frozen
    DR finished with 29 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	29
    	Less than minimum edge length : 11
    	Less than minimum width : 5
    	Short : 13
    Total number of nets = 33775
    1 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 29
    Total number of antenna violations = 6
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:08
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:08 total = 0:00:08
    Total Proc Memory(MB): 2384
     
    Cumulative run time upto current stage: Elapsed = 0:00:19 CPU = 0:00:19
     
    Total Wire Length =                    1185645 micron
    Total Number of Contacts =             271429
    Total Number of Wires =                215057
    Total Number of PtConns =              3194
    Total Number of Routed Wires =       215057
    Total Routed Wire Length =           1185288 micron
    Total Number of Routed Contacts =       271429
    	Layer             M1 :      20955 micron
    	Layer             M2 :     328434 micron
    	Layer             M3 :     502625 micron
    	Layer             M4 :     186636 micron
    	Layer             B1 :     101357 micron
    	Layer             B2 :      36137 micron
    	Layer             EA :       9500 micron
    	Layer             OA :          0 micron
    	Layer             LB :          0 micron
    	Via             via6 :         59
    	Via         via6_1x2 :        209
    	Via         via6_2x1 :         15
    	Via             via5 :         67
    	Via         via5_2x1 :       2505
    	Via         via5_1x2 :          9
    	Via             via4 :         71
    	Via         via4_1x2 :       6093
    	Via         via4_2x1 :        515
    	Via             via3 :        116
    	Via         via3_2x1 :      26358
    	Via    via3(rot)_2x1 :          1
    	Via         via3_1x2 :       2167
    	Via   via3v(rot)_2x1 :       1675
    	Via        via3v_1x2 :          1
    	Via             via2 :       1570
    	Via            via2v :          1
    	Via            via2h :          3
    	Via         via2_1x2 :      91545
    	Via    via2(rot)_2x1 :          4
    	Via    via2(rot)_1x2 :          3
    	Via         via2_2x1 :      19039
    	Via        via2v_1x2 :        571
    	Via   via2v(rot)_2x1 :        172
    	Via   via2v(rot)_1x2 :         51
    	Via        via2v_2x1 :          1
    	Via             via1 :      18913
    	Via        via1(rot) :       2968
    	Via            via1v :      10967
    	Via            via1h :       1928
    	Via       via1h(rot) :      24849
    	Via         via1_2x1 :       8791
    	Via    via1(rot)_1x2 :       2548
    	Via    via1(rot)_2x1 :         47
    	Via         via1_1x2 :       7214
    	Via        via1v_1x2 :      35737
    	Via   via1v(rot)_2x1 :       2011
    	Via   via1v(rot)_1x2 :       2393
    	Via        via1v_2x1 :        242
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 77.34% (209917 / 271429 vias)
     
        Layer V1         = 49.73% (58983  / 118608  vias)
            Weight 1     = 49.73% (58983   vias)
            Un-optimized = 50.27% (59625   vias)
        Layer V2         = 98.61% (111386 / 112960  vias)
            Weight 1     = 98.61% (111386  vias)
            Un-optimized =  1.39% (1574    vias)
        Layer V3         = 99.62% (30202  / 30318   vias)
            Weight 1     = 99.62% (30202   vias)
            Un-optimized =  0.38% (116     vias)
        Layer W0         = 98.94% (6608   / 6679    vias)
            Weight 1     = 98.94% (6608    vias)
            Un-optimized =  1.06% (71      vias)
        Layer W1         = 97.40% (2514   / 2581    vias)
            Weight 1     = 97.40% (2514    vias)
            Un-optimized =  2.60% (67      vias)
        Layer YT         = 79.15% (224    / 283     vias)
            Weight 1     = 79.15% (224     vias)
            Un-optimized = 20.85% (59      vias)
     
      Total double via conversion rate    = 77.34% (209917 / 271429 vias)
     
        Layer V1         = 49.73% (58983  / 118608  vias)
        Layer V2         = 98.61% (111386 / 112960  vias)
        Layer V3         = 99.62% (30202  / 30318   vias)
        Layer W0         = 98.94% (6608   / 6679    vias)
        Layer W1         = 97.40% (2514   / 2581    vias)
        Layer YT         = 79.15% (224    / 283     vias)
     
      The optimized via conversion rate based on total routed via count = 77.34% (209917 / 271429 vias)
     
        Layer V1         = 49.73% (58983  / 118608  vias)
            Weight 1     = 49.73% (58983   vias)
            Un-optimized = 50.27% (59625   vias)
        Layer V2         = 98.61% (111386 / 112960  vias)
            Weight 1     = 98.61% (111386  vias)
            Un-optimized =  1.39% (1574    vias)
        Layer V3         = 99.62% (30202  / 30318   vias)
            Weight 1     = 99.62% (30202   vias)
            Un-optimized =  0.38% (116     vias)
        Layer W0         = 98.94% (6608   / 6679    vias)
            Weight 1     = 98.94% (6608    vias)
            Un-optimized =  1.06% (71      vias)
        Layer W1         = 97.40% (2514   / 2581    vias)
            Weight 1     = 97.40% (2514    vias)
            Un-optimized =  2.60% (67      vias)
        Layer YT         = 79.15% (224    / 283     vias)
            Weight 1     = 79.15% (224     vias)
            Un-optimized = 20.85% (59      vias)
     

DRC information: 
      Less than minimum edge length: 12 
      Short: 13 
      Less than minimum width: 10 
      Total error number: 35

Ring Wiring Statistics:
    metal2 Wire Length(count):               4211.96(4)
    metal3 Wire Length(count):               4235.96(4)
    metal4 Wire Length(count):               2169.20(2)
    metal5 Wire Length(count):               2172.00(2)
  ==============================================
    Total Wire Length(count):               12789.12(12)
    Number of via2 Contacts:             16
    Number of via4 Contacts:              4
  ==============================================
    Total Number of Contacts:       20

Stripe Wiring Statistics:
    metal3 Wire Length(count):                 27.84(96)
    metal6 Wire Length(count):              50628.48(144)
    metal7 Wire Length(count):              50858.88(48)
  ==============================================
    Total Wire Length(count):              101515.20(288)
    Number of via2 Contacts:             96
    Number of via3 Contacts:            192
    Number of via4 Contacts:            192
    Number of via5 Contacts:            192
    Number of via6 Contacts:           1248
  ==============================================
    Total Number of Contacts:     1920

User Wiring Statistics:
    metal2 Wire Length(count):                324.99(13)
    metal3 Wire Length(count):                281.30(19)
    metal4 Wire Length(count):                320.65(14)
  ==============================================
    Total Wire Length(count):                 926.93(46)
    Number of via2 Contacts:             13
    Number of via3 Contacts:             20
    Number of via4 Contacts:              7
  ==============================================
    Total Number of Contacts:       40

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             685830.69(661)
    metal3 Wire Length(count):                 18.58(32)
    metal4 Wire Length(count):                  0.65(1)
  ==============================================
    Total Wire Length(count):              685849.92(694)
    Number of via1 Contacts:          16801
    Number of via2 Contacts:          15572
    Number of via3 Contacts:          15528
    Number of via4 Contacts:          15528
    Number of via5 Contacts:          15528
  ==============================================
    Total Number of Contacts:    78957

Signal Wiring Statistics:
    metal1 Wire Length(count):              20959.10(2516)
    metal2 Wire Length(count):             328515.77(114710)
    metal3 Wire Length(count):             502626.05(76745)
    metal4 Wire Length(count):             186636.08(18758)
    metal5 Wire Length(count):             101357.35(4267)
    metal6 Wire Length(count):              36136.89(1443)
    metal7 Wire Length(count):               9499.93(152)
  ==============================================
    Total Wire Length(count):             1185731.17(218591)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1            via1(2)             21881	       18.4
        via1           via1v(23)             10967	       9.25
        via1           via1h(24)             26777	       22.6
        via1_1x2        via1(2)              7261	       6.12
        via1_1x2       via1v(23)             37748	       31.8
        via1_2x1       via1v(23)              2635	       2.22
        via1_2x1        via1(2)             11339	       9.56
 Default via for layer via1:                   50.3%
 Yield-optmized via for layer via1:            49.7%

        via2            via2(3)              1570	       1.39
        via2           via2v(32)                 1	   0.000885
        via2           via2h(34)                 3	    0.00266
        via2_2x1       via2v(32)                52	      0.046
        via2_1x2       via2v(32)               743	      0.658
        via2_2x1        via2(3)             19042	       16.9
        via2_1x2        via2(3)             91549	         81
 Default via for layer via2:                   1.39%
 Yield-optmized via for layer via2:            98.6%

        via3            via3(4)               116	      0.383
        via3_1x2        via3(4)              2168	       7.15
        via3_1x2       via3v(42)              1676	       5.53
        via3_2x1        via3(4)             26358	       86.9
 Default via for layer via3:                   0.383%
 Yield-optmized via for layer via3:            99.6%

        via4            via4(5)                71	       1.06
        via4_1x2        via4(5)              6093	       91.2
        via4_2x1        via4(5)               515	       7.71
 Default via for layer via4:                   1.06%
 Yield-optmized via for layer via4:            98.9%

        via5            via5(6)                67	        2.6
        via5_1x2        via5(6)                 9	      0.349
        via5_2x1        via5(6)              2505	       97.1
 Default via for layer via5:                   2.6%
 Yield-optmized via for layer via5:            97.4%

        via6            via6(7)                59	       20.8
        via6_2x1        via6(7)                15	        5.3
        via6_1x2        via6(7)               209	       73.9
 Default via for layer via6:                   20.8%
 Yield-optmized via for layer via6:            79.2%


 Double Via rate for all layers:           77.3%
  ==============================================
    Total Number of Contacts:    271429

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         20931.61 ( 3.27%)            27.49 ( 0.01%)
    metal2          7223.72 ( 1.13%)        321292.04 (58.95%)
    metal3        501500.95 (78.28%)          1125.10 ( 0.21%)
    metal4           234.96 ( 0.04%)        186401.11 (34.20%)
    metal5        101253.26 (15.80%)           104.08 ( 0.02%)
    metal6            34.20 ( 0.01%)         36102.69 ( 6.62%)
    metal7          9485.53 ( 1.48%)            14.40 ( 0.00%)
  ==============================================================
    Total         640664.24                 545066.93
1
redirect -file $REPORTS_STEP_DIR/vth_use.rpt -tee { report_threshold_voltage_group }
********************************************************************************
                        Threshold Voltage Group Report                         

Vth Group                All                Blackbox           Non-blackbox
Name                    cells                cells                cells
********************************************************************************
undefined           31703 (100.00%)         32 (100.00%)      31671 (100.00%)   
********************************************************************************

Vth Group                All                Blackbox           Non-blackbox
Name                  cell area            cell area            cell area
********************************************************************************
undefined       130940.48 (100.00%)       0.00   (0.00%)  130940.48 (100.00%)   
********************************************************************************
1
redirect -file $REPORTS_STEP_DIR/check_legality { check_legality -verbose }
redirect -file $REPORTS_STEP_DIR/constraints.rpt { report_constraint 	-scenario [all_scenarios] -all_violators -nosplit -significant_digits 4 }
redirect -file $REPORTS_STEP_DIR/max_timing.rpt {
	report_timing -significant_digits 4 	-delay max -transition_time  -capacitance 	-max_paths 20 -nets -input_pins 	-physical -attributes -nosplit -derate -crosstalk_delta -derate -path full_clock_expanded
}
redirect -file $REPORTS_STEP_DIR/min_timing.rpt {
	report_timing -significant_digits 4 	-delay min -transition_time  -capacitance 	-max_paths 20 -nets -input_pins 	-physical -attributes -nosplit -crosstalk_delta -derate -path full_clock_expanded
}
report_clock_gating -style > $REPORTS_STEP_DIR/clock_gating.rpt
report_clock_gating_check -significant_digits 4 >> $REPORTS_STEP_DIR/clock_gating.rpt
report_clock_gating -structure >> $REPORTS_STEP_DIR/clock_gating.rpt
report_timing -max_paths 10 -to [get_pins -hierarchical "clk_gate*"] 	> $REPORTS_STEP_DIR/clock_gating_max_paths.rpt
Warning: No pin objects matched 'clk_gate*' (SEL-004)
# To verify CRPR
#redirect -file $REPORTS_DIR/${step}/crpr.rpt { report_crpr }
# delete "snapshot" directory called by create_qor_snapshot command
sh rm -rf snapshot/
# Save
change_names -rule verilog -hier
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
...... Found Power Switch Cell FOOT16DMTR with output port VSS
...... Found Power Switch Cell FOOT16MTR with output port VSS
...... Found Power Switch Cell FOOT8DMTR with output port VSS
...... Found Power Switch Cell FOOT8MTR with output port VSS
...... Found Power Switch Cell HEAD16DMTR with output port VDD
...... Found Power Switch Cell HEAD16MTR with output port VDD
...... Found Power Switch Cell HEAD32DMTR with output port VDD
...... Found Power Switch Cell HEAD32MTR with output port VDD
...... Found Power Switch Cell HEAD64DMTR with output port VDD
...... Found Power Switch Cell HEAD64MTR with output port VDD
...... Found Power Switch Cell HEAD8DMTR with output port VDD
...... Found Power Switch Cell HEAD8MTR with output port VDD
1
set verilogout_no_tri true
true
save_mw_cel -as ${TOP_MODULE}
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
1
# close lib
close_mw_lib
Removing physical design 'khu_sensor_pad'
Information: Removing all scenarios because all designs have been removed. (UID-1040)
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario func1_bst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
1
# Reset sdc file for applying sdc
sh rm -f $FUNC1_SDC
sh cp ${FUNC1_SDC}.bak ${FUNC1_SDC}
exit

Thank you...
Exit IC Compiler!
