# RTL-Timing-Analyzer ğŸš€  
### AI-powered Combinational Logic Depth Prediction for RTL  

## ğŸ” Overview  
**RTL-Timing-Analyzer** predicts **combinational logic depth per signal** in an RTL module **without requiring full synthesis**. By extracting **structural features (fan-in, fan-out) from Verilog files**, it leverages **Machine Learning (ML) models** to estimate logic depth and detect **timing violations early**, making RTL design more efficient.  

## ğŸ“‚ Repository Contents  
ğŸ“Œ **`extract_rtl_features.py`** â†’ Parses RTL files to extract **fan-in, fan-out, and logic dependencies**.  
ğŸ“Œ **`train_and_test.py`** â†’ Trains **RandomForest/XGBoost** models for **logic depth prediction**.  
ğŸ“Œ **`predict_logic_depth.py`** â†’ Predicts **logic depth for new RTL files** and flags **timing violations**.  
ğŸ“Œ **`rtl_files/`** â†’ Sample **RTL Verilog files** for testing.  
ğŸ“Œ **`model_results.csv`** â†’ ML model performance comparison.  
ğŸ“Œ **`predicted_depth_with_violations_rtl.csv`** â†’ Final predictions with **timing violations flagged**.  

## âš¡ Quick Start  

### 1ï¸âƒ£ Install Dependencies  
```bash
pip install pandas numpy scikit-learn joblib xgboost
