<stg><name>CurOptPotentialPlacement_List_BypassLess_Gen</name>


<trans_list>

<trans id="367" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="2" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="2" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="4" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429_1" val="1"/>
<literal name="icmp_ln469" val="0"/>
<literal name="icmp_ln470_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="4" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429_1" val="1"/>
<literal name="icmp_ln469" val="0"/>
<literal name="icmp_ln470_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="4" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429_1" val="1"/>
<literal name="icmp_ln469" val="1"/>
<literal name="icmp_ln470_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="4" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429_1" val="1"/>
<literal name="icmp_ln469" val="1"/>
<literal name="icmp_ln470_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="9" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln446" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln446" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="13" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="hasItst_loc_load" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln470_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="17" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln470_1" val="1"/>
<literal name="hasItst_loc_load" val="1"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="1"/>
<literal name="hasItst_loc_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="24" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln569" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln569" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
<literal name="icmp_ln574" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln469" val="0"/>
<literal name="icmp_ln470_1" val="0"/>
<literal name="icmp_ln574" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
<literal name="icmp_ln574" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="0"/>
<literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="28" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="31" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="33" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="36" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="39" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
:0 %existLen_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="existLen_2_loc"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
:1 %inc1313173_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="inc1313173_loc"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="64">
<![CDATA[
:2 %hasItst_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="hasItst_loc"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="64">
<![CDATA[
:3 %potentialPlacement_AllPreds = alloca i64 1

]]></Node>
<StgValue><ssdm name="potentialPlacement_AllPreds"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="64">
<![CDATA[
:4 %intersection = alloca i64 1

]]></Node>
<StgValue><ssdm name="intersection"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8">
<![CDATA[
:5 %predsNum_load = load i8 %predsNum

]]></Node>
<StgValue><ssdm name="predsNum_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5">
<![CDATA[
:6 %shape_idx_load = load i5 %shape_idx

]]></Node>
<StgValue><ssdm name="shape_idx_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="5">
<![CDATA[
:7 %zext_ln453 = zext i5 %shape_idx_load

]]></Node>
<StgValue><ssdm name="zext_ln453"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %CGRA_NumTiles_shapes_values_addr = getelementptr i4 %CGRA_NumTiles_shapes_values, i64 0, i64 %zext_ln453

]]></Node>
<StgValue><ssdm name="CGRA_NumTiles_shapes_values_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9 %icmp_ln429 = icmp_sgt  i8 %predsNum_load, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln429"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln429 = br i1 %icmp_ln429, void %._crit_edge102.thread, void %.lr.ph101.preheader

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph101.preheader:0 %i_33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_33"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="5">
<![CDATA[
.lr.ph101.preheader:1 %CGRA_NumTiles_shapes_values_load = load i5 %CGRA_NumTiles_shapes_values_addr

]]></Node>
<StgValue><ssdm name="CGRA_NumTiles_shapes_values_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
.lr.ph101.preheader:2 %store_ln429 = store i7 0, i7 %i_33

]]></Node>
<StgValue><ssdm name="store_ln429"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge102.thread:0 %store_ln468 = store i8 0, i8 %curOptPotentialPlacement_wrAddr

]]></Node>
<StgValue><ssdm name="store_ln468"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge102.thread:1 %potentialPlacement_wrAddr_List_0_load = load i8 %potentialPlacement_wrAddr_List_0

]]></Node>
<StgValue><ssdm name="potentialPlacement_wrAddr_List_0_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge102.thread:2 %icmp_ln470 = icmp_sgt  i8 %potentialPlacement_wrAddr_List_0_load, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln470"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge102.thread:3 %potentialPlacement_wrAddr_List_1_load = load i8 %potentialPlacement_wrAddr_List_1

]]></Node>
<StgValue><ssdm name="potentialPlacement_wrAddr_List_1_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge102.thread:4 %br_ln497 = br i1 %icmp_ln470, void %.critedge103, void %.lr.ph86

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="5">
<![CDATA[
.lr.ph101.preheader:1 %CGRA_NumTiles_shapes_values_load = load i5 %CGRA_NumTiles_shapes_values_addr

]]></Node>
<StgValue><ssdm name="CGRA_NumTiles_shapes_values_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph101.preheader:3 %br_ln429 = br void %.lr.ph101

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.lr.ph101:0 %i_37 = load i7 %i_33

]]></Node>
<StgValue><ssdm name="i_37"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="7">
<![CDATA[
.lr.ph101:1 %zext_ln429 = zext i7 %i_37

]]></Node>
<StgValue><ssdm name="zext_ln429"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph101:2 %icmp_ln429_1 = icmp_eq  i8 %zext_ln429, i8 %predsNum_load

]]></Node>
<StgValue><ssdm name="icmp_ln429_1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph101:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 127, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.lr.ph101:4 %i_42 = add i7 %i_37, i7 1

]]></Node>
<StgValue><ssdm name="i_42"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph101:5 %br_ln429 = br i1 %icmp_ln429_1, void %.split43, void %._crit_edge102

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="7">
<![CDATA[
.split43:1 %zext_ln432 = zext i7 %i_37

]]></Node>
<StgValue><ssdm name="zext_ln432"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split43:4 %predOpt_idx_List_addr = getelementptr i6 %predOpt_idx_List, i64 0, i64 %zext_ln432

]]></Node>
<StgValue><ssdm name="predOpt_idx_List_addr"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="4">
<![CDATA[
.split43:5 %predOpt_idx_List_load = load i4 %predOpt_idx_List_addr

]]></Node>
<StgValue><ssdm name="predOpt_idx_List_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge102:0 %store_ln468 = store i8 0, i8 %curOptPotentialPlacement_wrAddr

]]></Node>
<StgValue><ssdm name="store_ln468"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge102:1 %icmp_ln469 = icmp_eq  i8 %predsNum_load, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln469"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge102:2 %i = load i8 %potentialPlacement_wrAddr_List_0

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="8">
<![CDATA[
._crit_edge102:3 %trunc_ln470 = trunc i8 %i

]]></Node>
<StgValue><ssdm name="trunc_ln470"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge102:4 %icmp_ln470_1 = icmp_sgt  i8 %i, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln470_1"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge102:5 %br_ln469 = br i1 %icmp_ln469, void, void

]]></Node>
<StgValue><ssdm name="br_ln469"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429_1" val="1"/>
<literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8">
<![CDATA[
:0 %potentialPlacement_wrAddr_List_1_load_1 = load i8 %potentialPlacement_wrAddr_List_1

]]></Node>
<StgValue><ssdm name="potentialPlacement_wrAddr_List_1_load_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429_1" val="1"/>
<literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln497 = br i1 %icmp_ln470_1, void %.critedge103, void %.lr.ph86

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429_1" val="1"/>
<literal name="icmp_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln470 = br i1 %icmp_ln470_1, void %._crit_edge42, void %.lr.ph41.preheader

]]></Node>
<StgValue><ssdm name="br_ln470"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429_1" val="1"/>
<literal name="icmp_ln469" val="1"/>
<literal name="icmp_ln470_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="4" op_3_bw="5">
<![CDATA[
.lr.ph41.preheader:0 %call_ln470 = call void @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5, i7 %trunc_ln470, i4 %potentialPlacement_AllPreds, i5 %curOptPotentialPlacement

]]></Node>
<StgValue><ssdm name="call_ln470"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429_1" val="1"/>
<literal name="icmp_ln469" val="1"/>
<literal name="icmp_ln470_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.lr.ph41.preheader:1 %store_ln472 = store i8 %i, i8 %curOptPotentialPlacement_wrAddr

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="81" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="4">
<![CDATA[
.split43:5 %predOpt_idx_List_load = load i4 %predOpt_idx_List_addr

]]></Node>
<StgValue><ssdm name="predOpt_idx_List_load"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="6">
<![CDATA[
.split43:6 %zext_ln432_1 = zext i6 %predOpt_idx_List_load

]]></Node>
<StgValue><ssdm name="zext_ln432_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split43:7 %placement_dynamic_dict_Opt2Tile_values_addr = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %zext_ln432_1

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_addr"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="7">
<![CDATA[
.split43:8 %predTile = load i7 %placement_dynamic_dict_Opt2Tile_values_addr

]]></Node>
<StgValue><ssdm name="predTile"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="85" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="7">
<![CDATA[
.split43:8 %predTile = load i7 %placement_dynamic_dict_Opt2Tile_values_addr

]]></Node>
<StgValue><ssdm name="predTile"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="5">
<![CDATA[
.split43:9 %zext_ln433 = zext i5 %predTile

]]></Node>
<StgValue><ssdm name="zext_ln433"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split43:10 %Tile2XY_0_addr = getelementptr i2 %Tile2XY_0, i64 0, i64 %zext_ln433

]]></Node>
<StgValue><ssdm name="Tile2XY_0_addr"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="4">
<![CDATA[
.split43:11 %initialX = load i4 %Tile2XY_0_addr

]]></Node>
<StgValue><ssdm name="initialX"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split43:13 %Tile2XY_1_addr = getelementptr i2 %Tile2XY_1, i64 0, i64 %zext_ln433

]]></Node>
<StgValue><ssdm name="Tile2XY_1_addr"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="4">
<![CDATA[
.split43:14 %initialY = load i4 %Tile2XY_1_addr

]]></Node>
<StgValue><ssdm name="initialY"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split43:0 %specloopname_ln429 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln429"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="7">
<![CDATA[
.split43:2 %trunc_ln460 = trunc i7 %i_37

]]></Node>
<StgValue><ssdm name="trunc_ln460"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split43:3 %tmp_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln460, i4 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="4">
<![CDATA[
.split43:11 %initialX = load i4 %Tile2XY_0_addr

]]></Node>
<StgValue><ssdm name="initialX"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="2">
<![CDATA[
.split43:12 %zext_ln433_1 = zext i2 %initialX

]]></Node>
<StgValue><ssdm name="zext_ln433_1"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="4">
<![CDATA[
.split43:14 %initialY = load i4 %Tile2XY_1_addr

]]></Node>
<StgValue><ssdm name="initialY"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="2">
<![CDATA[
.split43:15 %zext_ln434 = zext i2 %initialY

]]></Node>
<StgValue><ssdm name="zext_ln434"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.split43:16 %br_ln437 = br void

]]></Node>
<StgValue><ssdm name="br_ln437"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %m = phi i2 0, void %.split43, i2 %select_ln437_3, void %.loopexit25

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="2">
<![CDATA[
:4 %zext_ln437 = zext i2 %m

]]></Node>
<StgValue><ssdm name="zext_ln437"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_addr = getelementptr i8 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges, i64 0, i64 %zext_ln437

]]></Node>
<StgValue><ssdm name="CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_addr"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="2">
<![CDATA[
:6 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load = load i2 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_addr

]]></Node>
<StgValue><ssdm name="CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i4 0, void %.split43, i4 %add_ln437_2, void %.loopexit25

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2 %n = phi i2 0, void %.split43, i2 %add_ln438, void %.loopexit25

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:3 %potentialPlacement_wrAddr_1 = phi i8 0, void %.split43, i8 %potentialPlacement_wrAddr, void %.loopexit25

]]></Node>
<StgValue><ssdm name="potentialPlacement_wrAddr_1"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="2">
<![CDATA[
:6 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load = load i2 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_addr

]]></Node>
<StgValue><ssdm name="CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="8">
<![CDATA[
:7 %empty_218 = trunc i8 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="2">
<![CDATA[
:8 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_cast_cast = sext i2 %empty_218

]]></Node>
<StgValue><ssdm name="CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_cast_cast"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9 %x = add i4 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_cast_cast, i4 %zext_ln433_1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %x, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:11 %icmp = icmp_eq  i2 %tmp, i2 1

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:12 %icmp_ln437 = icmp_eq  i4 %indvar_flatten, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln437"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13 %add_ln437_2 = add i4 %indvar_flatten, i4 1

]]></Node>
<StgValue><ssdm name="add_ln437_2"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14 %br_ln437 = br i1 %icmp_ln437, void %.split41, void

]]></Node>
<StgValue><ssdm name="br_ln437"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split41:0 %add_ln437 = add i2 %m, i2 1

]]></Node>
<StgValue><ssdm name="add_ln437"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split41:3 %icmp_ln438 = icmp_eq  i2 %n, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln438"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split41:4 %select_ln437 = select i1 %icmp_ln438, i2 0, i2 %n

]]></Node>
<StgValue><ssdm name="select_ln437"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="2">
<![CDATA[
.split41:5 %zext_ln437_1 = zext i2 %add_ln437

]]></Node>
<StgValue><ssdm name="zext_ln437_1"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split41:6 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_addr_1 = getelementptr i8 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges, i64 0, i64 %zext_ln437_1

]]></Node>
<StgValue><ssdm name="CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_addr_1"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="2">
<![CDATA[
.split41:7 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_1 = load i2 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_addr_1

]]></Node>
<StgValue><ssdm name="CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_1"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split41:16 %select_ln437_3 = select i1 %icmp_ln438, i2 %add_ln437, i2 %m

]]></Node>
<StgValue><ssdm name="select_ln437_3"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="2">
<![CDATA[
.split41:17 %zext_ln438 = zext i2 %select_ln437

]]></Node>
<StgValue><ssdm name="zext_ln438"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split41:19 %CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_addr = getelementptr i8 %CurOptPotentialPlacement_List_BypassLess_Gen_YChanges, i64 0, i64 %zext_ln438

]]></Node>
<StgValue><ssdm name="CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_addr"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="2">
<![CDATA[
.split41:20 %CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_load = load i2 %CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_addr

]]></Node>
<StgValue><ssdm name="CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_load"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="7">
<![CDATA[
:0 %trunc_ln465 = trunc i7 %i_37

]]></Node>
<StgValue><ssdm name="trunc_ln465"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln465 = br i1 %trunc_ln465, void %branch0, void %branch1

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="1"/>
<literal name="trunc_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch0:0 %store_ln465 = store i8 %potentialPlacement_wrAddr_1, i8 %potentialPlacement_wrAddr_List_0

]]></Node>
<StgValue><ssdm name="store_ln465"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="1"/>
<literal name="trunc_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln465 = br void

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="1"/>
<literal name="trunc_ln465" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch1:0 %store_ln465 = store i8 %potentialPlacement_wrAddr_1, i8 %potentialPlacement_wrAddr_List_1

]]></Node>
<StgValue><ssdm name="store_ln465"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="1"/>
<literal name="trunc_ln465" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln465 = br void

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln429 = store i7 %i_42, i7 %i_33

]]></Node>
<StgValue><ssdm name="store_ln429"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %.lr.ph101

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_437_2_VITIS_LOOP_438_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split41:2 %empty_219 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="2">
<![CDATA[
.split41:7 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_1 = load i2 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_addr_1

]]></Node>
<StgValue><ssdm name="CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_1"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="8">
<![CDATA[
.split41:8 %empty_220 = trunc i8 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_1

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="2">
<![CDATA[
.split41:9 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_cast_cast_mid1 = sext i2 %empty_220

]]></Node>
<StgValue><ssdm name="CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_cast_cast_mid1"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split41:10 %x_mid1 = add i4 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_cast_cast_mid1, i4 %zext_ln433_1

]]></Node>
<StgValue><ssdm name="x_mid1"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split41:11 %tmp_34 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %x_mid1, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split41:12 %icmp51 = icmp_eq  i2 %tmp_34, i2 1

]]></Node>
<StgValue><ssdm name="icmp51"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split41:13 %select_ln437_1 = select i1 %icmp_ln438, i1 %icmp51, i1 %icmp

]]></Node>
<StgValue><ssdm name="select_ln437_1"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split41:14 %select_ln437_2 = select i1 %icmp_ln438, i2 %empty_220, i2 %empty_218

]]></Node>
<StgValue><ssdm name="select_ln437_2"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split41:15 %add_ln437_1 = add i2 %select_ln437_2, i2 %initialX

]]></Node>
<StgValue><ssdm name="add_ln437_1"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41:18 %specloopname_ln438 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln438"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="2">
<![CDATA[
.split41:20 %CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_load = load i2 %CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_addr

]]></Node>
<StgValue><ssdm name="CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_load"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="8">
<![CDATA[
.split41:21 %trunc_ln440 = trunc i8 %CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_load

]]></Node>
<StgValue><ssdm name="trunc_ln440"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="2">
<![CDATA[
.split41:22 %sext_ln440 = sext i2 %trunc_ln440

]]></Node>
<StgValue><ssdm name="sext_ln440"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split41:23 %y = add i4 %sext_ln440, i4 %zext_ln434

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split41:24 %y_1 = add i2 %trunc_ln440, i2 %initialY

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split41:25 %tmp_35 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %y, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split41:26 %icmp_ln446 = icmp_eq  i2 %tmp_35, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln446"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41:27 %or_ln446 = or i1 %select_ln437_1, i1 %icmp_ln446

]]></Node>
<StgValue><ssdm name="or_ln446"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split41:28 %br_ln446 = br i1 %or_ln446, void %.lr.ph93, void %.loopexit25

]]></Node>
<StgValue><ssdm name="br_ln446"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.lr.ph93:0 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln437_1, i2 %y_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph93:1 %zext_ln450 = zext i4 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln450"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph93:2 %xy2Tile_addr = getelementptr i4 %xy2Tile, i64 0, i64 %zext_ln450

]]></Node>
<StgValue><ssdm name="xy2Tile_addr"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="4">
<![CDATA[
.lr.ph93:3 %surrTile = load i4 %xy2Tile_addr

]]></Node>
<StgValue><ssdm name="surrTile"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="158" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="4">
<![CDATA[
.lr.ph93:3 %surrTile = load i4 %xy2Tile_addr

]]></Node>
<StgValue><ssdm name="surrTile"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="5" op_3_bw="4" op_4_bw="4">
<![CDATA[
.lr.ph93:4 %targetBlock = call i1 @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4, i4 %CGRA_NumTiles_shapes_values_load, i5 %shape_idx_load, i4 %surrTile, i4 %allocated_tiles_shapes_values

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="160" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="5" op_3_bw="4" op_4_bw="4">
<![CDATA[
.lr.ph93:4 %targetBlock = call i1 @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4, i4 %CGRA_NumTiles_shapes_values_load, i5 %shape_idx_load, i4 %surrTile, i4 %allocated_tiles_shapes_values

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph93:5 %br_ln453 = br i1 %targetBlock, void, void %.loopexit25

]]></Node>
<StgValue><ssdm name="br_ln453"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln446" val="0"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %add_ln460 = add i8 %tmp_cast, i8 %potentialPlacement_wrAddr_1

]]></Node>
<StgValue><ssdm name="add_ln460"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln446" val="0"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="8">
<![CDATA[
:1 %zext_ln460 = zext i8 %add_ln460

]]></Node>
<StgValue><ssdm name="zext_ln460"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln446" val="0"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %potentialPlacement_AllPreds_addr = getelementptr i4 %potentialPlacement_AllPreds, i64 0, i64 %zext_ln460

]]></Node>
<StgValue><ssdm name="potentialPlacement_AllPreds_addr"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln446" val="0"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="4" op_1_bw="8">
<![CDATA[
:3 %store_ln460 = store i4 %surrTile, i8 %potentialPlacement_AllPreds_addr

]]></Node>
<StgValue><ssdm name="store_ln460"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln446" val="0"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %potentialPlacement_wrAddr_2 = add i8 %potentialPlacement_wrAddr_1, i8 1

]]></Node>
<StgValue><ssdm name="potentialPlacement_wrAddr_2"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln446" val="0"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln462 = br void %.loopexit25

]]></Node>
<StgValue><ssdm name="br_ln462"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit25:1 %add_ln438 = add i2 %select_ln437, i2 1

]]></Node>
<StgValue><ssdm name="add_ln438"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.loopexit25:0 %potentialPlacement_wrAddr = phi i8 %potentialPlacement_wrAddr_2, void, i8 %potentialPlacement_wrAddr_1, void %.lr.ph93, i8 %potentialPlacement_wrAddr_1, void %.split41

]]></Node>
<StgValue><ssdm name="potentialPlacement_wrAddr"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
.loopexit25:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.lr.ph86:0 %conv115123_in = phi i8 %potentialPlacement_wrAddr_List_1_load, void %._crit_edge102.thread, i8 %potentialPlacement_wrAddr_List_1_load_1, void

]]></Node>
<StgValue><ssdm name="conv115123_in"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.lr.ph86:1 %conv72119122_in = phi i8 %potentialPlacement_wrAddr_List_0_load, void %._crit_edge102.thread, i8 %i, void

]]></Node>
<StgValue><ssdm name="conv72119122_in"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="8">
<![CDATA[
.lr.ph86:2 %trunc_ln497 = trunc i8 %conv72119122_in

]]></Node>
<StgValue><ssdm name="trunc_ln497"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph86:3 %icmp_ln497 = icmp_slt  i8 %conv72119122_in, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln497"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.lr.ph86:4 %select_ln497 = select i1 %icmp_ln497, i7 1, i7 %trunc_ln497

]]></Node>
<StgValue><ssdm name="select_ln497"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="15" op_0_bw="7">
<![CDATA[
.lr.ph86:5 %zext_ln497 = zext i7 %select_ln497

]]></Node>
<StgValue><ssdm name="zext_ln497"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="15" op_0_bw="8">
<![CDATA[
.lr.ph86:6 %zext_ln497_1 = zext i8 %conv115123_in

]]></Node>
<StgValue><ssdm name="zext_ln497_1"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.lr.ph86:7 %mul_ln497 = mul i15 %zext_ln497, i15 %zext_ln497_1

]]></Node>
<StgValue><ssdm name="mul_ln497"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="179" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="15" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="8">
<![CDATA[
.lr.ph86:8 %call_ln497 = call void @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9, i8 %conv115123_in, i15 %mul_ln497, i4 %potentialPlacement_AllPreds, i4 %intersection, i1 %hasItst_loc, i8 %inc1313173_loc

]]></Node>
<StgValue><ssdm name="call_ln497"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="180" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="15" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="8">
<![CDATA[
.lr.ph86:8 %call_ln497 = call void @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9, i8 %conv115123_in, i15 %mul_ln497, i4 %potentialPlacement_AllPreds, i4 %intersection, i1 %hasItst_loc, i8 %inc1313173_loc

]]></Node>
<StgValue><ssdm name="call_ln497"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln470_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.lr.ph86:9 %hasItst_loc_load = load i1 %hasItst_loc

]]></Node>
<StgValue><ssdm name="hasItst_loc_load"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln470_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.lr.ph86:10 %inc1313173_loc_load = load i8 %inc1313173_loc

]]></Node>
<StgValue><ssdm name="inc1313173_loc_load"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln470_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="8">
<![CDATA[
.lr.ph86:11 %empty_222 = trunc i8 %inc1313173_loc_load

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln470_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph86:12 %br_ln507 = br i1 %hasItst_loc_load, void %.critedge103, void

]]></Node>
<StgValue><ssdm name="br_ln507"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hasItst_loc_load" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln470_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="32">
<![CDATA[
.critedge103:0 %predY_0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="predY_0_1"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hasItst_loc_load" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln470_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="32">
<![CDATA[
.critedge103:1 %predX_0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="predX_0_1"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hasItst_loc_load" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln470_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="32">
<![CDATA[
.critedge103:2 %inc23826 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inc23826"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hasItst_loc_load" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln470_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="6">
<![CDATA[
.critedge103:3 %predOpt_idx_List_load_1 = load i6 0

]]></Node>
<StgValue><ssdm name="predOpt_idx_List_load_1"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hasItst_loc_load" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln470_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="6">
<![CDATA[
.critedge103:14 %predOpt_idx_List_load_2 = load i6 1

]]></Node>
<StgValue><ssdm name="predOpt_idx_List_load_2"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hasItst_loc_load" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln470_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge103:26 %store_ln536 = store i8 0, i8 %inc23826

]]></Node>
<StgValue><ssdm name="store_ln536"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln470_1" val="1"/>
<literal name="hasItst_loc_load" val="1"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="1"/>
<literal name="hasItst_loc_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %icmp_ln508 = icmp_sgt  i8 %inc1313173_loc_load, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln508"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln470_1" val="1"/>
<literal name="hasItst_loc_load" val="1"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="1"/>
<literal name="hasItst_loc_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln508 = br i1 %icmp_ln508, void %._crit_edge56, void %.lr.ph55.preheader

]]></Node>
<StgValue><ssdm name="br_ln508"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln470_1" val="1"/>
<literal name="hasItst_loc_load" val="1"/>
<literal name="icmp_ln508" val="1"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="1"/>
<literal name="hasItst_loc_load" val="1"/>
<literal name="icmp_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="4" op_3_bw="5" op_4_bw="0" op_5_bw="0">
<![CDATA[
.lr.ph55.preheader:0 %call_ln0 = call void @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10, i7 %empty_222, i4 %intersection, i5 %curOptPotentialPlacement

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln470_1" val="1"/>
<literal name="hasItst_loc_load" val="1"/>
<literal name="icmp_ln508" val="1"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="1"/>
<literal name="hasItst_loc_load" val="1"/>
<literal name="icmp_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph55.preheader:1 %store_ln510 = store i8 %inc1313173_loc_load, i8 %curOptPotentialPlacement_wrAddr

]]></Node>
<StgValue><ssdm name="store_ln510"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="195" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="6">
<![CDATA[
.critedge103:3 %predOpt_idx_List_load_1 = load i6 0

]]></Node>
<StgValue><ssdm name="predOpt_idx_List_load_1"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="6">
<![CDATA[
.critedge103:4 %zext_ln531 = zext i6 %predOpt_idx_List_load_1

]]></Node>
<StgValue><ssdm name="zext_ln531"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge103:5 %placement_dynamic_dict_Opt2Tile_values_addr_6 = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %zext_ln531

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_addr_6"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="7">
<![CDATA[
.critedge103:6 %placement_dynamic_dict_Opt2Tile_values_load = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_6

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_load"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="6">
<![CDATA[
.critedge103:14 %predOpt_idx_List_load_2 = load i6 1

]]></Node>
<StgValue><ssdm name="predOpt_idx_List_load_2"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="6">
<![CDATA[
.critedge103:15 %zext_ln533 = zext i6 %predOpt_idx_List_load_2

]]></Node>
<StgValue><ssdm name="zext_ln533"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge103:16 %placement_dynamic_dict_Opt2Tile_values_addr_7 = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %zext_ln533

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_addr_7"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="7">
<![CDATA[
.critedge103:17 %placement_dynamic_dict_Opt2Tile_values_load_4 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_7

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_load_4"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="5">
<![CDATA[
.critedge103:25 %CGRA_NumTiles_shapes_values_load_1 = load i5 %CGRA_NumTiles_shapes_values_addr

]]></Node>
<StgValue><ssdm name="CGRA_NumTiles_shapes_values_load_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="204" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="7">
<![CDATA[
.critedge103:6 %placement_dynamic_dict_Opt2Tile_values_load = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_6

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_load"/></StgValue>
</operation>

<operation id="205" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="5">
<![CDATA[
.critedge103:7 %zext_ln531_1 = zext i5 %placement_dynamic_dict_Opt2Tile_values_load

]]></Node>
<StgValue><ssdm name="zext_ln531_1"/></StgValue>
</operation>

<operation id="206" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge103:8 %Tile2XY_0_addr_4 = getelementptr i2 %Tile2XY_0, i64 0, i64 %zext_ln531_1

]]></Node>
<StgValue><ssdm name="Tile2XY_0_addr_4"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="4">
<![CDATA[
.critedge103:9 %predX_0 = load i4 %Tile2XY_0_addr_4

]]></Node>
<StgValue><ssdm name="predX_0"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge103:11 %Tile2XY_1_addr_4 = getelementptr i2 %Tile2XY_1, i64 0, i64 %zext_ln531_1

]]></Node>
<StgValue><ssdm name="Tile2XY_1_addr_4"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="4">
<![CDATA[
.critedge103:12 %predY_0 = load i4 %Tile2XY_1_addr_4

]]></Node>
<StgValue><ssdm name="predY_0"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="7">
<![CDATA[
.critedge103:17 %placement_dynamic_dict_Opt2Tile_values_load_4 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_7

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_load_4"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="5">
<![CDATA[
.critedge103:18 %zext_ln533_1 = zext i5 %placement_dynamic_dict_Opt2Tile_values_load_4

]]></Node>
<StgValue><ssdm name="zext_ln533_1"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge103:19 %Tile2XY_0_addr_5 = getelementptr i2 %Tile2XY_0, i64 0, i64 %zext_ln533_1

]]></Node>
<StgValue><ssdm name="Tile2XY_0_addr_5"/></StgValue>
</operation>

<operation id="213" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="2" op_0_bw="4">
<![CDATA[
.critedge103:20 %predX_1 = load i4 %Tile2XY_0_addr_5

]]></Node>
<StgValue><ssdm name="predX_1"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge103:22 %Tile2XY_1_addr_5 = getelementptr i2 %Tile2XY_1, i64 0, i64 %zext_ln533_1

]]></Node>
<StgValue><ssdm name="Tile2XY_1_addr_5"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="2" op_0_bw="4">
<![CDATA[
.critedge103:23 %predY_1 = load i4 %Tile2XY_1_addr_5

]]></Node>
<StgValue><ssdm name="predY_1"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="5">
<![CDATA[
.critedge103:25 %CGRA_NumTiles_shapes_values_load_1 = load i5 %CGRA_NumTiles_shapes_values_addr

]]></Node>
<StgValue><ssdm name="CGRA_NumTiles_shapes_values_load_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="217" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="4">
<![CDATA[
.critedge103:9 %predX_0 = load i4 %Tile2XY_0_addr_4

]]></Node>
<StgValue><ssdm name="predX_0"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="2">
<![CDATA[
.critedge103:10 %zext_ln531_2 = zext i2 %predX_0

]]></Node>
<StgValue><ssdm name="zext_ln531_2"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="4">
<![CDATA[
.critedge103:12 %predY_0 = load i4 %Tile2XY_1_addr_4

]]></Node>
<StgValue><ssdm name="predY_0"/></StgValue>
</operation>

<operation id="220" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="2">
<![CDATA[
.critedge103:13 %zext_ln532 = zext i2 %predY_0

]]></Node>
<StgValue><ssdm name="zext_ln532"/></StgValue>
</operation>

<operation id="221" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="2" op_0_bw="4">
<![CDATA[
.critedge103:20 %predX_1 = load i4 %Tile2XY_0_addr_5

]]></Node>
<StgValue><ssdm name="predX_1"/></StgValue>
</operation>

<operation id="222" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="2">
<![CDATA[
.critedge103:21 %zext_ln533_2 = zext i2 %predX_1

]]></Node>
<StgValue><ssdm name="zext_ln533_2"/></StgValue>
</operation>

<operation id="223" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="2" op_0_bw="4">
<![CDATA[
.critedge103:23 %predY_1 = load i4 %Tile2XY_1_addr_5

]]></Node>
<StgValue><ssdm name="predY_1"/></StgValue>
</operation>

<operation id="224" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="2">
<![CDATA[
.critedge103:24 %zext_ln534 = zext i2 %predY_1

]]></Node>
<StgValue><ssdm name="zext_ln534"/></StgValue>
</operation>

<operation id="225" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge103:27 %store_ln536 = store i8 %zext_ln531_2, i8 %predX_0_1

]]></Node>
<StgValue><ssdm name="store_ln536"/></StgValue>
</operation>

<operation id="226" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge103:28 %store_ln536 = store i8 %zext_ln532, i8 %predY_0_1

]]></Node>
<StgValue><ssdm name="store_ln536"/></StgValue>
</operation>

<operation id="227" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
.critedge103:29 %br_ln536 = br void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln536"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="228" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ifconv:0 %predY_0_6 = load i8 %predY_0_1

]]></Node>
<StgValue><ssdm name="predY_0_6"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ifconv:1 %predX_0_6 = load i8 %predX_0_1

]]></Node>
<StgValue><ssdm name="predX_0_6"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:4 %icmp_ln539 = icmp_slt  i8 %predX_0_6, i8 %zext_ln533_2

]]></Node>
<StgValue><ssdm name="icmp_ln539"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:5 %predX_0_7 = add i8 %predX_0_6, i8 1

]]></Node>
<StgValue><ssdm name="predX_0_7"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:6 %icmp_ln542 = icmp_eq  i8 %predX_0_6, i8 %zext_ln533_2

]]></Node>
<StgValue><ssdm name="icmp_ln542"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:7 %predX_0_8 = add i8 %predX_0_6, i8 255

]]></Node>
<StgValue><ssdm name="predX_0_8"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:8 %predX_0_9 = select i1 %icmp_ln542, i8 %predX_0_6, i8 %predX_0_8

]]></Node>
<StgValue><ssdm name="predX_0_9"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:9 %predX_0_10 = select i1 %icmp_ln539, i8 %predX_0_7, i8 %predX_0_9

]]></Node>
<StgValue><ssdm name="predX_0_10"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:10 %icmp_ln550 = icmp_slt  i8 %predY_0_6, i8 %zext_ln534

]]></Node>
<StgValue><ssdm name="icmp_ln550"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:11 %predY_0_7 = add i8 %predY_0_6, i8 1

]]></Node>
<StgValue><ssdm name="predY_0_7"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:12 %icmp_ln553 = icmp_eq  i8 %predY_0_6, i8 %zext_ln534

]]></Node>
<StgValue><ssdm name="icmp_ln553"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:13 %predY_0_8 = add i8 %predY_0_6, i8 255

]]></Node>
<StgValue><ssdm name="predY_0_8"/></StgValue>
</operation>

<operation id="240" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:14 %predY_0_9 = select i1 %icmp_ln553, i8 %predY_0_6, i8 %predY_0_8

]]></Node>
<StgValue><ssdm name="predY_0_9"/></StgValue>
</operation>

<operation id="241" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:15 %predY_0_10 = select i1 %icmp_ln550, i8 %predY_0_7, i8 %predY_0_9

]]></Node>
<StgValue><ssdm name="predY_0_10"/></StgValue>
</operation>

<operation id="242" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:16 %trunc_ln561 = trunc i8 %predX_0_10

]]></Node>
<StgValue><ssdm name="trunc_ln561"/></StgValue>
</operation>

<operation id="243" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:17 %tmp_58_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln561, i2 0

]]></Node>
<StgValue><ssdm name="tmp_58_cast"/></StgValue>
</operation>

<operation id="244" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="8">
<![CDATA[
_ifconv:18 %trunc_ln561_1 = trunc i8 %predY_0_10

]]></Node>
<StgValue><ssdm name="trunc_ln561_1"/></StgValue>
</operation>

<operation id="245" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:19 %add_ln561 = add i4 %tmp_58_cast, i4 %trunc_ln561_1

]]></Node>
<StgValue><ssdm name="add_ln561"/></StgValue>
</operation>

<operation id="246" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="4">
<![CDATA[
_ifconv:20 %zext_ln561 = zext i4 %add_ln561

]]></Node>
<StgValue><ssdm name="zext_ln561"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:21 %xy2Tile_addr_1 = getelementptr i4 %xy2Tile, i64 0, i64 %zext_ln561

]]></Node>
<StgValue><ssdm name="xy2Tile_addr_1"/></StgValue>
</operation>

<operation id="248" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="4">
<![CDATA[
_ifconv:22 %BypassTile = load i4 %xy2Tile_addr_1

]]></Node>
<StgValue><ssdm name="BypassTile"/></StgValue>
</operation>

<operation id="249" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:26 %icmp_ln569 = icmp_eq  i8 %predX_0_10, i8 %zext_ln533_2

]]></Node>
<StgValue><ssdm name="icmp_ln569"/></StgValue>
</operation>

<operation id="250" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:27 %icmp_ln569_1 = icmp_eq  i8 %predY_0_10, i8 %zext_ln534

]]></Node>
<StgValue><ssdm name="icmp_ln569_1"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28 %and_ln569 = and i1 %icmp_ln569, i1 %icmp_ln569_1

]]></Node>
<StgValue><ssdm name="and_ln569"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="252" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ifconv:2 %inc23826_load = load i8 %inc23826

]]></Node>
<StgValue><ssdm name="inc23826_load"/></StgValue>
</operation>

<operation id="253" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="4">
<![CDATA[
_ifconv:22 %BypassTile = load i4 %xy2Tile_addr_1

]]></Node>
<StgValue><ssdm name="BypassTile"/></StgValue>
</operation>

<operation id="254" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="4" op_3_bw="5" op_4_bw="4" op_5_bw="4" op_6_bw="8" op_7_bw="4" op_8_bw="5">
<![CDATA[
_ifconv:23 %call_ln453 = call void @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14, i8 %inc23826_load, i4 %CGRA_NumTiles_shapes_values_load_1, i5 %shape_idx_load, i4 %BypassTile, i4 %BypassTile, i8 %existLen_2_loc, i4 %allocated_tiles_shapes_values, i5 %curOptPotentialPlacement

]]></Node>
<StgValue><ssdm name="call_ln453"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="255" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="4" op_3_bw="5" op_4_bw="4" op_5_bw="4" op_6_bw="8" op_7_bw="4" op_8_bw="5">
<![CDATA[
_ifconv:23 %call_ln453 = call void @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14, i8 %inc23826_load, i4 %CGRA_NumTiles_shapes_values_load_1, i5 %shape_idx_load, i4 %BypassTile, i4 %BypassTile, i8 %existLen_2_loc, i4 %allocated_tiles_shapes_values, i5 %curOptPotentialPlacement

]]></Node>
<StgValue><ssdm name="call_ln453"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="256" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:3 %specloopname_ln532 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln532"/></StgValue>
</operation>

<operation id="257" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ifconv:24 %existLen_2_loc_load = load i8 %existLen_2_loc

]]></Node>
<StgValue><ssdm name="existLen_2_loc_load"/></StgValue>
</operation>

<operation id="258" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="8">
<![CDATA[
_ifconv:25 %empty_224 = trunc i8 %existLen_2_loc_load

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="259" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:29 %br_ln569 = br i1 %and_ln569, void, void %.lr.ph64

]]></Node>
<StgValue><ssdm name="br_ln569"/></StgValue>
</operation>

<operation id="260" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln536 = store i8 %existLen_2_loc_load, i8 %inc23826

]]></Node>
<StgValue><ssdm name="store_ln536"/></StgValue>
</operation>

<operation id="261" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln536 = store i8 %predX_0_10, i8 %predX_0_1

]]></Node>
<StgValue><ssdm name="store_ln536"/></StgValue>
</operation>

<operation id="262" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %store_ln536 = store i8 %predY_0_10, i8 %predY_0_1

]]></Node>
<StgValue><ssdm name="store_ln536"/></StgValue>
</operation>

<operation id="263" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln536 = br void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln536"/></StgValue>
</operation>

<operation id="264" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln569" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="32">
<![CDATA[
.lr.ph64:0 %i_41 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_41"/></StgValue>
</operation>

<operation id="265" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln569" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph64:1 %store_ln565 = store i8 %existLen_2_loc_load, i8 %curOptPotentialPlacement_wrAddr

]]></Node>
<StgValue><ssdm name="store_ln565"/></StgValue>
</operation>

<operation id="266" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln569" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph64:2 %cmp25557 = icmp_sgt  i8 %existLen_2_loc_load, i8 0

]]></Node>
<StgValue><ssdm name="cmp25557"/></StgValue>
</operation>

<operation id="267" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln569" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph64:3 %store_ln574 = store i4 0, i4 %i_41

]]></Node>
<StgValue><ssdm name="store_ln574"/></StgValue>
</operation>

<operation id="268" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln569" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph64:4 %br_ln574 = br void

]]></Node>
<StgValue><ssdm name="br_ln574"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="269" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln469" val="0"/>
<literal name="icmp_ln470_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %i_45 = load i4 %i_41

]]></Node>
<StgValue><ssdm name="i_45"/></StgValue>
</operation>

<operation id="270" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln469" val="0"/>
<literal name="icmp_ln470_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1 %empty_225 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 12, i64 0

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="271" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln469" val="0"/>
<literal name="icmp_ln470_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln574 = icmp_eq  i4 %i_45, i4 %CGRA_NumTiles_shapes_values_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln574"/></StgValue>
</operation>

<operation id="272" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln469" val="0"/>
<literal name="icmp_ln470_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %i_47 = add i4 %i_45, i4 1

]]></Node>
<StgValue><ssdm name="i_47"/></StgValue>
</operation>

<operation id="273" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln469" val="0"/>
<literal name="icmp_ln470_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln574 = br i1 %icmp_ln574, void %.split21, void %._crit_edge51.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln574"/></StgValue>
</operation>

<operation id="274" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
<literal name="icmp_ln574" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln469" val="0"/>
<literal name="icmp_ln470_1" val="0"/>
<literal name="icmp_ln574" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
<literal name="icmp_ln574" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="0"/>
<literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.split21:1 %tmp_26 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %shape_idx_load, i4 %i_45

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="275" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
<literal name="icmp_ln574" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln469" val="0"/>
<literal name="icmp_ln470_1" val="0"/>
<literal name="icmp_ln574" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
<literal name="icmp_ln574" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="0"/>
<literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="9">
<![CDATA[
.split21:2 %tmp_62_cast = zext i9 %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_62_cast"/></StgValue>
</operation>

<operation id="276" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
<literal name="icmp_ln574" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln469" val="0"/>
<literal name="icmp_ln470_1" val="0"/>
<literal name="icmp_ln574" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
<literal name="icmp_ln574" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="0"/>
<literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split21:3 %allocated_tiles_shapes_values_addr_2 = getelementptr i4 %allocated_tiles_shapes_values, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="allocated_tiles_shapes_values_addr_2"/></StgValue>
</operation>

<operation id="277" st_id="25" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
<literal name="icmp_ln574" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln469" val="0"/>
<literal name="icmp_ln470_1" val="0"/>
<literal name="icmp_ln574" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
<literal name="icmp_ln574" val="0"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="0"/>
<literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="9">
<![CDATA[
.split21:4 %allocated_tiles_shapes_values_load_2 = load i9 %allocated_tiles_shapes_values_addr_2

]]></Node>
<StgValue><ssdm name="allocated_tiles_shapes_values_load_2"/></StgValue>
</operation>

<operation id="278" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
<literal name="icmp_ln574" val="1"/>
</and_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln469" val="0"/>
<literal name="icmp_ln470_1" val="0"/>
<literal name="icmp_ln574" val="1"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="hasItst_loc_load" val="0"/>
<literal name="icmp_ln574" val="1"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="0"/>
<literal name="icmp_ln574" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge51.loopexit.loopexit:0 %br_ln0 = br void %._crit_edge51.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="279" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="icmp_ln574" val="1"/>
</and_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln469" val="0"/>
<literal name="icmp_ln470_1" val="1"/>
<literal name="hasItst_loc_load" val="1"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln574" val="1"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="1"/>
<literal name="hasItst_loc_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge51.loopexit:0 %br_ln0 = br void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="280" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="1"/>
</and_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln470_1" val="1"/>
<literal name="hasItst_loc_load" val="1"/>
</and_exp><and_exp><literal name="icmp_ln429" val="1"/>
<literal name="icmp_ln469" val="1"/>
</and_exp><and_exp><literal name="icmp_ln429" val="0"/>
<literal name="icmp_ln470" val="1"/>
<literal name="hasItst_loc_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln591 = ret

]]></Node>
<StgValue><ssdm name="ret_ln591"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="281" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split21:0 %specloopname_ln574 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln574"/></StgValue>
</operation>

<operation id="282" st_id="26" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="9">
<![CDATA[
.split21:4 %allocated_tiles_shapes_values_load_2 = load i9 %allocated_tiles_shapes_values_addr_2

]]></Node>
<StgValue><ssdm name="allocated_tiles_shapes_values_load_2"/></StgValue>
</operation>

<operation id="283" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="4">
<![CDATA[
.split21:5 %zext_ln577 = zext i4 %allocated_tiles_shapes_values_load_2

]]></Node>
<StgValue><ssdm name="zext_ln577"/></StgValue>
</operation>

<operation id="284" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split21:6 %br_ln577 = br i1 %cmp25557, void %.critedge106, void %.lr.ph60.preheader

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>

<operation id="285" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp25557" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="4" op_3_bw="5" op_4_bw="0">
<![CDATA[
.lr.ph60.preheader:0 %targetBlock14 = call i1 @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16, i7 %empty_224, i4 %allocated_tiles_shapes_values_load_2, i5 %curOptPotentialPlacement

]]></Node>
<StgValue><ssdm name="targetBlock14"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="286" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp25557" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="4" op_3_bw="5" op_4_bw="0">
<![CDATA[
.lr.ph60.preheader:0 %targetBlock14 = call i1 @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16, i7 %empty_224, i4 %allocated_tiles_shapes_values_load_2, i5 %curOptPotentialPlacement

]]></Node>
<StgValue><ssdm name="targetBlock14"/></StgValue>
</operation>

<operation id="287" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp25557" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph60.preheader:1 %br_ln584 = br i1 %targetBlock14, void %.loopexit108, void %.critedge106

]]></Node>
<StgValue><ssdm name="br_ln584"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="288" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock14" val="1"/>
</and_exp><and_exp><literal name="cmp25557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
.critedge106:0 %curOptPotentialPlacement_wrAddr_load_2 = load i8 %curOptPotentialPlacement_wrAddr

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_wrAddr_load_2"/></StgValue>
</operation>

<operation id="289" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock14" val="1"/>
</and_exp><and_exp><literal name="cmp25557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="8">
<![CDATA[
.critedge106:1 %zext_ln584 = zext i8 %curOptPotentialPlacement_wrAddr_load_2

]]></Node>
<StgValue><ssdm name="zext_ln584"/></StgValue>
</operation>

<operation id="290" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock14" val="1"/>
</and_exp><and_exp><literal name="cmp25557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge106:2 %curOptPotentialPlacement_addr_2 = getelementptr i5 %curOptPotentialPlacement, i64 0, i64 %zext_ln584

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_addr_2"/></StgValue>
</operation>

<operation id="291" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock14" val="1"/>
</and_exp><and_exp><literal name="cmp25557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="5" op_1_bw="4" op_2_bw="0">
<![CDATA[
.critedge106:3 %store_ln584 = store i5 %zext_ln577, i4 %curOptPotentialPlacement_addr_2

]]></Node>
<StgValue><ssdm name="store_ln584"/></StgValue>
</operation>

<operation id="292" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock14" val="1"/>
</and_exp><and_exp><literal name="cmp25557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge106:4 %add_ln585 = add i8 %curOptPotentialPlacement_wrAddr_load_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln585"/></StgValue>
</operation>

<operation id="293" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock14" val="1"/>
</and_exp><and_exp><literal name="cmp25557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.critedge106:5 %store_ln585 = store i8 %add_ln585, i8 %curOptPotentialPlacement_wrAddr

]]></Node>
<StgValue><ssdm name="store_ln585"/></StgValue>
</operation>

<operation id="294" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock14" val="1"/>
</and_exp><and_exp><literal name="cmp25557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
.critedge106:6 %br_ln586 = br void %.loopexit108

]]></Node>
<StgValue><ssdm name="br_ln586"/></StgValue>
</operation>

<operation id="295" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.loopexit108:0 %store_ln574 = store i4 %i_47, i4 %i_41

]]></Node>
<StgValue><ssdm name="store_ln574"/></StgValue>
</operation>

<operation id="296" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
.loopexit108:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="297" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="4" op_3_bw="5" op_4_bw="0" op_5_bw="0">
<![CDATA[
.lr.ph55.preheader:0 %call_ln0 = call void @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10, i7 %empty_222, i4 %intersection, i5 %curOptPotentialPlacement

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="298" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph55.preheader:2 %br_ln514 = br void %._crit_edge56

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="299" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge56:1 %i_40 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_40"/></StgValue>
</operation>

<operation id="300" st_id="29" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="5">
<![CDATA[
._crit_edge56:3 %CGRA_NumTiles_shapes_values_load_2 = load i5 %CGRA_NumTiles_shapes_values_addr

]]></Node>
<StgValue><ssdm name="CGRA_NumTiles_shapes_values_load_2"/></StgValue>
</operation>

<operation id="301" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge56:5 %store_ln515 = store i4 0, i4 %i_40

]]></Node>
<StgValue><ssdm name="store_ln515"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="302" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge56:0 %existLen_1 = phi i8 %inc1313173_loc_load, void %.lr.ph55.preheader, i8 0, void

]]></Node>
<StgValue><ssdm name="existLen_1"/></StgValue>
</operation>

<operation id="303" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="8">
<![CDATA[
._crit_edge56:2 %trunc_ln428_1 = trunc i8 %existLen_1

]]></Node>
<StgValue><ssdm name="trunc_ln428_1"/></StgValue>
</operation>

<operation id="304" st_id="30" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="5">
<![CDATA[
._crit_edge56:3 %CGRA_NumTiles_shapes_values_load_2 = load i5 %CGRA_NumTiles_shapes_values_addr

]]></Node>
<StgValue><ssdm name="CGRA_NumTiles_shapes_values_load_2"/></StgValue>
</operation>

<operation id="305" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge56:4 %cmp15343 = icmp_sgt  i8 %existLen_1, i8 0

]]></Node>
<StgValue><ssdm name="cmp15343"/></StgValue>
</operation>

<operation id="306" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge56:6 %br_ln515 = br void

]]></Node>
<StgValue><ssdm name="br_ln515"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="307" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %i_44 = load i4 %i_40

]]></Node>
<StgValue><ssdm name="i_44"/></StgValue>
</operation>

<operation id="308" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1 %empty_223 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 12, i64 0

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="309" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln515 = icmp_eq  i4 %i_44, i4 %CGRA_NumTiles_shapes_values_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln515"/></StgValue>
</operation>

<operation id="310" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %i_46 = add i4 %i_44, i4 1

]]></Node>
<StgValue><ssdm name="i_46"/></StgValue>
</operation>

<operation id="311" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln515 = br i1 %icmp_ln515, void %.split12, void %._crit_edge51.loopexit.loopexit55

]]></Node>
<StgValue><ssdm name="br_ln515"/></StgValue>
</operation>

<operation id="312" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.split12:1 %tmp_25 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %shape_idx_load, i4 %i_44

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="313" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="9">
<![CDATA[
.split12:2 %tmp_61_cast = zext i9 %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="314" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:3 %allocated_tiles_shapes_values_addr_1 = getelementptr i4 %allocated_tiles_shapes_values, i64 0, i64 %tmp_61_cast

]]></Node>
<StgValue><ssdm name="allocated_tiles_shapes_values_addr_1"/></StgValue>
</operation>

<operation id="315" st_id="31" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="9">
<![CDATA[
.split12:4 %allocated_tiles_shapes_values_load_1 = load i9 %allocated_tiles_shapes_values_addr_1

]]></Node>
<StgValue><ssdm name="allocated_tiles_shapes_values_load_1"/></StgValue>
</operation>

<operation id="316" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge51.loopexit.loopexit55:0 %br_ln0 = br void %._crit_edge51.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="317" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:0 %specloopname_ln515 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln515"/></StgValue>
</operation>

<operation id="318" st_id="32" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="9">
<![CDATA[
.split12:4 %allocated_tiles_shapes_values_load_1 = load i9 %allocated_tiles_shapes_values_addr_1

]]></Node>
<StgValue><ssdm name="allocated_tiles_shapes_values_load_1"/></StgValue>
</operation>

<operation id="319" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="4">
<![CDATA[
.split12:5 %zext_ln518 = zext i4 %allocated_tiles_shapes_values_load_1

]]></Node>
<StgValue><ssdm name="zext_ln518"/></StgValue>
</operation>

<operation id="320" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split12:6 %br_ln518 = br i1 %cmp15343, void %.critedge104, void %.lr.ph46.preheader

]]></Node>
<StgValue><ssdm name="br_ln518"/></StgValue>
</operation>

<operation id="321" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp15343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="4" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
.lr.ph46.preheader:0 %targetBlock13 = call i1 @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12, i7 %trunc_ln428_1, i4 %intersection, i4 %allocated_tiles_shapes_values_load_1

]]></Node>
<StgValue><ssdm name="targetBlock13"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="322" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp15343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="4" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
.lr.ph46.preheader:0 %targetBlock13 = call i1 @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12, i7 %trunc_ln428_1, i4 %intersection, i4 %allocated_tiles_shapes_values_load_1

]]></Node>
<StgValue><ssdm name="targetBlock13"/></StgValue>
</operation>

<operation id="323" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp15343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph46.preheader:1 %br_ln428 = br i1 %targetBlock13, void %.loopexit107, void %.critedge104

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>

<operation id="324" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock13" val="1"/>
</and_exp><and_exp><literal name="cmp15343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
.critedge104:0 %curOptPotentialPlacement_wrAddr_load_1 = load i8 %curOptPotentialPlacement_wrAddr

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_wrAddr_load_1"/></StgValue>
</operation>

<operation id="325" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock13" val="1"/>
</and_exp><and_exp><literal name="cmp15343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="8">
<![CDATA[
.critedge104:1 %zext_ln525 = zext i8 %curOptPotentialPlacement_wrAddr_load_1

]]></Node>
<StgValue><ssdm name="zext_ln525"/></StgValue>
</operation>

<operation id="326" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock13" val="1"/>
</and_exp><and_exp><literal name="cmp15343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge104:2 %curOptPotentialPlacement_addr_1 = getelementptr i5 %curOptPotentialPlacement, i64 0, i64 %zext_ln525

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_addr_1"/></StgValue>
</operation>

<operation id="327" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock13" val="1"/>
</and_exp><and_exp><literal name="cmp15343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="5" op_1_bw="4">
<![CDATA[
.critedge104:3 %store_ln525 = store i5 %zext_ln518, i4 %curOptPotentialPlacement_addr_1

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="328" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock13" val="1"/>
</and_exp><and_exp><literal name="cmp15343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge104:4 %add_ln526 = add i8 %curOptPotentialPlacement_wrAddr_load_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln526"/></StgValue>
</operation>

<operation id="329" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock13" val="1"/>
</and_exp><and_exp><literal name="cmp15343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.critedge104:5 %store_ln526 = store i8 %add_ln526, i8 %curOptPotentialPlacement_wrAddr

]]></Node>
<StgValue><ssdm name="store_ln526"/></StgValue>
</operation>

<operation id="330" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock13" val="1"/>
</and_exp><and_exp><literal name="cmp15343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
.critedge104:6 %br_ln527 = br void %.loopexit107

]]></Node>
<StgValue><ssdm name="br_ln527"/></StgValue>
</operation>

<operation id="331" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.loopexit107:0 %store_ln515 = store i4 %i_46, i4 %i_40

]]></Node>
<StgValue><ssdm name="store_ln515"/></StgValue>
</operation>

<operation id="332" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
.loopexit107:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="333" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="4" op_3_bw="5">
<![CDATA[
.lr.ph41.preheader:0 %call_ln470 = call void @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5, i7 %trunc_ln470, i4 %potentialPlacement_AllPreds, i5 %curOptPotentialPlacement

]]></Node>
<StgValue><ssdm name="call_ln470"/></StgValue>
</operation>

<operation id="334" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph41.preheader:2 %br_ln476 = br void %._crit_edge42

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="335" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge42:0 %existLen = phi i8 %i, void %.lr.ph41.preheader, i8 0, void

]]></Node>
<StgValue><ssdm name="existLen"/></StgValue>
</operation>

<operation id="336" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge42:1 %i_38 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_38"/></StgValue>
</operation>

<operation id="337" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="7" op_0_bw="8">
<![CDATA[
._crit_edge42:2 %trunc_ln428 = trunc i8 %existLen

]]></Node>
<StgValue><ssdm name="trunc_ln428"/></StgValue>
</operation>

<operation id="338" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge42:3 %cmp9033 = icmp_sgt  i8 %existLen, i8 0

]]></Node>
<StgValue><ssdm name="cmp9033"/></StgValue>
</operation>

<operation id="339" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge42:4 %store_ln477 = store i4 0, i4 %i_38

]]></Node>
<StgValue><ssdm name="store_ln477"/></StgValue>
</operation>

<operation id="340" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge42:5 %br_ln477 = br void

]]></Node>
<StgValue><ssdm name="br_ln477"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="341" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %i_39 = load i4 %i_38

]]></Node>
<StgValue><ssdm name="i_39"/></StgValue>
</operation>

<operation id="342" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1 %empty_221 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 12, i64 0

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="343" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln477 = icmp_eq  i4 %i_39, i4 %CGRA_NumTiles_shapes_values_load

]]></Node>
<StgValue><ssdm name="icmp_ln477"/></StgValue>
</operation>

<operation id="344" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %i_43 = add i4 %i_39, i4 1

]]></Node>
<StgValue><ssdm name="i_43"/></StgValue>
</operation>

<operation id="345" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln477 = br i1 %icmp_ln477, void %.split3, void %._crit_edge.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln477"/></StgValue>
</operation>

<operation id="346" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.split3:1 %tmp_24 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %shape_idx_load, i4 %i_39

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="347" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="9">
<![CDATA[
.split3:2 %tmp_59_cast = zext i9 %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="348" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:3 %allocated_tiles_shapes_values_addr = getelementptr i4 %allocated_tiles_shapes_values, i64 0, i64 %tmp_59_cast

]]></Node>
<StgValue><ssdm name="allocated_tiles_shapes_values_addr"/></StgValue>
</operation>

<operation id="349" st_id="36" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="4" op_0_bw="9">
<![CDATA[
.split3:4 %allocated_tiles_shapes_values_load = load i9 %allocated_tiles_shapes_values_addr

]]></Node>
<StgValue><ssdm name="allocated_tiles_shapes_values_load"/></StgValue>
</operation>

<operation id="350" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.loopexit:0 %br_ln0 = br void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="351" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:0 %specloopname_ln477 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52

]]></Node>
<StgValue><ssdm name="specloopname_ln477"/></StgValue>
</operation>

<operation id="352" st_id="37" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="4" op_0_bw="9">
<![CDATA[
.split3:4 %allocated_tiles_shapes_values_load = load i9 %allocated_tiles_shapes_values_addr

]]></Node>
<StgValue><ssdm name="allocated_tiles_shapes_values_load"/></StgValue>
</operation>

<operation id="353" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="5" op_0_bw="4">
<![CDATA[
.split3:5 %zext_ln480 = zext i4 %allocated_tiles_shapes_values_load

]]></Node>
<StgValue><ssdm name="zext_ln480"/></StgValue>
</operation>

<operation id="354" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split3:6 %br_ln480 = br i1 %cmp9033, void %.critedge, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>

<operation id="355" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp9033" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="4" op_3_bw="5" op_4_bw="0">
<![CDATA[
.lr.ph.preheader:0 %targetBlock12 = call i1 @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7, i7 %trunc_ln428, i4 %allocated_tiles_shapes_values_load, i5 %curOptPotentialPlacement

]]></Node>
<StgValue><ssdm name="targetBlock12"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="356" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp9033" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="4" op_3_bw="5" op_4_bw="0">
<![CDATA[
.lr.ph.preheader:0 %targetBlock12 = call i1 @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7, i7 %trunc_ln428, i4 %allocated_tiles_shapes_values_load, i5 %curOptPotentialPlacement

]]></Node>
<StgValue><ssdm name="targetBlock12"/></StgValue>
</operation>

<operation id="357" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp9033" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph.preheader:1 %br_ln428 = br i1 %targetBlock12, void %.loopexit, void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="358" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock12" val="1"/>
</and_exp><and_exp><literal name="cmp9033" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:0 %curOptPotentialPlacement_wrAddr_load = load i8 %curOptPotentialPlacement_wrAddr

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_wrAddr_load"/></StgValue>
</operation>

<operation id="359" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock12" val="1"/>
</and_exp><and_exp><literal name="cmp9033" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="8">
<![CDATA[
.critedge:1 %zext_ln487 = zext i8 %curOptPotentialPlacement_wrAddr_load

]]></Node>
<StgValue><ssdm name="zext_ln487"/></StgValue>
</operation>

<operation id="360" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock12" val="1"/>
</and_exp><and_exp><literal name="cmp9033" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:2 %curOptPotentialPlacement_addr = getelementptr i5 %curOptPotentialPlacement, i64 0, i64 %zext_ln487

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_addr"/></StgValue>
</operation>

<operation id="361" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock12" val="1"/>
</and_exp><and_exp><literal name="cmp9033" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="5" op_1_bw="4" op_2_bw="0">
<![CDATA[
.critedge:3 %store_ln487 = store i5 %zext_ln480, i4 %curOptPotentialPlacement_addr

]]></Node>
<StgValue><ssdm name="store_ln487"/></StgValue>
</operation>

<operation id="362" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock12" val="1"/>
</and_exp><and_exp><literal name="cmp9033" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge:4 %add_ln488 = add i8 %curOptPotentialPlacement_wrAddr_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln488"/></StgValue>
</operation>

<operation id="363" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock12" val="1"/>
</and_exp><and_exp><literal name="cmp9033" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.critedge:5 %store_ln488 = store i8 %add_ln488, i8 %curOptPotentialPlacement_wrAddr

]]></Node>
<StgValue><ssdm name="store_ln488"/></StgValue>
</operation>

<operation id="364" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock12" val="1"/>
</and_exp><and_exp><literal name="cmp9033" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
.critedge:6 %br_ln489 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln489"/></StgValue>
</operation>

<operation id="365" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.loopexit:0 %store_ln477 = store i4 %i_43, i4 %i_38

]]></Node>
<StgValue><ssdm name="store_ln477"/></StgValue>
</operation>

<operation id="366" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
