        Site Type       ,Used,Fixed,Prohibited,Available,Util% 
 CLB LUTs               ,  45,    0,         0,    70560, 0.06 
   LUT as Logic         ,  45,    0,         0,    70560, 0.06 
   LUT as Memory        ,   0,    0,         0,    28800, 0.00 
 CLB Registers          ,  36,    0,         0,   141120, 0.03 
   Register as Flip Flop,  36,    0,         0,   141120, 0.03 
   Register as Latch    ,   0,    0,         0,   141120, 0.00 
 CARRY8                 ,   0,    0,         0,     8820, 0.00 
 F7 Muxes               ,   0,    0,         0,    35280, 0.00 
 F8 Muxes               ,   0,    0,         0,    17640, 0.00 
 F9 Muxes               ,   0,    0,         0,     8820, 0.00 
 Total,Clock Enable,Synchronous,Asynchronous 
 0    ,           _,          -,           - 
 0    ,           _,          -,         Set 
 0    ,           _,          -,       Reset 
 0    ,           _,        Set,           - 
 0    ,           _,      Reset,           - 
 0    ,         Yes,          -,           - 
 0    ,         Yes,          -,         Set 
 36   ,         Yes,          -,       Reset 
 0    ,         Yes,        Set,           - 
 0    ,         Yes,      Reset,           - 
                  Site Type                ,Used,Fixed,Prohibited,Available,Util% 
 CLB                                       ,   7,    0,         0,     8820, 0.08 
   CLBL                                    ,   4,    0,          ,         ,      
   CLBM                                    ,   3,    0,          ,         ,      
 LUT as Logic                              ,  45,    0,         0,    70560, 0.06 
   using O5 output only                    ,   0,     ,          ,         ,      
   using O6 output only                    ,  45,     ,          ,         ,      
   using O5 and O6                         ,   0,     ,          ,         ,      
 LUT as Memory                             ,   0,    0,         0,    28800, 0.00 
   LUT as Distributed RAM                  ,   0,    0,          ,         ,      
   LUT as Shift Register                   ,   0,    0,          ,         ,      
 CLB Registers                             ,  36,    0,         0,   141120, 0.03 
   Register driven from within the CLB     ,   0,     ,          ,         ,      
   Register driven from outside the CLB    ,  36,     ,          ,         ,      
     LUT in front of the register is unused,   4,     ,          ,         ,      
     LUT in front of the register is used  ,  32,     ,          ,         ,      
 Unique Control Sets                       ,   9,     ,         0,    17640, 0.05 
    Site Type  ,Used,Fixed,Prohibited,Available,Util% 
 Block RAM Tile,   0,    0,         0,      216, 0.00 
   RAMB36/FIFO*,   0,    0,         0,      216, 0.00 
   RAMB18      ,   0,    0,         0,      432, 0.00 
 Site Type,Used,Fixed,Prohibited,Available,Util% 
 DSPs     ,   0,    0,         0,      360, 0.00 
     Site Type   ,Used,Fixed,Prohibited,Available,Util% 
 Bonded IOB      ,  84,   84,         0,      252,33.33 
 HPIOB_M         ,  33,   33,         0,       72,45.83 
   INPUT         ,   8,     ,          ,         ,      
   OUTPUT        ,  25,     ,          ,         ,      
   BIDIR         ,   0,     ,          ,         ,      
 HPIOB_S         ,  32,   32,         0,       72,44.44 
   INPUT         ,   8,     ,          ,         ,      
   OUTPUT        ,  24,     ,          ,         ,      
   BIDIR         ,   0,     ,          ,         ,      
 HDIOB_M         ,   9,    9,         0,       48,18.75 
   INPUT         ,   4,     ,          ,         ,      
   OUTPUT        ,   5,     ,          ,         ,      
   BIDIR         ,   0,     ,          ,         ,      
 HDIOB_S         ,  10,   10,         0,       48,20.83 
   INPUT         ,   4,     ,          ,         ,      
   OUTPUT        ,   6,     ,          ,         ,      
   BIDIR         ,   0,     ,          ,         ,      
 HPIOB_SNGL      ,   0,    0,         0,       12, 0.00 
 HPIOBDIFFINBUF  ,   0,    0,         0,       72, 0.00 
 HPIOBDIFFOUTBUF ,   0,    0,         0,       72, 0.00 
 HDIOBDIFFINBUF  ,   0,    0,         0,       48, 0.00 
 BITSLICE_CONTROL,   0,    0,         0,       24, 0.00 
 BITSLICE_RX_TX  ,   0,    0,         0,      936, 0.00 
 BITSLICE_TX     ,   0,    0,         0,       24, 0.00 
 RIU_OR          ,   0,    0,         0,       12, 0.00 
       Site Type     ,Used,Fixed,Prohibited,Available,Util% 
 GLOBAL CLOCK BUFFERs,   1,    0,         0,      196, 0.51 
   BUFGCE            ,   0,    0,         0,       88, 0.00 
   BUFGCE_DIV        ,   0,    0,         0,       12, 0.00 
   BUFG_PS           ,   1,    0,         0,       72, 1.39 
   BUFGCTRL*         ,   0,    0,         0,       24, 0.00 
 PLL                 ,   0,    0,         0,        6, 0.00 
 MMCM                ,   0,    0,         0,        3, 0.00 
 Site Type,Used,Fixed,Prohibited,Available, Util% 
 PS8      ,   1,    0,         0,        1,100.00 
 SYSMONE4 ,   0,    0,         0,        1,  0.00 
  Site Type ,Used,Fixed,Prohibited,Available,Util% 
 BSCANE2    ,   0,    0,         0,        4, 0.00 
 DNA_PORTE2 ,   0,    0,         0,        1, 0.00 
 EFUSE_USR  ,   0,    0,         0,        1, 0.00 
 FRAME_ECCE4,   0,    0,         0,        1, 0.00 
 ICAPE3     ,   0,    0,         0,        2, 0.00 
 MASTER_JTAG,   0,    0,         0,        1, 0.00 
 STARTUPE3  ,   0,    0,         0,        1, 0.00 
 Ref Name,Used,Functional Category 
 OBUF    ,  60,                I/O 
 FDCE    ,  36,           Register 
 INBUF   ,  24,                I/O 
 IBUFCTRL,  24,             Others 
 LUT4    ,  18,                CLB 
 LUT6    ,   9,                CLB 
 LUT5    ,   9,                CLB 
 LUT3    ,   9,                CLB 
 PS8     ,   1,           Advanced 
 BUFG_PS ,   1,              Clock 
 Ref Name,Used 
     Ref Name    ,Used 
 system_sys_ps8_0,   1 
 line_matrix_0   ,   1 
