

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Tue Apr 16 09:36:14 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    21.764|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  699634|  699634|  699634|  699634|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_dense_out_fu_427   |dense_out   |    1364|    1364|    1364|    1364|   none  |
        |grp_conv_2_fu_439      |conv_2      |  439473|  439473|  439473|  439473|   none  |
        |grp_conv_1_fu_451      |conv_1      |  186577|  186577|  186577|  186577|   none  |
        |grp_max_pool_1_fu_462  |max_pool_1  |    4060|    4060|    4060|    4060|   none  |
        |grp_max_pool_2_fu_470  |max_pool_2  |    1603|    1603|    1603|    1603|   none  |
        |grp_flat_fu_478        |flat        |     402|     402|     402|     402|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1                |   1624|   1624|        58|          -|          -|     28|    no    |
        | + Loop 1.1             |     56|     56|         2|          -|          -|     28|    no    |
        |- DENSE_LOOP_FLAT_LOOP  |  60008|  60008|        12|          3|          1|  20000|    yes   |
        |- DENSE_LOOP_FLAT_LOOP  |   4508|   4508|        12|          3|          1|   1500|    yes   |
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12
  * Pipeline-1: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 2
  Pipeline-0 : II = 3, D = 12, States = { 14 15 16 17 18 19 20 21 22 23 24 25 }
  Pipeline-1 : II = 3, D = 12, States = { 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 26 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 14 
26 --> 27 
27 --> 39 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 27 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !35"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !41"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%conv_1_input = alloca [784 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 44 'alloca' 'conv_1_input' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnn/cnn.cpp:18]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnn/cnn.cpp:18]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnn/cnn.cpp:18]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.76ns)   --->   "br label %.loopexit" [cnn/cnn.cpp:23]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %.loopexit.loopexit ]"   --->   Operation 49 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 50 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn/cnn.cpp:23]   --->   Operation 51 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn/cnn.cpp:23]   --->   Operation 53 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %meminst.preheader, label %1" [cnn/cnn.cpp:23]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.73ns)   --->   "%ix_in = add i10 %ix_in_0, 28" [cnn/cnn.cpp:28]   --->   Operation 55 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [cnn/cnn.cpp:27]   --->   Operation 56 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %tmp_11 to i11" [cnn/cnn.cpp:27]   --->   Operation 57 'zext' 'zext_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [cnn/cnn.cpp:27]   --->   Operation 58 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i7 %tmp_12 to i11" [cnn/cnn.cpp:27]   --->   Operation 59 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.73ns)   --->   "%sub_ln27 = sub i11 %zext_ln27, %zext_ln27_2" [cnn/cnn.cpp:27]   --->   Operation 60 'sub' 'sub_ln27' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.76ns)   --->   "br label %2" [cnn/cnn.cpp:25]   --->   Operation 61 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 62 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %conv_1_input, [4056 x float]* @conv_1_out) nounwind" [cnn/cnn.cpp:33]   --->   Operation 62 'call' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %1 ], [ %add_ln28, %3 ]" [cnn/cnn.cpp:28]   --->   Operation 63 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %1 ], [ %j_1, %3 ]"   --->   Operation 64 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn/cnn.cpp:25]   --->   Operation 65 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 66 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j_0, 1" [cnn/cnn.cpp:25]   --->   Operation 67 'add' 'j_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.loopexit.loopexit, label %3" [cnn/cnn.cpp:25]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i10 %ix_in_1 to i64" [cnn/cnn.cpp:27]   --->   Operation 69 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 70 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 71 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i5 %j_0 to i11" [cnn/cnn.cpp:27]   --->   Operation 72 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.63ns)   --->   "%add_ln27 = add i11 %sub_ln27, %zext_ln27_3" [cnn/cnn.cpp:27]   --->   Operation 73 'add' 'add_ln27' <Predicate = (!icmp_ln25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %ix_in_1, 1" [cnn/cnn.cpp:28]   --->   Operation 74 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 75 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 76 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 76 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i11 %add_ln27 to i64" [cnn/cnn.cpp:27]   --->   Operation 77 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%conv_1_input_addr = getelementptr [784 x float]* %conv_1_input, i64 0, i64 %sext_ln27" [cnn/cnn.cpp:27]   --->   Operation 78 'getelementptr' 'conv_1_input_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 79 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br label %2" [cnn/cnn.cpp:25]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %conv_1_input, [4056 x float]* @conv_1_out) nounwind" [cnn/cnn.cpp:33]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([1014 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:38]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 83 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([1014 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:38]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 84 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:43]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:43]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 86 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 88 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 1.76>
ST_13 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 90 [1/1] (1.76ns)   --->   "br label %4" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 90 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 11> <Delay = 12.2>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ 0, %meminst.preheader ], [ %add_ln9, %ifFalse ]" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 91 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %meminst.preheader ], [ %select_ln14_2, %ifFalse ]" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 92 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%sum_0_i = phi float [ 0.000000e+00, %meminst.preheader ], [ %sum, %ifFalse ]"   --->   Operation 93 'phi' 'sum_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%j_0_i = phi i9 [ 0, %meminst.preheader ], [ %j, %ifFalse ]"   --->   Operation 94 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (2.31ns)   --->   "%icmp_ln9 = icmp eq i15 %indvar_flatten, -12768" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 95 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [1/1] (1.94ns)   --->   "%add_ln9 = add i15 %indvar_flatten, 1" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 96 'add' 'add_ln9' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %dense_1.exit.preheader.preheader, label %FLAT_LOOP" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i_0_i, 1" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 98 'add' 'i_1' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 99 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %j_0_i, -112" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 99 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln9)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [1/1] (0.96ns)   --->   "%select_ln14_1 = select i1 %icmp_ln13, i9 0, i9 %j_0_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 100 'select' 'select_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 101 [1/1] (1.18ns)   --->   "%select_ln14_2 = select i1 %icmp_ln13, i6 %i_1, i6 %i_0_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 101 'select' 'select_ln14_2' <Predicate = (!icmp_ln9)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %select_ln14_2 to i15" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 102 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i9 %select_ln14_1 to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 103 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i9 %select_ln14_1 to i15" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 104 'zext' 'zext_ln14_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (3.36ns) (grouped into DSP with root node add_ln14)   --->   "%mul_ln14 = mul i15 %zext_ln14_8, 50" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 105 'mul' 'mul_ln14' <Predicate = (!icmp_ln9)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 106 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln14 = add i15 %mul_ln14, %zext_ln13" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 106 'add' 'add_ln14' <Predicate = (!icmp_ln9)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i15 %add_ln14 to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 107 'zext' 'zext_ln14_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%dense_1_weights_addr = getelementptr [20000 x float]* @dense_1_weights, i64 0, i64 %zext_ln14_9" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 108 'getelementptr' 'dense_1_weights_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [400 x float]* @flat_array, i64 0, i64 %zext_ln14_5" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 109 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 110 [2/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 110 'load' 'flat_array_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_14 : Operation 111 [2/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 111 'load' 'dense_1_weights_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 112 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 15.6>
ST_15 : Operation 113 [1/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 113 'load' 'flat_array_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 114 [1/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 114 'load' 'dense_1_weights_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_15 : Operation 115 [2/2] (12.3ns)   --->   "%tmp_i_22 = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 115 'fmul' 'tmp_i_22' <Predicate = (!icmp_ln9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 12.3>
ST_16 : Operation 116 [1/2] (12.3ns)   --->   "%tmp_i_22 = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 116 'fmul' 'tmp_i_22' <Predicate = (!icmp_ln9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [1/1] (1.82ns)   --->   "%j = add i9 %select_ln14_1, 1" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 117 'add' 'j' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 11.2>
ST_17 : Operation 118 [1/1] (0.69ns)   --->   "%select_ln14 = select i1 %icmp_ln13, float 0.000000e+00, float %sum_0_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 118 'select' 'select_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 119 [4/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_i_22" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 119 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [1/1] (1.66ns)   --->   "%icmp_ln13_1 = icmp eq i9 %j, -112" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 120 'icmp' 'icmp_ln13_1' <Predicate = (!icmp_ln9)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %ifTrue, label %ifFalse" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 121 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 18 <SV = 15> <Delay = 21.7>
ST_18 : Operation 122 [3/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_i_22" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 122 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 21.7>
ST_19 : Operation 123 [2/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_i_22" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 123 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 21.7>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %select_ln14_2 to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 124 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_20 : Operation 125 [1/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_i_22" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 125 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%dense_1_bias_addr = getelementptr inbounds [50 x float]* @dense_1_bias, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 126 'getelementptr' 'dense_1_bias_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_20 : Operation 127 [2/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 127 'load' 'dense_1_bias_load' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 21 <SV = 18> <Delay = 13.7>
ST_21 : Operation 128 [1/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 128 'load' 'dense_1_bias_load' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_21 : Operation 129 [4/4] (10.5ns)   --->   "%tmp_i = fadd float %sum, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 129 'fadd' 'tmp_i' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 10.5>
ST_22 : Operation 130 [3/4] (10.5ns)   --->   "%tmp_i = fadd float %sum, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 130 'fadd' 'tmp_i' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 10.5>
ST_23 : Operation 131 [2/4] (10.5ns)   --->   "%tmp_i = fadd float %sum, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 131 'fadd' 'tmp_i' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 15.9>
ST_24 : Operation 132 [1/4] (10.5ns)   --->   "%tmp_i = fadd float %sum, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 132 'fadd' 'tmp_i' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 133 [2/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 133 'fcmp' 'tmp_s' <Predicate = (icmp_ln13_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 9.66>
ST_25 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @DENSE_LOOP_FLAT_LOOP)"   --->   Operation 134 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20000, i64 20000, i64 20000) nounwind"   --->   Operation 135 'speclooptripcount' 'empty_21' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str120) nounwind" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 136 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_20_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str120) nounwind" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 137 'specregionbegin' 'tmp_20_i' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str221) nounwind" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 138 'specpipeline' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str120, i32 %tmp_20_i) nounwind" [cnn/dense_1.cpp:15->cnn/cnn.cpp:58]   --->   Operation 139 'specregionend' 'empty_23' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%dense_1_out_addr = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 140 'getelementptr' 'dense_1_out_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast float %tmp_i to i32" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 141 'bitcast' 'bitcast_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19, i32 23, i32 30)" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 142 'partselect' 'tmp' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i32 %bitcast_ln19 to i23" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 143 'trunc' 'trunc_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (1.55ns)   --->   "%icmp_ln19 = icmp ne i8 %tmp, -1" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 144 'icmp' 'icmp_ln19' <Predicate = (icmp_ln13_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 145 [1/1] (2.44ns)   --->   "%icmp_ln19_1 = icmp eq i23 %trunc_ln19, 0" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 145 'icmp' 'icmp_ln19_1' <Predicate = (icmp_ln13_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19 = or i1 %icmp_ln19_1, %icmp_ln19" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 146 'or' 'or_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 147 [1/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 147 'fcmp' 'tmp_s' <Predicate = (icmp_ln13_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%and_ln19 = and i1 %or_ln19, %tmp_s" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 148 'and' 'and_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19 = select i1 %and_ln19, float 0.000000e+00, float %tmp_i" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 149 'select' 'select_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 150 [1/1] (3.25ns)   --->   "store float %select_ln19, float* %dense_1_out_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 150 'store' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 151 'br' <Predicate = (icmp_ln13_1)> <Delay = 0.00>

State 26 <SV = 12> <Delay = 1.76>
ST_26 : Operation 152 [1/1] (1.76ns)   --->   "br label %dense_1.exit.preheader" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 152 'br' <Predicate = true> <Delay = 1.76>

State 27 <SV = 13> <Delay = 11.2>
ST_27 : Operation 153 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i11 [ %add_ln9_2, %ifFalse4 ], [ 0, %dense_1.exit.preheader.preheader ]" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 153 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%i_0_i3 = phi i5 [ %select_ln14_5, %ifFalse4 ], [ 0, %dense_1.exit.preheader.preheader ]" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 154 'phi' 'i_0_i3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 155 [1/1] (0.00ns)   --->   "%sum_0_i6 = phi float [ %sum_1, %ifFalse4 ], [ 0.000000e+00, %dense_1.exit.preheader.preheader ]"   --->   Operation 155 'phi' 'sum_0_i6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 156 [1/1] (0.00ns)   --->   "%j_0_i7 = phi i6 [ %j_2, %ifFalse4 ], [ 0, %dense_1.exit.preheader.preheader ]"   --->   Operation 156 'phi' 'j_0_i7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 157 [1/1] (1.88ns)   --->   "%icmp_ln9_1 = icmp eq i11 %indvar_flatten11, -548" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 157 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 158 [1/1] (1.63ns)   --->   "%add_ln9_2 = add i11 %indvar_flatten11, 1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 158 'add' 'add_ln9_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_1, label %dense_2.exit, label %FLAT_LOOP1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 160 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i_0_i3, 1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 160 'add' 'i_2' <Predicate = (!icmp_ln9_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 161 [1/1] (1.42ns)   --->   "%icmp_ln13_2 = icmp eq i6 %j_0_i7, -14" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 161 'icmp' 'icmp_ln13_2' <Predicate = (!icmp_ln9_1)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 162 [1/1] (1.18ns)   --->   "%select_ln14_4 = select i1 %icmp_ln13_2, i6 0, i6 %j_0_i7" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 162 'select' 'select_ln14_4' <Predicate = (!icmp_ln9_1)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 163 [1/1] (1.21ns)   --->   "%select_ln14_5 = select i1 %icmp_ln13_2, i5 %i_2, i5 %i_0_i3" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 163 'select' 'select_ln14_5' <Predicate = (!icmp_ln9_1)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i5 %select_ln14_5 to i12" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 164 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i6 %select_ln14_4 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 165 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_13 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln14_4, i5 0)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 166 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln14_10 = zext i11 %tmp_13 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 167 'zext' 'zext_ln14_10' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %select_ln14_4, i1 false)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 168 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln14_11 = zext i7 %tmp_14 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 169 'zext' 'zext_ln14_11' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln14 = sub i12 %zext_ln14_10, %zext_ln14_11" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 170 'sub' 'sub_ln14' <Predicate = (!icmp_ln9_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 171 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln14_3 = add i12 %sub_ln14, %zext_ln13_1" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 171 'add' 'add_ln14_3' <Predicate = (!icmp_ln9_1)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i12 %add_ln14_3 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 172 'sext' 'sext_ln14' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "%dense_2_weights_addr = getelementptr [1500 x float]* @dense_2_weights, i64 0, i64 %sext_ln14" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 173 'getelementptr' 'dense_2_weights_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "%dense_1_out_addr_1 = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14_6" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 174 'getelementptr' 'dense_1_out_addr_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 175 [2/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 175 'load' 'dense_1_out_load' <Predicate = (!icmp_ln9_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_27 : Operation 176 [2/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 176 'load' 'dense_2_weights_load' <Predicate = (!icmp_ln9_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "br label %dense_1.exit.preheader"   --->   Operation 177 'br' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>

State 28 <SV = 14> <Delay = 15.6>
ST_28 : Operation 178 [1/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 178 'load' 'dense_1_out_load' <Predicate = (!icmp_ln9_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_28 : Operation 179 [1/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 179 'load' 'dense_2_weights_load' <Predicate = (!icmp_ln9_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_28 : Operation 180 [2/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 180 'fmul' 'tmp_7_i' <Predicate = (!icmp_ln9_1)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 15> <Delay = 12.3>
ST_29 : Operation 181 [1/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 181 'fmul' 'tmp_7_i' <Predicate = (!icmp_ln9_1)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 182 [1/1] (1.82ns)   --->   "%j_2 = add i6 %select_ln14_4, 1" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 182 'add' 'j_2' <Predicate = (!icmp_ln9_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 16> <Delay = 11.2>
ST_30 : Operation 183 [1/1] (0.69ns)   --->   "%select_ln14_3 = select i1 %icmp_ln13_2, float 0.000000e+00, float %sum_0_i6" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 183 'select' 'select_ln14_3' <Predicate = (!icmp_ln9_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 184 [4/4] (10.5ns)   --->   "%sum_1 = fadd float %select_ln14_3, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 184 'fadd' 'sum_1' <Predicate = (!icmp_ln9_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 185 [1/1] (1.42ns)   --->   "%icmp_ln13_3 = icmp eq i6 %j_2, -14" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 185 'icmp' 'icmp_ln13_3' <Predicate = (!icmp_ln9_1)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 186 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_3, label %ifTrue3, label %ifFalse4" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 186 'br' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>

State 31 <SV = 17> <Delay = 21.7>
ST_31 : Operation 187 [3/4] (10.5ns)   --->   "%sum_1 = fadd float %select_ln14_3, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 187 'fadd' 'sum_1' <Predicate = (!icmp_ln9_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 18> <Delay = 21.7>
ST_32 : Operation 188 [2/4] (10.5ns)   --->   "%sum_1 = fadd float %select_ln14_3, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 188 'fadd' 'sum_1' <Predicate = (!icmp_ln9_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 19> <Delay = 21.7>
ST_33 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i5 %select_ln14_5 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 189 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_33 : Operation 190 [1/4] (10.5ns)   --->   "%sum_1 = fadd float %select_ln14_3, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 190 'fadd' 'sum_1' <Predicate = (!icmp_ln9_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 191 [1/1] (0.00ns)   --->   "%dense_2_bias_addr = getelementptr inbounds [30 x float]* @dense_2_bias, i64 0, i64 %zext_ln14_7" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 191 'getelementptr' 'dense_2_bias_addr' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_33 : Operation 192 [2/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 192 'load' 'dense_2_bias_load' <Predicate = (icmp_ln13_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 34 <SV = 20> <Delay = 13.7>
ST_34 : Operation 193 [1/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 193 'load' 'dense_2_bias_load' <Predicate = (icmp_ln13_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_34 : Operation 194 [4/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_1, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 194 'fadd' 'tmp_i1' <Predicate = (icmp_ln13_3)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 21> <Delay = 10.5>
ST_35 : Operation 195 [3/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_1, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 195 'fadd' 'tmp_i1' <Predicate = (icmp_ln13_3)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 22> <Delay = 10.5>
ST_36 : Operation 196 [2/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_1, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 196 'fadd' 'tmp_i1' <Predicate = (icmp_ln13_3)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 23> <Delay = 15.9>
ST_37 : Operation 197 [1/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_1, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 197 'fadd' 'tmp_i1' <Predicate = (icmp_ln13_3)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 198 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 198 'fcmp' 'tmp_10' <Predicate = (icmp_ln13_3)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 24> <Delay = 8.73>
ST_38 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @DENSE_LOOP_FLAT_LOOP)"   --->   Operation 199 'specloopname' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 200 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1500, i64 1500, i64 1500) nounwind"   --->   Operation 200 'speclooptripcount' 'empty_24' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str125) nounwind" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 201 'specloopname' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_18_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str125) nounwind" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 202 'specregionbegin' 'tmp_18_i' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str226) nounwind" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 203 'specpipeline' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 204 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str125, i32 %tmp_18_i) nounwind" [cnn/dense_2.cpp:15->cnn/cnn.cpp:63]   --->   Operation 204 'specregionend' 'empty_25' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 205 [1/1] (0.00ns)   --->   "%dense_2_out_addr = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln14_7" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 205 'getelementptr' 'dense_2_out_addr' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_38 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast float %tmp_i1 to i32" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 206 'bitcast' 'bitcast_ln19_1' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_38 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19_1, i32 23, i32 30)" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 207 'partselect' 'tmp_9' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_38 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i32 %bitcast_ln19_1 to i23" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 208 'trunc' 'trunc_ln19_1' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_38 : Operation 209 [1/1] (1.55ns)   --->   "%icmp_ln19_2 = icmp ne i8 %tmp_9, -1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 209 'icmp' 'icmp_ln19_2' <Predicate = (icmp_ln13_3)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 210 [1/1] (2.44ns)   --->   "%icmp_ln19_3 = icmp eq i23 %trunc_ln19_1, 0" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 210 'icmp' 'icmp_ln19_3' <Predicate = (icmp_ln13_3)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%or_ln19_1 = or i1 %icmp_ln19_3, %icmp_ln19_2" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 211 'or' 'or_ln19_1' <Predicate = (icmp_ln13_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 212 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 212 'fcmp' 'tmp_10' <Predicate = (icmp_ln13_3)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%and_ln19_1 = and i1 %or_ln19_1, %tmp_10" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 213 'and' 'and_ln19_1' <Predicate = (icmp_ln13_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 214 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19_1 = select i1 %and_ln19_1, float 0.000000e+00, float %tmp_i1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 214 'select' 'select_ln19_1' <Predicate = (icmp_ln13_3)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 215 [1/1] (2.32ns)   --->   "store float %select_ln19_1, float* %dense_2_out_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 215 'store' <Predicate = (icmp_ln13_3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_38 : Operation 216 [1/1] (0.00ns)   --->   "br label %ifFalse4"   --->   Operation 216 'br' <Predicate = (icmp_ln13_3)> <Delay = 0.00>

State 39 <SV = 14> <Delay = 0.00>
ST_39 : Operation 217 [2/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 217 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 15> <Delay = 0.00>
ST_40 : Operation 218 [1/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 218 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 219 [1/1] (0.00ns)   --->   "ret void" [cnn/cnn.cpp:67]   --->   Operation 219 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cnn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ conv_1_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_2_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ flat_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_1_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000000000000000000000000000]
conv_1_input         (alloca           ) [ 00111100000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
br_ln23              (br               ) [ 01111000000000000000000000000000000000000]
ix_in_0              (phi              ) [ 00111000000000000000000000000000000000000]
i_0                  (phi              ) [ 00100000000000000000000000000000000000000]
icmp_ln23            (icmp             ) [ 00111000000000000000000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000000000000000000]
i                    (add              ) [ 01111000000000000000000000000000000000000]
br_ln23              (br               ) [ 00000000000000000000000000000000000000000]
ix_in                (add              ) [ 01111000000000000000000000000000000000000]
tmp_11               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln27            (zext             ) [ 00000000000000000000000000000000000000000]
tmp_12               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln27_2          (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln27             (sub              ) [ 00011000000000000000000000000000000000000]
br_ln25              (br               ) [ 00111000000000000000000000000000000000000]
ix_in_1              (phi              ) [ 00010000000000000000000000000000000000000]
j_0                  (phi              ) [ 00010000000000000000000000000000000000000]
icmp_ln25            (icmp             ) [ 00111000000000000000000000000000000000000]
empty_20             (speclooptripcount) [ 00000000000000000000000000000000000000000]
j_1                  (add              ) [ 00111000000000000000000000000000000000000]
br_ln25              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln27_1          (zext             ) [ 00000000000000000000000000000000000000000]
cnn_input_addr       (getelementptr    ) [ 00001000000000000000000000000000000000000]
zext_ln27_3          (zext             ) [ 00000000000000000000000000000000000000000]
add_ln27             (add              ) [ 00001000000000000000000000000000000000000]
add_ln28             (add              ) [ 00111000000000000000000000000000000000000]
br_ln0               (br               ) [ 01111000000000000000000000000000000000000]
cnn_input_load       (load             ) [ 00000000000000000000000000000000000000000]
sext_ln27            (sext             ) [ 00000000000000000000000000000000000000000]
conv_1_input_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln25              (br               ) [ 00111000000000000000000000000000000000000]
call_ln33            (call             ) [ 00000000000000000000000000000000000000000]
call_ln38            (call             ) [ 00000000000000000000000000000000000000000]
call_ln43            (call             ) [ 00000000000000000000000000000000000000000]
call_ln48            (call             ) [ 00000000000000000000000000000000000000000]
call_ln53            (call             ) [ 00000000000000000000000000000000000000000]
br_ln9               (br               ) [ 00000000000001111111111111000000000000000]
indvar_flatten       (phi              ) [ 00000000000000111111111111000000000000000]
i_0_i                (phi              ) [ 00000000000000111111111111000000000000000]
sum_0_i              (phi              ) [ 00000000000000111100011111000000000000000]
j_0_i                (phi              ) [ 00000000000000111111111111000000000000000]
icmp_ln9             (icmp             ) [ 00000000000000111111111111000000000000000]
add_ln9              (add              ) [ 00000000000001111111111111000000000000000]
br_ln9               (br               ) [ 00000000000000000000000000000000000000000]
i_1                  (add              ) [ 00000000000000000000000000000000000000000]
icmp_ln13            (icmp             ) [ 00000000000000111100000000000000000000000]
select_ln14_1        (select           ) [ 00000000000000011000000000000000000000000]
select_ln14_2        (select           ) [ 00000000000001111111111111000000000000000]
zext_ln13            (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln14_5          (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln14_8          (zext             ) [ 00000000000000000000000000000000000000000]
mul_ln14             (mul              ) [ 00000000000000000000000000000000000000000]
add_ln14             (add              ) [ 00000000000000000000000000000000000000000]
zext_ln14_9          (zext             ) [ 00000000000000000000000000000000000000000]
dense_1_weights_addr (getelementptr    ) [ 00000000000000010000000000000000000000000]
flat_array_addr      (getelementptr    ) [ 00000000000000010000000000000000000000000]
br_ln0               (br               ) [ 00000000000001111111111111000000000000000]
flat_array_load      (load             ) [ 00000000000000001000000000000000000000000]
dense_1_weights_load (load             ) [ 00000000000000001000000000000000000000000]
tmp_i_22             (fmul             ) [ 00000000000000111111100000000000000000000]
j                    (add              ) [ 00000000000001111111111111000000000000000]
select_ln14          (select           ) [ 00000000000000111011100000000000000000000]
icmp_ln13_1          (icmp             ) [ 00000000000000111011111111000000000000000]
br_ln13              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln14            (zext             ) [ 00000000000000111000011111000000000000000]
sum                  (fadd             ) [ 00000000000001111000011111000000000000000]
dense_1_bias_addr    (getelementptr    ) [ 00000000000000010000010000000000000000000]
dense_1_bias_load    (load             ) [ 00000000000000111000001110000000000000000]
tmp_i                (fadd             ) [ 00000000000000001000000001000000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000000000000000000]
empty_21             (speclooptripcount) [ 00000000000000000000000000000000000000000]
specloopname_ln13    (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_20_i             (specregionbegin  ) [ 00000000000000000000000000000000000000000]
specpipeline_ln14    (specpipeline     ) [ 00000000000000000000000000000000000000000]
empty_23             (specregionend    ) [ 00000000000000000000000000000000000000000]
dense_1_out_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
bitcast_ln19         (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp                  (partselect       ) [ 00000000000000000000000000000000000000000]
trunc_ln19           (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln19            (icmp             ) [ 00000000000000000000000000000000000000000]
icmp_ln19_1          (icmp             ) [ 00000000000000000000000000000000000000000]
or_ln19              (or               ) [ 00000000000000000000000000000000000000000]
tmp_s                (fcmp             ) [ 00000000000000000000000000000000000000000]
and_ln19             (and              ) [ 00000000000000000000000000000000000000000]
select_ln19          (select           ) [ 00000000000000000000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000000000000000000]
br_ln9               (br               ) [ 00000000000000000000000000111111111111100]
indvar_flatten11     (phi              ) [ 00000000000000000000000000011111111111100]
i_0_i3               (phi              ) [ 00000000000000000000000000011111111111100]
sum_0_i6             (phi              ) [ 00000000000000000000000000011110001111100]
j_0_i7               (phi              ) [ 00000000000000000000000000011111111111100]
icmp_ln9_1           (icmp             ) [ 00000000000000000000000000011111111111100]
add_ln9_2            (add              ) [ 00000000000000000000000000111111111111100]
br_ln9               (br               ) [ 00000000000000000000000000000000000000000]
i_2                  (add              ) [ 00000000000000000000000000000000000000000]
icmp_ln13_2          (icmp             ) [ 00000000000000000000000000011110000000000]
select_ln14_4        (select           ) [ 00000000000000000000000000001100000000000]
select_ln14_5        (select           ) [ 00000000000000000000000000111111111111100]
zext_ln13_1          (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln14_6          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_13               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln14_10         (zext             ) [ 00000000000000000000000000000000000000000]
tmp_14               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln14_11         (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln14             (sub              ) [ 00000000000000000000000000000000000000000]
add_ln14_3           (add              ) [ 00000000000000000000000000000000000000000]
sext_ln14            (sext             ) [ 00000000000000000000000000000000000000000]
dense_2_weights_addr (getelementptr    ) [ 00000000000000000000000000001000000000000]
dense_1_out_addr_1   (getelementptr    ) [ 00000000000000000000000000001000000000000]
br_ln0               (br               ) [ 00000000000000000000000000111111111111100]
dense_1_out_load     (load             ) [ 00000000000000000000000000000100000000000]
dense_2_weights_load (load             ) [ 00000000000000000000000000000100000000000]
tmp_7_i              (fmul             ) [ 00000000000000000000000000011111110000000]
j_2                  (add              ) [ 00000000000000000000000000111111111111100]
select_ln14_3        (select           ) [ 00000000000000000000000000011101110000000]
icmp_ln13_3          (icmp             ) [ 00000000000000000000000000011101111111100]
br_ln13              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln14_7          (zext             ) [ 00000000000000000000000000011100001111100]
sum_1                (fadd             ) [ 00000000000000000000000000111100001111100]
dense_2_bias_addr    (getelementptr    ) [ 00000000000000000000000000001000001000000]
dense_2_bias_load    (load             ) [ 00000000000000000000000000011100000111000]
tmp_i1               (fadd             ) [ 00000000000000000000000000000100000000100]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000000000000000000]
empty_24             (speclooptripcount) [ 00000000000000000000000000000000000000000]
specloopname_ln13    (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_18_i             (specregionbegin  ) [ 00000000000000000000000000000000000000000]
specpipeline_ln14    (specpipeline     ) [ 00000000000000000000000000000000000000000]
empty_25             (specregionend    ) [ 00000000000000000000000000000000000000000]
dense_2_out_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
bitcast_ln19_1       (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp_9                (partselect       ) [ 00000000000000000000000000000000000000000]
trunc_ln19_1         (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln19_2          (icmp             ) [ 00000000000000000000000000000000000000000]
icmp_ln19_3          (icmp             ) [ 00000000000000000000000000000000000000000]
or_ln19_1            (or               ) [ 00000000000000000000000000000000000000000]
tmp_10               (fcmp             ) [ 00000000000000000000000000000000000000000]
and_ln19_1           (and              ) [ 00000000000000000000000000000000000000000]
select_ln19_1        (select           ) [ 00000000000000000000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000000000000000000]
call_ln66            (call             ) [ 00000000000000000000000000000000000000000]
ret_ln67             (ret              ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cnn_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_2_weights">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_2_bias">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_2_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="max_pool_2_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="flat_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dense_1_bias">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dense_1_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dense_1_weights">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dense_2_bias">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dense_2_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dense_2_weights">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dense_out_weights">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dense_out_bias">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="DENSE_LOOP_FLAT_LOOP"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str221"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out"/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="conv_1_input_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="cnn_input_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="10" slack="0"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cnn_input_addr/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnn_input_load/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="conv_1_input_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="11" slack="0"/>
<pin id="185" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_addr/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln27_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="dense_1_weights_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="15" slack="0"/>
<pin id="198" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_weights_addr/14 "/>
</bind>
</comp>

<comp id="201" class="1004" name="flat_array_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="9" slack="0"/>
<pin id="205" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/14 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_array_load/14 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="15" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_weights_load/14 "/>
</bind>
</comp>

<comp id="220" class="1004" name="dense_1_bias_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="6" slack="0"/>
<pin id="224" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_bias_addr/20 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_bias_load/20 "/>
</bind>
</comp>

<comp id="233" class="1004" name="dense_1_out_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="6" slack="5"/>
<pin id="237" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_addr/25 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln17/25 dense_1_out_load/27 "/>
</bind>
</comp>

<comp id="246" class="1004" name="dense_2_weights_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="12" slack="0"/>
<pin id="250" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_weights_addr/27 "/>
</bind>
</comp>

<comp id="253" class="1004" name="dense_1_out_addr_1_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="6" slack="0"/>
<pin id="257" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_addr_1/27 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_weights_load/27 "/>
</bind>
</comp>

<comp id="267" class="1004" name="dense_2_bias_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="5" slack="0"/>
<pin id="271" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_bias_addr/33 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_bias_load/33 "/>
</bind>
</comp>

<comp id="280" class="1004" name="dense_2_out_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="5"/>
<pin id="284" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_addr/38 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln17_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/38 "/>
</bind>
</comp>

<comp id="293" class="1005" name="ix_in_0_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="1"/>
<pin id="295" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_0 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="ix_in_0_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="10" slack="0"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_0/2 "/>
</bind>
</comp>

<comp id="305" class="1005" name="i_0_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="1"/>
<pin id="307" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="i_0_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="5" slack="0"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="ix_in_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="318" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="ix_in_1 (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="ix_in_1_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="1"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="10" slack="0"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_1/3 "/>
</bind>
</comp>

<comp id="326" class="1005" name="j_0_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="1"/>
<pin id="328" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="j_0_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="5" slack="0"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="337" class="1005" name="indvar_flatten_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="15" slack="1"/>
<pin id="339" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="indvar_flatten_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="15" slack="0"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/14 "/>
</bind>
</comp>

<comp id="348" class="1005" name="i_0_i_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="1"/>
<pin id="350" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="i_0_i_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="6" slack="0"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/14 "/>
</bind>
</comp>

<comp id="359" class="1005" name="sum_0_i_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="sum_0_i_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="32" slack="1"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i/14 "/>
</bind>
</comp>

<comp id="371" class="1005" name="j_0_i_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="1"/>
<pin id="373" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="j_0_i_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="9" slack="1"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/14 "/>
</bind>
</comp>

<comp id="382" class="1005" name="indvar_flatten11_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="11" slack="1"/>
<pin id="384" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="indvar_flatten11_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="11" slack="0"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="1" slack="1"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/27 "/>
</bind>
</comp>

<comp id="393" class="1005" name="i_0_i3_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="1"/>
<pin id="395" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i3 (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="i_0_i3_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="1" slack="1"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i3/27 "/>
</bind>
</comp>

<comp id="404" class="1005" name="sum_0_i6_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i6 (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="sum_0_i6_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="32" slack="1"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i6/27 "/>
</bind>
</comp>

<comp id="416" class="1005" name="j_0_i7_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="1"/>
<pin id="418" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i7 (phireg) "/>
</bind>
</comp>

<comp id="420" class="1004" name="j_0_i7_phi_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="6" slack="1"/>
<pin id="422" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="1" slack="1"/>
<pin id="424" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i7/27 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_dense_out_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="0" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="0" index="2" bw="32" slack="0"/>
<pin id="431" dir="0" index="3" bw="32" slack="0"/>
<pin id="432" dir="0" index="4" bw="32" slack="0"/>
<pin id="433" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/39 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_conv_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="0" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="32" slack="0"/>
<pin id="443" dir="0" index="3" bw="32" slack="0"/>
<pin id="444" dir="0" index="4" bw="32" slack="0"/>
<pin id="445" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/8 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_conv_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="0" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="32" slack="0"/>
<pin id="455" dir="0" index="3" bw="32" slack="0"/>
<pin id="456" dir="0" index="4" bw="32" slack="0"/>
<pin id="457" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_max_pool_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="0" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="0" index="2" bw="32" slack="0"/>
<pin id="466" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="grp_max_pool_2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="0" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="0" index="2" bw="32" slack="0"/>
<pin id="474" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/10 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_flat_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="0" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="0" index="2" bw="32" slack="0"/>
<pin id="482" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/12 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/17 tmp_i/21 sum_1/30 tmp_i1/34 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_22/15 tmp_7_i/28 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/24 tmp_10/37 "/>
</bind>
</comp>

<comp id="506" class="1005" name="reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_22 tmp_7_i "/>
</bind>
</comp>

<comp id="511" class="1005" name="reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum sum_1 "/>
</bind>
</comp>

<comp id="518" class="1005" name="reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i tmp_i1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="icmp_ln23_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="0"/>
<pin id="525" dir="0" index="1" bw="3" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="i_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="ix_in_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="10" slack="0"/>
<pin id="537" dir="0" index="1" bw="6" slack="0"/>
<pin id="538" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_in/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_11_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="10" slack="0"/>
<pin id="543" dir="0" index="1" bw="5" slack="0"/>
<pin id="544" dir="0" index="2" bw="1" slack="0"/>
<pin id="545" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln27_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="10" slack="0"/>
<pin id="551" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_12_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="7" slack="0"/>
<pin id="555" dir="0" index="1" bw="5" slack="0"/>
<pin id="556" dir="0" index="2" bw="1" slack="0"/>
<pin id="557" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln27_2_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="7" slack="0"/>
<pin id="563" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sub_ln27_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="10" slack="0"/>
<pin id="567" dir="0" index="1" bw="7" slack="0"/>
<pin id="568" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln27/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln25_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="5" slack="0"/>
<pin id="573" dir="0" index="1" bw="3" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="j_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln27_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="10" slack="0"/>
<pin id="585" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln27_3_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="0"/>
<pin id="590" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_3/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="add_ln27_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="11" slack="1"/>
<pin id="594" dir="0" index="1" bw="5" slack="0"/>
<pin id="595" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln28_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="10" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="sext_ln27_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="11" slack="1"/>
<pin id="605" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="icmp_ln9_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="15" slack="0"/>
<pin id="609" dir="0" index="1" bw="15" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/14 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln9_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="15" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/14 "/>
</bind>
</comp>

<comp id="619" class="1004" name="i_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="6" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/14 "/>
</bind>
</comp>

<comp id="625" class="1004" name="icmp_ln13_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="9" slack="0"/>
<pin id="627" dir="0" index="1" bw="8" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/14 "/>
</bind>
</comp>

<comp id="631" class="1004" name="select_ln14_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="0" index="2" bw="9" slack="0"/>
<pin id="635" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/14 "/>
</bind>
</comp>

<comp id="639" class="1004" name="select_ln14_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="6" slack="0"/>
<pin id="642" dir="0" index="2" bw="6" slack="0"/>
<pin id="643" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_2/14 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln13_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="6" slack="0"/>
<pin id="649" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/14 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln14_5_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="9" slack="0"/>
<pin id="653" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_5/14 "/>
</bind>
</comp>

<comp id="656" class="1004" name="zext_ln14_8_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="9" slack="0"/>
<pin id="658" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_8/14 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln14_9_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="15" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_9/14 "/>
</bind>
</comp>

<comp id="664" class="1004" name="j_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="9" slack="2"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/16 "/>
</bind>
</comp>

<comp id="669" class="1004" name="select_ln14_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="3"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="0" index="2" bw="32" slack="3"/>
<pin id="673" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/17 "/>
</bind>
</comp>

<comp id="677" class="1004" name="icmp_ln13_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="9" slack="1"/>
<pin id="679" dir="0" index="1" bw="8" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/17 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln14_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="6" slack="6"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/20 "/>
</bind>
</comp>

<comp id="686" class="1004" name="bitcast_ln19_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/25 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="0" index="2" bw="6" slack="0"/>
<pin id="694" dir="0" index="3" bw="6" slack="0"/>
<pin id="695" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/25 "/>
</bind>
</comp>

<comp id="700" class="1004" name="trunc_ln19_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/25 "/>
</bind>
</comp>

<comp id="704" class="1004" name="icmp_ln19_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/25 "/>
</bind>
</comp>

<comp id="710" class="1004" name="icmp_ln19_1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="23" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/25 "/>
</bind>
</comp>

<comp id="716" class="1004" name="or_ln19_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/25 "/>
</bind>
</comp>

<comp id="722" class="1004" name="and_ln19_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/25 "/>
</bind>
</comp>

<comp id="728" class="1004" name="select_ln19_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="0" index="2" bw="32" slack="1"/>
<pin id="732" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/25 "/>
</bind>
</comp>

<comp id="737" class="1004" name="icmp_ln9_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="11" slack="0"/>
<pin id="739" dir="0" index="1" bw="11" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/27 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln9_2_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="11" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_2/27 "/>
</bind>
</comp>

<comp id="749" class="1004" name="i_2_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="5" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/27 "/>
</bind>
</comp>

<comp id="755" class="1004" name="icmp_ln13_2_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="6" slack="0"/>
<pin id="757" dir="0" index="1" bw="5" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_2/27 "/>
</bind>
</comp>

<comp id="761" class="1004" name="select_ln14_4_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="0" index="2" bw="6" slack="0"/>
<pin id="765" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_4/27 "/>
</bind>
</comp>

<comp id="769" class="1004" name="select_ln14_5_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="5" slack="0"/>
<pin id="772" dir="0" index="2" bw="5" slack="0"/>
<pin id="773" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_5/27 "/>
</bind>
</comp>

<comp id="777" class="1004" name="zext_ln13_1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="5" slack="0"/>
<pin id="779" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/27 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln14_6_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="6" slack="0"/>
<pin id="783" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_6/27 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_13_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="11" slack="0"/>
<pin id="788" dir="0" index="1" bw="6" slack="0"/>
<pin id="789" dir="0" index="2" bw="1" slack="0"/>
<pin id="790" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/27 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln14_10_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="11" slack="0"/>
<pin id="796" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_10/27 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_14_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="7" slack="0"/>
<pin id="800" dir="0" index="1" bw="6" slack="0"/>
<pin id="801" dir="0" index="2" bw="1" slack="0"/>
<pin id="802" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/27 "/>
</bind>
</comp>

<comp id="806" class="1004" name="zext_ln14_11_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="7" slack="0"/>
<pin id="808" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_11/27 "/>
</bind>
</comp>

<comp id="810" class="1004" name="sub_ln14_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="11" slack="0"/>
<pin id="812" dir="0" index="1" bw="7" slack="0"/>
<pin id="813" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14/27 "/>
</bind>
</comp>

<comp id="816" class="1004" name="add_ln14_3_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="12" slack="0"/>
<pin id="818" dir="0" index="1" bw="5" slack="0"/>
<pin id="819" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_3/27 "/>
</bind>
</comp>

<comp id="822" class="1004" name="sext_ln14_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="12" slack="0"/>
<pin id="824" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/27 "/>
</bind>
</comp>

<comp id="827" class="1004" name="j_2_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="6" slack="2"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/29 "/>
</bind>
</comp>

<comp id="832" class="1004" name="select_ln14_3_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="3"/>
<pin id="834" dir="0" index="1" bw="32" slack="0"/>
<pin id="835" dir="0" index="2" bw="32" slack="3"/>
<pin id="836" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_3/30 "/>
</bind>
</comp>

<comp id="840" class="1004" name="icmp_ln13_3_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="6" slack="1"/>
<pin id="842" dir="0" index="1" bw="5" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_3/30 "/>
</bind>
</comp>

<comp id="845" class="1004" name="zext_ln14_7_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="5" slack="6"/>
<pin id="847" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_7/33 "/>
</bind>
</comp>

<comp id="849" class="1004" name="bitcast_ln19_1_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="1"/>
<pin id="851" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_1/38 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_9_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="0"/>
<pin id="855" dir="0" index="1" bw="32" slack="0"/>
<pin id="856" dir="0" index="2" bw="6" slack="0"/>
<pin id="857" dir="0" index="3" bw="6" slack="0"/>
<pin id="858" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/38 "/>
</bind>
</comp>

<comp id="863" class="1004" name="trunc_ln19_1_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="0"/>
<pin id="865" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_1/38 "/>
</bind>
</comp>

<comp id="867" class="1004" name="icmp_ln19_2_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="0"/>
<pin id="869" dir="0" index="1" bw="1" slack="0"/>
<pin id="870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_2/38 "/>
</bind>
</comp>

<comp id="873" class="1004" name="icmp_ln19_3_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="23" slack="0"/>
<pin id="875" dir="0" index="1" bw="1" slack="0"/>
<pin id="876" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_3/38 "/>
</bind>
</comp>

<comp id="879" class="1004" name="or_ln19_1_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_1/38 "/>
</bind>
</comp>

<comp id="885" class="1004" name="and_ln19_1_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19_1/38 "/>
</bind>
</comp>

<comp id="891" class="1004" name="select_ln19_1_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="32" slack="0"/>
<pin id="894" dir="0" index="2" bw="32" slack="1"/>
<pin id="895" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/38 "/>
</bind>
</comp>

<comp id="900" class="1007" name="grp_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="9" slack="0"/>
<pin id="902" dir="0" index="1" bw="15" slack="0"/>
<pin id="903" dir="0" index="2" bw="6" slack="0"/>
<pin id="904" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln14/14 add_ln14/14 "/>
</bind>
</comp>

<comp id="912" class="1005" name="i_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="5" slack="0"/>
<pin id="914" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="917" class="1005" name="ix_in_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="10" slack="0"/>
<pin id="919" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ix_in "/>
</bind>
</comp>

<comp id="922" class="1005" name="sub_ln27_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="11" slack="1"/>
<pin id="924" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln27 "/>
</bind>
</comp>

<comp id="930" class="1005" name="j_1_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="5" slack="0"/>
<pin id="932" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="935" class="1005" name="cnn_input_addr_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="10" slack="1"/>
<pin id="937" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_addr "/>
</bind>
</comp>

<comp id="940" class="1005" name="add_ln27_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="11" slack="1"/>
<pin id="942" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="945" class="1005" name="add_ln28_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="10" slack="0"/>
<pin id="947" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="950" class="1005" name="icmp_ln9_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="1"/>
<pin id="952" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="954" class="1005" name="add_ln9_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="15" slack="0"/>
<pin id="956" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="959" class="1005" name="icmp_ln13_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="3"/>
<pin id="961" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="964" class="1005" name="select_ln14_1_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="9" slack="2"/>
<pin id="966" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="select_ln14_1 "/>
</bind>
</comp>

<comp id="969" class="1005" name="select_ln14_2_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="6" slack="0"/>
<pin id="971" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln14_2 "/>
</bind>
</comp>

<comp id="975" class="1005" name="dense_1_weights_addr_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="15" slack="1"/>
<pin id="977" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_addr "/>
</bind>
</comp>

<comp id="980" class="1005" name="flat_array_addr_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="9" slack="1"/>
<pin id="982" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_addr "/>
</bind>
</comp>

<comp id="985" class="1005" name="flat_array_load_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="1"/>
<pin id="987" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_load "/>
</bind>
</comp>

<comp id="990" class="1005" name="dense_1_weights_load_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="1"/>
<pin id="992" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_load "/>
</bind>
</comp>

<comp id="995" class="1005" name="j_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="9" slack="1"/>
<pin id="997" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1001" class="1005" name="select_ln14_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="1"/>
<pin id="1003" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="icmp_ln13_1_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="3"/>
<pin id="1008" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13_1 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="zext_ln14_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="64" slack="5"/>
<pin id="1012" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="dense_1_bias_addr_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="6" slack="1"/>
<pin id="1017" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_addr "/>
</bind>
</comp>

<comp id="1020" class="1005" name="dense_1_bias_load_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="1"/>
<pin id="1022" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_load "/>
</bind>
</comp>

<comp id="1025" class="1005" name="icmp_ln9_1_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="1"/>
<pin id="1027" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9_1 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="add_ln9_2_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="11" slack="0"/>
<pin id="1031" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9_2 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="icmp_ln13_2_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="3"/>
<pin id="1036" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln13_2 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="select_ln14_4_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="6" slack="2"/>
<pin id="1041" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="select_ln14_4 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="select_ln14_5_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="5" slack="0"/>
<pin id="1046" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln14_5 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="dense_2_weights_addr_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="11" slack="1"/>
<pin id="1052" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_addr "/>
</bind>
</comp>

<comp id="1055" class="1005" name="dense_1_out_addr_1_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="6" slack="1"/>
<pin id="1057" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_addr_1 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="dense_1_out_load_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="1"/>
<pin id="1062" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_load "/>
</bind>
</comp>

<comp id="1065" class="1005" name="dense_2_weights_load_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="1"/>
<pin id="1067" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_load "/>
</bind>
</comp>

<comp id="1070" class="1005" name="j_2_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="6" slack="1"/>
<pin id="1072" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="select_ln14_3_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="1"/>
<pin id="1078" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14_3 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="icmp_ln13_3_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="3"/>
<pin id="1083" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13_3 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="zext_ln14_7_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="64" slack="5"/>
<pin id="1087" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln14_7 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="dense_2_bias_addr_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="5" slack="1"/>
<pin id="1092" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_addr "/>
</bind>
</comp>

<comp id="1095" class="1005" name="dense_2_bias_load_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="1"/>
<pin id="1097" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="167"><net_src comp="44" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="80" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="80" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="175" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="80" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="80" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="194" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="80" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="220" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="24" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="80" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="80" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="24" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="80" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="253" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="266"><net_src comp="246" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="80" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="267" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="30" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="80" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="58" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="297" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="308"><net_src comp="60" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="325"><net_src comp="293" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="60" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="92" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="94" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="96" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="363" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="374"><net_src comp="98" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="142" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="396"><net_src comp="60" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="407"><net_src comp="96" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="415"><net_src comp="408" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="419"><net_src comp="94" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="416" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="434"><net_src comp="162" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="2" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="34" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="437"><net_src comp="30" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="438"><net_src comp="36" pin="0"/><net_sink comp="427" pin=4"/></net>

<net id="446"><net_src comp="86" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="16" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="12" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="449"><net_src comp="10" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="450"><net_src comp="14" pin="0"/><net_sink comp="439" pin=4"/></net>

<net id="458"><net_src comp="78" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="8" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="4" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="461"><net_src comp="6" pin="0"/><net_sink comp="451" pin=4"/></net>

<net id="467"><net_src comp="84" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="10" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="8" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="475"><net_src comp="88" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="18" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="16" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="483"><net_src comp="90" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="20" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="18" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="490"><net_src comp="227" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="491"><net_src comp="274" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="208" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="214" pin="3"/><net_sink comp="492" pin=1"/></net>

<net id="498"><net_src comp="240" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="261" pin="3"/><net_sink comp="492" pin=1"/></net>

<net id="504"><net_src comp="486" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="96" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="492" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="514"><net_src comp="486" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="517"><net_src comp="511" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="521"><net_src comp="486" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="527"><net_src comp="309" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="62" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="309" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="68" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="297" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="70" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="72" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="309" pin="4"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="60" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="552"><net_src comp="541" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="74" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="309" pin="4"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="76" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="564"><net_src comp="553" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="549" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="561" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="330" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="62" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="330" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="68" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="319" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="591"><net_src comp="330" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="588" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="319" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="82" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="606"><net_src comp="603" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="611"><net_src comp="341" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="100" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="341" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="102" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="352" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="104" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="375" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="106" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="636"><net_src comp="625" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="98" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="375" pin="4"/><net_sink comp="631" pin=2"/></net>

<net id="644"><net_src comp="625" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="619" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="352" pin="4"/><net_sink comp="639" pin=2"/></net>

<net id="650"><net_src comp="639" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="631" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="659"><net_src comp="631" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="660" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="668"><net_src comp="110" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="96" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="675"><net_src comp="359" pin="1"/><net_sink comp="669" pin=2"/></net>

<net id="676"><net_src comp="669" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="681"><net_src comp="106" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="685"><net_src comp="682" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="689"><net_src comp="518" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="696"><net_src comp="132" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="686" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="698"><net_src comp="134" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="699"><net_src comp="136" pin="0"/><net_sink comp="690" pin=3"/></net>

<net id="703"><net_src comp="686" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="690" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="138" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="700" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="140" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="710" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="704" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="716" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="500" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="733"><net_src comp="722" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="96" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="518" pin="1"/><net_sink comp="728" pin=2"/></net>

<net id="736"><net_src comp="728" pin="3"/><net_sink comp="240" pin=1"/></net>

<net id="741"><net_src comp="386" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="144" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="386" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="146" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="397" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="68" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="759"><net_src comp="420" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="148" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="766"><net_src comp="755" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="94" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="420" pin="4"/><net_sink comp="761" pin=2"/></net>

<net id="774"><net_src comp="755" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="749" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="397" pin="4"/><net_sink comp="769" pin=2"/></net>

<net id="780"><net_src comp="769" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="761" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="791"><net_src comp="150" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="761" pin="3"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="60" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="797"><net_src comp="786" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="803"><net_src comp="152" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="761" pin="3"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="154" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="809"><net_src comp="798" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="814"><net_src comp="794" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="806" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="810" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="777" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="825"><net_src comp="816" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="831"><net_src comp="104" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="96" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="838"><net_src comp="404" pin="1"/><net_sink comp="832" pin=2"/></net>

<net id="839"><net_src comp="832" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="844"><net_src comp="148" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="848"><net_src comp="845" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="852"><net_src comp="518" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="859"><net_src comp="132" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="860"><net_src comp="849" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="861"><net_src comp="134" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="862"><net_src comp="136" pin="0"/><net_sink comp="853" pin=3"/></net>

<net id="866"><net_src comp="849" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="871"><net_src comp="853" pin="4"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="138" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="863" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="140" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="873" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="867" pin="2"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="879" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="500" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="896"><net_src comp="885" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="96" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="898"><net_src comp="518" pin="1"/><net_sink comp="891" pin=2"/></net>

<net id="899"><net_src comp="891" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="905"><net_src comp="656" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="108" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="907"><net_src comp="647" pin="1"/><net_sink comp="900" pin=2"/></net>

<net id="908"><net_src comp="900" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="915"><net_src comp="529" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="920"><net_src comp="535" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="925"><net_src comp="565" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="933"><net_src comp="577" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="938"><net_src comp="168" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="943"><net_src comp="592" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="948"><net_src comp="597" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="953"><net_src comp="607" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="957"><net_src comp="613" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="962"><net_src comp="625" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="967"><net_src comp="631" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="972"><net_src comp="639" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="978"><net_src comp="194" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="983"><net_src comp="201" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="988"><net_src comp="208" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="993"><net_src comp="214" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="998"><net_src comp="664" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1000"><net_src comp="995" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1004"><net_src comp="669" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1009"><net_src comp="677" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1013"><net_src comp="682" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1018"><net_src comp="220" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1023"><net_src comp="227" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="1028"><net_src comp="737" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1032"><net_src comp="743" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1037"><net_src comp="755" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1042"><net_src comp="761" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1047"><net_src comp="769" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1053"><net_src comp="246" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="1058"><net_src comp="253" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1063"><net_src comp="240" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1068"><net_src comp="261" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="1073"><net_src comp="827" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1079"><net_src comp="832" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1084"><net_src comp="840" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1088"><net_src comp="845" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="1093"><net_src comp="267" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1098"><net_src comp="274" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="486" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {39 40 }
	Port: conv_1_out | {2 5 }
	Port: max_pool_1_out | {6 7 }
	Port: conv_2_out | {8 9 }
	Port: max_pool_2_out | {10 11 }
	Port: flat_array | {12 13 }
	Port: dense_1_out | {25 }
	Port: dense_2_out | {38 }
 - Input state : 
	Port: cnn : cnn_input | {3 4 }
	Port: cnn : conv_1_weights | {2 5 }
	Port: cnn : conv_1_bias | {2 5 }
	Port: cnn : conv_1_out | {6 7 }
	Port: cnn : max_pool_1_out | {8 9 }
	Port: cnn : conv_2_weights | {8 9 }
	Port: cnn : conv_2_bias | {8 9 }
	Port: cnn : conv_2_out | {10 11 }
	Port: cnn : max_pool_2_out | {12 13 }
	Port: cnn : flat_array | {14 15 }
	Port: cnn : dense_1_bias | {20 21 }
	Port: cnn : dense_1_out | {27 28 }
	Port: cnn : dense_1_weights | {14 15 }
	Port: cnn : dense_2_bias | {33 34 }
	Port: cnn : dense_2_out | {39 40 }
	Port: cnn : dense_2_weights | {27 28 }
	Port: cnn : dense_out_weights | {39 40 }
	Port: cnn : dense_out_bias | {39 40 }
  - Chain level:
	State 1
	State 2
		icmp_ln23 : 1
		i : 1
		br_ln23 : 2
		ix_in : 1
		tmp_11 : 1
		zext_ln27 : 2
		tmp_12 : 1
		zext_ln27_2 : 2
		sub_ln27 : 3
	State 3
		icmp_ln25 : 1
		j_1 : 1
		br_ln25 : 2
		zext_ln27_1 : 1
		cnn_input_addr : 2
		cnn_input_load : 3
		zext_ln27_3 : 1
		add_ln27 : 2
		add_ln28 : 1
	State 4
		conv_1_input_addr : 1
		store_ln27 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		icmp_ln9 : 1
		add_ln9 : 1
		br_ln9 : 2
		i_1 : 1
		icmp_ln13 : 1
		select_ln14_1 : 2
		select_ln14_2 : 2
		zext_ln13 : 3
		zext_ln14_5 : 3
		zext_ln14_8 : 3
		mul_ln14 : 4
		add_ln14 : 5
		zext_ln14_9 : 6
		dense_1_weights_addr : 7
		flat_array_addr : 4
		flat_array_load : 5
		dense_1_weights_load : 8
	State 15
		tmp_i_22 : 1
	State 16
	State 17
		sum : 1
		br_ln13 : 1
	State 18
	State 19
	State 20
		dense_1_bias_addr : 1
		dense_1_bias_load : 2
	State 21
		tmp_i : 1
	State 22
	State 23
	State 24
		tmp_s : 1
	State 25
		empty_23 : 1
		tmp : 1
		trunc_ln19 : 1
		icmp_ln19 : 2
		icmp_ln19_1 : 2
		or_ln19 : 3
		and_ln19 : 3
		select_ln19 : 3
		store_ln17 : 4
	State 26
	State 27
		icmp_ln9_1 : 1
		add_ln9_2 : 1
		br_ln9 : 2
		i_2 : 1
		icmp_ln13_2 : 1
		select_ln14_4 : 2
		select_ln14_5 : 2
		zext_ln13_1 : 3
		zext_ln14_6 : 3
		tmp_13 : 3
		zext_ln14_10 : 4
		tmp_14 : 3
		zext_ln14_11 : 4
		sub_ln14 : 5
		add_ln14_3 : 6
		sext_ln14 : 7
		dense_2_weights_addr : 8
		dense_1_out_addr_1 : 4
		dense_1_out_load : 5
		dense_2_weights_load : 9
	State 28
		tmp_7_i : 1
	State 29
	State 30
		sum_1 : 1
		br_ln13 : 1
	State 31
	State 32
	State 33
		dense_2_bias_addr : 1
		dense_2_bias_load : 2
	State 34
		tmp_i1 : 1
	State 35
	State 36
	State 37
		tmp_10 : 1
	State 38
		empty_25 : 1
		tmp_9 : 1
		trunc_ln19_1 : 1
		icmp_ln19_2 : 2
		icmp_ln19_3 : 2
		or_ln19_1 : 3
		and_ln19_1 : 3
		select_ln19_1 : 3
		store_ln17 : 4
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |  grp_dense_out_fu_427 |    0    |    14   | 17.8272 |   1767  |   3233  |    0    |
|          |   grp_conv_2_fu_439   |    0    |    7    | 14.1977 |   878   |   1504  |    0    |
|   call   |   grp_conv_1_fu_451   |    0    |    6    | 15.9667 |   837   |   1432  |    0    |
|          | grp_max_pool_1_fu_462 |    0    |    0    | 14.2892 |   416   |   958   |    0    |
|          | grp_max_pool_2_fu_470 |    0    |    0    | 10.7512 |   372   |   884   |    0    |
|          |    grp_flat_fu_478    |    0    |    0    |  1.769  |   129   |   269   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fadd   |       grp_fu_486      |    0    |    2    |    0    |   227   |   403   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |       grp_fu_492      |    0    |    3    |    0    |   128   |   320   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fcmp   |       grp_fu_500      |    0    |    0    |    0    |    66   |   239   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |        i_fu_529       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      ix_in_fu_535     |    0    |    0    |    0    |    0    |    14   |    0    |
|          |       j_1_fu_577      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln27_fu_592    |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    add_ln28_fu_597    |    0    |    0    |    0    |    0    |    14   |    0    |
|    add   |     add_ln9_fu_613    |    0    |    0    |    0    |    0    |    21   |    0    |
|          |       i_1_fu_619      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        j_fu_664       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln9_2_fu_743   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       i_2_fu_749      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln14_3_fu_816   |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       j_2_fu_827      |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    icmp_ln23_fu_523   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln25_fu_571   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln9_fu_607    |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    icmp_ln13_fu_625   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   icmp_ln13_1_fu_677  |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |    icmp_ln19_fu_704   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln19_1_fu_710  |    0    |    0    |    0    |    0    |    18   |    0    |
|          |   icmp_ln9_1_fu_737   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   icmp_ln13_2_fu_755  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln13_3_fu_840  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln19_2_fu_867  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln19_3_fu_873  |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |  select_ln14_1_fu_631 |    0    |    0    |    0    |    0    |    9    |    0    |
|          |  select_ln14_2_fu_639 |    0    |    0    |    0    |    0    |    6    |    0    |
|          |   select_ln14_fu_669  |    0    |    0    |    0    |    0    |    32   |    0    |
|  select  |   select_ln19_fu_728  |    0    |    0    |    0    |    0    |    32   |    0    |
|          |  select_ln14_4_fu_761 |    0    |    0    |    0    |    0    |    6    |    0    |
|          |  select_ln14_5_fu_769 |    0    |    0    |    0    |    0    |    5    |    0    |
|          |  select_ln14_3_fu_832 |    0    |    0    |    0    |    0    |    32   |    0    |
|          |  select_ln19_1_fu_891 |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    sub   |    sub_ln27_fu_565    |    0    |    0    |    0    |    0    |    14   |    0    |
|          |    sub_ln14_fu_810    |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    or    |     or_ln19_fu_716    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    or_ln19_1_fu_879   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    and   |    and_ln19_fu_722    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   and_ln19_1_fu_885   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|  muladd  |       grp_fu_900      |    0    |    1    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |     tmp_11_fu_541     |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|     tmp_12_fu_553     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_13_fu_786     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_14_fu_798     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    zext_ln27_fu_549   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_2_fu_561  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_1_fu_583  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_3_fu_588  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln13_fu_647   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_5_fu_651  |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |   zext_ln14_8_fu_656  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_9_fu_660  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln14_fu_682   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln13_1_fu_777  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_6_fu_781  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_10_fu_794  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_11_fu_806  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_7_fu_845  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   sext   |    sext_ln27_fu_603   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    sext_ln14_fu_822   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|partselect|       tmp_fu_690      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_9_fu_853     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |   trunc_ln19_fu_700   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  trunc_ln19_1_fu_863  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                       |    0    |    33   | 74.8012 |   4820  |   9761  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------+--------+--------+--------+--------+
|   conv_1_bias   |    0   |   32   |    3   |    -   |
|   conv_1_input  |    2   |    0   |    0   |    0   |
|    conv_1_out   |    8   |    0   |    0   |    0   |
|  conv_1_weights |    1   |    0   |    0   |    -   |
|   conv_2_bias   |    0   |   32   |    8   |    -   |
|    conv_2_out   |    4   |    0   |    0   |    0   |
|  conv_2_weights |    2   |    0   |    0   |    -   |
|   dense_1_bias  |    1   |    0   |    0   |    -   |
|   dense_1_out   |    1   |    0   |    0   |    0   |
| dense_1_weights |   64   |    0   |    0   |    -   |
|   dense_2_bias  |    0   |   32   |   15   |    -   |
|   dense_2_out   |    0   |   64   |   15   |    0   |
| dense_2_weights |    4   |    0   |    0   |    -   |
|  dense_out_bias |    0   |   32   |    5   |    -   |
|dense_out_weights|    1   |    0   |    0   |    -   |
|    flat_array   |    1   |    0   |    0   |    0   |
|  max_pool_1_out |    2   |    0   |    0   |    0   |
|  max_pool_2_out |    1   |    0   |    0   |    0   |
+-----------------+--------+--------+--------+--------+
|      Total      |   92   |   192  |   46   |    0   |
+-----------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln27_reg_940      |   11   |
|       add_ln28_reg_945      |   10   |
|      add_ln9_2_reg_1029     |   11   |
|       add_ln9_reg_954       |   15   |
|    cnn_input_addr_reg_935   |   10   |
|  dense_1_bias_addr_reg_1015 |    6   |
|  dense_1_bias_load_reg_1020 |   32   |
| dense_1_out_addr_1_reg_1055 |    6   |
|  dense_1_out_load_reg_1060  |   32   |
| dense_1_weights_addr_reg_975|   15   |
| dense_1_weights_load_reg_990|   32   |
|  dense_2_bias_addr_reg_1090 |    5   |
|  dense_2_bias_load_reg_1095 |   32   |
|dense_2_weights_addr_reg_1050|   11   |
|dense_2_weights_load_reg_1065|   32   |
|   flat_array_addr_reg_980   |    9   |
|   flat_array_load_reg_985   |   32   |
|        i_0_i3_reg_393       |    5   |
|        i_0_i_reg_348        |    6   |
|         i_0_reg_305         |    5   |
|          i_reg_912          |    5   |
|     icmp_ln13_1_reg_1006    |    1   |
|     icmp_ln13_2_reg_1034    |    1   |
|     icmp_ln13_3_reg_1081    |    1   |
|      icmp_ln13_reg_959      |    1   |
|     icmp_ln9_1_reg_1025     |    1   |
|       icmp_ln9_reg_950      |    1   |
|   indvar_flatten11_reg_382  |   11   |
|    indvar_flatten_reg_337   |   15   |
|       ix_in_0_reg_293       |   10   |
|       ix_in_1_reg_316       |   10   |
|        ix_in_reg_917        |   10   |
|        j_0_i7_reg_416       |    6   |
|        j_0_i_reg_371        |    9   |
|         j_0_reg_326         |    5   |
|         j_1_reg_930         |    5   |
|         j_2_reg_1070        |    6   |
|          j_reg_995          |    9   |
|           reg_506           |   32   |
|           reg_511           |   32   |
|           reg_518           |   32   |
|    select_ln14_1_reg_964    |    9   |
|    select_ln14_2_reg_969    |    6   |
|    select_ln14_3_reg_1076   |   32   |
|    select_ln14_4_reg_1039   |    6   |
|    select_ln14_5_reg_1044   |    5   |
|     select_ln14_reg_1001    |   32   |
|       sub_ln27_reg_922      |   11   |
|       sum_0_i6_reg_404      |   32   |
|       sum_0_i_reg_359       |   32   |
|     zext_ln14_7_reg_1085    |   64   |
|      zext_ln14_reg_1010     |   64   |
+-----------------------------+--------+
|            Total            |   813  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_175 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_208 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_214 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_227 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_240 |  p0  |   3  |   6  |   18   ||    15   |
| grp_access_fu_261 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_274 |  p0  |   2  |   5  |   10   ||    9    |
|  ix_in_0_reg_293  |  p0  |   2  |  10  |   20   ||    9    |
|  sum_0_i_reg_359  |  p0  |   2  |  32  |   64   ||    9    |
|  sum_0_i6_reg_404 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_486    |  p0  |   5  |  32  |   160  ||    27   |
|     grp_fu_486    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_492    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_492    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_500    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   918  || 27.0382 ||   201   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   33   |   74   |  4820  |  9761  |    0   |
|   Memory  |   92   |    -   |    -   |   192  |   46   |    0   |
|Multiplexer|    -   |    -   |   27   |    -   |   201  |    -   |
|  Register |    -   |    -   |    -   |   813  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   92   |   33   |   101  |  5825  |  10008 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
