// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module lshiftWordByOctet_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        tx_exh2shiftFifo_V_d_dout,
        tx_exh2shiftFifo_V_d_empty_n,
        tx_exh2shiftFifo_V_d_read,
        tx_exh2shiftFifo_V_k_dout,
        tx_exh2shiftFifo_V_k_empty_n,
        tx_exh2shiftFifo_V_k_read,
        tx_exh2shiftFifo_V_l_dout,
        tx_exh2shiftFifo_V_l_empty_n,
        tx_exh2shiftFifo_V_l_read,
        tx_shift2ibhFifo_V_d_din,
        tx_shift2ibhFifo_V_d_full_n,
        tx_shift2ibhFifo_V_d_write,
        tx_shift2ibhFifo_V_k_din,
        tx_shift2ibhFifo_V_k_full_n,
        tx_shift2ibhFifo_V_k_write,
        tx_shift2ibhFifo_V_l_din,
        tx_shift2ibhFifo_V_l_full_n,
        tx_shift2ibhFifo_V_l_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] tx_exh2shiftFifo_V_d_dout;
input   tx_exh2shiftFifo_V_d_empty_n;
output   tx_exh2shiftFifo_V_d_read;
input  [63:0] tx_exh2shiftFifo_V_k_dout;
input   tx_exh2shiftFifo_V_k_empty_n;
output   tx_exh2shiftFifo_V_k_read;
input  [0:0] tx_exh2shiftFifo_V_l_dout;
input   tx_exh2shiftFifo_V_l_empty_n;
output   tx_exh2shiftFifo_V_l_read;
output  [511:0] tx_shift2ibhFifo_V_d_din;
input   tx_shift2ibhFifo_V_d_full_n;
output   tx_shift2ibhFifo_V_d_write;
output  [63:0] tx_shift2ibhFifo_V_k_din;
input   tx_shift2ibhFifo_V_k_full_n;
output   tx_shift2ibhFifo_V_k_write;
output  [0:0] tx_shift2ibhFifo_V_l_din;
input   tx_shift2ibhFifo_V_l_full_n;
output   tx_shift2ibhFifo_V_l_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg tx_exh2shiftFifo_V_d_read;
reg tx_exh2shiftFifo_V_k_read;
reg tx_exh2shiftFifo_V_l_read;
reg[511:0] tx_shift2ibhFifo_V_d_din;
reg tx_shift2ibhFifo_V_d_write;
reg[63:0] tx_shift2ibhFifo_V_k_din;
reg tx_shift2ibhFifo_V_k_write;
reg[0:0] tx_shift2ibhFifo_V_l_din;
reg tx_shift2ibhFifo_V_l_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    io_acc_block_signal_op9;
wire   [0:0] ls_writeRemainder_3_s_load_fu_130_p1;
wire   [0:0] tmp_nbreadreq_fu_74_p5;
reg    ap_predicate_op9_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    io_acc_block_signal_op44;
reg   [0:0] ls_writeRemainder_3_s_reg_301;
reg   [0:0] tmp_reg_305;
reg    ap_predicate_op44_write_state2;
wire    io_acc_block_signal_op49;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ls_writeRemainder_3;
reg   [511:0] prevWord_data_V_13;
reg   [63:0] prevWord_keep_V_12;
reg   [0:0] ls_firstWord_3;
reg    tx_shift2ibhFifo_V_d_blk_n;
wire    ap_block_pp0_stage0;
reg    tx_shift2ibhFifo_V_k_blk_n;
reg    tx_shift2ibhFifo_V_l_blk_n;
reg    tx_exh2shiftFifo_V_d_blk_n;
reg    tx_exh2shiftFifo_V_k_blk_n;
reg    tx_exh2shiftFifo_V_l_blk_n;
wire   [63:0] sendWord_keep_V_fu_217_p3;
reg   [63:0] sendWord_keep_V_reg_312;
wire   [511:0] sendWord_data_V_fu_225_p3;
reg   [511:0] sendWord_data_V_reg_317;
wire   [0:0] sendWord_last_V_fu_233_p2;
reg   [0:0] sendWord_last_V_reg_322;
reg   [95:0] p_Result_i_reg_327;
wire   [11:0] grp_fu_121_p4;
reg   [11:0] p_Result_i_433_reg_332;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_ls_firstWord_5_new_0_phi_fu_113_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_ls_firstWord_5_new_0_reg_110;
wire   [0:0] tmp_last_V_fu_151_p1;
wire   [0:0] xor_ln761_fu_251_p2;
reg    ap_block_pp0_stage0_01001;
wire   [511:0] p_Result_s_fu_285_p3;
wire   [63:0] p_Result_22_fu_293_p3;
wire   [51:0] trunc_ln647_8_fu_169_p1;
wire   [415:0] trunc_ln647_fu_159_p1;
wire   [95:0] p_Result_83_i_fu_191_p4;
wire   [63:0] p_Result_24_fu_173_p3;
wire   [63:0] p_Result_26_fu_209_p3;
wire   [511:0] p_Result_23_fu_163_p2;
wire   [511:0] p_Result_25_fu_201_p3;
wire   [11:0] p_Result_82_i_fu_181_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_169;
reg    ap_condition_151;
reg    ap_condition_100;
reg    ap_condition_178;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ls_writeRemainder_3 = 1'd0;
#0 prevWord_data_V_13 = 512'd0;
#0 prevWord_keep_V_12 = 64'd0;
#0 ls_firstWord_3 = 1'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_100)) begin
        if ((ls_writeRemainder_3_s_load_fu_130_p1 == 1'd1)) begin
            ls_writeRemainder_3 <= 1'd0;
        end else if ((1'b1 == ap_condition_151)) begin
            ls_writeRemainder_3 <= xor_ln761_fu_251_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_74_p5 == 1'd1) & (ls_writeRemainder_3 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ls_firstWord_3 <= ap_phi_mux_ls_firstWord_5_new_0_phi_fu_113_p4;
        prevWord_data_V_13 <= tx_exh2shiftFifo_V_d_dout;
        prevWord_keep_V_12 <= tx_exh2shiftFifo_V_k_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ls_writeRemainder_3_s_reg_301 <= ls_writeRemainder_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ls_writeRemainder_3_s_load_fu_130_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_i_433_reg_332 <= {{prevWord_keep_V_12[63:52]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ls_writeRemainder_3_s_load_fu_130_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_i_reg_327 <= {{prevWord_data_V_13[511:416]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_74_p5 == 1'd1) & (ls_writeRemainder_3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sendWord_data_V_reg_317 <= sendWord_data_V_fu_225_p3;
        sendWord_keep_V_reg_312 <= sendWord_keep_V_fu_217_p3;
        sendWord_last_V_reg_322 <= sendWord_last_V_fu_233_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ls_writeRemainder_3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_305 <= tmp_nbreadreq_fu_74_p5;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_169)) begin
        if ((tmp_last_V_fu_151_p1 == 1'd0)) begin
            ap_phi_mux_ls_firstWord_5_new_0_phi_fu_113_p4 = 1'd0;
        end else if ((tmp_last_V_fu_151_p1 == 1'd1)) begin
            ap_phi_mux_ls_firstWord_5_new_0_phi_fu_113_p4 = 1'd1;
        end else begin
            ap_phi_mux_ls_firstWord_5_new_0_phi_fu_113_p4 = ap_phi_reg_pp0_iter0_ls_firstWord_5_new_0_reg_110;
        end
    end else begin
        ap_phi_mux_ls_firstWord_5_new_0_phi_fu_113_p4 = ap_phi_reg_pp0_iter0_ls_firstWord_5_new_0_reg_110;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op9_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        tx_exh2shiftFifo_V_d_blk_n = tx_exh2shiftFifo_V_d_empty_n;
    end else begin
        tx_exh2shiftFifo_V_d_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op9_read_state1 == 1'b1))) begin
        tx_exh2shiftFifo_V_d_read = 1'b1;
    end else begin
        tx_exh2shiftFifo_V_d_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op9_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        tx_exh2shiftFifo_V_k_blk_n = tx_exh2shiftFifo_V_k_empty_n;
    end else begin
        tx_exh2shiftFifo_V_k_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op9_read_state1 == 1'b1))) begin
        tx_exh2shiftFifo_V_k_read = 1'b1;
    end else begin
        tx_exh2shiftFifo_V_k_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op9_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        tx_exh2shiftFifo_V_l_blk_n = tx_exh2shiftFifo_V_l_empty_n;
    end else begin
        tx_exh2shiftFifo_V_l_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op9_read_state1 == 1'b1))) begin
        tx_exh2shiftFifo_V_l_read = 1'b1;
    end else begin
        tx_exh2shiftFifo_V_l_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ls_writeRemainder_3_s_reg_301 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op44_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        tx_shift2ibhFifo_V_d_blk_n = tx_shift2ibhFifo_V_d_full_n;
    end else begin
        tx_shift2ibhFifo_V_d_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_178)) begin
        if ((ls_writeRemainder_3_s_reg_301 == 1'd1)) begin
            tx_shift2ibhFifo_V_d_din = p_Result_s_fu_285_p3;
        end else if ((ap_predicate_op44_write_state2 == 1'b1)) begin
            tx_shift2ibhFifo_V_d_din = sendWord_data_V_reg_317;
        end else begin
            tx_shift2ibhFifo_V_d_din = 'bx;
        end
    end else begin
        tx_shift2ibhFifo_V_d_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ls_writeRemainder_3_s_reg_301 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op44_write_state2 == 1'b1)))) begin
        tx_shift2ibhFifo_V_d_write = 1'b1;
    end else begin
        tx_shift2ibhFifo_V_d_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ls_writeRemainder_3_s_reg_301 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op44_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        tx_shift2ibhFifo_V_k_blk_n = tx_shift2ibhFifo_V_k_full_n;
    end else begin
        tx_shift2ibhFifo_V_k_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_178)) begin
        if ((ls_writeRemainder_3_s_reg_301 == 1'd1)) begin
            tx_shift2ibhFifo_V_k_din = p_Result_22_fu_293_p3;
        end else if ((ap_predicate_op44_write_state2 == 1'b1)) begin
            tx_shift2ibhFifo_V_k_din = sendWord_keep_V_reg_312;
        end else begin
            tx_shift2ibhFifo_V_k_din = 'bx;
        end
    end else begin
        tx_shift2ibhFifo_V_k_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ls_writeRemainder_3_s_reg_301 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op44_write_state2 == 1'b1)))) begin
        tx_shift2ibhFifo_V_k_write = 1'b1;
    end else begin
        tx_shift2ibhFifo_V_k_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ls_writeRemainder_3_s_reg_301 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op44_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        tx_shift2ibhFifo_V_l_blk_n = tx_shift2ibhFifo_V_l_full_n;
    end else begin
        tx_shift2ibhFifo_V_l_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_178)) begin
        if ((ls_writeRemainder_3_s_reg_301 == 1'd1)) begin
            tx_shift2ibhFifo_V_l_din = 1'd1;
        end else if ((ap_predicate_op44_write_state2 == 1'b1)) begin
            tx_shift2ibhFifo_V_l_din = sendWord_last_V_reg_322;
        end else begin
            tx_shift2ibhFifo_V_l_din = 'bx;
        end
    end else begin
        tx_shift2ibhFifo_V_l_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ls_writeRemainder_3_s_reg_301 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op44_write_state2 == 1'b1)))) begin
        tx_shift2ibhFifo_V_l_write = 1'b1;
    end else begin
        tx_shift2ibhFifo_V_l_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ls_writeRemainder_3_s_reg_301 == 1'd1) & (io_acc_block_signal_op49 == 1'b0)) | ((io_acc_block_signal_op44 == 1'b0) & (ap_predicate_op44_write_state2 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((io_acc_block_signal_op9 == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ls_writeRemainder_3_s_reg_301 == 1'd1) & (io_acc_block_signal_op49 == 1'b0)) | ((io_acc_block_signal_op44 == 1'b0) & (ap_predicate_op44_write_state2 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((io_acc_block_signal_op9 == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ls_writeRemainder_3_s_reg_301 == 1'd1) & (io_acc_block_signal_op49 == 1'b0)) | ((io_acc_block_signal_op44 == 1'b0) & (ap_predicate_op44_write_state2 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((io_acc_block_signal_op9 == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((io_acc_block_signal_op9 == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ls_writeRemainder_3_s_reg_301 == 1'd1) & (io_acc_block_signal_op49 == 1'b0)) | ((io_acc_block_signal_op44 == 1'b0) & (ap_predicate_op44_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_100 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_151 = ((tmp_last_V_fu_151_p1 == 1'd1) & (tmp_nbreadreq_fu_74_p5 == 1'd1) & (ls_writeRemainder_3 == 1'd0));
end

always @ (*) begin
    ap_condition_169 = ((tmp_nbreadreq_fu_74_p5 == 1'd1) & (ls_writeRemainder_3 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_178 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_ls_firstWord_5_new_0_reg_110 = 'bx;

always @ (*) begin
    ap_predicate_op44_write_state2 = ((tmp_reg_305 == 1'd1) & (ls_writeRemainder_3_s_reg_301 == 1'd0));
end

always @ (*) begin
    ap_predicate_op9_read_state1 = ((tmp_nbreadreq_fu_74_p5 == 1'd1) & (ls_writeRemainder_3 == 1'd0));
end

assign grp_fu_121_p4 = {{prevWord_keep_V_12[63:52]}};

assign io_acc_block_signal_op44 = (tx_shift2ibhFifo_V_l_full_n & tx_shift2ibhFifo_V_k_full_n & tx_shift2ibhFifo_V_d_full_n);

assign io_acc_block_signal_op49 = (tx_shift2ibhFifo_V_l_full_n & tx_shift2ibhFifo_V_k_full_n & tx_shift2ibhFifo_V_d_full_n);

assign io_acc_block_signal_op9 = (tx_exh2shiftFifo_V_l_empty_n & tx_exh2shiftFifo_V_k_empty_n & tx_exh2shiftFifo_V_d_empty_n);

assign ls_writeRemainder_3_s_load_fu_130_p1 = ls_writeRemainder_3;

assign p_Result_22_fu_293_p3 = {{52'd0}, {p_Result_i_433_reg_332}};

assign p_Result_23_fu_163_p2 = tx_exh2shiftFifo_V_d_dout << 512'd96;

assign p_Result_24_fu_173_p3 = {{trunc_ln647_8_fu_169_p1}, {12'd4095}};

assign p_Result_25_fu_201_p3 = {{trunc_ln647_fu_159_p1}, {p_Result_83_i_fu_191_p4}};

assign p_Result_26_fu_209_p3 = {{trunc_ln647_8_fu_169_p1}, {grp_fu_121_p4}};

assign p_Result_82_i_fu_181_p4 = {{tx_exh2shiftFifo_V_k_dout[63:52]}};

assign p_Result_83_i_fu_191_p4 = {{prevWord_data_V_13[511:416]}};

assign p_Result_s_fu_285_p3 = {{416'd0}, {p_Result_i_reg_327}};

assign sendWord_data_V_fu_225_p3 = ((ls_firstWord_3[0:0] === 1'b1) ? p_Result_23_fu_163_p2 : p_Result_25_fu_201_p3);

assign sendWord_keep_V_fu_217_p3 = ((ls_firstWord_3[0:0] === 1'b1) ? p_Result_24_fu_173_p3 : p_Result_26_fu_209_p3);

assign sendWord_last_V_fu_233_p2 = ((p_Result_82_i_fu_181_p4 == 12'd0) ? 1'b1 : 1'b0);

assign tmp_last_V_fu_151_p1 = tx_exh2shiftFifo_V_l_dout;

assign tmp_nbreadreq_fu_74_p5 = (tx_exh2shiftFifo_V_l_empty_n & tx_exh2shiftFifo_V_k_empty_n & tx_exh2shiftFifo_V_d_empty_n);

assign trunc_ln647_8_fu_169_p1 = tx_exh2shiftFifo_V_k_dout[51:0];

assign trunc_ln647_fu_159_p1 = tx_exh2shiftFifo_V_d_dout[415:0];

assign xor_ln761_fu_251_p2 = (sendWord_last_V_fu_233_p2 ^ 1'd1);

endmodule //lshiftWordByOctet_2
