struct softconfig {
	int		cm_dtag_ram_ctrl_out_width = 1;
	string		write_around_support = "no";
	int		ilm_amsb = 19;
	bit	[63:0]	writethrough_region0_base = 'h0000000040000000;
	int		l2c_banks = 2;
	int		rvv_support_int = 0;
	bit	[63:0]	writethrough_region3_base = 'hFFFFFFFFFFFFFFFF;
	string		biu_bus = "axi";
	int		stlb_data_ram_dw = 1;
	int		slave_port_async_support = 0;
	int		cm_ecc_type = 0;
	bit	[63:0]	device_region0_base = 'h00000000C0000000;
	string		icache_first_word_first = "yes";
	int		biu_addr_width = 39;
	int		complex_brg_type = 0;
	int		dlm_support = 1;
	string		slave_port_support = "no";
	int		cfg_rv64i = 2;
	int		cfg_sv39 = 2;
	int		valen = 39;
	bit	[63:0]	writethrough_region1_base = 'hFFFFFFFFFFFFFFFF;
	bit	[63:0]	device_region2_mask = 'h0000000000000000;
	string		cluster_support = "no";
	bit	[63:0]	writethrough_region6_mask = 'h0000000000000000;
	int		cfg_vdiq = 0;
	int		stlb_tag_ram_ctrl_out_width = 1;
	string		lm_interface = "ram";
	int		pushpop_type = 0;
	int		icache_support = 1;
	int		cfg_ecc = 2;
	int		dcache_wpt_ram_aw = 1;
	int		dcache_size_kb = 32;
	int		io_btb_ram = 1;
	int		stlb_ram_ctrl_in_width = 1;
	int		l2c_data_ram_aw = 10;
	int		io_lm = 1;
	int		dtlb_entries = 0;
	int		ilm_support = 1;
	bit	[63:0]	ilm_base = 'h0000000010000000;
	int		cfg_btb512 = 5;
	int		stlb_ecc_type = 0;
	int		cluster_support_int = 0;
	string		ram_ctrl_in = "no";
	int		cfg_dp = 2;
	int		vpermut_dlen = 512;
	int		cfg_radix256 = 4;
	int		icache_size = 32;
	int		dlm_size = 1024;
	int		performance_monitor_int = 0;
	int		dcache_wpt_ram_dw = 1;
	int		dcache_data_ram_bwew = 8;
	string		dlm_ecc_type = "none";
	bit	[63:0]	device_region2_base = 'hFFFFFFFFFFFFFFFF;
	int		mshr_fb_depth = 0;
	int		localint_slpecc = 16;
	int		dlm_ram_ctrl_in_width = 1;
	int		io_axi = 1;
	int		dcache_support = 1;
	int		stlb_ram_aw = 1;
	int		cfg_sp_support = 1;
	int		dcache_ecc_type_int = 0;
	int		l2_to_core_sync_stage = 2;
	string		debug_support = "no";
	int		asp_data_width = 512;
	bit	[63:0]	writethrough_region0_mask = 'hFFFFFFFFC0000000;
	int		io_icache_ram_necc = 1;
	string		lm_enable_ctrl = "no";
	string		unaligned_access = "yes";
	int		pmp_granularity = 8;
	int		stlb_entries = 0;
	bit	[63:0]	device_region0_mask = 'hFFFFFFFFC0000000;
	bit	[63:0]	l2c_reg_base = 'h00000000E0500000;
	int		xlen = 64;
	int		io_icache0 = 1;
	int		io_dcache0 = 1;
	string		cm_support = "no";
	int		mshr_depth = 3;
	bit	[63:0]	device_region1_mask = 'h0000000000000000;
	string		bfloat16_support = "no";
	int		vlen = 512;
	int		stlb_ram_dw = 1;
	int		btb_ram_addr_width = 7;
	string		cfg_opt = "no";
	string		stacksafe_support = "no";
	int		dlm_ram_dw = 64;
	int		dcache_wpt_ram_ctrl_in_width = 1;
	int		iocp_outstanding = 4;
	bit	[63:0]	writethrough_region3_mask = 'h0000000000000000;
	int		iocp_channel_num = 4;
	int		io_stlb = 0;
	int		iocp_num = 0;
	bit	[63:0]	writethrough_region5_base = 'hFFFFFFFFFFFFFFFF;
	bit	[63:0]	device_region7_mask = 'h0000000000000000;
	string		rvv_support = "no";
	int		ilm_wait_cycle = 0;
	int		tl_sink_width = 2;
	int		l2_source_width = 3;
	int		trace_interface_int = 0;
	int		dlm_amsb = 19;
	int		dlen = 512;
	string		mmu_scheme = "bare";
	int		rvb_support_int = 0;
	int		cfg_hp_support = 0;
	string		ilm_ecc_type = "none";
	bit	[63:0]	writethrough_region4_base = 'hFFFFFFFFFFFFFFFF;
	bit	[63:0]	device_region1_base = 'hFFFFFFFFFFFFFFFF;
	int		stlb_sp_entries = 0;
	int		cfg_none = 0;
	string		fpu_type = "none";
	string		trace_interface = "none";
	string		vector_plic_support = "no";
	string		biu_prefetch = "no";
	int		ilm_ram_dw = 64;
	int		nb_support = 1;
	int		felen = 0;
	int		mshr_sub_block_depth = 0;
	bit	[63:0]	device_region3_base = 'hFFFFFFFFFFFFFFFF;
	int		dcache_data_ram_dw = 64;
	int		dlm_ecc_type_int = 0;
	int		localint_sbe = 17;
	int		num_trigger = 0;
	int		biu_data_width_64 = 1;
	int		icache_data_ram_ctrl_in_width = 1;
	int		l2_data_width = 64;
	int		dcache_data_ram_ctrl_out_width = 1;
	int		io_icache1 = 1;
	string		rvn_support = "no";
	int		ilm_hdata_width = 64;
	int		stlb_tag_ram_ctrl_in_width = 1;
	int		itlb_entries = 0;
	int		icache_tag_ram_ctrl_in_width = 1;
	int		cfg_static = 6;
	string		icache_ecc_type = "none";
	bit	[63:0]	writethrough_region2_mask = 'h0000000000000000;
	int		cm_dtag_ram_ctrl_in_width = 1;
	int		ilm_size_kb = 1024;
	int		dcache_tag_ram_ctrl_out_width = 1;
	int		stlb_tag_ram_dw = 1;
	bit	[63:0]	writethrough_region7_mask = 'h0000000000000000;
	int		cfg_btb32 = 1;
	string		non_blocking_support = "yes";
	int		cfg_adiq = 1;
	string		fp16_support = "no";
	int		num_dlm_banks = 1;
	int		icache_tag_ram_dw = 30;
	int		dlm_alsb = 3;
	int		cfg_sv48 = 3;
	string		fast_device_support = "no";
	int		dlm_size_kb = 1024;
	int		cfg_radix16 = 3;
	int		dcache_tag_ram_dw = 28;
	int		vtlb_entries = 0;
	int		slave_port_id_width = 10;
	bit	[63:0]	writethrough_region4_mask = 'h0000000000000000;
	string		ace_support = "no";
	int		cfg_rv32e = 0;
	bit	[63:0]	writethrough_region5_mask = 'h0000000000000000;
	int		dcache_tag_ram_ctrl_in_width = 1;
	int		icache_tag_ram_aw = 8;
	bit	[63:0]	writethrough_region2_base = 'hFFFFFFFFFFFFFFFF;
	int		stlb_ram_ctrl_out_width = 1;
	int		localint_aceerr = 24;
	int		cfg_btb64 = 2;
	string		multiplier = "radix2";
	int		dlm_hdata_width = 64;
	bit	[63:0]	dlm_base = 'h0000000020000000;
	int		dcache_data_ram_ctrl_in_width = 1;
	string		rvc_support = "yes";
	bit	[63:0]	writethrough_region6_base = 'hFFFFFFFFFFFFFFFF;
	int		dlm_ram_aw = 17;
	int		stlb_data_ram_ctrl_out_width = 1;
	int		cfg_ahblite = 1;
	string		rvb_support = "no";
	int		nhart = 1;
	int		l2c_data_ram_setup_cycle = 1;
	int		icache_size_kb = 32;
	int		cfg_sp = 1;
	string		codense_support = "no";
	int		iocp_id_width = 10;
	int		cfg_fast = 0;
	int		cfg_radix2 = 1;
	int		cfg_btb256 = 4;
	int		ilm_ram_ctrl_out_width = 1;
	bit	[63:0]	device_region6_mask = 'h0000000000000000;
	int		cfg_axi = 0;
	string		branch_prediction = "btb256";
	int		ilm_ecc_type_int = 0;
	int		btb_ram_ctrl_in_width = 1;
	int		cfg_bare = 0;
	bit	[63:0]	writethrough_region1_mask = 'h0000000000000000;
	int		l2c_tag_ram_ctrl_in_width = 1;
	bit	[63:0]	device_region3_mask = 'h0000000000000000;
	int		l2c_tag_ram_ctrl_out_width = 1;
	int		pma_entries = 0;
	int		vlsu_mshr_depth = 16;
	int		elen = 32;
	int		cfg_btb128 = 3;
	bit	[63:0]	device_region4_mask = 'h0000000000000000;
	int		localint_hpmint = 18;
	int		l2c_data_ram_ctrl_out_width = 1;
	int		dcache_wpt_ram_ctrl_out_width = 1;
	int		pmp_entries = 0;
	int		core_brg_type = 0;
	int		l2c_hpm_num = 0;
	string		dcache_lru = "lru";
	int		dcache_lru_int = 0;
	string		dcache_first_word_first = "yes";
	int		cfg_dp_support = 2;
	int		biu_async_support = 0;
	int		cfg_ahb = 1;
	int		cfg_radix4 = 2;
	bit	[63:0]	device_region6_base = 'hFFFFFFFFFFFFFFFF;
	string		ram_ctrl_out = "no";
	int		l2c_data_ram_output_cycle = 2;
	string		icache_lru = "lru";
	string		fence_flush_dcache = "no";
	int		dlm_ram_bwew = 8;
	string		ahb_low_latency = "no";
	int		icache_data_ram_dw = 32;
	int		ncore_cluster = 1;
	int		l2c_tag_ram_setup_cycle = 1;
	bit	[63:0]	device_region4_base = 'hFFFFFFFFFFFFFFFF;
	int		ace_stream_port = 0;
	int		l2c_cache_size_kb = 0;
	int		biu_data_width = 64;
	int		io_biu_axi_sync = 1;
	int		cfg_sv32 = 1;
	int		ilm_ram_bwew = 8;
	int		dcache_data_ram_aw = 10;
	string		platform = "ae350";
	int		icache_lru_int = 0;
	int		dlm_ram_ctrl_out_width = 1;
	string		isa_base = "rv64i";
	int		btb_ram_ctrl_out_width = 1;
	int		cm_hr_depth = 32;
	int		icache_data_ram_aw = 10;
	int		icache_tag_ram_ctrl_out_width = 1;
	int		iocp_total_outstanding = 16;
	bit	[63:0]	writethrough_region7_base = 'hFFFFFFFFFFFFFFFF;
	int		io_ilm_ram0 = 1;
	int		io_dlm_ram0 = 1;
	string		dsp_support = "no";
	int		dlm_wait_cycle = 0;
	int		btb_ram_data_width = 63;
	string		dcache_prefetch_support = "no";
	int		stlb_data_ram_ctrl_in_width = 1;
	int		icache_data_ram_ctrl_out_width = 1;
	int		cfg_rv32i = 1;
	bit	[63:0]	debug_vec = 'h0000000000000088;
	int		cfg_ram = 0;
	int		io_biu_axi_common_x1 = 1;
	bit	[63:0]	device_region5_mask = 'h0000000000000000;
	int		l2c_tag_ram_aw = 6;
	int		cfg_data = 0;
	string		pc_gpr_probing_support = "no";
	string		dcache_ecc_type = "none";
	int		slave_port_data_width = 64;
	int		biu_id_width = 4;
	int		ilm_ram_aw = 17;
	bit	[31:0]	cpu_mimpid = 'h00000000;
	int		ilm_ram_ctrl_in_width = 1;
	int		l2c_ecc_type = 0;
	int		rva_support_int = 0;
	int		l2c_data_ram_ctrl_in_width = 1;
	int		iocp_async_support = 0;
	string		biu_path_x2 = "no";
	int		dcache_tag_ram_aw = 9;
	int		cfg_instr = 1;
	int		cfg_yes = 1;
	bit	[63:0]	device_region7_base = 'hFFFFFFFFFFFFFFFF;
	bit	[15:0]	cpuid = 'h8045;
	int		l2c_hr_depth = 32;
	int		cfg_parity = 1;
	int		write_around_support_int = 0;
	string		performance_monitor = "no";
	int		dcache_wpt_ram_bwew = 1;
	int		icache_way = 2;
	int		core_to_l2_sync_stage = 2;
	bit	[63:0]	device_region5_base = 'hFFFFFFFFFFFFFFFF;
	string		powerbrake_support = "no";
	string		slave_port_path_x2 = "no";
	int		dcache_size = 32;
	int		btb_size = 256;
	int		ilm_size = 1024;
	int		cfg_no = 0;
	int		num_privilege_levels = 1;
	string		rva_support = "no";
	int		cache_line_size = 64;
	int		dcache_way = 1;
}
