Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Nov 02 21:19:12 2017
| Host         : LAPTOP-BIJJ0SCS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clk16/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k/CLK20K_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk3/nolabel_line31/CLKVAR_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50m/CLK50M_reg/C (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clk700/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: keyboard/CLK50MHZ_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard/uut/db_clk/O_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 257 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.806        0.000                      0                 1130        0.104        0.000                      0                 1130        4.500        0.000                       0                   576  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.806        0.000                      0                 1130        0.104        0.000                      0                 1130        4.500        0.000                       0                   576  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.076ns (22.872%)  route 3.628ns (77.128%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.555     5.076    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  clk20k/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clk20k/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.823     6.355    clk20k/COUNT_reg_n_0_[25]
    SLICE_X39Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.479 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.429     6.909    clk20k/COUNT[31]_i_12_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.033 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.579     7.611    clk20k/COUNT[31]_i_11_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.735 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.453     8.189    clk20k/COUNT[31]_i_8_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.313 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.448     8.760    clk20k/COUNT[31]_i_4_n_0
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.884 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.896     9.780    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X40Y50         FDRE                                         r  clk20k/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.438    14.779    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  clk20k/COUNT_reg[21]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y50         FDRE (Setup_fdre_C_R)       -0.429    14.587    clk20k/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.076ns (22.872%)  route 3.628ns (77.128%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.555     5.076    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  clk20k/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clk20k/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.823     6.355    clk20k/COUNT_reg_n_0_[25]
    SLICE_X39Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.479 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.429     6.909    clk20k/COUNT[31]_i_12_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.033 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.579     7.611    clk20k/COUNT[31]_i_11_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.735 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.453     8.189    clk20k/COUNT[31]_i_8_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.313 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.448     8.760    clk20k/COUNT[31]_i_4_n_0
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.884 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.896     9.780    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X40Y50         FDRE                                         r  clk20k/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.438    14.779    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  clk20k/COUNT_reg[22]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y50         FDRE (Setup_fdre_C_R)       -0.429    14.587    clk20k/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.076ns (22.872%)  route 3.628ns (77.128%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.555     5.076    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  clk20k/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clk20k/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.823     6.355    clk20k/COUNT_reg_n_0_[25]
    SLICE_X39Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.479 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.429     6.909    clk20k/COUNT[31]_i_12_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.033 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.579     7.611    clk20k/COUNT[31]_i_11_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.735 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.453     8.189    clk20k/COUNT[31]_i_8_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.313 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.448     8.760    clk20k/COUNT[31]_i_4_n_0
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.884 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.896     9.780    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X40Y50         FDRE                                         r  clk20k/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.438    14.779    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  clk20k/COUNT_reg[23]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y50         FDRE (Setup_fdre_C_R)       -0.429    14.587    clk20k/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.076ns (22.872%)  route 3.628ns (77.128%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.555     5.076    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  clk20k/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clk20k/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.823     6.355    clk20k/COUNT_reg_n_0_[25]
    SLICE_X39Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.479 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.429     6.909    clk20k/COUNT[31]_i_12_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.033 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.579     7.611    clk20k/COUNT[31]_i_11_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.735 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.453     8.189    clk20k/COUNT[31]_i_8_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.313 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.448     8.760    clk20k/COUNT[31]_i_4_n_0
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.884 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.896     9.780    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X40Y50         FDRE                                         r  clk20k/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.438    14.779    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  clk20k/COUNT_reg[24]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y50         FDRE (Setup_fdre_C_R)       -0.429    14.587    clk20k/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.862ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 1.076ns (23.565%)  route 3.490ns (76.435%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.555     5.076    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  clk20k/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clk20k/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.823     6.355    clk20k/COUNT_reg_n_0_[25]
    SLICE_X39Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.479 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.429     6.909    clk20k/COUNT[31]_i_12_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.033 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.579     7.611    clk20k/COUNT[31]_i_11_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.735 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.453     8.189    clk20k/COUNT[31]_i_8_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.313 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.448     8.760    clk20k/COUNT[31]_i_4_n_0
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.884 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.758     9.642    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X40Y45         FDRE                                         r  clk20k/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.447    14.788    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  clk20k/COUNT_reg[1]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X40Y45         FDRE (Setup_fdre_C_R)       -0.429    14.504    clk20k/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  4.862    

Slack (MET) :             4.862ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 1.076ns (23.565%)  route 3.490ns (76.435%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.555     5.076    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  clk20k/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clk20k/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.823     6.355    clk20k/COUNT_reg_n_0_[25]
    SLICE_X39Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.479 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.429     6.909    clk20k/COUNT[31]_i_12_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.033 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.579     7.611    clk20k/COUNT[31]_i_11_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.735 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.453     8.189    clk20k/COUNT[31]_i_8_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.313 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.448     8.760    clk20k/COUNT[31]_i_4_n_0
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.884 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.758     9.642    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X40Y45         FDRE                                         r  clk20k/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.447    14.788    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  clk20k/COUNT_reg[2]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X40Y45         FDRE (Setup_fdre_C_R)       -0.429    14.504    clk20k/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  4.862    

Slack (MET) :             4.862ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 1.076ns (23.565%)  route 3.490ns (76.435%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.555     5.076    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  clk20k/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clk20k/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.823     6.355    clk20k/COUNT_reg_n_0_[25]
    SLICE_X39Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.479 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.429     6.909    clk20k/COUNT[31]_i_12_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.033 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.579     7.611    clk20k/COUNT[31]_i_11_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.735 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.453     8.189    clk20k/COUNT[31]_i_8_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.313 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.448     8.760    clk20k/COUNT[31]_i_4_n_0
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.884 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.758     9.642    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X40Y45         FDRE                                         r  clk20k/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.447    14.788    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  clk20k/COUNT_reg[3]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X40Y45         FDRE (Setup_fdre_C_R)       -0.429    14.504    clk20k/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  4.862    

Slack (MET) :             4.862ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 1.076ns (23.565%)  route 3.490ns (76.435%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.555     5.076    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  clk20k/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clk20k/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.823     6.355    clk20k/COUNT_reg_n_0_[25]
    SLICE_X39Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.479 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.429     6.909    clk20k/COUNT[31]_i_12_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.033 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.579     7.611    clk20k/COUNT[31]_i_11_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.735 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.453     8.189    clk20k/COUNT[31]_i_8_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.313 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.448     8.760    clk20k/COUNT[31]_i_4_n_0
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.884 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.758     9.642    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X40Y45         FDRE                                         r  clk20k/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.447    14.788    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  clk20k/COUNT_reg[4]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X40Y45         FDRE (Setup_fdre_C_R)       -0.429    14.504    clk20k/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  4.862    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.076ns (23.591%)  route 3.485ns (76.409%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.555     5.076    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  clk20k/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clk20k/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.823     6.355    clk20k/COUNT_reg_n_0_[25]
    SLICE_X39Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.479 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.429     6.909    clk20k/COUNT[31]_i_12_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.033 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.579     7.611    clk20k/COUNT[31]_i_11_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.735 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.453     8.189    clk20k/COUNT[31]_i_8_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.313 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.448     8.760    clk20k/COUNT[31]_i_4_n_0
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.884 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.752     9.637    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X40Y48         FDRE                                         r  clk20k/COUNT_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.448    14.789    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  clk20k/COUNT_reg[13]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X40Y48         FDRE (Setup_fdre_C_R)       -0.429    14.505    clk20k/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.076ns (23.591%)  route 3.485ns (76.409%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.555     5.076    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  clk20k/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clk20k/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.823     6.355    clk20k/COUNT_reg_n_0_[25]
    SLICE_X39Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.479 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.429     6.909    clk20k/COUNT[31]_i_12_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.033 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.579     7.611    clk20k/COUNT[31]_i_11_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.735 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.453     8.189    clk20k/COUNT[31]_i_8_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.313 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.448     8.760    clk20k/COUNT[31]_i_4_n_0
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.884 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.752     9.637    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X40Y48         FDRE                                         r  clk20k/COUNT_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.448    14.789    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  clk20k/COUNT_reg[14]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X40Y48         FDRE (Setup_fdre_C_R)       -0.429    14.505    clk20k/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  4.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clk1975/nolabel_line31/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1975/nolabel_line31/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.563     1.446    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk1975/nolabel_line31/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.707    clk1975/nolabel_line31/COUNT_reg[3]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk1975/nolabel_line31/COUNT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk1975/nolabel_line31/COUNT_reg[0]_i_1__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  clk1975/nolabel_line31/COUNT_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.922    clk1975/nolabel_line31/COUNT_reg[4]_i_1__0_n_7
    SLICE_X35Y50         FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.829     1.957    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[4]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clk1975/nolabel_line31/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 clk1760/nolabel_line31/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1760/nolabel_line31/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.381%)  route 0.122ns (25.619%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk1760/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk1760/nolabel_line31/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk1760/nolabel_line31/COUNT_reg[2]/Q
                         net (fo=3, routed)           0.122     1.710    clk1760/nolabel_line31/COUNT_reg[2]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  clk1760/nolabel_line31/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    clk1760/nolabel_line31/COUNT_reg[0]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  clk1760/nolabel_line31/COUNT_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    clk1760/nolabel_line31/COUNT_reg[4]_i_1_n_7
    SLICE_X31Y50         FDRE                                         r  clk1760/nolabel_line31/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk1760/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clk1760/nolabel_line31/COUNT_reg[4]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk1760/nolabel_line31/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 clk1865/nolabel_line31/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1865/nolabel_line31/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.373ns (72.794%)  route 0.139ns (27.206%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.565     1.448    clk1865/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  clk1865/nolabel_line31/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  clk1865/nolabel_line31/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.139     1.751    clk1865/nolabel_line31/COUNT_reg[18]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.907 r  clk1865/nolabel_line31/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.908    clk1865/nolabel_line31/COUNT_reg[16]_i_1__6_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.961 r  clk1865/nolabel_line31/COUNT_reg[20]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.961    clk1865/nolabel_line31/COUNT_reg[20]_i_1__6_n_7
    SLICE_X46Y50         FDRE                                         r  clk1865/nolabel_line31/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.833     1.960    clk1865/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  clk1865/nolabel_line31/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     1.850    clk1865/nolabel_line31/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 clk1175/nolabel_line31/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1175/nolabel_line31/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.355ns (73.064%)  route 0.131ns (26.936%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk1175/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clk1175/nolabel_line31/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk1175/nolabel_line31/COUNT_reg[23]/Q
                         net (fo=3, routed)           0.130     1.718    clk1175/nolabel_line31/COUNT_reg[23]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.878 r  clk1175/nolabel_line31/COUNT_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.879    clk1175/nolabel_line31/COUNT_reg[20]_i_1__2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.933 r  clk1175/nolabel_line31/COUNT_reg[24]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.933    clk1175/nolabel_line31/COUNT_reg[24]_i_1__2_n_7
    SLICE_X41Y50         FDRE                                         r  clk1175/nolabel_line31/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.832     1.959    clk1175/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  clk1175/nolabel_line31/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk1175/nolabel_line31/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clk1568/nolabel_line31/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1568/nolabel_line31/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.355ns (72.870%)  route 0.132ns (27.130%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk1568/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  clk1568/nolabel_line31/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk1568/nolabel_line31/COUNT_reg[23]/Q
                         net (fo=3, routed)           0.131     1.720    clk1568/nolabel_line31/COUNT_reg[23]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.880 r  clk1568/nolabel_line31/COUNT_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.880    clk1568/nolabel_line31/COUNT_reg[20]_i_1__5_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.934 r  clk1568/nolabel_line31/COUNT_reg[24]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.934    clk1568/nolabel_line31/COUNT_reg[24]_i_1__5_n_7
    SLICE_X43Y50         FDRE                                         r  clk1568/nolabel_line31/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.832     1.959    clk1568/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  clk1568/nolabel_line31/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk1568/nolabel_line31/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clk1975/nolabel_line31/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1975/nolabel_line31/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.563     1.446    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk1975/nolabel_line31/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.707    clk1975/nolabel_line31/COUNT_reg[3]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk1975/nolabel_line31/COUNT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk1975/nolabel_line31/COUNT_reg[0]_i_1__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  clk1975/nolabel_line31/COUNT_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.933    clk1975/nolabel_line31/COUNT_reg[4]_i_1__0_n_5
    SLICE_X35Y50         FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.829     1.957    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[6]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clk1975/nolabel_line31/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clk1661/nolabel_line31/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1661/nolabel_line31/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.355ns (72.880%)  route 0.132ns (27.120%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk1661/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk1661/nolabel_line31/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk1661/nolabel_line31/COUNT_reg[11]/Q
                         net (fo=3, routed)           0.131     1.720    clk1661/nolabel_line31/COUNT_reg[11]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.880 r  clk1661/nolabel_line31/COUNT_reg[8]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.880    clk1661/nolabel_line31/COUNT_reg[8]_i_1__10_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.934 r  clk1661/nolabel_line31/COUNT_reg[12]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     1.934    clk1661/nolabel_line31/COUNT_reg[12]_i_1__10_n_7
    SLICE_X33Y50         FDRE                                         r  clk1661/nolabel_line31/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk1661/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk1661/nolabel_line31/COUNT_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk1661/nolabel_line31/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 clk1760/nolabel_line31/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1760/nolabel_line31/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.958%)  route 0.122ns (25.042%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk1760/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk1760/nolabel_line31/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk1760/nolabel_line31/COUNT_reg[2]/Q
                         net (fo=3, routed)           0.122     1.710    clk1760/nolabel_line31/COUNT_reg[2]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  clk1760/nolabel_line31/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    clk1760/nolabel_line31/COUNT_reg[0]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.935 r  clk1760/nolabel_line31/COUNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.935    clk1760/nolabel_line31/COUNT_reg[4]_i_1_n_5
    SLICE_X31Y50         FDRE                                         r  clk1760/nolabel_line31/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk1760/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clk1760/nolabel_line31/COUNT_reg[6]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk1760/nolabel_line31/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 clk20k/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  clk20k/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk20k/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.134     1.722    clk20k/COUNT_reg_n_0_[19]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  clk20k/COUNT_reg[20]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk20k/COUNT_reg[20]_i_1__14_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  clk20k/COUNT_reg[24]_i_1__14/O[0]
                         net (fo=1, routed)           0.000     1.936    clk20k/data0[21]
    SLICE_X40Y50         FDRE                                         r  clk20k/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.832     1.959    clk20k/CLK_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  clk20k/COUNT_reg[21]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk20k/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 clk1865/nolabel_line31/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1865/nolabel_line31/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.386ns (73.467%)  route 0.139ns (26.533%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.565     1.448    clk1865/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  clk1865/nolabel_line31/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  clk1865/nolabel_line31/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.139     1.751    clk1865/nolabel_line31/COUNT_reg[18]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.907 r  clk1865/nolabel_line31/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.908    clk1865/nolabel_line31/COUNT_reg[16]_i_1__6_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.974 r  clk1865/nolabel_line31/COUNT_reg[20]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     1.974    clk1865/nolabel_line31/COUNT_reg[20]_i_1__6_n_5
    SLICE_X46Y50         FDRE                                         r  clk1865/nolabel_line31/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.833     1.960    clk1865/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  clk1865/nolabel_line31/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     1.850    clk1865/nolabel_line31/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y46   clk1109/nolabel_line31/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y48   clk1109/nolabel_line31/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y48   clk1109/nolabel_line31/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y49   clk1109/nolabel_line31/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y48   clk1175/nolabel_line31/COUNT_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y48   clk1175/nolabel_line31/COUNT_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y48   clk1175/nolabel_line31/COUNT_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y44   clk1175/nolabel_line31/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y49   clk1175/nolabel_line31/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   clk1109/nolabel_line31/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y44   clk1175/nolabel_line31/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y44   clk1568/nolabel_line31/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y45   clk1568/nolabel_line31/COUNT_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y45   clk1568/nolabel_line31/COUNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y45   clk1568/nolabel_line31/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y45   clk1568/nolabel_line31/COUNT_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y46   clk1568/nolabel_line31/COUNT_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y46   clk1568/nolabel_line31/COUNT_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   clk1661/nolabel_line31/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   clk1109/nolabel_line31/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   clk1109/nolabel_line31/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   clk1109/nolabel_line31/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y48   clk1175/nolabel_line31/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y48   clk1175/nolabel_line31/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y48   clk1175/nolabel_line31/COUNT_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y49   clk1175/nolabel_line31/COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y49   clk1175/nolabel_line31/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y49   clk1175/nolabel_line31/COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y49   clk1175/nolabel_line31/COUNT_reg[23]/C



