<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 900</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page900-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce900.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">19-144&#160;Vol. 3B</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">PERFORMANCE-MONITORING&#160;EVENTS</p>
<p style="position:absolute;top:160px;left:70px;white-space:nowrap" class="ft02">30H</p>
<p style="position:absolute;top:160px;left:125px;white-space:nowrap" class="ft02">00H</p>
<p style="position:absolute;top:160px;left:187px;white-space:nowrap" class="ft02">L2_REJECT_XQ.ALL</p>
<p style="position:absolute;top:160px;left:334px;white-space:nowrap" class="ft02">Counts the&#160;number of&#160;demand and prefetch transactions that&#160;the L2&#160;</p>
<p style="position:absolute;top:177px;left:334px;white-space:nowrap" class="ft02">XQ&#160;rejects due&#160;to&#160;a full&#160;or near&#160;full&#160;condition&#160;which&#160;likely indicates&#160;back&#160;</p>
<p style="position:absolute;top:193px;left:334px;white-space:nowrap" class="ft02">pressure&#160;from the intra-die interconnect (IDI) fabric. The XQ&#160;may reject&#160;</p>
<p style="position:absolute;top:209px;left:334px;white-space:nowrap" class="ft02">transactions&#160;from&#160;the L2Q&#160;(non-cacheable&#160;requests),&#160;L2&#160;misses&#160;and L2&#160;</p>
<p style="position:absolute;top:226px;left:334px;white-space:nowrap" class="ft02">write-back victims.</p>
<p style="position:absolute;top:249px;left:70px;white-space:nowrap" class="ft02">31H</p>
<p style="position:absolute;top:249px;left:125px;white-space:nowrap" class="ft02">00H</p>
<p style="position:absolute;top:249px;left:187px;white-space:nowrap" class="ft02">CORE_REJECT_L2Q.ALL&#160;Counts the number&#160;of&#160;demand&#160;and&#160;L1&#160;prefetcher&#160;requests&#160;rejected&#160;by&#160;</p>
<p style="position:absolute;top:265px;left:334px;white-space:nowrap" class="ft02">the L2Q due to&#160;a full or&#160;nearly full condition which likely indicates back&#160;</p>
<p style="position:absolute;top:281px;left:334px;white-space:nowrap" class="ft02">pressure&#160;from L2Q.&#160;It also&#160;counts requests that&#160;would have&#160;gone&#160;</p>
<p style="position:absolute;top:298px;left:334px;white-space:nowrap" class="ft02">directly to&#160;the XQ, but are&#160;rejected due&#160;to&#160;a full&#160;or nearly&#160;full condition,&#160;</p>
<p style="position:absolute;top:315px;left:334px;white-space:nowrap" class="ft02">indicating&#160;back pressure&#160;from the&#160;IDI link. The L2Q may also reject&#160;</p>
<p style="position:absolute;top:331px;left:334px;white-space:nowrap" class="ft02">transactions from a core&#160;to&#160;ensure&#160;fairness between cores, or to&#160;delay&#160;</p>
<p style="position:absolute;top:348px;left:334px;white-space:nowrap" class="ft02">a&#160;core's&#160;dirty&#160;eviction&#160;when&#160;the address conflicts&#160;with&#160;incoming&#160;</p>
<p style="position:absolute;top:364px;left:334px;white-space:nowrap" class="ft02">external snoops.&#160;</p>
<p style="position:absolute;top:387px;left:70px;white-space:nowrap" class="ft02">3CH</p>
<p style="position:absolute;top:387px;left:125px;white-space:nowrap" class="ft02">00H</p>
<p style="position:absolute;top:387px;left:187px;white-space:nowrap" class="ft02">CPU_CLK_UNHALTED.C</p>
<p style="position:absolute;top:403px;left:187px;white-space:nowrap" class="ft02">ORE_P</p>
<p style="position:absolute;top:387px;left:334px;white-space:nowrap" class="ft02">Core&#160;cycles when&#160;core&#160;is not halted.&#160;This&#160;event uses a&#160;programmable&#160;</p>
<p style="position:absolute;top:403px;left:334px;white-space:nowrap" class="ft02">general purpose&#160;performance counter.</p>
<p style="position:absolute;top:430px;left:70px;white-space:nowrap" class="ft02">3CH</p>
<p style="position:absolute;top:430px;left:125px;white-space:nowrap" class="ft02">01H</p>
<p style="position:absolute;top:430px;left:187px;white-space:nowrap" class="ft02">CPU_CLK_UNHALTED.R</p>
<p style="position:absolute;top:447px;left:187px;white-space:nowrap" class="ft02">EF</p>
<p style="position:absolute;top:430px;left:334px;white-space:nowrap" class="ft02">Reference&#160;cycles when&#160;core&#160;is not halted. This&#160;event uses a&#160;</p>
<p style="position:absolute;top:447px;left:334px;white-space:nowrap" class="ft02">programmable general purpose&#160;performance counter.</p>
<p style="position:absolute;top:474px;left:70px;white-space:nowrap" class="ft02">51H</p>
<p style="position:absolute;top:474px;left:125px;white-space:nowrap" class="ft02">01H</p>
<p style="position:absolute;top:474px;left:187px;white-space:nowrap" class="ft02">DL1.DIRTY_EVICTION</p>
<p style="position:absolute;top:474px;left:334px;white-space:nowrap" class="ft02">Counts&#160;when&#160;a modified&#160;(dirty) cache line&#160;is evicted from the data L1&#160;</p>
<p style="position:absolute;top:490px;left:334px;white-space:nowrap" class="ft02">cache and needs to&#160;be written back to&#160;memory.&#160;No count will occur if&#160;</p>
<p style="position:absolute;top:507px;left:334px;white-space:nowrap" class="ft02">the&#160;evicted&#160;line&#160;is&#160;clean,&#160;and hence does not require a&#160;writeback.</p>
<p style="position:absolute;top:539px;left:70px;white-space:nowrap" class="ft02">80H</p>
<p style="position:absolute;top:539px;left:125px;white-space:nowrap" class="ft02">01H</p>
<p style="position:absolute;top:539px;left:187px;white-space:nowrap" class="ft02">ICACHE.HIT</p>
<p style="position:absolute;top:539px;left:334px;white-space:nowrap" class="ft02">Counts requests&#160;to&#160;the Instruction Cache (ICache) for one or more&#160;</p>
<p style="position:absolute;top:556px;left:334px;white-space:nowrap" class="ft02">bytes in an ICache Line&#160;and that&#160;cache line is in&#160;the Icache (hit). The&#160;</p>
<p style="position:absolute;top:572px;left:334px;white-space:nowrap" class="ft02">event strives to&#160;count on a cache line&#160;basis,&#160;so that&#160;multiple accesses&#160;</p>
<p style="position:absolute;top:588px;left:334px;white-space:nowrap" class="ft02">which&#160;hit in&#160;a&#160;single&#160;cache line&#160;count as&#160;one&#160;ICACHE.HIT.&#160;Specifically,&#160;the&#160;</p>
<p style="position:absolute;top:605px;left:334px;white-space:nowrap" class="ft02">event counts when straight&#160;line code crosses the cache line boundary,&#160;</p>
<p style="position:absolute;top:621px;left:334px;white-space:nowrap" class="ft02">or when a branch target&#160;is to&#160;a new&#160;line, and that&#160;cache line is in the&#160;</p>
<p style="position:absolute;top:638px;left:334px;white-space:nowrap" class="ft02">ICache.&#160;This&#160;event counts&#160;differently than&#160;Intel processors&#160;based on&#160;</p>
<p style="position:absolute;top:655px;left:334px;white-space:nowrap" class="ft02">the Silvermont&#160;microarchitecture.</p>
<p style="position:absolute;top:677px;left:70px;white-space:nowrap" class="ft02">80H</p>
<p style="position:absolute;top:677px;left:125px;white-space:nowrap" class="ft02">02H</p>
<p style="position:absolute;top:677px;left:187px;white-space:nowrap" class="ft02">ICACHE.MISSES</p>
<p style="position:absolute;top:677px;left:334px;white-space:nowrap" class="ft02">Counts requests&#160;to&#160;the Instruction&#160;Cache&#160;(ICache) for one&#160;or more&#160;</p>
<p style="position:absolute;top:693px;left:334px;white-space:nowrap" class="ft02">bytes in an ICache Line&#160;and that&#160;cache line is not in the Icache (miss).&#160;</p>
<p style="position:absolute;top:710px;left:334px;white-space:nowrap" class="ft02">The event strives to&#160;count on&#160;a cache line basis, so that&#160;multiple&#160;</p>
<p style="position:absolute;top:727px;left:334px;white-space:nowrap" class="ft02">accesses which miss in a single cache&#160;line&#160;count as one&#160;ICACHE.MISS.&#160;</p>
<p style="position:absolute;top:743px;left:334px;white-space:nowrap" class="ft02">Specifically,&#160;the event counts when straight&#160;line code crosses&#160;the cache&#160;</p>
<p style="position:absolute;top:760px;left:334px;white-space:nowrap" class="ft02">line&#160;boundary, or&#160;when&#160;a&#160;branch target&#160;is to&#160;a new line, and that&#160;cache&#160;</p>
<p style="position:absolute;top:776px;left:334px;white-space:nowrap" class="ft02">line&#160;is not in&#160;the&#160;ICache. This&#160;event counts&#160;differently than Intel&#160;</p>
<p style="position:absolute;top:792px;left:334px;white-space:nowrap" class="ft02">processors based on&#160;the Silvermont&#160;microarchitecture.</p>
<p style="position:absolute;top:815px;left:70px;white-space:nowrap" class="ft02">80H</p>
<p style="position:absolute;top:815px;left:125px;white-space:nowrap" class="ft02">03H</p>
<p style="position:absolute;top:815px;left:187px;white-space:nowrap" class="ft02">ICACHE.ACCESSES</p>
<p style="position:absolute;top:815px;left:334px;white-space:nowrap" class="ft02">Counts requests&#160;to&#160;the Instruction&#160;Cache&#160;(ICache) for one&#160;or more&#160;</p>
<p style="position:absolute;top:832px;left:334px;white-space:nowrap" class="ft02">bytes in&#160;an&#160;ICache&#160;Line.&#160;The event strives&#160;to&#160;count on&#160;a cache&#160;line&#160;basis,&#160;</p>
<p style="position:absolute;top:848px;left:334px;white-space:nowrap" class="ft02">so that&#160;multiple fetches to&#160;a&#160;single cache line count as one&#160;</p>
<p style="position:absolute;top:864px;left:334px;white-space:nowrap" class="ft02">ICACHE.ACCESS.&#160;Specifically,&#160;the&#160;event counts when&#160;accesses from&#160;</p>
<p style="position:absolute;top:881px;left:334px;white-space:nowrap" class="ft02">straight&#160;line&#160;code&#160;crosses the cache&#160;line&#160;boundary, or&#160;when&#160;a&#160;branch&#160;</p>
<p style="position:absolute;top:898px;left:334px;white-space:nowrap" class="ft02">target&#160;is&#160;to&#160;a&#160;new line. This event&#160;counts differently than&#160;Intel&#160;</p>
<p style="position:absolute;top:914px;left:334px;white-space:nowrap" class="ft02">processors based on&#160;the Silvermont&#160;microarchitecture.</p>
<p style="position:absolute;top:936px;left:70px;white-space:nowrap" class="ft02">81H</p>
<p style="position:absolute;top:936px;left:125px;white-space:nowrap" class="ft02">04H</p>
<p style="position:absolute;top:936px;left:187px;white-space:nowrap" class="ft02">ITLB.MISS</p>
<p style="position:absolute;top:936px;left:334px;white-space:nowrap" class="ft02">Counts the number of&#160;times&#160;the&#160;machine was&#160;unable&#160;to&#160;find&#160;a&#160;</p>
<p style="position:absolute;top:953px;left:334px;white-space:nowrap" class="ft02">translation in&#160;the&#160;Instruction Translation Lookaside Buffer&#160;(ITLB)&#160;for&#160;a&#160;</p>
<p style="position:absolute;top:970px;left:334px;white-space:nowrap" class="ft02">linear&#160;address of&#160;an&#160;instruction fetch.&#160;It counts when&#160;new&#160;translations&#160;</p>
<p style="position:absolute;top:986px;left:334px;white-space:nowrap" class="ft02">are filled&#160;into the&#160;ITLB. The event is&#160;speculative in&#160;nature,&#160;but will not&#160;</p>
<p style="position:absolute;top:1003px;left:334px;white-space:nowrap" class="ft02">count translations&#160;(page walks) that&#160;are begun and&#160;not finished, or&#160;</p>
<p style="position:absolute;top:1019px;left:334px;white-space:nowrap" class="ft02">translations that&#160;are finished&#160;but not&#160;filled into&#160;the ITLB.</p>
<p style="position:absolute;top:100px;left:128px;white-space:nowrap" class="ft03">Table 19-24. &#160;Non-Architectural&#160;Performance&#160;Events for the&#160;Goldmont&#160;Microarchitecture&#160;(Contd.)</p>
<p style="position:absolute;top:121px;left:70px;white-space:nowrap" class="ft02">Event</p>
<p style="position:absolute;top:137px;left:70px;white-space:nowrap" class="ft02">Num.</p>
<p style="position:absolute;top:121px;left:125px;white-space:nowrap" class="ft02">Umask</p>
<p style="position:absolute;top:137px;left:125px;white-space:nowrap" class="ft02">Value</p>
<p style="position:absolute;top:137px;left:187px;white-space:nowrap" class="ft02">Event&#160;Name</p>
<p style="position:absolute;top:137px;left:334px;white-space:nowrap" class="ft02">Description</p>
<p style="position:absolute;top:137px;left:747px;white-space:nowrap" class="ft02">Comment</p>
</div>
</body>
</html>
