OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.

==========================================================================
resizer pre report_tns
--------------------------------------------------------------------------
tns -9.13

==========================================================================
resizer pre report_wns
--------------------------------------------------------------------------
wns -1.20

==========================================================================
resizer pre report_worst_slack
--------------------------------------------------------------------------
worst slack -1.20

==========================================================================
resizer pre report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2407_/G ^
   0.46
gen_encoder_units[2].encoder_unit/_420_/CK ^
   0.00      0.00       0.46


==========================================================================
resizer pre report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/_478_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   407  927.48                           rst_ni (net)
                  0.88    0.72    1.02 ^ gen_encoder_units[0].encoder_unit/_478_/RN (DFFR_X1)
                                  1.02   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[0].encoder_unit/_478_/CK (DFFR_X1)
                          1.29    1.29   library removal time
                                  1.29   data required time
-----------------------------------------------------------------------------
                                  1.29   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                 -0.26   slack (VIOLATED)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2811_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2377_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2811_/GN (DLL_X1)
                  0.01    0.04    1.54 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2811_/Q (DLL_X1)
     1    0.99                           gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/gen_cg_word_iter[0].cg_i.en_latch (net)
                  0.01    0.00    1.54 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2377_/A2 (AND2_X1)
                                  1.54   data arrival time

                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                          0.00    1.50   clock reconvergence pessimism
                                  1.50 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2377_/A1 (AND2_X1)
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/_411_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/_412_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[0].encoder_unit/_411_/CK (DFFR_X1)
                  0.01    0.07    0.07 ^ gen_encoder_units[0].encoder_unit/_411_/QN (DFFR_X1)
     2    2.75                           gen_encoder_units[0].encoder_unit/_001_ (net)
                  0.01    0.00    0.07 ^ gen_encoder_units[0].encoder_unit/_346_/A2 (OR2_X1)
                  0.01    0.03    0.09 ^ gen_encoder_units[0].encoder_unit/_346_/ZN (OR2_X1)
     1    1.79                           gen_encoder_units[0].encoder_unit/_101_ (net)
                  0.01    0.00    0.09 ^ gen_encoder_units[0].encoder_unit/_347_/A (INV_X1)
                  0.00    0.01    0.10 v gen_encoder_units[0].encoder_unit/_347_/ZN (INV_X1)
     1    1.13                           gen_encoder_units[0].encoder_unit/k_addr_n[2] (net)
                  0.00    0.00    0.10 v gen_encoder_units[0].encoder_unit/_412_/D (DFFR_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[0].encoder_unit/_412_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer pre report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/_478_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   407  927.48                           rst_ni (net)
                  0.88    0.72    1.02 ^ gen_encoder_units[0].encoder_unit/_478_/RN (DFFR_X1)
                                  1.02   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[0].encoder_unit/_478_/CK (DFFR_X1)
                         -0.15    2.85   library recovery time
                                  2.85   data required time
-----------------------------------------------------------------------------
                                  2.85   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  1.82   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2947_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2402_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2947_/GN (DLL_X1)
                  0.01    0.07    1.57 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2947_/Q (DLL_X1)
     1    3.45                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00    1.57 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2402_/A2 (AND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2402_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/_492_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/_424_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[2].encoder_unit/_492_/CK (DFFR_X1)
                  2.11    2.31    2.31 ^ gen_encoder_units[2].encoder_unit/_492_/Q (DFFR_X1)
   470  979.42                           gen_encoder_units[2].encoder_unit/c_addr_int[0] (net)
                  2.13    0.25    2.56 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_1276_/A (INV_X4)
                  0.59    0.65    3.21 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_1276_/ZN (INV_X4)
   116  223.27                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0917_ (net)
                  0.59    0.02    3.23 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_1350_/A2 (NOR2_X2)
                  0.19    0.44    3.67 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_1350_/ZN (NOR2_X2)
    32   64.90                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0991_ (net)
                  0.19    0.00    3.67 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2098_/A1 (NAND3_X1)
                  0.04    0.03    3.70 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2098_/ZN (NAND3_X1)
     1    1.61                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0567_ (net)
                  0.04    0.00    3.70 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2099_/A2 (NAND2_X1)
                  0.02    0.03    3.73 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2099_/ZN (NAND2_X1)
     1    2.13                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0568_ (net)
                  0.02    0.00    3.73 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2103_/A1 (NOR2_X1)
                  0.01    0.01    3.74 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2103_/ZN (NOR2_X1)
     1    1.68                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0572_ (net)
                  0.01    0.00    3.74 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2110_/A1 (NAND2_X1)
                  0.02    0.02    3.77 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2110_/ZN (NAND2_X1)
     1    5.00                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0579_ (net)
                  0.02    0.00    3.77 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2111_/A2 (NOR2_X1)
                  0.01    0.01    3.78 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2111_/ZN (NOR2_X1)
     1    1.61                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0580_ (net)
                  0.01    0.00    3.78 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2113_/A2 (NAND3_X1)
                  0.02    0.02    3.80 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2113_/ZN (NAND3_X1)
     1    4.22                           gen_encoder_units[2].encoder_unit/threshold_memory/read_outputs_subunits[43] (net)
                  0.02    0.00    3.80 ^ gen_encoder_units[2].encoder_unit/threshold_memory/read/_247_/A2 (NAND2_X1)
                  0.04    0.02    3.82 v gen_encoder_units[2].encoder_unit/threshold_memory/read/_247_/ZN (NAND2_X1)
     1    1.62                           gen_encoder_units[2].encoder_unit/threshold_memory/read/_085_ (net)
                  0.04    0.00    3.82 v gen_encoder_units[2].encoder_unit/threshold_memory/read/_249_/A1 (NAND2_X1)
                  0.02    0.03    3.85 ^ gen_encoder_units[2].encoder_unit/threshold_memory/read/_249_/ZN (NAND2_X1)
     1    1.89                           gen_encoder_units[2].encoder_unit/threshold_memory/read/_087_ (net)
                  0.02    0.00    3.85 ^ gen_encoder_units[2].encoder_unit/threshold_memory/read/_250_/A (INV_X1)
                  0.01    0.01    3.86 v gen_encoder_units[2].encoder_unit/threshold_memory/read/_250_/ZN (INV_X1)
     1    4.58                           gen_encoder_units[2].encoder_unit/threshold_memory/read/_088_ (net)
                  0.01    0.00    3.86 v gen_encoder_units[2].encoder_unit/threshold_memory/read/_251_/A2 (NAND2_X1)
                  0.02    0.03    3.89 ^ gen_encoder_units[2].encoder_unit/threshold_memory/read/_251_/ZN (NAND2_X1)
     1    7.56                           gen_encoder_units[2].encoder_unit/fp_compare.operand_b_i[11] (net)
                  0.02    0.00    3.89 ^ gen_encoder_units[2].encoder_unit/_318_/A (INV_X1)
                  0.01    0.01    3.91 v gen_encoder_units[2].encoder_unit/_318_/ZN (INV_X1)
     2    3.22                           gen_encoder_units[2].encoder_unit/_071_ (net)
                  0.01    0.00    3.91 v gen_encoder_units[2].encoder_unit/_319_/B1 (OAI22_X1)
                  0.04    0.05    3.95 ^ gen_encoder_units[2].encoder_unit/_319_/ZN (OAI22_X1)
     2    3.45                           gen_encoder_units[2].encoder_unit/_072_ (net)
                  0.04    0.00    3.95 ^ gen_encoder_units[2].encoder_unit/_336_/A1 (NAND2_X1)
                  0.01    0.02    3.97 v gen_encoder_units[2].encoder_unit/_336_/ZN (NAND2_X1)
     1    0.99                           gen_encoder_units[2].encoder_unit/_089_ (net)
                  0.01    0.00    3.97 v gen_encoder_units[2].encoder_unit/_337_/A1 (AND2_X1)
                  0.01    0.03    4.00 v gen_encoder_units[2].encoder_unit/_337_/ZN (AND2_X1)
     1    1.66                           gen_encoder_units[2].encoder_unit/_090_ (net)
                  0.01    0.00    4.00 v gen_encoder_units[2].encoder_unit/_340_/B1 (OAI21_X1)
                  0.03    0.03    4.03 ^ gen_encoder_units[2].encoder_unit/_340_/ZN (OAI21_X1)
     2    3.50                           gen_encoder_units[2].encoder_unit/_093_ (net)
                  0.03    0.00    4.03 ^ gen_encoder_units[2].encoder_unit/_341_/B1 (OAI21_X1)
                  0.01    0.02    4.05 v gen_encoder_units[2].encoder_unit/_341_/ZN (OAI21_X1)
     1    1.55                           gen_encoder_units[2].encoder_unit/_094_ (net)
                  0.01    0.00    4.05 v gen_encoder_units[2].encoder_unit/_342_/A1 (NAND2_X1)
                  0.01    0.01    4.06 ^ gen_encoder_units[2].encoder_unit/_342_/ZN (NAND2_X1)
     1    1.00                           gen_encoder_units[2].encoder_unit/_095_ (net)
                  0.01    0.00    4.06 ^ gen_encoder_units[2].encoder_unit/_345_/A1 (AND2_X1)
                  0.03    0.06    4.12 ^ gen_encoder_units[2].encoder_unit/_345_/ZN (AND2_X1)
     2   13.73                           gen_encoder_units[2].encoder_unit/_098_ (net)
                  0.03    0.00    4.12 ^ gen_encoder_units[2].encoder_unit/_392_/A2 (NAND3_X1)
                  0.01    0.03    4.15 v gen_encoder_units[2].encoder_unit/_392_/ZN (NAND3_X1)
     1    1.74                           gen_encoder_units[2].encoder_unit/_130_ (net)
                  0.01    0.00    4.15 v gen_encoder_units[2].encoder_unit/_394_/A1 (NAND2_X1)
                  0.01    0.02    4.17 ^ gen_encoder_units[2].encoder_unit/_394_/ZN (NAND2_X1)
     1    1.43                           gen_encoder_units[2].encoder_unit/_006_ (net)
                  0.01    0.00    4.17 ^ gen_encoder_units[2].encoder_unit/_424_/D (DFFR_X1)
                                  4.17   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[2].encoder_unit/_424_/CK (DFFR_X1)
                         -0.03    2.97   library setup time
                                  2.97   data required time
-----------------------------------------------------------------------------
                                  2.97   data required time
                                 -4.17   data arrival time
-----------------------------------------------------------------------------
                                 -1.20   slack (VIOLATED)



==========================================================================
resizer pre report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/_478_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   407  927.48                           rst_ni (net)
                  0.88    0.72    1.02 ^ gen_encoder_units[0].encoder_unit/_478_/RN (DFFR_X1)
                                  1.02   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[0].encoder_unit/_478_/CK (DFFR_X1)
                         -0.15    2.85   library recovery time
                                  2.85   data required time
-----------------------------------------------------------------------------
                                  2.85   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  1.82   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2947_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2402_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2947_/GN (DLL_X1)
                  0.01    0.07    1.57 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2947_/Q (DLL_X1)
     1    3.45                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00    1.57 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2402_/A2 (AND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2402_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/_492_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/_424_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[2].encoder_unit/_492_/CK (DFFR_X1)
                  2.11    2.31    2.31 ^ gen_encoder_units[2].encoder_unit/_492_/Q (DFFR_X1)
   470  979.42                           gen_encoder_units[2].encoder_unit/c_addr_int[0] (net)
                  2.13    0.25    2.56 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_1276_/A (INV_X4)
                  0.59    0.65    3.21 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_1276_/ZN (INV_X4)
   116  223.27                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0917_ (net)
                  0.59    0.02    3.23 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_1350_/A2 (NOR2_X2)
                  0.19    0.44    3.67 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_1350_/ZN (NOR2_X2)
    32   64.90                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0991_ (net)
                  0.19    0.00    3.67 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2098_/A1 (NAND3_X1)
                  0.04    0.03    3.70 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2098_/ZN (NAND3_X1)
     1    1.61                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0567_ (net)
                  0.04    0.00    3.70 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2099_/A2 (NAND2_X1)
                  0.02    0.03    3.73 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2099_/ZN (NAND2_X1)
     1    2.13                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0568_ (net)
                  0.02    0.00    3.73 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2103_/A1 (NOR2_X1)
                  0.01    0.01    3.74 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2103_/ZN (NOR2_X1)
     1    1.68                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0572_ (net)
                  0.01    0.00    3.74 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2110_/A1 (NAND2_X1)
                  0.02    0.02    3.77 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2110_/ZN (NAND2_X1)
     1    5.00                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0579_ (net)
                  0.02    0.00    3.77 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2111_/A2 (NOR2_X1)
                  0.01    0.01    3.78 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2111_/ZN (NOR2_X1)
     1    1.61                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_0580_ (net)
                  0.01    0.00    3.78 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2113_/A2 (NAND3_X1)
                  0.02    0.02    3.80 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2113_/ZN (NAND3_X1)
     1    4.22                           gen_encoder_units[2].encoder_unit/threshold_memory/read_outputs_subunits[43] (net)
                  0.02    0.00    3.80 ^ gen_encoder_units[2].encoder_unit/threshold_memory/read/_247_/A2 (NAND2_X1)
                  0.04    0.02    3.82 v gen_encoder_units[2].encoder_unit/threshold_memory/read/_247_/ZN (NAND2_X1)
     1    1.62                           gen_encoder_units[2].encoder_unit/threshold_memory/read/_085_ (net)
                  0.04    0.00    3.82 v gen_encoder_units[2].encoder_unit/threshold_memory/read/_249_/A1 (NAND2_X1)
                  0.02    0.03    3.85 ^ gen_encoder_units[2].encoder_unit/threshold_memory/read/_249_/ZN (NAND2_X1)
     1    1.89                           gen_encoder_units[2].encoder_unit/threshold_memory/read/_087_ (net)
                  0.02    0.00    3.85 ^ gen_encoder_units[2].encoder_unit/threshold_memory/read/_250_/A (INV_X1)
                  0.01    0.01    3.86 v gen_encoder_units[2].encoder_unit/threshold_memory/read/_250_/ZN (INV_X1)
     1    4.58                           gen_encoder_units[2].encoder_unit/threshold_memory/read/_088_ (net)
                  0.01    0.00    3.86 v gen_encoder_units[2].encoder_unit/threshold_memory/read/_251_/A2 (NAND2_X1)
                  0.02    0.03    3.89 ^ gen_encoder_units[2].encoder_unit/threshold_memory/read/_251_/ZN (NAND2_X1)
     1    7.56                           gen_encoder_units[2].encoder_unit/fp_compare.operand_b_i[11] (net)
                  0.02    0.00    3.89 ^ gen_encoder_units[2].encoder_unit/_318_/A (INV_X1)
                  0.01    0.01    3.91 v gen_encoder_units[2].encoder_unit/_318_/ZN (INV_X1)
     2    3.22                           gen_encoder_units[2].encoder_unit/_071_ (net)
                  0.01    0.00    3.91 v gen_encoder_units[2].encoder_unit/_319_/B1 (OAI22_X1)
                  0.04    0.05    3.95 ^ gen_encoder_units[2].encoder_unit/_319_/ZN (OAI22_X1)
     2    3.45                           gen_encoder_units[2].encoder_unit/_072_ (net)
                  0.04    0.00    3.95 ^ gen_encoder_units[2].encoder_unit/_336_/A1 (NAND2_X1)
                  0.01    0.02    3.97 v gen_encoder_units[2].encoder_unit/_336_/ZN (NAND2_X1)
     1    0.99                           gen_encoder_units[2].encoder_unit/_089_ (net)
                  0.01    0.00    3.97 v gen_encoder_units[2].encoder_unit/_337_/A1 (AND2_X1)
                  0.01    0.03    4.00 v gen_encoder_units[2].encoder_unit/_337_/ZN (AND2_X1)
     1    1.66                           gen_encoder_units[2].encoder_unit/_090_ (net)
                  0.01    0.00    4.00 v gen_encoder_units[2].encoder_unit/_340_/B1 (OAI21_X1)
                  0.03    0.03    4.03 ^ gen_encoder_units[2].encoder_unit/_340_/ZN (OAI21_X1)
     2    3.50                           gen_encoder_units[2].encoder_unit/_093_ (net)
                  0.03    0.00    4.03 ^ gen_encoder_units[2].encoder_unit/_341_/B1 (OAI21_X1)
                  0.01    0.02    4.05 v gen_encoder_units[2].encoder_unit/_341_/ZN (OAI21_X1)
     1    1.55                           gen_encoder_units[2].encoder_unit/_094_ (net)
                  0.01    0.00    4.05 v gen_encoder_units[2].encoder_unit/_342_/A1 (NAND2_X1)
                  0.01    0.01    4.06 ^ gen_encoder_units[2].encoder_unit/_342_/ZN (NAND2_X1)
     1    1.00                           gen_encoder_units[2].encoder_unit/_095_ (net)
                  0.01    0.00    4.06 ^ gen_encoder_units[2].encoder_unit/_345_/A1 (AND2_X1)
                  0.03    0.06    4.12 ^ gen_encoder_units[2].encoder_unit/_345_/ZN (AND2_X1)
     2   13.73                           gen_encoder_units[2].encoder_unit/_098_ (net)
                  0.03    0.00    4.12 ^ gen_encoder_units[2].encoder_unit/_392_/A2 (NAND3_X1)
                  0.01    0.03    4.15 v gen_encoder_units[2].encoder_unit/_392_/ZN (NAND3_X1)
     1    1.74                           gen_encoder_units[2].encoder_unit/_130_ (net)
                  0.01    0.00    4.15 v gen_encoder_units[2].encoder_unit/_394_/A1 (NAND2_X1)
                  0.01    0.02    4.17 ^ gen_encoder_units[2].encoder_unit/_394_/ZN (NAND2_X1)
     1    1.43                           gen_encoder_units[2].encoder_unit/_006_ (net)
                  0.01    0.00    4.17 ^ gen_encoder_units[2].encoder_unit/_424_/D (DFFR_X1)
                                  4.17   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[2].encoder_unit/_424_/CK (DFFR_X1)
                         -0.03    2.97   library setup time
                                  2.97   data required time
-----------------------------------------------------------------------------
                                  2.97   data required time
                                 -4.17   data arrival time
-----------------------------------------------------------------------------
                                 -1.20   slack (VIOLATED)



==========================================================================
resizer pre report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.11e-02   9.70e-04   2.94e-04   1.24e-02  56.5%
Combinational          1.98e-03   7.10e-03   4.44e-04   9.52e-03  43.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.31e-02   8.07e-03   7.38e-04   2.19e-02 100.0%
                          59.8%      36.9%       3.4%

==========================================================================
resizer pre report_design_area
--------------------------------------------------------------------------
Design area 45553 u^2 38% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
30399

==========================================================================
pin_count
--------------------------------------------------------------------------
95951

Perform port buffering...
[INFO RSZ-0027] Inserted 354 input buffers.
[INFO RSZ-0028] Inserted 10 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 661um.
[INFO RSZ-0034] Found 1954 slew violations.
[INFO RSZ-0036] Found 112 capacitance violations.
[INFO RSZ-0037] Found 1 long wires.
[INFO RSZ-0038] Inserted 178 buffers in 1977 nets.
[INFO RSZ-0039] Resized 1172 instances.
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 4 tie LOGIC0_X1 instances.
Repair tie hi fanout...

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
resizer report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2407_/G ^
   0.46
gen_encoder_units[2].encoder_unit/_420_/CK ^
   0.00      0.00       0.46


==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_438_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.09                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.01    0.02    0.32 ^ input258/Z (BUF_X32)
    83  245.71                           net258 (net)
                  0.07    0.06    0.38 ^ gen_encoder_units[1].encoder_unit/_438_/RN (DFFR_X1)
                                  0.38   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[1].encoder_unit/_438_/CK (DFFR_X1)
                          0.27    0.27   library removal time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2811_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2377_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2811_/GN (DLL_X1)
                  0.01    0.04    1.54 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2811_/Q (DLL_X1)
     1    0.99                           gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/gen_cg_word_iter[0].cg_i.en_latch (net)
                  0.01    0.00    1.54 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2377_/A2 (AND2_X1)
                                  1.54   data arrival time

                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                          0.00    1.50   clock reconvergence pessimism
                                  1.50 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2377_/A1 (AND2_X1)
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/_411_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/_412_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[0].encoder_unit/_411_/CK (DFFR_X1)
                  0.01    0.07    0.07 ^ gen_encoder_units[0].encoder_unit/_411_/QN (DFFR_X1)
     2    2.75                           gen_encoder_units[0].encoder_unit/_001_ (net)
                  0.01    0.00    0.07 ^ gen_encoder_units[0].encoder_unit/_346_/A2 (OR2_X1)
                  0.01    0.03    0.09 ^ gen_encoder_units[0].encoder_unit/_346_/ZN (OR2_X1)
     1    1.79                           gen_encoder_units[0].encoder_unit/_101_ (net)
                  0.01    0.00    0.09 ^ gen_encoder_units[0].encoder_unit/_347_/A (INV_X1)
                  0.00    0.01    0.10 v gen_encoder_units[0].encoder_unit/_347_/ZN (INV_X1)
     1    1.13                           gen_encoder_units[0].encoder_unit/k_addr_n[2] (net)
                  0.00    0.00    0.10 v gen_encoder_units[0].encoder_unit/_412_/D (DFFR_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[0].encoder_unit/_412_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/_478_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.09                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.01    0.02    0.32 ^ input258/Z (BUF_X32)
    83  245.71                           net258 (net)
                  0.06    0.04    0.36 ^ max_length542/A (BUF_X32)
                  0.01    0.03    0.40 ^ max_length542/Z (BUF_X32)
   111  324.15                           net542 (net)
                  0.16    0.13    0.53 ^ max_length540/A (BUF_X32)
                  0.01    0.03    0.56 ^ max_length540/Z (BUF_X32)
   117  281.83                           net540 (net)
                  0.20    0.16    0.72 ^ gen_encoder_units[0].encoder_unit/_478_/RN (DFFR_X1)
                                  0.72   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[0].encoder_unit/_478_/CK (DFFR_X1)
                          0.01    3.01   library recovery time
                                  3.01   data required time
-----------------------------------------------------------------------------
                                  3.01   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  2.30   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2947_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2402_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2947_/GN (DLL_X1)
                  0.01    0.07    1.57 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2947_/Q (DLL_X1)
     1    3.45                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00    1.57 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2402_/A2 (AND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2402_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_147_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2848_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_147_/CK (DFFR_X2)
                  0.13    0.25    0.25 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_147_/Q (DFFR_X2)
    69  120.27                           gen_encoder_units[1].encoder_unit/threshold_memory/wdata_a_q[4] (net)
                  0.13    0.01    0.26 ^ max_cap460/A (BUF_X16)
                  0.02    0.04    0.30 ^ max_cap460/Z (BUF_X16)
    61   95.97                           net460 (net)
                  0.03    0.02    0.32 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2848_/D (DLH_X1)
                                  0.32   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2848_/G (DLH_X1)
                          0.32    0.32   time borrowed from endpoint
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       1.50
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.48
actual time borrow                      0.32
--------------------------------------------



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/_478_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.09                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.01    0.02    0.32 ^ input258/Z (BUF_X32)
    83  245.71                           net258 (net)
                  0.06    0.04    0.36 ^ max_length542/A (BUF_X32)
                  0.01    0.03    0.40 ^ max_length542/Z (BUF_X32)
   111  324.15                           net542 (net)
                  0.16    0.13    0.53 ^ max_length540/A (BUF_X32)
                  0.01    0.03    0.56 ^ max_length540/Z (BUF_X32)
   117  281.83                           net540 (net)
                  0.20    0.16    0.72 ^ gen_encoder_units[0].encoder_unit/_478_/RN (DFFR_X1)
                                  0.72   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[0].encoder_unit/_478_/CK (DFFR_X1)
                          0.01    3.01   library recovery time
                                  3.01   data required time
-----------------------------------------------------------------------------
                                  3.01   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  2.30   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2947_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2402_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2947_/GN (DLL_X1)
                  0.01    0.07    1.57 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2947_/Q (DLL_X1)
     1    3.45                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00    1.57 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2402_/A2 (AND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2402_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_147_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2848_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_147_/CK (DFFR_X2)
                  0.13    0.25    0.25 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_147_/Q (DFFR_X2)
    69  120.27                           gen_encoder_units[1].encoder_unit/threshold_memory/wdata_a_q[4] (net)
                  0.13    0.01    0.26 ^ max_cap460/A (BUF_X16)
                  0.02    0.04    0.30 ^ max_cap460/Z (BUF_X16)
    61   95.97                           net460 (net)
                  0.03    0.02    0.32 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2848_/D (DLH_X1)
                                  0.32   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2848_/G (DLH_X1)
                          0.32    0.32   time borrowed from endpoint
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       1.50
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.48
actual time borrow                      0.32
--------------------------------------------



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
gen_encoder_units[1].encoder_unit/threshold_memory/_154_/Q  120.85  125.66   -4.81 (VIOLATED)
gen_encoder_units[0].encoder_unit/_353_/ZN   52.03   52.52   -0.49 (VIOLATED)
gen_encoder_units[1].encoder_unit/_357_/ZN   52.03   52.07   -0.04 (VIOLATED)


==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.06516838818788528

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3282

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
-4.807176113128662

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0398

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.3198

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.09e-02   6.68e-04   2.97e-04   1.18e-02  55.1%
Combinational          1.85e-03   7.30e-03   5.05e-04   9.65e-03  44.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.27e-02   7.96e-03   8.02e-04   2.15e-02 100.0%
                          59.2%      37.0%       3.7%

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 46646 u^2 39% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
30942

==========================================================================
pin_count
--------------------------------------------------------------------------
97036

Elapsed time: 0:22.93[h:]min:sec. CPU time: user 22.73 sys 0.18 (99%). Peak memory: 262644KB.
