# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../stg_project.gen/sources_1/ip/hecatia_dist_mem/sim/hecatia_dist_mem.v" \
"../../../../../STG/Code/hecatia.v" \
"../../../../../STG/testbench/hecatia_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
