##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for BUTTON_CLOCK
		4.2::Critical Path Report for NOTIFY_CLOCK
		4.3::Critical Path Report for PWM_CLOCK
		4.4::Critical Path Report for SPIM_EEPROM_IntClock
		4.5::Critical Path Report for SPIM_IMU_IntClock
		4.6::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SPIM_EEPROM_IntClock:R vs. SPIM_EEPROM_IntClock:R)
		5.2::Critical Path Report for (SPIM_IMU_IntClock:R vs. SPIM_IMU_IntClock:R)
		5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.4::Critical Path Report for (PWM_CLOCK:R vs. PWM_CLOCK:R)
		5.5::Critical Path Report for (NOTIFY_CLOCK:R vs. NOTIFY_CLOCK:R)
		5.6::Critical Path Report for (BUTTON_CLOCK:R vs. BUTTON_CLOCK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 19
Clock: ADC_DELSIG_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_DELSIG_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_DELSIG_theACLK                  | N/A                   | Target: 0.13 MHz    | 
Clock: ADC_DELSIG_theACLK(fixed-function)  | N/A                   | Target: 0.13 MHz    | 
Clock: BUTTON_CLOCK                        | Frequency: 47.00 MHz  | Target: 0.00 MHz    | 
Clock: BUTTON_CLOCK(fixed-function)        | N/A                   | Target: 0.00 MHz    | 
Clock: CyBUS_CLK                           | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                               | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                               | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                           | N/A                   | Target: 24.00 MHz   | 
Clock: MAIN_CLOCK                          | N/A                   | Target: 0.00 MHz    | 
Clock: MAIN_CLOCK(fixed-function)          | N/A                   | Target: 0.00 MHz    | 
Clock: NOTIFY_CLOCK                        | Frequency: 80.61 MHz  | Target: 0.00 MHz    | 
Clock: PWM_CLOCK                           | Frequency: 84.74 MHz  | Target: 0.10 MHz    | 
Clock: SPIM_EEPROM_IntClock                | Frequency: 73.85 MHz  | Target: 6.00 MHz    | 
Clock: SPIM_IMU_IntClock                   | Frequency: 59.59 MHz  | Target: 2.00 MHz    | 
Clock: UART_IntClock                       | Frequency: 50.79 MHz  | Target: 0.92 MHz    | 
Clock: \ADC_DELSIG:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
BUTTON_CLOCK          BUTTON_CLOCK          1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
NOTIFY_CLOCK          NOTIFY_CLOCK          1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
PWM_CLOCK             PWM_CLOCK             1e+007           9988199      N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_EEPROM_IntClock  SPIM_EEPROM_IntClock  166667           153126       N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_IMU_IntClock     SPIM_IMU_IntClock     500000           483218       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock         UART_IntClock         1.08333e+006     1063645      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name           Setup to Clk  Clock Name:Phase        
------------------  ------------  ----------------------  
BUTTON_PIN(0)_PAD   17116         BUTTON_CLOCK:R          
MISO_EEPROM(0)_PAD  18051         SPIM_EEPROM_IntClock:R  
MISO_IMU(0)_PAD     21192         SPIM_IMU_IntClock:R     
RX_PIN(0)_PAD       22332         UART_IntClock:R         


                       3.2::Clock to Out
                       -----------------

Port Name           Clock to Out  Clock Name:Phase        
------------------  ------------  ----------------------  
BLUE_PIN(0)_PAD     22481         PWM_CLOCK:R             
GREEN_PIN(0)_PAD    21983         PWM_CLOCK:R             
MOSI_EEPROM(0)_PAD  24146         SPIM_EEPROM_IntClock:R  
MOSI_IMU(0)_PAD     23930         SPIM_IMU_IntClock:R     
ONBOARD_LED(0)_PAD  26701         NOTIFY_CLOCK:R          
RED_PIN(0)_PAD      23533         PWM_CLOCK:R             
SCLK_EEPROM(0)_PAD  24684         SPIM_EEPROM_IntClock:R  
SCLK_IMU(0)_PAD     24014         SPIM_IMU_IntClock:R     
TX_PIN(0)_PAD       31676         UART_IntClock:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for BUTTON_CLOCK
******************************************
Clock: BUTTON_CLOCK
Frequency: 47.00 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_2
Capture Clock  : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 9999978723p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15217
-------------------------------------   ----- 
End-of-path arrival time (ps)           15217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
Net_23914/q                                      macrocell54     1250   1250  9999978723  RISE       1
Net_24015/main_0                                 macrocell3      4609   5859  9999978723  RISE       1
Net_24015/q                                      macrocell3      3350   9209  9999978723  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_2  datapathcell3   6008  15217  9999978723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for NOTIFY_CLOCK
******************************************
Clock: NOTIFY_CLOCK
Frequency: 80.61 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9999987594p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6346
-------------------------------------   ---- 
End-of-path arrival time (ps)           6346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT       slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290  9999987594  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   4056   6346  9999987594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PWM_CLOCK
***************************************
Clock: PWM_CLOCK
Frequency: 84.74 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9988199p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5741
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q        macrocell32     1250   1250  9988199  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   4491   5741  9988199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for SPIM_EEPROM_IntClock
**************************************************
Clock: SPIM_EEPROM_IntClock
Frequency: 73.85 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_EEPROM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_EEPROM:BSPIM:RxStsReg\/clock
Path slack     : 153126p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13041
-------------------------------------   ----- 
End-of-path arrival time (ps)           13041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  153126  RISE       1
\SPIM_EEPROM:BSPIM:rx_status_6\/main_5          macrocell15     3776   7356  153126  RISE       1
\SPIM_EEPROM:BSPIM:rx_status_6\/q               macrocell15     3350  10706  153126  RISE       1
\SPIM_EEPROM:BSPIM:RxStsReg\/status_6           statusicell8    2335  13041  153126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:RxStsReg\/clock                         statusicell8        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for SPIM_IMU_IntClock
***********************************************
Clock: SPIM_IMU_IntClock
Frequency: 59.59 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 483218p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -8480
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8302
-------------------------------------   ---- 
End-of-path arrival time (ps)           8302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q            macrocell46     1250   1250  483218  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell4   7052   8302  483218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 50.79 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063645p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14329
-------------------------------------   ----- 
End-of-path arrival time (ps)           14329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell69   1250   1250  1063645  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell20   7416   8666  1063645  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell20   3350  12016  1063645  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2313  14329  1063645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SPIM_EEPROM_IntClock:R vs. SPIM_EEPROM_IntClock:R)
*********************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_EEPROM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_EEPROM:BSPIM:RxStsReg\/clock
Path slack     : 153126p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13041
-------------------------------------   ----- 
End-of-path arrival time (ps)           13041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  153126  RISE       1
\SPIM_EEPROM:BSPIM:rx_status_6\/main_5          macrocell15     3776   7356  153126  RISE       1
\SPIM_EEPROM:BSPIM:rx_status_6\/q               macrocell15     3350  10706  153126  RISE       1
\SPIM_EEPROM:BSPIM:RxStsReg\/status_6           statusicell8    2335  13041  153126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:RxStsReg\/clock                         statusicell8        0      0  RISE       1


5.2::Critical Path Report for (SPIM_IMU_IntClock:R vs. SPIM_IMU_IntClock:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 483218p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -8480
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8302
-------------------------------------   ---- 
End-of-path arrival time (ps)           8302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q            macrocell46     1250   1250  483218  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell4   7052   8302  483218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063645p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14329
-------------------------------------   ----- 
End-of-path arrival time (ps)           14329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell69   1250   1250  1063645  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell20   7416   8666  1063645  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell20   3350  12016  1063645  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2313  14329  1063645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


5.4::Critical Path Report for (PWM_CLOCK:R vs. PWM_CLOCK:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9988199p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5741
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q        macrocell32     1250   1250  9988199  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   4491   5741  9988199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (NOTIFY_CLOCK:R vs. NOTIFY_CLOCK:R)
*****************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9999987594p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6346
-------------------------------------   ---- 
End-of-path arrival time (ps)           6346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT       slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290  9999987594  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   4056   6346  9999987594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (BUTTON_CLOCK:R vs. BUTTON_CLOCK:R)
*****************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_2
Capture Clock  : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 9999978723p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15217
-------------------------------------   ----- 
End-of-path arrival time (ps)           15217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
Net_23914/q                                      macrocell54     1250   1250  9999978723  RISE       1
Net_24015/main_0                                 macrocell3      4609   5859  9999978723  RISE       1
Net_24015/q                                      macrocell3      3350   9209  9999978723  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_2  datapathcell3   6008  15217  9999978723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_EEPROM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_EEPROM:BSPIM:RxStsReg\/clock
Path slack     : 153126p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13041
-------------------------------------   ----- 
End-of-path arrival time (ps)           13041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  153126  RISE       1
\SPIM_EEPROM:BSPIM:rx_status_6\/main_5          macrocell15     3776   7356  153126  RISE       1
\SPIM_EEPROM:BSPIM:rx_status_6\/q               macrocell15     3350  10706  153126  RISE       1
\SPIM_EEPROM:BSPIM:RxStsReg\/status_6           statusicell8    2335  13041  153126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:RxStsReg\/clock                         statusicell8        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 153249p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -2850
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3   count7cell      1940   1940  153249  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/main_1  macrocell12     2667   4607  153249  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/q       macrocell12     3350   7957  153249  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell6   2611  10568  153249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 154125p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9031
-------------------------------------   ---- 
End-of-path arrival time (ps)           9031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  154125  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_8              macrocell56     5451   9031  154125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 154125p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9031
-------------------------------------   ---- 
End-of-path arrival time (ps)           9031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  154125  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_8              macrocell57     5451   9031  154125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 154563p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q            macrocell56     1250   1250  154563  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell6   4843   6093  154563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_EEPROM:BSPIM:TxStsReg\/clock
Path slack     : 154976p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11191
-------------------------------------   ----- 
End-of-path arrival time (ps)           11191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q           macrocell56    1250   1250  154563  RISE       1
\SPIM_EEPROM:BSPIM:tx_status_0\/main_0  macrocell13    4267   5517  154976  RISE       1
\SPIM_EEPROM:BSPIM:tx_status_0\/q       macrocell13    3350   8867  154976  RISE       1
\SPIM_EEPROM:BSPIM:TxStsReg\/status_0   statusicell7   2324  11191  154976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:TxStsReg\/clock                         statusicell7        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_EEPROM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:state_0\/clock_0
Path slack     : 155137p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8019
-------------------------------------   ---- 
End-of-path arrival time (ps)           8019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  154125  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/main_3              macrocell58     4439   8019  155137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_29030/main_4
Capture Clock  : Net_29030/clock_0
Path slack     : 155468p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7688
-------------------------------------   ---- 
End-of-path arrival time (ps)           7688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell6   5360   5360  155468  RISE       1
Net_29030/main_4                       macrocell55     2328   7688  155468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_EEPROM:BSPIM:TxStsReg\/clock
Path slack     : 155589p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10578
-------------------------------------   ----- 
End-of-path arrival time (ps)           10578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3   count7cell     1940   1940  153249  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/main_1  macrocell12    2667   4607  153249  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/q       macrocell12    3350   7957  153249  RISE       1
\SPIM_EEPROM:BSPIM:TxStsReg\/status_3    statusicell7   2621  10578  155589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:TxStsReg\/clock                         statusicell7        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 155985p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q            macrocell57     1250   1250  155565  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell6   3422   4672  155985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 156478p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q            macrocell58     1250   1250  156158  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell6   2928   4178  156478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 157134p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q         macrocell56   1250   1250  154563  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_0  macrocell60   4773   6023  157134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 157315p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q         macrocell57   1250   1250  155565  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_1  macrocell60   4591   5841  157315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : Net_29027/main_2
Capture Clock  : Net_29027/clock_0
Path slack     : 157329p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5828
-------------------------------------   ---- 
End-of-path arrival time (ps)           5828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q  macrocell58   1250   1250  156158  RISE       1
Net_29027/main_2               macrocell59   4578   5828  157329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29027/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : Net_29029/main_2
Capture Clock  : Net_29029/clock_0
Path slack     : 157329p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5828
-------------------------------------   ---- 
End-of-path arrival time (ps)           5828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q  macrocell58   1250   1250  156158  RISE       1
Net_29029/main_2               macrocell63   4578   5828  157329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29029/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : Net_29030/main_1
Capture Clock  : Net_29030/clock_0
Path slack     : 157640p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q  macrocell56   1250   1250  154563  RISE       1
Net_29030/main_1               macrocell55   4267   5517  157640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 157707p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  153271  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_7    macrocell60   3510   5450  157707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 157800p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  153249  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_4      macrocell56   3417   5357  157800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 157800p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  153249  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_4      macrocell57   3417   5357  157800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 157800p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  153249  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_4     macrocell61   3417   5357  157800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 157810p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  153271  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_7      macrocell56   3407   5347  157810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 157810p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  153271  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_7      macrocell57   3407   5347  157810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 157810p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  153271  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_7     macrocell61   3407   5347  157810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 157855p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  153249  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_4    macrocell60   3362   5302  157855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 157896p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q       macrocell58   1250   1250  156158  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_2  macrocell56   4011   5261  157896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 157896p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q       macrocell58   1250   1250  156158  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_2  macrocell57   4011   5261  157896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 157896p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q        macrocell58   1250   1250  156158  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_2  macrocell61   4011   5261  157896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 157923p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q         macrocell58   1250   1250  156158  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_2  macrocell60   3983   5233  157923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_4
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 157953p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  153578  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_3      macrocell56   3264   5204  157953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_4
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 157953p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  153578  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_3      macrocell57   3264   5204  157953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_4
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 157953p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  153578  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_3     macrocell61   3264   5204  157953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_2
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 157977p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  153601  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_5      macrocell56   3240   5180  157977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_2
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 157977p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  153601  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_5      macrocell57   3240   5180  157977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_2
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 157977p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  153601  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_5     macrocell61   3240   5180  157977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 157981p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  153604  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_6      macrocell56   3236   5176  157981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 157981p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  153604  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_6      macrocell57   3236   5176  157981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 157981p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  153604  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_6     macrocell61   3236   5176  157981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_4
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 158019p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  153578  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_3    macrocell60   3198   5138  158019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:state_0\/clock_0
Path slack     : 158032p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q       macrocell56   1250   1250  154563  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/main_0  macrocell58   3875   5125  158032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:cnt_enable\/clock_0
Path slack     : 158032p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q          macrocell56   1250   1250  154563  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/main_0  macrocell62   3875   5125  158032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_2
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 158038p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  153601  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_5    macrocell60   3178   5118  158038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 158039p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  153604  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_6    macrocell60   3177   5117  158039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_29029/q
Path End       : Net_29029/main_3
Capture Clock  : Net_29029/clock_0
Path slack     : 158099p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29029/clock_0                                          macrocell63         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_29029/q       macrocell63   1250   1250  158099  RISE       1
Net_29029/main_3  macrocell63   3808   5058  158099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29029/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_29030/q
Path End       : Net_29030/main_0
Capture Clock  : Net_29030/clock_0
Path slack     : 158151p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5006
-------------------------------------   ---- 
End-of-path arrival time (ps)           5006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_29030/q       macrocell55   1250   1250  158151  RISE       1
Net_29030/main_0  macrocell55   3756   5006  158151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:state_0\/clock_0
Path slack     : 158211p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q       macrocell57   1250   1250  155565  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/main_1  macrocell58   3695   4945  158211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:cnt_enable\/clock_0
Path slack     : 158211p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q          macrocell57   1250   1250  155565  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/main_1  macrocell62   3695   4945  158211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : Net_29030/main_2
Capture Clock  : Net_29030/clock_0
Path slack     : 158229p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q  macrocell57   1250   1250  155565  RISE       1
Net_29030/main_2               macrocell55   3677   4927  158229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : Net_29027/main_1
Capture Clock  : Net_29027/clock_0
Path slack     : 158367p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q  macrocell57   1250   1250  155565  RISE       1
Net_29027/main_1               macrocell59   3539   4789  158367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29027/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : Net_29029/main_1
Capture Clock  : Net_29029/clock_0
Path slack     : 158367p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q  macrocell57   1250   1250  155565  RISE       1
Net_29029/main_1               macrocell63   3539   4789  158367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29029/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : Net_29030/main_6
Capture Clock  : Net_29030/clock_0
Path slack     : 158550p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  153249  RISE       1
Net_29030/main_6                        macrocell55   2667   4607  158550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : Net_29030/main_9
Capture Clock  : Net_29030/clock_0
Path slack     : 158572p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  153271  RISE       1
Net_29030/main_9                        macrocell55   2645   4585  158572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : Net_29027/main_0
Capture Clock  : Net_29027/clock_0
Path slack     : 158683p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q  macrocell56   1250   1250  154563  RISE       1
Net_29027/main_0               macrocell59   3224   4474  158683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29027/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : Net_29029/main_0
Capture Clock  : Net_29029/clock_0
Path slack     : 158683p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q  macrocell56   1250   1250  154563  RISE       1
Net_29029/main_0               macrocell63   3224   4474  158683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29029/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:ld_ident\/q
Path End       : Net_29030/main_10
Capture Clock  : Net_29030/clock_0
Path slack     : 158704p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:ld_ident\/q  macrocell61   1250   1250  158704  RISE       1
Net_29030/main_10               macrocell55   3203   4453  158704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:cnt_enable\/q
Path End       : \SPIM_EEPROM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_EEPROM:BSPIM:BitCounter\/clock
Path slack     : 158735p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -4060
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           162607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:cnt_enable\/q       macrocell62   1250   1250  158735  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/enable  count7cell    2622   3872  158735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:state_0\/clock_0
Path slack     : 158822p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q       macrocell58   1250   1250  156158  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/main_2  macrocell58   3085   4335  158822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:cnt_enable\/clock_0
Path slack     : 158822p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q          macrocell58   1250   1250  156158  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/main_2  macrocell62   3085   4335  158822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : Net_29030/main_3
Capture Clock  : Net_29030/clock_0
Path slack     : 158822p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q  macrocell58   1250   1250  156158  RISE       1
Net_29030/main_3               macrocell55   3084   4334  158822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_4
Path End       : Net_29030/main_5
Capture Clock  : Net_29030/clock_0
Path slack     : 158879p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  153578  RISE       1
Net_29030/main_5                        macrocell55   2338   4278  158879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_2
Path End       : Net_29030/main_7
Capture Clock  : Net_29030/clock_0
Path slack     : 158902p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  153601  RISE       1
Net_29030/main_7                        macrocell55   2315   4255  158902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : Net_29030/main_8
Capture Clock  : Net_29030/clock_0
Path slack     : 158906p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  153604  RISE       1
Net_29030/main_8                        macrocell55   2311   4251  158906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 159285p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q       macrocell57   1250   1250  155565  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_1  macrocell56   2622   3872  159285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 159285p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q       macrocell57   1250   1250  155565  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_1  macrocell57   2622   3872  159285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 159285p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q        macrocell57   1250   1250  155565  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_1  macrocell61   2622   3872  159285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:cnt_enable\/q
Path End       : \SPIM_EEPROM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:cnt_enable\/clock_0
Path slack     : 159300p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:cnt_enable\/q       macrocell62   1250   1250  158735  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/main_3  macrocell62   2607   3857  159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:load_cond\/q
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 159592p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:load_cond\/q       macrocell60   1250   1250  159592  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_8  macrocell60   2314   3564  159592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 159599p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q       macrocell56   1250   1250  154563  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_0  macrocell56   2308   3558  159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 159599p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q       macrocell56   1250   1250  154563  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_0  macrocell57   2308   3558  159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 159599p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q        macrocell56   1250   1250  154563  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_0  macrocell61   2308   3558  159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:ld_ident\/q
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 159605p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:ld_ident\/q      macrocell61   1250   1250  158704  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_9  macrocell56   2302   3552  159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:ld_ident\/q
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 159605p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:ld_ident\/q      macrocell61   1250   1250  158704  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_9  macrocell57   2302   3552  159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:ld_ident\/q
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 159605p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:ld_ident\/q       macrocell61   1250   1250  158704  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_8  macrocell61   2302   3552  159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_29027/q
Path End       : Net_29027/main_3
Capture Clock  : Net_29027/clock_0
Path slack     : 159605p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29027/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_29027/q       macrocell59   1250   1250  159605  RISE       1
Net_29027/main_3  macrocell59   2302   3552  159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29027/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 483218p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -8480
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8302
-------------------------------------   ---- 
End-of-path arrival time (ps)           8302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q            macrocell46     1250   1250  483218  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell4   7052   8302  483218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 483760p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -2850
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13390
-------------------------------------   ----- 
End-of-path arrival time (ps)           13390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0   count7cell      1940   1940  483760  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/main_4  macrocell6      3217   5157  483760  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/q       macrocell6      3350   8507  483760  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_load    datapathcell4   4884  13390  483760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_IMU:BSPIM:TxStsReg\/clock
Path slack     : 484649p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14851
-------------------------------------   ----- 
End-of-path arrival time (ps)           14851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0   count7cell     1940   1940  483760  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/main_4  macrocell6     3217   5157  483760  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/q       macrocell6     3350   8507  483760  RISE       1
\SPIM_IMU:BSPIM:TxStsReg\/status_3    statusicell4   6344  14851  484649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:TxStsReg\/clock                            statusicell4        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_IMU:BSPIM:TxStsReg\/clock
Path slack     : 485290p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14210
-------------------------------------   ----- 
End-of-path arrival time (ps)           14210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q           macrocell46    1250   1250  483218  RISE       1
\SPIM_IMU:BSPIM:tx_status_0\/main_2  macrocell7     5936   7186  485290  RISE       1
\SPIM_IMU:BSPIM:tx_status_0\/q       macrocell7     3350  10536  485290  RISE       1
\SPIM_IMU:BSPIM:TxStsReg\/status_0   statusicell4   3674  14210  485290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:TxStsReg\/clock                            statusicell4        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 485404p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -8480
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6116
-------------------------------------   ---- 
End-of-path arrival time (ps)           6116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q            macrocell45     1250   1250  485404  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell4   4866   6116  485404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 485414p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -8480
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q            macrocell44     1250   1250  485414  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell4   4856   6106  485414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_IMU:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_IMU:BSPIM:RxStsReg\/clock
Path slack     : 486427p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13073
-------------------------------------   ----- 
End-of-path arrival time (ps)           13073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell4   3580   3580  486427  RISE       1
\SPIM_IMU:BSPIM:rx_status_6\/main_5          macrocell9      3212   6792  486427  RISE       1
\SPIM_IMU:BSPIM:rx_status_6\/q               macrocell9      3350  10142  486427  RISE       1
\SPIM_IMU:BSPIM:RxStsReg\/status_6           statusicell5    2931  13073  486427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:RxStsReg\/clock                            statusicell5        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 487634p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8856
-------------------------------------   ---- 
End-of-path arrival time (ps)           8856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q  macrocell46   1250   1250  483218  RISE       1
Net_25/main_2               macrocell42   7606   8856  487634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell42         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : Net_29024/main_3
Capture Clock  : Net_29024/clock_0
Path slack     : 487634p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8856
-------------------------------------   ---- 
End-of-path arrival time (ps)           8856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q  macrocell46   1250   1250  483218  RISE       1
Net_29024/main_3            macrocell43   7606   8856  487634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29024/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : Net_28604/main_2
Capture Clock  : Net_28604/clock_0
Path slack     : 487634p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8856
-------------------------------------   ---- 
End-of-path arrival time (ps)           8856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q  macrocell46   1250   1250  483218  RISE       1
Net_28604/main_2            macrocell47   7606   8856  487634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_28604/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 488204p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8286
-------------------------------------   ---- 
End-of-path arrival time (ps)           8286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q       macrocell46   1250   1250  483218  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_2  macrocell46   7036   8286  488204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 488204p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8286
-------------------------------------   ---- 
End-of-path arrival time (ps)           8286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q         macrocell46   1250   1250  483218  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_2  macrocell48   7036   8286  488204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 488237p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8253
-------------------------------------   ---- 
End-of-path arrival time (ps)           8253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q       macrocell46   1250   1250  483218  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_2  macrocell44   7003   8253  488237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 488237p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8253
-------------------------------------   ---- 
End-of-path arrival time (ps)           8253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q       macrocell46   1250   1250  483218  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_2  macrocell45   7003   8253  488237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_IMU:BSPIM:state_0\/main_8
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 488632p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7858
-------------------------------------   ---- 
End-of-path arrival time (ps)           7858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  488632  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_8              macrocell46     4278   7858  488632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_IMU:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 488646p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7844
-------------------------------------   ---- 
End-of-path arrival time (ps)           7844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  488632  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_8              macrocell44     4264   7844  488646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_IMU:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 488646p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7844
-------------------------------------   ---- 
End-of-path arrival time (ps)           7844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  488632  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_8              macrocell45     4264   7844  488646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_29024/main_4
Capture Clock  : Net_29024/clock_0
Path slack     : 488835p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7655
-------------------------------------   ---- 
End-of-path arrival time (ps)           7655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:sR8:Dp:u0\/so_comb  datapathcell4   5360   5360  488835  RISE       1
Net_29024/main_4                    macrocell43     2295   7655  488835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29024/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 489304p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7186
-------------------------------------   ---- 
End-of-path arrival time (ps)           7186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q          macrocell46   1250   1250  483218  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_2  macrocell49   5936   7186  489304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 489824p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q  macrocell45   1250   1250  485404  RISE       1
Net_25/main_1               macrocell42   5416   6666  489824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell42         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : Net_29024/main_2
Capture Clock  : Net_29024/clock_0
Path slack     : 489824p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q  macrocell45   1250   1250  485404  RISE       1
Net_29024/main_2            macrocell43   5416   6666  489824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29024/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : Net_28604/main_1
Capture Clock  : Net_28604/clock_0
Path slack     : 489824p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q  macrocell45   1250   1250  485404  RISE       1
Net_28604/main_1            macrocell47   5416   6666  489824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_28604/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 489835p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6655
-------------------------------------   ---- 
End-of-path arrival time (ps)           6655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q  macrocell44   1250   1250  485414  RISE       1
Net_25/main_0               macrocell42   5405   6655  489835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell42         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : Net_29024/main_1
Capture Clock  : Net_29024/clock_0
Path slack     : 489835p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6655
-------------------------------------   ---- 
End-of-path arrival time (ps)           6655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q  macrocell44   1250   1250  485414  RISE       1
Net_29024/main_1            macrocell43   5405   6655  489835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29024/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : Net_28604/main_0
Capture Clock  : Net_28604/clock_0
Path slack     : 489835p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6655
-------------------------------------   ---- 
End-of-path arrival time (ps)           6655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q  macrocell44   1250   1250  485414  RISE       1
Net_28604/main_0            macrocell47   5405   6655  489835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_28604/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 489844p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6646
-------------------------------------   ---- 
End-of-path arrival time (ps)           6646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  483760  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_7      macrocell44   4706   6646  489844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 489844p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6646
-------------------------------------   ---- 
End-of-path arrival time (ps)           6646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  483760  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_7      macrocell45   4706   6646  489844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:state_0\/main_7
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 489861p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6629
-------------------------------------   ---- 
End-of-path arrival time (ps)           6629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  483760  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_7      macrocell46   4689   6629  489861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 489861p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6629
-------------------------------------   ---- 
End-of-path arrival time (ps)           6629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  483760  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_7    macrocell48   4689   6629  489861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:state_0\/main_6
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 489862p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6628
-------------------------------------   ---- 
End-of-path arrival time (ps)           6628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484659  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_6      macrocell46   4688   6628  489862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 489862p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6628
-------------------------------------   ---- 
End-of-path arrival time (ps)           6628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484659  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_6    macrocell48   4688   6628  489862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 490437p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6053
-------------------------------------   ---- 
End-of-path arrival time (ps)           6053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484659  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_6      macrocell44   4113   6053  490437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 490437p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6053
-------------------------------------   ---- 
End-of-path arrival time (ps)           6053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484659  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_6      macrocell45   4113   6053  490437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 490714p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q       macrocell45   1250   1250  485404  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_1  macrocell46   4526   5776  490714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 490714p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q         macrocell45   1250   1250  485404  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_1  macrocell48   4526   5776  490714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPIM_IMU:BSPIM:state_0\/main_5
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 490853p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484022  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_5      macrocell46   3697   5637  490853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 490853p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484022  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_5    macrocell48   3697   5637  490853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPIM_IMU:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 490858p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484022  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_5      macrocell44   3692   5632  490858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPIM_IMU:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 490858p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484022  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_5      macrocell45   3692   5632  490858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:cnt_enable\/q
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 491027p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5463
-------------------------------------   ---- 
End-of-path arrival time (ps)           5463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:cnt_enable\/q       macrocell49   1250   1250  491027  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_8  macrocell49   4213   5463  491027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:state_0\/main_4
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 491034p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5456
-------------------------------------   ---- 
End-of-path arrival time (ps)           5456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484321  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_4      macrocell46   3516   5456  491034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 491034p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5456
-------------------------------------   ---- 
End-of-path arrival time (ps)           5456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484321  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_4    macrocell48   3516   5456  491034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:cnt_enable\/q
Path End       : \SPIM_IMU:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_IMU:BSPIM:BitCounter\/clock
Path slack     : 491051p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -4060
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:cnt_enable\/q       macrocell49   1250   1250  491027  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/enable  count7cell    3639   4889  491051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 491144p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484321  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_4      macrocell44   3406   5346  491144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 491144p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484321  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_4      macrocell45   3406   5346  491144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 491193p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           5297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  484656  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_3      macrocell44   3357   5297  491193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 491193p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           5297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  484656  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_3      macrocell45   3357   5297  491193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 491208p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  484656  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_3      macrocell46   3342   5282  491208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 491208p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  484656  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_3    macrocell48   3342   5282  491208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 491270p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q       macrocell45   1250   1250  485404  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_1  macrocell44   3970   5220  491270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 491270p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q       macrocell45   1250   1250  485404  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_1  macrocell45   3970   5220  491270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 491315p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q          macrocell45   1250   1250  485404  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_1  macrocell49   3925   5175  491315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 491333p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  483760  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_7   macrocell49   3217   5157  491333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 491334p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5156
-------------------------------------   ---- 
End-of-path arrival time (ps)           5156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q          macrocell44   1250   1250  485414  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_0  macrocell49   3906   5156  491334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 491596p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484022  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_5   macrocell49   2954   4894  491596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_29024/q
Path End       : Net_29024/main_0
Capture Clock  : Net_29024/clock_0
Path slack     : 491781p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29024/clock_0                                          macrocell43         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_29024/q       macrocell43   1250   1250  491781  RISE       1
Net_29024/main_0  macrocell43   3459   4709  491781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29024/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 491894p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4596
-------------------------------------   ---- 
End-of-path arrival time (ps)           4596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484321  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_4   macrocell49   2656   4596  491894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 492139p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q       macrocell44   1250   1250  485414  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_0  macrocell44   3101   4351  492139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 492139p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q       macrocell44   1250   1250  485414  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_0  macrocell45   3101   4351  492139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 492150p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q       macrocell44   1250   1250  485414  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_0  macrocell46   3090   4340  492150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 492150p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q         macrocell44   1250   1250  485414  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_0  macrocell48   3090   4340  492150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 492230p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  484656  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_3   macrocell49   2320   4260  492230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 492233p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484659  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_6   macrocell49   2317   4257  492233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:load_cond\/q
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 492936p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:load_cond\/q       macrocell48   1250   1250  492936  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_8  macrocell48   2304   3554  492936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_28604/q
Path End       : Net_28604/main_3
Capture Clock  : Net_28604/clock_0
Path slack     : 492950p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_28604/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_28604/q       macrocell47   1250   1250  492950  RISE       1
Net_28604/main_3  macrocell47   2290   3540  492950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_28604/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063645p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14329
-------------------------------------   ----- 
End-of-path arrival time (ps)           14329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell69   1250   1250  1063645  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell20   7416   8666  1063645  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell20   3350  12016  1063645  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2313  14329  1063645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1064738p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3470
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079863

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15125
-------------------------------------   ----- 
End-of-path arrival time (ps)           15125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q              macrocell76     1250   1250  1064738  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell21     8201   9451  1064738  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell21     3350  12801  1064738  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2324  15125  1064738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064773p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12370
-------------------------------------   ----- 
End-of-path arrival time (ps)           12370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell8    190    190  1064773  RISE       1
\UART:BUART:counter_load_not\/main_2           macrocell17     5915   6105  1064773  RISE       1
\UART:BUART:counter_load_not\/q                macrocell17     3350   9455  1064773  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2916  12370  1064773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1066543p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16290
-------------------------------------   ----- 
End-of-path arrival time (ps)           16290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1066543  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell18     4794   8374  1066543  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell18     3350  11724  1066543  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell9    4566  16290  1066543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell9        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068211p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9112
-------------------------------------   ---- 
End-of-path arrival time (ps)           9112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell69     1250   1250  1063645  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   7862   9112  1068211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1069011p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10813
-------------------------------------   ----- 
End-of-path arrival time (ps)           10813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell77   1250   1250  1065253  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell70   9563  10813  1069011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1069019p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10804
-------------------------------------   ----- 
End-of-path arrival time (ps)           10804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell77   1250   1250  1065253  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell78   9554  10804  1069019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069051p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8272
-------------------------------------   ---- 
End-of-path arrival time (ps)           8272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell74     1250   1250  1069051  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   7022   8272  1069051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1069799p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10025
-------------------------------------   ----- 
End-of-path arrival time (ps)           10025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell76   1250   1250  1064738  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell70   8775  10025  1069799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1070146p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9677
-------------------------------------   ---- 
End-of-path arrival time (ps)           9677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell69   1250   1250  1063645  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell71   8427   9677  1070146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1070146p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9677
-------------------------------------   ---- 
End-of-path arrival time (ps)           9677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell69   1250   1250  1063645  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell73   8427   9677  1070146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1070146p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9677
-------------------------------------   ---- 
End-of-path arrival time (ps)           9677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell69   1250   1250  1063645  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell78   8427   9677  1070146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070599p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1064773  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   6534   6724  1070599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1070751p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9072
-------------------------------------   ---- 
End-of-path arrival time (ps)           9072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell76   1250   1250  1064738  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell78   7822   9072  1070751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1071122p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8701
-------------------------------------   ---- 
End-of-path arrival time (ps)           8701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1071122  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell74   6761   8701  1071122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1071141p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8682
-------------------------------------   ---- 
End-of-path arrival time (ps)           8682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1071122  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell76   6742   8682  1071141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1071141p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8682
-------------------------------------   ---- 
End-of-path arrival time (ps)           8682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1071122  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell77   6742   8682  1071141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1071158p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8666
-------------------------------------   ---- 
End-of-path arrival time (ps)           8666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell69   1250   1250  1063645  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell70   7416   8666  1071158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1071158p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8666
-------------------------------------   ---- 
End-of-path arrival time (ps)           8666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell69   1250   1250  1063645  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell72   7416   8666  1071158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071158p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8666
-------------------------------------   ---- 
End-of-path arrival time (ps)           8666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell69   1250   1250  1063645  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell75   7416   8666  1071158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071302p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6021
-------------------------------------   ---- 
End-of-path arrival time (ps)           6021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell70     1250   1250  1067016  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   4771   6021  1071302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1071305p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11529
-------------------------------------   ----- 
End-of-path arrival time (ps)           11529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  1071305  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell22     2299   5879  1071305  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell22     3350   9229  1071305  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell10   2300  11529  1071305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell10       0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1071318p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8506
-------------------------------------   ---- 
End-of-path arrival time (ps)           8506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1071318  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell74   6566   8506  1071318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1071326p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8497
-------------------------------------   ---- 
End-of-path arrival time (ps)           8497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1071318  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell76   6557   8497  1071326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1071326p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8497
-------------------------------------   ---- 
End-of-path arrival time (ps)           8497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1071318  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell77   6557   8497  1071326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1071572p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8252
-------------------------------------   ---- 
End-of-path arrival time (ps)           8252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  1069051  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell70   7002   8252  1071572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1071572p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8252
-------------------------------------   ---- 
End-of-path arrival time (ps)           8252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  1069051  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell72   7002   8252  1071572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1071593p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1071593  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell74   6290   8230  1071593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071707p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8116
-------------------------------------   ---- 
End-of-path arrival time (ps)           8116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell74   1250   1250  1069051  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell71   6866   8116  1071707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1071707p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8116
-------------------------------------   ---- 
End-of-path arrival time (ps)           8116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  1069051  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell73   6866   8116  1071707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1071707p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8116
-------------------------------------   ---- 
End-of-path arrival time (ps)           8116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  1069051  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell78   6866   8116  1071707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072368p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7455
-------------------------------------   ---- 
End-of-path arrival time (ps)           7455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1066543  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell66     3875   7455  1072368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1072392p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7432
-------------------------------------   ---- 
End-of-path arrival time (ps)           7432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell79   1250   1250  1072392  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell73   6182   7432  1072392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072865p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell65     1250   1250  1065913  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   3208   4458  1072865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073009p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell66     1250   1250  1065774  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   3064   4314  1073009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073140p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  1073140  RISE       1
\UART:BUART:txn\/main_3                macrocell64     2313   6683  1073140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1073719p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1064773  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell68     5915   6105  1073719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073808p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell70   1250   1250  1067016  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell71   4765   6015  1073808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1073808p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell70   1250   1250  1067016  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell73   4765   6015  1073808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073808p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell70   1250   1250  1067016  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell78   4765   6015  1073808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074168p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5656
-------------------------------------   ---- 
End-of-path arrival time (ps)           5656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell68   1250   1250  1074168  RISE       1
\UART:BUART:txn\/main_6   macrocell64   4406   5656  1074168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074529p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell70   1250   1250  1067016  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell70   4044   5294  1074529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074529p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell70   1250   1250  1067016  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell72   4044   5294  1074529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074529p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell70   1250   1250  1067016  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell75   4044   5294  1074529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074719p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5104
-------------------------------------   ---- 
End-of-path arrival time (ps)           5104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell66   1250   1250  1065774  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell68   3854   5104  1074719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074740p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell68   1250   1250  1074168  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell65   3833   5083  1074740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074740p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell68   1250   1250  1074168  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell66   3833   5083  1074740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074740p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell68   1250   1250  1074168  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell67   3833   5083  1074740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074772p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell77   1250   1250  1065253  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell76   3801   5051  1074772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1074772p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell77   1250   1250  1065253  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell77   3801   5051  1074772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074779p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell76   1250   1250  1064738  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell76   3795   5045  1074779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074858p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell65   1250   1250  1065913  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell68   3715   4965  1074858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074894p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell67   1250   1250  1065948  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell68   3679   4929  1074894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075086p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell70   2797   4737  1075086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075086p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell72   2797   4737  1075086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell71   2794   4734  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell73   2794   4734  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075234p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075234  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell70   2649   4589  1075234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075234p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075234  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell72   2649   4589  1075234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075243p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075234  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell71   2641   4581  1075243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075243p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075234  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell73   2641   4581  1075243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075250p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075250  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell70   2633   4573  1075250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075250p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075250  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell72   2633   4573  1075250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075265p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075250  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell71   2618   4558  1075265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075265p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075250  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell73   2618   4558  1075265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075371p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell65   1250   1250  1065913  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell65   3202   4452  1075371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075371p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell65   1250   1250  1065913  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell66   3202   4452  1075371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075371p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell65   1250   1250  1065913  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell67   3202   4452  1075371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075377p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell65   1250   1250  1065913  RISE       1
\UART:BUART:txn\/main_1    macrocell64   3197   4447  1075377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075516p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell66   1250   1250  1065774  RISE       1
\UART:BUART:txn\/main_2    macrocell64   3057   4307  1075516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075625p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell66   1250   1250  1065774  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell65   2948   4198  1075625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075625p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell66   1250   1250  1065774  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell66   2948   4198  1075625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075625p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell66   1250   1250  1065774  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell67   2948   4198  1075625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075745p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4079
-------------------------------------   ---- 
End-of-path arrival time (ps)           4079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1064773  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell65     3889   4079  1075745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075745p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4079
-------------------------------------   ---- 
End-of-path arrival time (ps)           4079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1064773  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell66     3889   4079  1075745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075745p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4079
-------------------------------------   ---- 
End-of-path arrival time (ps)           4079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1064773  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell67     3889   4079  1075745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075794p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell67   1250   1250  1065948  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell65   2779   4029  1075794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075794p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell67   1250   1250  1065948  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell66   2779   4029  1075794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075794p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell67   1250   1250  1065948  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell67   2779   4029  1075794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075811p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell67   1250   1250  1065948  RISE       1
\UART:BUART:txn\/main_4    macrocell64   2762   4012  1075811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell72   1250   1250  1068449  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell71   2620   3870  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell72   1250   1250  1068449  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell73   2620   3870  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell72   1250   1250  1068449  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell78   2620   3870  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell72   1250   1250  1068449  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell70   2611   3861  1075962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell72   1250   1250  1068449  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell72   2611   3861  1075962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell72   1250   1250  1068449  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell75   2611   3861  1075962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell73   1250   1250  1068475  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell70   2586   3836  1075988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell73   1250   1250  1068475  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell72   2586   3836  1075988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell73   1250   1250  1068475  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell75   2586   3836  1075988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell73   1250   1250  1068475  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell71   2585   3835  1075988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell73   1250   1250  1068475  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell73   2585   3835  1075988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell73   1250   1250  1068475  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell78   2585   3835  1075988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076181p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell71     1250   1250  1073149  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   2773   4023  1076181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076278p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell64         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell64   1250   1250  1076278  RISE       1
\UART:BUART:txn\/main_0  macrocell64   2295   3545  1076278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1076824p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2999
-------------------------------------   ---- 
End-of-path arrival time (ps)           2999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1076824  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell65     2809   2999  1076824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1076824p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2999
-------------------------------------   ---- 
End-of-path arrival time (ps)           2999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1076824  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell67     2809   2999  1076824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076829p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2994
-------------------------------------   ---- 
End-of-path arrival time (ps)           2994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1076824  RISE       1
\UART:BUART:txn\/main_5                      macrocell64     2804   2994  1076829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1079274p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell78     1250   1250  1079274  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell10   2310   3560  1079274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell10       0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9988199p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5741
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q        macrocell32     1250   1250  9988199  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   4491   5741  9988199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:runmode_enable\/q
Path End       : \PWM_RG:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_RG:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9988847p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10653
-------------------------------------   ----- 
End-of-path arrival time (ps)           10653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:runmode_enable\/q         macrocell25    1250   1250  9988847  RISE       1
\PWM_RG:PWMUDB:status_2\/main_0          macrocell1     3740   4990  9988847  RISE       1
\PWM_RG:PWMUDB:status_2\/q               macrocell1     3350   8340  9988847  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/status_2  statusicell1   2313  10653  9988847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9988908p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10592
-------------------------------------   ----- 
End-of-path arrival time (ps)           10592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   2290   2290  9988908  RISE       1
\PWM_B:PWMUDB:status_2\/main_1          macrocell2      2697   4987  9988908  RISE       1
\PWM_B:PWMUDB:status_2\/q               macrocell2      3350   8337  9988908  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2255  10592  9988908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9988950p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  9988908  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2700   4990  9988950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989069p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  9988950  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2581   4871  9989069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:runmode_enable\/q
Path End       : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989261p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:runmode_enable\/q        macrocell25     1250   1250  9988847  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3429   4679  9989261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:runmode_enable\/q
Path End       : Net_18731/main_0
Capture Clock  : Net_18731/clock_0
Path slack     : 9990207p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:runmode_enable\/q  macrocell25   1250   1250  9988847  RISE       1
Net_18731/main_0                  macrocell30   5033   6283  9990207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_18731/clock_0                                          macrocell30         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:runmode_enable\/q
Path End       : Net_18163/main_0
Capture Clock  : Net_18163/clock_0
Path slack     : 9990207p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:runmode_enable\/q  macrocell25   1250   1250  9988847  RISE       1
Net_18163/main_0                  macrocell31   5033   6283  9990207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_18163/clock_0                                          macrocell31         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_RG:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_RG:PWMUDB:prevCompare1\/clock_0
Path slack     : 9990915p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5575
-------------------------------------   ---- 
End-of-path arrival time (ps)           5575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9990915  RISE       1
\PWM_RG:PWMUDB:prevCompare1\/main_0    macrocell26     3065   5575  9990915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:prevCompare1\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_RG:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_RG:PWMUDB:status_0\/clock_0
Path slack     : 9990915p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5575
-------------------------------------   ---- 
End-of-path arrival time (ps)           5575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9990915  RISE       1
\PWM_RG:PWMUDB:status_0\/main_1        macrocell28     3065   5575  9990915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:status_0\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_18731/main_1
Capture Clock  : Net_18731/clock_0
Path slack     : 9990918p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9990915  RISE       1
Net_18731/main_1                       macrocell30     3062   5572  9990918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_18731/clock_0                                          macrocell30         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_B:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_B:PWMUDB:prevCompare1\/clock_0
Path slack     : 9991284p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5206
-------------------------------------   ---- 
End-of-path arrival time (ps)           5206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  9991284  RISE       1
\PWM_B:PWMUDB:prevCompare1\/main_0    macrocell33     2696   5206  9991284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:prevCompare1\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_18727/main_1
Capture Clock  : Net_18727/clock_0
Path slack     : 9991284p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5206
-------------------------------------   ---- 
End-of-path arrival time (ps)           5206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  9991284  RISE       1
Net_18727/main_1                      macrocell35     2696   5206  9991284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_18727/clock_0                                          macrocell35         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_B:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_B:PWMUDB:status_0\/clock_0
Path slack     : 9991303p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  9991284  RISE       1
\PWM_B:PWMUDB:status_0\/main_1        macrocell34     2677   5187  9991303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : Net_18727/main_0
Capture Clock  : Net_18727/clock_0
Path slack     : 9992060p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell32   1250   1250  9988199  RISE       1
Net_18727/main_0                 macrocell35   3180   4430  9992060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_18727/clock_0                                          macrocell35         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:prevCompare2\/q
Path End       : \PWM_RG:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_RG:PWMUDB:status_1\/clock_0
Path slack     : 9992951p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:prevCompare2\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:prevCompare2\/q   macrocell27   1250   1250  9992951  RISE       1
\PWM_RG:PWMUDB:status_1\/main_0  macrocell29   2289   3539  9992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:status_1\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_RG:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_RG:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992966p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:genblk1:ctrlreg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  9992966  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/main_0      macrocell25    2314   3524  9992966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/clock_0                     macrocell25         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:prevCompare1\/q
Path End       : \PWM_B:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_B:PWMUDB:status_0\/clock_0
Path slack     : 9993002p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:prevCompare1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:prevCompare1\/q   macrocell33   1250   1250  9993002  RISE       1
\PWM_B:PWMUDB:status_0\/main_0  macrocell34   2238   3488  9993002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:prevCompare1\/q
Path End       : \PWM_RG:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_RG:PWMUDB:status_0\/clock_0
Path slack     : 9993005p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:prevCompare1\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:prevCompare1\/q   macrocell26   1250   1250  9993005  RISE       1
\PWM_RG:PWMUDB:status_0\/main_0  macrocell28   2235   3485  9993005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:status_0\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_B:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_B:PWMUDB:runmode_enable\/clock_0
Path slack     : 9993029p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  9993029  RISE       1
\PWM_B:PWMUDB:runmode_enable\/main_0      macrocell32    2251   3461  9993029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:status_1\/q
Path End       : \PWM_RG:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_RG:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995351p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:status_1\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:status_1\/q               macrocell29    1250   1250  9995351  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2899   4149  9995351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:status_0\/q
Path End       : \PWM_RG:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_RG:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995374p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4126
-------------------------------------   ---- 
End-of-path arrival time (ps)           4126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:status_0\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:status_0\/q               macrocell28    1250   1250  9995374  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2876   4126  9995374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:status_0\/q
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9996002p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:status_0\/q               macrocell34    1250   1250  9996002  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2248   3498  9996002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_2
Capture Clock  : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 9999978723p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15217
-------------------------------------   ----- 
End-of-path arrival time (ps)           15217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
Net_23914/q                                      macrocell54     1250   1250  9999978723  RISE       1
Net_24015/main_0                                 macrocell3      4609   5859  9999978723  RISE       1
Net_24015/q                                      macrocell3      3350   9209  9999978723  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_2  datapathcell3   6008  15217  9999978723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 9999981086p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12854
-------------------------------------   ----- 
End-of-path arrival time (ps)           12854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
Net_23914/q                                      macrocell54     1250   1250  9999978723  RISE       1
\CLICK_TIMER:TimerUDB:run_mode\/main_0           macrocell4      5328   6578  9999981086  RISE       1
\CLICK_TIMER:TimerUDB:run_mode\/q                macrocell4      3350   9928  9999981086  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_1  datapathcell3   2926  12854  9999981086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : \CLICK_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \CLICK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9999986647p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                    -500
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12853
-------------------------------------   ----- 
End-of-path arrival time (ps)           12853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name                                       model name    delay     AT       slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_23914/q                                    macrocell54    1250   1250  9999978723  RISE       1
\CLICK_TIMER:TimerUDB:status_tc\/main_0        macrocell5     5328   6578  9999986647  RISE       1
\CLICK_TIMER:TimerUDB:status_tc\/q             macrocell5     3350   9928  9999986647  RISE       1
\CLICK_TIMER:TimerUDB:rstSts:stsreg\/status_0  statusicell3   2925  12853  9999986647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:rstSts:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9999987594p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6346
-------------------------------------   ---- 
End-of-path arrival time (ps)           6346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT       slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290  9999987594  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   4056   6346  9999987594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9999988071p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                    -500
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11429
-------------------------------------   ----- 
End-of-path arrival time (ps)           11429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  9999987594  RISE       1
\PWM_NOTIFY:PWMUDB:status_2\/main_1          macrocell10     3531   5821  9999988071  RISE       1
\PWM_NOTIFY:PWMUDB:status_2\/q               macrocell10     3350   9171  9999988071  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_2  statusicell6    2258  11429  9999988071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 9999988178p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   2290   2290  9999987207  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   3472   5762  9999988178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : Net_24140/main_2
Capture Clock  : Net_24140/clock_0
Path slack     : 9999989405p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7085
-------------------------------------   ---- 
End-of-path arrival time (ps)           7085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT       slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ----------  ----  ------
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell3   2290   2290  9999987207  RISE       1
Net_24140/main_2                               macrocell41     4795   7085  9999989405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell41         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:runmode_enable\/q
Path End       : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9999989820p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4120
-------------------------------------   ---- 
End-of-path arrival time (ps)           4120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                                    model name     delay     AT       slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:runmode_enable\/q        macrocell50     1250   1250  9999989778  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   2870   4120  9999989820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : Net_24140/main_0
Capture Clock  : Net_24140/clock_0
Path slack     : 9999990722p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5768
-------------------------------------   ---- 
End-of-path arrival time (ps)           5768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_23914/q       macrocell54   1250   1250  9999978723  RISE       1
Net_24140/main_0  macrocell41   4518   5768  9999990722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell41         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : Net_23914/main_1
Capture Clock  : Net_23914/clock_0
Path slack     : 9999990722p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5768
-------------------------------------   ---- 
End-of-path arrival time (ps)           5768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_23914/q       macrocell54   1250   1250  9999978723  RISE       1
Net_23914/main_1  macrocell54   4518   5768  9999990722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_NOTIFY:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_NOTIFY:PWMUDB:prevCompare1\/clock_0
Path slack     : 9999991722p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  9999991722  RISE       1
\PWM_NOTIFY:PWMUDB:prevCompare1\/main_1    macrocell51     2258   4768  9999991722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:prevCompare1\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_NOTIFY:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_NOTIFY:PWMUDB:status_0\/clock_0
Path slack     : 9999991722p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  9999991722  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/main_2        macrocell52     2258   4768  9999991722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_19647/main_2
Capture Clock  : Net_19647/clock_0
Path slack     : 9999991722p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  9999991722  RISE       1
Net_19647/main_2                           macrocell53     2258   4768  9999991722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_19647/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_NOTIFY:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_NOTIFY:PWMUDB:prevCompare1\/clock_0
Path slack     : 9999991921p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4569
-------------------------------------   ---- 
End-of-path arrival time (ps)           4569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell5   2300   2300  9999991921  RISE       1
\PWM_NOTIFY:PWMUDB:prevCompare1\/main_0    macrocell51     2269   4569  9999991921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:prevCompare1\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_NOTIFY:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_NOTIFY:PWMUDB:status_0\/clock_0
Path slack     : 9999991921p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4569
-------------------------------------   ---- 
End-of-path arrival time (ps)           4569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell5   2300   2300  9999991921  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/main_1        macrocell52     2269   4569  9999991921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_19647/main_1
Capture Clock  : Net_19647/clock_0
Path slack     : 9999991921p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4569
-------------------------------------   ---- 
End-of-path arrival time (ps)           4569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell5   2300   2300  9999991921  RISE       1
Net_19647/main_1                           macrocell53     2269   4569  9999991921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_19647/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_24140/main_1
Capture Clock  : Net_24140/clock_0
Path slack     : 9999992056p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT       slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ----------  ----  ------
\CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  9999983179  RISE       1
Net_24140/main_1                                           macrocell41    3224   4434  9999992056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell41         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27392/q
Path End       : Net_27404_1/main_1
Capture Clock  : Net_27404_1/clock_0
Path slack     : 9999992311p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27392/clock_0                                          macrocell39         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27392/q         macrocell39   1250   1250  9999992311  RISE       1
Net_27404_1/main_1  macrocell36   2929   4179  9999992311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell36         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27392/q
Path End       : Net_27404_0/main_1
Capture Clock  : Net_27404_0/clock_0
Path slack     : 9999992311p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27392/clock_0                                          macrocell39         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27392/q         macrocell39   1250   1250  9999992311  RISE       1
Net_27404_0/main_1  macrocell40   2929   4179  9999992311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:runmode_enable\/q
Path End       : Net_19647/main_0
Capture Clock  : Net_19647/clock_0
Path slack     : 9999992383p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4107
-------------------------------------   ---- 
End-of-path arrival time (ps)           4107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT       slack  edge  Fanout
------------------------------------  -----------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:runmode_enable\/q  macrocell50   1250   1250  9999989778  RISE       1
Net_19647/main_0                      macrocell53   2857   4107  9999992383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_19647/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:status_0\/q
Path End       : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9999992830p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                    -500
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           6670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT       slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:status_0\/q               macrocell52    1250   1250  9999992830  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_0  statusicell6   5420   6670  9999992830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBOUNCER:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_27392/main_0
Capture Clock  : Net_27392/clock_0
Path slack     : 9999992930p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\DEBOUNCER:DEBOUNCER[0]:d_sync_1\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\DEBOUNCER:DEBOUNCER[0]:d_sync_1\/q  macrocell38   1250   1250  9999992930  RISE       1
Net_27392/main_0                     macrocell39   2310   3560  9999992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27392/clock_0                                          macrocell39         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_0/q
Path End       : Net_27404_1/main_2
Capture Clock  : Net_27404_1/clock_0
Path slack     : 9999992937p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell40         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27404_0/q       macrocell40   1250   1250  9999992937  RISE       1
Net_27404_1/main_2  macrocell36   2303   3553  9999992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell36         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_0/q
Path End       : Net_27404_0/main_2
Capture Clock  : Net_27404_0/clock_0
Path slack     : 9999992937p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell40         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27404_0/q       macrocell40   1250   1250  9999992937  RISE       1
Net_27404_0/main_2  macrocell40   2303   3553  9999992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_0/q
Path End       : Net_23914/main_2
Capture Clock  : Net_23914/clock_0
Path slack     : 9999992937p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell40         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_27404_0/q     macrocell40   1250   1250  9999992937  RISE       1
Net_23914/main_2  macrocell54   2303   3553  9999992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_24140/q
Path End       : Net_27404_1/main_3
Capture Clock  : Net_27404_1/clock_0
Path slack     : 9999992941p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell41         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_24140/q         macrocell41   1250   1250  9999992941  RISE       1
Net_27404_1/main_3  macrocell36   2299   3549  9999992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell36         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_24140/q
Path End       : Net_27404_0/main_3
Capture Clock  : Net_27404_0/clock_0
Path slack     : 9999992941p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell41         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_24140/q         macrocell41   1250   1250  9999992941  RISE       1
Net_27404_0/main_3  macrocell40   2299   3549  9999992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_24140/q
Path End       : Net_23914/main_3
Capture Clock  : Net_23914/clock_0
Path slack     : 9999992941p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell41         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_24140/q       macrocell41   1250   1250  9999992941  RISE       1
Net_23914/main_3  macrocell54   2299   3549  9999992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_17852/q
Path End       : \DEBOUNCER:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \DEBOUNCER:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999992943p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_17852/clock_0                                          macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT       slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ----------  ----  ------
Net_17852/q                               macrocell37   1250   1250  9999992943  RISE       1
\DEBOUNCER:DEBOUNCER[0]:d_sync_1\/main_0  macrocell38   2297   3547  9999992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\DEBOUNCER:DEBOUNCER[0]:d_sync_1\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_17852/q
Path End       : Net_27392/main_1
Capture Clock  : Net_27392/clock_0
Path slack     : 9999992943p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_17852/clock_0                                          macrocell37         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_17852/q       macrocell37   1250   1250  9999992943  RISE       1
Net_27392/main_1  macrocell39   2297   3547  9999992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27392/clock_0                                          macrocell39         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_1/q
Path End       : Net_27404_1/main_0
Capture Clock  : Net_27404_1/clock_0
Path slack     : 9999992945p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell36         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27404_1/q       macrocell36   1250   1250  9999992945  RISE       1
Net_27404_1/main_0  macrocell36   2295   3545  9999992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell36         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_1/q
Path End       : Net_27404_0/main_0
Capture Clock  : Net_27404_0/clock_0
Path slack     : 9999992945p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell36         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27404_1/q       macrocell36   1250   1250  9999992945  RISE       1
Net_27404_0/main_0  macrocell40   2295   3545  9999992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_1/q
Path End       : Net_23914/main_0
Capture Clock  : Net_23914/clock_0
Path slack     : 9999992945p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell36         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_27404_1/q     macrocell36   1250   1250  9999992945  RISE       1
Net_23914/main_0  macrocell54   2295   3545  9999992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:prevCompare1\/q
Path End       : \PWM_NOTIFY:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_NOTIFY:PWMUDB:status_0\/clock_0
Path slack     : 9999992990p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:prevCompare1\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:prevCompare1\/q   macrocell51   1250   1250  9999992990  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/main_0  macrocell52   2250   3500  9999992990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_NOTIFY:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0
Path slack     : 9999992996p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:genblk1:ctrlreg\/clock                  controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT       slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  9999992996  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/main_0      macrocell50    2284   3494  9999992996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : \CLICK_TIMER:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \CLICK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9999994360p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Recovery time                                                    0
------------------------------------------------------   ----------- 
End-of-path required time (ps)                           10000000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name                                    model name    delay     AT       slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_23914/q                                 macrocell54    1250   1250  9999978723  RISE       1
\CLICK_TIMER:TimerUDB:rstSts:stsreg\/reset  statusicell3   4390   5640  9999994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:rstSts:stsreg\/clock                 statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

