library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.vga_lib.all;

entity row_addr_logic is
	port (
		Vcount : in std_logic_vector(9 downto 0);
		Vert_Sync, Video_On : in std_logic;
		row_en : out std_logic;
		row_addr : out std_logic_vector(5 downto 0)
	);
end row_addr_logic;

architecture BHV of row_addr_logic is
	signal row_addr_cnt : unsigned(5 downto 0);
begin
	process(Hcount, row_addr_cnt)
	begin
	--upper vert,  lower horiz
		if( unsigned( Vcount ) < to_unsigned( V_DISPLAY_END, 10 ) + 1 ) then
			row_addr <= std_logic_vector( row_addr_cnt );
			row_addr_cnt <= row_addr_cnt + 1;
		end if;
		if( row_addr_cnt = "111111" ) then
			row_addr_cnt <= (others => '0');
		end if;
	end process;
	row_en <= Vert_Sync and Video_On;
end BHV;