# VLSI-FI-Filter-Design

## ğŸ“ˆ Result & Observation
- FIR filter produces stable and finite output
- Impulse input results in expected FIR response
- Design is suitable for DSP and VLSI applications

---

## âœ… Conclusion
The FIR Filter was successfully designed using Verilog HDL.
The project demonstrates understanding of DSP concepts and RTL design methodology.

---

## ğŸ‘©â€ğŸ’» Author
**Siddhi Dhalpe**  
3rd Year ENTC Engineering Student
