strict digraph "" {
	"[1]MIIMODER_0.DataIn"	 [complexity=4,
		importance=0.0127990635496,
		rank=0.0031997658874];
	"MIIMODER_0.DataOut"	 [complexity=2,
		importance=0.0115216474959,
		rank=0.00576082374796];
	"[1]MIIMODER_0.DataIn" -> "MIIMODER_0.DataOut";
	"[1]MIIMODER_0.Write"	 [complexity=3,
		importance=0.013274445203,
		rank=0.00442481506766];
	"[1]MIIMODER_0.Write" -> "MIIMODER_0.DataOut";
	"[1]DataIn"	 [complexity=4,
		importance=0.0140657428191,
		rank=0.00351643570477];
	"[1]DataIn" -> "[1]MIIMODER_0.DataIn";
	"[1]MIIMODER_1.DataIn"	 [complexity=4,
		importance=0.0127990635496,
		rank=0.0031997658874];
	"[1]DataIn" -> "[1]MIIMODER_1.DataIn";
	"[1]MIIMODER_1.Reset"	 [complexity=3,
		importance=0.0358376548074,
		rank=0.0119458849358];
	"MIIMODER_1.DataOut"	 [complexity=2,
		importance=0.0115216474959,
		rank=0.00576082374796];
	"[1]MIIMODER_1.Reset" -> "MIIMODER_1.DataOut";
	"[1]MIIMODER_1.DataIn" -> "MIIMODER_1.DataOut";
	"[1]MIIMODER_Wr"	 [complexity=3,
		importance=0.0152191862041,
		rank=0.00507306206804];
	"[1]MIIMODER_Wr" -> "[1]MIIMODER_0.Write";
	"[1]MIIMODER_1.Write"	 [complexity=3,
		importance=0.013274445203,
		rank=0.00442481506766];
	"[1]MIIMODER_Wr" -> "[1]MIIMODER_1.Write";
	r_MiiNoPre	 [complexity=0,
		importance=0.0021528590563,
		rank=0.0];
	"[1]MIIMODER_Sel"	 [complexity=9,
		importance=0.031718248975,
		rank=0.00352424988611];
	"[1]MIIMODER_Sel" -> "[1]MIIMODER_Wr";
	"[1]MIIMODER_0.Reset"	 [complexity=3,
		importance=0.0358376548074,
		rank=0.0119458849358];
	"[1]MIIMODER_0.Reset" -> "MIIMODER_0.DataOut";
	"[1]Cs"	 [complexity=12,
		importance=0.0336052012135,
		rank=0.00280043343446];
	"[1]Write"	 [complexity=9,
		importance=0.032338521944,
		rank=0.00359316910489];
	"[1]Cs" -> "[1]Write";
	MIIMODEROut	 [complexity=2,
		importance=0.00746978104687,
		rank=0.00373489052343];
	"MIIMODER_1.DataOut" -> MIIMODEROut;
	"MIIMODER_0.DataOut" -> MIIMODEROut;
	"[1]MIIMODER_1.SyncReset"	 [complexity=3,
		importance=0.0243099742613,
		rank=0.00810332475378];
	"[1]MIIMODER_1.SyncReset" -> "MIIMODER_1.DataOut";
	"[1]MIIMODER_0.SyncReset"	 [complexity=3,
		importance=0.0243099742613,
		rank=0.00810332475378];
	"[1]MIIMODER_0.SyncReset" -> "MIIMODER_0.DataOut";
	"[1]Write" -> "[1]MIIMODER_Wr";
	"[1]Address"	 [complexity=11,
		importance=0.0329849282445,
		rank=0.0029986298404];
	"[1]Address" -> "[1]MIIMODER_Sel";
	"[1]Rw"	 [complexity=12,
		importance=0.0336052012135,
		rank=0.00280043343446];
	"[1]Rw" -> "[1]Write";
	"[1]Reset"	 [complexity=3,
		importance=0.0371043340769,
		rank=0.012368111359];
	"[1]Reset" -> "[1]MIIMODER_1.Reset";
	"[1]Reset" -> "[1]MIIMODER_0.Reset";
	MIIMODEROut -> r_MiiNoPre;
	"[1]MIIMODER_1.Write" -> "MIIMODER_1.DataOut";
}
