# Digital logic design project

### Team members:
- Carmen Giaccotto
- Alessia Franchetti-Rosada

### Description:
This project involved designing, developing and synthesizing a hardware component using VHDL in Vivado. The goal was to create a module that interfaces with memory, processes a sequence of data by replacing undefined values and assigning credibility scores, while ensuring synchronized memory operations.
