{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1648755795160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1648755795162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 01 01:12:32 2022 " "Processing started: Fri Apr 01 01:12:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1648755795162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1648755795162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MPSoC -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off MPSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1648755795163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1648755797736 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "MPSoC.qsys " "Elaborating Qsys system entity \"MPSoC.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "" 0 -1 1648755797914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:20 Progress: Loading MPSoC/MPSoC.qsys " "2022.04.01.01:13:20 Progress: Loading MPSoC/MPSoC.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755800405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:20 Progress: Reading input file " "2022.04.01.01:13:20 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755800992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:21 Progress: Adding clk \[clock_source 12.1\] " "2022.04.01.01:13:21 Progress: Adding clk \[clock_source 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755801332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:21 Progress: Parameterizing module clk " "2022.04.01.01:13:21 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755801568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:21 Progress: Adding cpu0 \[altera_nios2_qsys 12.1\] " "2022.04.01.01:13:21 Progress: Adding cpu0 \[altera_nios2_qsys 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755801573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Parameterizing module cpu0 " "2022.04.01.01:13:22 Progress: Parameterizing module cpu0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Adding cpu1 \[altera_nios2_qsys 12.1\] " "2022.04.01.01:13:22 Progress: Adding cpu1 \[altera_nios2_qsys 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Parameterizing module cpu1 " "2022.04.01.01:13:22 Progress: Parameterizing module cpu1" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Adding timer0 \[altera_avalon_timer 12.1\] " "2022.04.01.01:13:22 Progress: Adding timer0 \[altera_avalon_timer 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Parameterizing module timer0 " "2022.04.01.01:13:22 Progress: Parameterizing module timer0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Adding timer1 \[altera_avalon_timer 12.1\] " "2022.04.01.01:13:22 Progress: Adding timer1 \[altera_avalon_timer 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Parameterizing module timer1 " "2022.04.01.01:13:22 Progress: Parameterizing module timer1" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Adding jtag_uart0 \[altera_avalon_jtag_uart 12.1\] " "2022.04.01.01:13:22 Progress: Adding jtag_uart0 \[altera_avalon_jtag_uart 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Parameterizing module jtag_uart0 " "2022.04.01.01:13:22 Progress: Parameterizing module jtag_uart0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Adding jtag_uart1 \[altera_avalon_jtag_uart 12.1\] " "2022.04.01.01:13:22 Progress: Adding jtag_uart1 \[altera_avalon_jtag_uart 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Parameterizing module jtag_uart1 " "2022.04.01.01:13:22 Progress: Parameterizing module jtag_uart1" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Adding onchip_mem0 \[altera_avalon_onchip_memory2 12.1\] " "2022.04.01.01:13:22 Progress: Adding onchip_mem0 \[altera_avalon_onchip_memory2 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Parameterizing module onchip_mem0 " "2022.04.01.01:13:22 Progress: Parameterizing module onchip_mem0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Adding onchip_mem1 \[altera_avalon_onchip_memory2 12.1\] " "2022.04.01.01:13:22 Progress: Adding onchip_mem1 \[altera_avalon_onchip_memory2 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Parameterizing module onchip_mem1 " "2022.04.01.01:13:22 Progress: Parameterizing module onchip_mem1" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Adding onchip_memdata0 \[altera_avalon_onchip_memory2 12.1\] " "2022.04.01.01:13:22 Progress: Adding onchip_memdata0 \[altera_avalon_onchip_memory2 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Parameterizing module onchip_memdata0 " "2022.04.01.01:13:22 Progress: Parameterizing module onchip_memdata0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Adding sysid \[altera_avalon_sysid_qsys 12.1\] " "2022.04.01.01:13:22 Progress: Adding sysid \[altera_avalon_sysid_qsys 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Parameterizing module sysid " "2022.04.01.01:13:22 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Adding onchip_memdata1 \[altera_avalon_onchip_memory2 12.1\] " "2022.04.01.01:13:22 Progress: Adding onchip_memdata1 \[altera_avalon_onchip_memory2 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Parameterizing module onchip_memdata1 " "2022.04.01.01:13:22 Progress: Parameterizing module onchip_memdata1" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Adding onchip_sharedmem \[altera_avalon_onchip_memory2 12.1\] " "2022.04.01.01:13:22 Progress: Adding onchip_sharedmem \[altera_avalon_onchip_memory2 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Parameterizing module onchip_sharedmem " "2022.04.01.01:13:22 Progress: Parameterizing module onchip_sharedmem" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:22 Progress: Building connections " "2022.04.01.01:13:22 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755802841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:23 Progress: Parameterizing connections " "2022.04.01.01:13:23 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755803262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:23 Progress: Validating " "2022.04.01.01:13:23 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755803265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:13:23 Progress: Done reading input file " "2022.04.01.01:13:23 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755803945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MPSoC.onchip_mem0: Memory will be initialized from onchip_mem0.hex " "MPSoC.onchip_mem0: Memory will be initialized from onchip_mem0.hex" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755804312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MPSoC.onchip_mem1: Memory will be initialized from onchip_mem1.hex " "MPSoC.onchip_mem1: Memory will be initialized from onchip_mem1.hex" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755804312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MPSoC.onchip_memdata0: Memory will be initialized from onchip_memdata0.hex " "MPSoC.onchip_memdata0: Memory will be initialized from onchip_memdata0.hex" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755804312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MPSoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "MPSoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755804312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MPSoC.sysid: Time stamp will be automatically updated when this component is generated. " "MPSoC.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755804312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MPSoC.onchip_memdata1: Memory will be initialized from onchip_memdata1.hex " "MPSoC.onchip_memdata1: Memory will be initialized from onchip_memdata1.hex" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755804313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MPSoC.onchip_sharedmem: Memory will be initialized from onchip_sharedmem.hex " "MPSoC.onchip_sharedmem: Memory will be initialized from onchip_sharedmem.hex" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755804313 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "MPSoC.timer0: Interrupt sender timer0.irq is not connected to an interrupt receiver " "MPSoC.timer0: Interrupt sender timer0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1648755804321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "MPSoC.timer1: Interrupt sender timer1.irq is not connected to an interrupt receiver " "MPSoC.timer1: Interrupt sender timer1.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1648755804322 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "MPSoC.jtag_uart0: Interrupt sender jtag_uart0.irq is not connected to an interrupt receiver " "MPSoC.jtag_uart0: Interrupt sender jtag_uart0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1648755804322 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "MPSoC.jtag_uart1: Interrupt sender jtag_uart1.irq is not connected to an interrupt receiver " "MPSoC.jtag_uart1: Interrupt sender jtag_uart1.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1648755804322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MPSoC: Generating MPSoC \"MPSoC\" for QUARTUS_SYNTH " "MPSoC: Generating MPSoC \"MPSoC\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755805645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 13 modules, 58 connections " "Pipeline_bridge_swap_transform: After transform: 13 modules, 58 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755805980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755805992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 29 modules, 120 connections " "Merlin_translator_transform: After transform: 29 modules, 120 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755807448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 58 modules, 310 connections " "Merlin_domain_transform: After transform: 58 modules, 310 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755808530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 74 modules, 372 connections " "Merlin_router_transform: After transform: 74 modules, 372 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755809100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_traffic_limiter_transform: After transform: 76 modules, 381 connections " "Merlin_traffic_limiter_transform: After transform: 76 modules, 381 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755809230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 80 modules, 312 connections " "Reset_adaptation_transform: After transform: 80 modules, 312 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755809353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 111 modules, 388 connections " "Merlin_network_to_switch_transform: After transform: 111 modules, 388 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755809736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter_update_transform: After transform: 111 modules, 390 connections " "Limiter_update_transform: After transform: 111 modules, 390 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755809936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 113 modules, 396 connections " "Merlin_interrupt_mapper_transform: After transform: 113 modules, 396 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755810014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu0: Starting RTL generation for module 'MPSoC_cpu0' " "Cpu0: Starting RTL generation for module 'MPSoC_cpu0'" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755812475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu0:   Generation command is \[exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=MPSoC_cpu0 --dir=C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0001_cpu0_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0001_cpu0_gen//MPSoC_cpu0_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Cpu0:   Generation command is \[exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=MPSoC_cpu0 --dir=C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0001_cpu0_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0001_cpu0_gen//MPSoC_cpu0_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755812476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu0: # 2022.04.01 01:13:33 (*) Starting Nios II generation " "Cpu0: # 2022.04.01 01:13:33 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755827809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu0: # 2022.04.01 01:13:33 (*)   Checking for plaintext license. " "Cpu0: # 2022.04.01 01:13:33 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755827809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu0: # 2022.04.01 01:13:36 (*)   Plaintext license not found. " "Cpu0: # 2022.04.01 01:13:36 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755827809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu0: # 2022.04.01 01:13:36 (*)   Checking for encrypted license (non-evaluation). " "Cpu0: # 2022.04.01 01:13:36 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755827810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu0: # 2022.04.01 01:13:39 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu0: # 2022.04.01 01:13:39 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755827810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu0: # 2022.04.01 01:13:39 (*)   Elaborating CPU configuration settings " "Cpu0: # 2022.04.01 01:13:39 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755827810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu0: # 2022.04.01 01:13:39 (*)   Creating all objects for CPU " "Cpu0: # 2022.04.01 01:13:39 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755827810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu0: # 2022.04.01 01:13:40 (*)     Pipeline frontend " "Cpu0: # 2022.04.01 01:13:40 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755827810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu0: # 2022.04.01 01:13:43 (*)   Generating RTL from CPU objects " "Cpu0: # 2022.04.01 01:13:43 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755827811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu0: # 2022.04.01 01:13:46 (*)   Creating encrypted RTL " "Cpu0: # 2022.04.01 01:13:46 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755827811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu0: # 2022.04.01 01:13:47 (*) Done Nios II generation " "Cpu0: # 2022.04.01 01:13:47 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755827811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu0: Done RTL generation for module 'MPSoC_cpu0' " "Cpu0: Done RTL generation for module 'MPSoC_cpu0'" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755827811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu0: \"MPSoC\" instantiated altera_nios2_qsys \"cpu0\" " "Cpu0: \"MPSoC\" instantiated altera_nios2_qsys \"cpu0\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755827827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu1: Starting RTL generation for module 'MPSoC_cpu1' " "Cpu1: Starting RTL generation for module 'MPSoC_cpu1'" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755827904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu1:   Generation command is \[exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=MPSoC_cpu1 --dir=C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0002_cpu1_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0002_cpu1_gen//MPSoC_cpu1_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Cpu1:   Generation command is \[exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=MPSoC_cpu1 --dir=C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0002_cpu1_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0002_cpu1_gen//MPSoC_cpu1_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755827905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu1: # 2022.04.01 01:13:48 (*) Starting Nios II generation " "Cpu1: # 2022.04.01 01:13:48 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755841949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu1: # 2022.04.01 01:13:48 (*)   Checking for plaintext license. " "Cpu1: # 2022.04.01 01:13:48 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755841949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu1: # 2022.04.01 01:13:51 (*)   Plaintext license not found. " "Cpu1: # 2022.04.01 01:13:51 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755841949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu1: # 2022.04.01 01:13:51 (*)   Checking for encrypted license (non-evaluation). " "Cpu1: # 2022.04.01 01:13:51 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755841949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu1: # 2022.04.01 01:13:54 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu1: # 2022.04.01 01:13:54 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755841950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu1: # 2022.04.01 01:13:54 (*)   Elaborating CPU configuration settings " "Cpu1: # 2022.04.01 01:13:54 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755841950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu1: # 2022.04.01 01:13:54 (*)   Creating all objects for CPU " "Cpu1: # 2022.04.01 01:13:54 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755841950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu1: # 2022.04.01 01:13:55 (*)     Pipeline frontend " "Cpu1: # 2022.04.01 01:13:55 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755841950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu1: # 2022.04.01 01:13:57 (*)   Generating RTL from CPU objects " "Cpu1: # 2022.04.01 01:13:57 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755841950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu1: # 2022.04.01 01:14:00 (*)   Creating encrypted RTL " "Cpu1: # 2022.04.01 01:14:00 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755841951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu1: # 2022.04.01 01:14:01 (*) Done Nios II generation " "Cpu1: # 2022.04.01 01:14:01 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755841951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu1: Done RTL generation for module 'MPSoC_cpu1' " "Cpu1: Done RTL generation for module 'MPSoC_cpu1'" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755841951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu1: \"MPSoC\" instantiated altera_nios2_qsys \"cpu1\" " "Cpu1: \"MPSoC\" instantiated altera_nios2_qsys \"cpu1\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755841965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Starting classic module elaboration. " "Starting classic module elaboration." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755842334 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Couldn't compute FAST_CWD pointer.  Please report this problem to " "Couldn't compute FAST_CWD pointer.  Please report this problem to" {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1648755842453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:02 the public mailing list cygwin@cygwin.com " "2022.04.01.01:14:02 the public mailing list cygwin@cygwin.com" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755842453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:02 cygwin warning: " "2022.04.01.01:14:02 cygwin warning:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755842453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:02   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:14:02   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755842453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:02   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:14:02   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755842454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:02   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning. " "2022.04.01.01:14:02   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755842454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:02   Consult the user's guide for more details about POSIX paths: " "2022.04.01.01:14:02   Consult the user's guide for more details about POSIX paths:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755842454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:02     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames " "2022.04.01.01:14:02     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755842454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:04 Qt: Untested Windows version 6.2 detected! " "2022.04.01.01:14:04 Qt: Untested Windows version 6.2 detected!" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755844872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:05 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0003_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0003_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\" " "2022.04.01.01:14:05 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0003_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0003_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755845091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finished elaborating classic module. " "Finished elaborating classic module." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755847627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:07 Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0003_sopclgen/yysystem.ptf " "2022.04.01.01:14:07 Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0003_sopclgen/yysystem.ptf" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755847628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Running sopc_builder... " "Running sopc_builder..." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755847637 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Couldn't compute FAST_CWD pointer.  Please report this problem to " "Couldn't compute FAST_CWD pointer.  Please report this problem to" {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1648755847739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:07 the public mailing list cygwin@cygwin.com " "2022.04.01.01:14:07 the public mailing list cygwin@cygwin.com" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755847739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:07 cygwin warning: " "2022.04.01.01:14:07 cygwin warning:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755847850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:07   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:14:07   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755847850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:07   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:14:07   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755847851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:07   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning. " "2022.04.01.01:14:07   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755847851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:07   Consult the user's guide for more details about POSIX paths: " "2022.04.01.01:14:07   Consult the user's guide for more details about POSIX paths:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755847852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:07     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames " "2022.04.01.01:14:07     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755847852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:10 Qt: Untested Windows version 6.2 detected! " "2022.04.01.01:14:10 Qt: Untested Windows version 6.2 detected!" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755850269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:10 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0003_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0003_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\" " "2022.04.01.01:14:10 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0003_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0003_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755850486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:12 No .sopc_builder configuration file(!) " "2022.04.01.01:14:12 No .sopc_builder configuration file(!)" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755852796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:12 . " "2022.04.01.01:14:12 ." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755852797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:14 # 2022.04.01 01:14:14 (*) Success: sopc_builder finished. " "2022.04.01.01:14:14 # 2022.04.01 01:14:14 (*) Success: sopc_builder finished." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755854119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer0: \"MPSoC\" instantiated altera_avalon_timer \"timer0\" " "Timer0: \"MPSoC\" instantiated altera_avalon_timer \"timer0\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755854580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Starting classic module elaboration. " "Starting classic module elaboration." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755854631 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Couldn't compute FAST_CWD pointer.  Please report this problem to " "Couldn't compute FAST_CWD pointer.  Please report this problem to" {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1648755854742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:14 the public mailing list cygwin@cygwin.com " "2022.04.01.01:14:14 the public mailing list cygwin@cygwin.com" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755854742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:14 cygwin warning: " "2022.04.01.01:14:14 cygwin warning:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755854742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:14   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:14:14   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755854742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:14   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:14:14   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755854742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:14   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning. " "2022.04.01.01:14:14   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755854742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:14   Consult the user's guide for more details about POSIX paths: " "2022.04.01.01:14:14   Consult the user's guide for more details about POSIX paths:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755854743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:14     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames " "2022.04.01.01:14:14     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755854743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:16 Qt: Untested Windows version 6.2 detected! " "2022.04.01.01:14:16 Qt: Untested Windows version 6.2 detected!" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755856940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:17 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0004_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0004_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\" " "2022.04.01.01:14:17 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0004_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0004_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755857161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finished elaborating classic module. " "Finished elaborating classic module." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755859576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:19 Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0004_sopclgen/yysystem.ptf " "2022.04.01.01:14:19 Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0004_sopclgen/yysystem.ptf" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755859578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Running sopc_builder... " "Running sopc_builder..." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755859586 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Couldn't compute FAST_CWD pointer.  Please report this problem to " "Couldn't compute FAST_CWD pointer.  Please report this problem to" {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1648755859702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:19 the public mailing list cygwin@cygwin.com " "2022.04.01.01:14:19 the public mailing list cygwin@cygwin.com" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755859702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:19 cygwin warning: " "2022.04.01.01:14:19 cygwin warning:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755859811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:19   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:14:19   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755859811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:19   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:14:19   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755859812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:19   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning. " "2022.04.01.01:14:19   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755859812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:19   Consult the user's guide for more details about POSIX paths: " "2022.04.01.01:14:19   Consult the user's guide for more details about POSIX paths:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755859813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:19     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames " "2022.04.01.01:14:19     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755859813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:22 Qt: Untested Windows version 6.2 detected! " "2022.04.01.01:14:22 Qt: Untested Windows version 6.2 detected!" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755862117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:22 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0004_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0004_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\" " "2022.04.01.01:14:22 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0004_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0004_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755862337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:24 No .sopc_builder configuration file(!) " "2022.04.01.01:14:24 No .sopc_builder configuration file(!)" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755864979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:25 . " "2022.04.01.01:14:25 ." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755865090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:26 # 2022.04.01 01:14:26 (*) Success: sopc_builder finished. " "2022.04.01.01:14:26 # 2022.04.01 01:14:26 (*) Success: sopc_builder finished." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755866525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart0: \"MPSoC\" instantiated altera_avalon_jtag_uart \"jtag_uart0\" " "Jtag_uart0: \"MPSoC\" instantiated altera_avalon_jtag_uart \"jtag_uart0\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755867009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Starting classic module elaboration. " "Starting classic module elaboration." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755867115 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Couldn't compute FAST_CWD pointer.  Please report this problem to " "Couldn't compute FAST_CWD pointer.  Please report this problem to" {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1648755867236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:27 the public mailing list cygwin@cygwin.com " "2022.04.01.01:14:27 the public mailing list cygwin@cygwin.com" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755867236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:27 cygwin warning: " "2022.04.01.01:14:27 cygwin warning:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755867237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:27   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:14:27   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755867237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:27   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:14:27   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755867238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:27   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning. " "2022.04.01.01:14:27   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755867239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:27   Consult the user's guide for more details about POSIX paths: " "2022.04.01.01:14:27   Consult the user's guide for more details about POSIX paths:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755867240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:27     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames " "2022.04.01.01:14:27     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755867241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:29 Qt: Untested Windows version 6.2 detected! " "2022.04.01.01:14:29 Qt: Untested Windows version 6.2 detected!" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755869535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:29 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0005_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0005_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\" " "2022.04.01.01:14:29 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0005_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0005_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755869756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finished elaborating classic module. " "Finished elaborating classic module." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755872397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:32 Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0005_sopclgen/yysystem.ptf " "2022.04.01.01:14:32 Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0005_sopclgen/yysystem.ptf" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755872398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Running sopc_builder... " "Running sopc_builder..." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755872408 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Couldn't compute FAST_CWD pointer.  Please report this problem to " "Couldn't compute FAST_CWD pointer.  Please report this problem to" {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1648755872522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:32 the public mailing list cygwin@cygwin.com " "2022.04.01.01:14:32 the public mailing list cygwin@cygwin.com" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755872522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:32 cygwin warning: " "2022.04.01.01:14:32 cygwin warning:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755872630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:32   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:14:32   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755872631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:32   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:14:32   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755872631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:32   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning. " "2022.04.01.01:14:32   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755872632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:32   Consult the user's guide for more details about POSIX paths: " "2022.04.01.01:14:32   Consult the user's guide for more details about POSIX paths:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755872633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:32     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames " "2022.04.01.01:14:32     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755872633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:35 Qt: Untested Windows version 6.2 detected! " "2022.04.01.01:14:35 Qt: Untested Windows version 6.2 detected!" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755875041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:35 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0005_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0005_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\" " "2022.04.01.01:14:35 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0005_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0005_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755875258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:37 No .sopc_builder configuration file(!) " "2022.04.01.01:14:37 No .sopc_builder configuration file(!)" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755877666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:37 . " "2022.04.01.01:14:37 ." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755877666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:39 # 2022.04.01 01:14:39 (*) Success: sopc_builder finished. " "2022.04.01.01:14:39 # 2022.04.01 01:14:39 (*) Success: sopc_builder finished." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755879093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem0: \"MPSoC\" instantiated altera_avalon_onchip_memory2 \"onchip_mem0\" " "Onchip_mem0: \"MPSoC\" instantiated altera_avalon_onchip_memory2 \"onchip_mem0\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755879586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Starting classic module elaboration. " "Starting classic module elaboration." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755879694 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Couldn't compute FAST_CWD pointer.  Please report this problem to " "Couldn't compute FAST_CWD pointer.  Please report this problem to" {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1648755879815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:39 the public mailing list cygwin@cygwin.com " "2022.04.01.01:14:39 the public mailing list cygwin@cygwin.com" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755879815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:39 cygwin warning: " "2022.04.01.01:14:39 cygwin warning:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755879925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:39   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:14:39   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755879926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:39   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:14:39   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755879926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:39   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning. " "2022.04.01.01:14:39   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755879926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:39   Consult the user's guide for more details about POSIX paths: " "2022.04.01.01:14:39   Consult the user's guide for more details about POSIX paths:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755879926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:39     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames " "2022.04.01.01:14:39     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755879926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:42 Qt: Untested Windows version 6.2 detected! " "2022.04.01.01:14:42 Qt: Untested Windows version 6.2 detected!" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755882349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:42 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0006_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0006_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\" " "2022.04.01.01:14:42 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0006_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0006_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755882567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finished elaborating classic module. " "Finished elaborating classic module." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755885434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:45 Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0006_sopclgen/yysystem.ptf " "2022.04.01.01:14:45 Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0006_sopclgen/yysystem.ptf" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755885435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Running sopc_builder... " "Running sopc_builder..." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755885444 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Couldn't compute FAST_CWD pointer.  Please report this problem to " "Couldn't compute FAST_CWD pointer.  Please report this problem to" {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1648755885560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:45 the public mailing list cygwin@cygwin.com " "2022.04.01.01:14:45 the public mailing list cygwin@cygwin.com" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755885560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:45 cygwin warning: " "2022.04.01.01:14:45 cygwin warning:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755885668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:45   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:14:45   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755885669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:45   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:14:45   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755885669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:45   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning. " "2022.04.01.01:14:45   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755885669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:45   Consult the user's guide for more details about POSIX paths: " "2022.04.01.01:14:45   Consult the user's guide for more details about POSIX paths:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755885669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:45     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames " "2022.04.01.01:14:45     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755885670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:47 Qt: Untested Windows version 6.2 detected! " "2022.04.01.01:14:47 Qt: Untested Windows version 6.2 detected!" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755887969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:48 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0006_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0006_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\" " "2022.04.01.01:14:48 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0006_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0006_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755888190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:50 No .sopc_builder configuration file(!) " "2022.04.01.01:14:50 No .sopc_builder configuration file(!)" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755890719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:50 . " "2022.04.01.01:14:50 ." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755890719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:52 # 2022.04.01 01:14:51 (*) Success: sopc_builder finished. " "2022.04.01.01:14:52 # 2022.04.01 01:14:51 (*) Success: sopc_builder finished." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755892042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem1: \"MPSoC\" instantiated altera_avalon_onchip_memory2 \"onchip_mem1\" " "Onchip_mem1: \"MPSoC\" instantiated altera_avalon_onchip_memory2 \"onchip_mem1\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755892754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Starting classic module elaboration. " "Starting classic module elaboration." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755892871 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Couldn't compute FAST_CWD pointer.  Please report this problem to " "Couldn't compute FAST_CWD pointer.  Please report this problem to" {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1648755892980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:52 the public mailing list cygwin@cygwin.com " "2022.04.01.01:14:52 the public mailing list cygwin@cygwin.com" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755892980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:53 cygwin warning: " "2022.04.01.01:14:53 cygwin warning:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755893090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:53   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:14:53   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755893090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:53   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:14:53   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755893090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:53   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning. " "2022.04.01.01:14:53   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755893091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:53   Consult the user's guide for more details about POSIX paths: " "2022.04.01.01:14:53   Consult the user's guide for more details about POSIX paths:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755893091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:53     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames " "2022.04.01.01:14:53     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755893092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:55 Qt: Untested Windows version 6.2 detected! " "2022.04.01.01:14:55 Qt: Untested Windows version 6.2 detected!" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755895495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:55 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0007_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0007_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\" " "2022.04.01.01:14:55 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0007_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0007_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755895714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finished elaborating classic module. " "Finished elaborating classic module." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755898581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:58 Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0007_sopclgen/yysystem.ptf " "2022.04.01.01:14:58 Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0007_sopclgen/yysystem.ptf" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755898582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Running sopc_builder... " "Running sopc_builder..." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755898591 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Couldn't compute FAST_CWD pointer.  Please report this problem to " "Couldn't compute FAST_CWD pointer.  Please report this problem to" {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1648755898706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:58 the public mailing list cygwin@cygwin.com " "2022.04.01.01:14:58 the public mailing list cygwin@cygwin.com" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755898706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:58 cygwin warning: " "2022.04.01.01:14:58 cygwin warning:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755898815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:58   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:14:58   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755898816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:58   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:14:58   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755898816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:58   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning. " "2022.04.01.01:14:58   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755898817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:58   Consult the user's guide for more details about POSIX paths: " "2022.04.01.01:14:58   Consult the user's guide for more details about POSIX paths:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755898818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:14:58     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames " "2022.04.01.01:14:58     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755898818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:01 Qt: Untested Windows version 6.2 detected! " "2022.04.01.01:15:01 Qt: Untested Windows version 6.2 detected!" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755901231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:01 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0007_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0007_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\" " "2022.04.01.01:15:01 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0007_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0007_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755901452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:03 No .sopc_builder configuration file(!) " "2022.04.01.01:15:03 No .sopc_builder configuration file(!)" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755903873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:03 . " "2022.04.01.01:15:03 ." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755903985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:05 # 2022.04.01 01:15:05 (*) Success: sopc_builder finished. " "2022.04.01.01:15:05 # 2022.04.01 01:15:05 (*) Success: sopc_builder finished." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755905310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memdata0: \"MPSoC\" instantiated altera_avalon_onchip_memory2 \"onchip_memdata0\" " "Onchip_memdata0: \"MPSoC\" instantiated altera_avalon_onchip_memory2 \"onchip_memdata0\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755905915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"MPSoC\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"MPSoC\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755905996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Starting classic module elaboration. " "Starting classic module elaboration." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755906110 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Couldn't compute FAST_CWD pointer.  Please report this problem to " "Couldn't compute FAST_CWD pointer.  Please report this problem to" {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1648755906218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:06 the public mailing list cygwin@cygwin.com " "2022.04.01.01:15:06 the public mailing list cygwin@cygwin.com" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755906219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:06 cygwin warning: " "2022.04.01.01:15:06 cygwin warning:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755906219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:06   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:15:06   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755906219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:06   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:15:06   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755906219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:06   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning. " "2022.04.01.01:15:06   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755906219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:06   Consult the user's guide for more details about POSIX paths: " "2022.04.01.01:15:06   Consult the user's guide for more details about POSIX paths:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755906220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:06     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames " "2022.04.01.01:15:06     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755906220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:08 Qt: Untested Windows version 6.2 detected! " "2022.04.01.01:15:08 Qt: Untested Windows version 6.2 detected!" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755908294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:08 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0009_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0009_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\" " "2022.04.01.01:15:08 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0009_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0009_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755908513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finished elaborating classic module. " "Finished elaborating classic module." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755911266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:11 Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0009_sopclgen/yysystem.ptf " "2022.04.01.01:15:11 Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0009_sopclgen/yysystem.ptf" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755911267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Running sopc_builder... " "Running sopc_builder..." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755911276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Couldn't compute FAST_CWD pointer.  Please report this problem to " "Couldn't compute FAST_CWD pointer.  Please report this problem to" {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1648755911392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:11 the public mailing list cygwin@cygwin.com " "2022.04.01.01:15:11 the public mailing list cygwin@cygwin.com" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755911393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:11 cygwin warning: " "2022.04.01.01:15:11 cygwin warning:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755911500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:11   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:15:11   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755911501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:11   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:15:11   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755911501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:11   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning. " "2022.04.01.01:15:11   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755911501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:11   Consult the user's guide for more details about POSIX paths: " "2022.04.01.01:15:11   Consult the user's guide for more details about POSIX paths:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755911501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:11     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames " "2022.04.01.01:15:11     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755911501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:14 Qt: Untested Windows version 6.2 detected! " "2022.04.01.01:15:14 Qt: Untested Windows version 6.2 detected!" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755914014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:14 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0009_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0009_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\" " "2022.04.01.01:15:14 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0009_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0009_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755914236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:16 No .sopc_builder configuration file(!) " "2022.04.01.01:15:16 No .sopc_builder configuration file(!)" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755916543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:16 . " "2022.04.01.01:15:16 ." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755916653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:18 # 2022.04.01 01:15:17 (*) Success: sopc_builder finished. " "2022.04.01.01:15:18 # 2022.04.01 01:15:17 (*) Success: sopc_builder finished." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755918088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memdata1: \"MPSoC\" instantiated altera_avalon_onchip_memory2 \"onchip_memdata1\" " "Onchip_memdata1: \"MPSoC\" instantiated altera_avalon_onchip_memory2 \"onchip_memdata1\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755918575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Starting classic module elaboration. " "Starting classic module elaboration." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755918812 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Couldn't compute FAST_CWD pointer.  Please report this problem to " "Couldn't compute FAST_CWD pointer.  Please report this problem to" {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1648755918919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:18 the public mailing list cygwin@cygwin.com " "2022.04.01.01:15:18 the public mailing list cygwin@cygwin.com" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755918920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:18 cygwin warning: " "2022.04.01.01:15:18 cygwin warning:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755918920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:18   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:15:18   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755918920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:18   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:15:18   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755918921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:18   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning. " "2022.04.01.01:15:18   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755918921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:18   Consult the user's guide for more details about POSIX paths: " "2022.04.01.01:15:18   Consult the user's guide for more details about POSIX paths:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755918921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:18     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames " "2022.04.01.01:15:18     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755918921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:21 Qt: Untested Windows version 6.2 detected! " "2022.04.01.01:15:21 Qt: Untested Windows version 6.2 detected!" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755921333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:21 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0010_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0010_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\" " "2022.04.01.01:15:21 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0010_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0010_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755921556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finished elaborating classic module. " "Finished elaborating classic module." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755924538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:24 Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0010_sopclgen/yysystem.ptf " "2022.04.01.01:15:24 Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0010_sopclgen/yysystem.ptf" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755924539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Running sopc_builder... " "Running sopc_builder..." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755924548 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Couldn't compute FAST_CWD pointer.  Please report this problem to " "Couldn't compute FAST_CWD pointer.  Please report this problem to" {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1648755924662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:24 the public mailing list cygwin@cygwin.com " "2022.04.01.01:15:24 the public mailing list cygwin@cygwin.com" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755924663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:24 cygwin warning: " "2022.04.01.01:15:24 cygwin warning:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755924772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:24   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:15:24   MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755924772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:24   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh " "2022.04.01.01:15:24   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755924773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:24   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning. " "2022.04.01.01:15:24   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755924773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:24   Consult the user's guide for more details about POSIX paths: " "2022.04.01.01:15:24   Consult the user's guide for more details about POSIX paths:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755924774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:24     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames " "2022.04.01.01:15:24     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755924774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:27 Qt: Untested Windows version 6.2 detected! " "2022.04.01.01:15:27 Qt: Untested Windows version 6.2 detected!" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755927078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:27 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0010_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0010_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\" " "2022.04.01.01:15:27 \"c:/altera/12.1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0010_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9082_7094864543947738937.dir/0010_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1/quartus\" --sopc_perl=\"c:/altera/12.1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755927299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:29 No .sopc_builder configuration file(!) " "2022.04.01.01:15:29 No .sopc_builder configuration file(!)" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755929504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:29 . " "2022.04.01.01:15:29 ." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755929614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.01.01:15:31 # 2022.04.01 01:15:31 (*) Success: sopc_builder finished. " "2022.04.01.01:15:31 # 2022.04.01 01:15:31 (*) Success: sopc_builder finished." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755931155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_sharedmem: \"MPSoC\" instantiated altera_avalon_onchip_memory2 \"onchip_sharedmem\" " "Onchip_sharedmem: \"MPSoC\" instantiated altera_avalon_onchip_memory2 \"onchip_sharedmem\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755931870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu1_instruction_master_translator: \"MPSoC\" instantiated altera_merlin_master_translator \"cpu1_instruction_master_translator\" " "Cpu1_instruction_master_translator: \"MPSoC\" instantiated altera_merlin_master_translator \"cpu1_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755931875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu1_jtag_debug_module_translator: \"MPSoC\" instantiated altera_merlin_slave_translator \"cpu1_jtag_debug_module_translator\" " "Cpu1_jtag_debug_module_translator: \"MPSoC\" instantiated altera_merlin_slave_translator \"cpu1_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755931880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu1_instruction_master_translator_avalon_universal_master_0_agent: \"MPSoC\" instantiated altera_merlin_master_agent \"cpu1_instruction_master_translator_avalon_universal_master_0_agent\" " "Cpu1_instruction_master_translator_avalon_universal_master_0_agent: \"MPSoC\" instantiated altera_merlin_master_agent \"cpu1_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755931884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"MPSoC\" instantiated altera_merlin_slave_agent \"cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"MPSoC\" instantiated altera_merlin_slave_agent \"cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755931889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"MPSoC\" instantiated altera_avalon_sc_fifo \"cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"MPSoC\" instantiated altera_avalon_sc_fifo \"cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755931893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"MPSoC\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"MPSoC\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755931925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"MPSoC\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"MPSoC\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755931955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_002: \"MPSoC\" instantiated altera_merlin_router \"addr_router_002\" " "Addr_router_002: \"MPSoC\" instantiated altera_merlin_router \"addr_router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755931997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_003: \"MPSoC\" instantiated altera_merlin_router \"addr_router_003\" " "Addr_router_003: \"MPSoC\" instantiated altera_merlin_router \"addr_router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"MPSoC\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"MPSoC\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_003: \"MPSoC\" instantiated altera_merlin_router \"id_router_003\" " "Id_router_003: \"MPSoC\" instantiated altera_merlin_router \"id_router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_004: \"MPSoC\" instantiated altera_merlin_router \"id_router_004\" " "Id_router_004: \"MPSoC\" instantiated altera_merlin_router \"id_router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_005: \"MPSoC\" instantiated altera_merlin_router \"id_router_005\" " "Id_router_005: \"MPSoC\" instantiated altera_merlin_router \"id_router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_007: \"MPSoC\" instantiated altera_merlin_router \"id_router_007\" " "Id_router_007: \"MPSoC\" instantiated altera_merlin_router \"id_router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_010: \"MPSoC\" instantiated altera_merlin_router \"id_router_010\" " "Id_router_010: \"MPSoC\" instantiated altera_merlin_router \"id_router_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter: \"MPSoC\" instantiated altera_merlin_traffic_limiter \"limiter\" " "Limiter: \"MPSoC\" instantiated altera_merlin_traffic_limiter \"limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"MPSoC\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"MPSoC\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"MPSoC\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"MPSoC\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"MPSoC\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"MPSoC\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"MPSoC\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"MPSoC\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux_003: \"MPSoC\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux_003\" " "Cmd_xbar_mux_003: \"MPSoC\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"MPSoC\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"MPSoC\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_003: \"MPSoC\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_003\" " "Rsp_xbar_demux_003: \"MPSoC\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_005: \"MPSoC\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_005\" " "Rsp_xbar_demux_005: \"MPSoC\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"MPSoC\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"MPSoC\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"MPSoC\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"MPSoC\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"MPSoC\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"MPSoC\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MPSoC: Done MPSoC\" with 38 modules, 173 files, 4341058 bytes " "MPSoC: Done MPSoC\" with 38 modules, 173 files, 4341058 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1648755932488 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "MPSoC.qsys " "Finished elaborating Qsys system entity \"MPSoC.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "" 0 -1 1648755933812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755933889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755933889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/mpsoc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/mpsoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC " "Found entity 1: MPSoC" {  } { { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755934019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755934019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mpsoc/submodules/mpsoc_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_addr_router_default_decode " "Found entity 1: MPSoC_addr_router_default_decode" {  } { { "db/ip/MPSoC/submodules/MPSoC_addr_router.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755934028 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_addr_router " "Found entity 2: MPSoC_addr_router" {  } { { "db/ip/MPSoC/submodules/MPSoC_addr_router.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_addr_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755934028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755934028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mpsoc/submodules/mpsoc_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_addr_router_001_default_decode " "Found entity 1: MPSoC_addr_router_001_default_decode" {  } { { "db/ip/MPSoC/submodules/MPSoC_addr_router_001.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755934034 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_addr_router_001 " "Found entity 2: MPSoC_addr_router_001" {  } { { "db/ip/MPSoC/submodules/MPSoC_addr_router_001.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_addr_router_001.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755934034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755934034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mpsoc/submodules/mpsoc_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_addr_router_002_default_decode " "Found entity 1: MPSoC_addr_router_002_default_decode" {  } { { "db/ip/MPSoC/submodules/MPSoC_addr_router_002.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_addr_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755934040 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_addr_router_002 " "Found entity 2: MPSoC_addr_router_002" {  } { { "db/ip/MPSoC/submodules/MPSoC_addr_router_002.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_addr_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755934040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755934040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mpsoc/submodules/mpsoc_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_addr_router_003_default_decode " "Found entity 1: MPSoC_addr_router_003_default_decode" {  } { { "db/ip/MPSoC/submodules/MPSoC_addr_router_003.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_addr_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755934047 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_addr_router_003 " "Found entity 2: MPSoC_addr_router_003" {  } { { "db/ip/MPSoC/submodules/MPSoC_addr_router_003.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_addr_router_003.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755934047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755934047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cmd_xbar_demux " "Found entity 1: MPSoC_cmd_xbar_demux" {  } { { "db/ip/MPSoC/submodules/MPSoC_cmd_xbar_demux.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755934054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755934054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cmd_xbar_demux_001 " "Found entity 1: MPSoC_cmd_xbar_demux_001" {  } { { "db/ip/MPSoC/submodules/MPSoC_cmd_xbar_demux_001.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755934059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755934059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cmd_xbar_mux " "Found entity 1: MPSoC_cmd_xbar_mux" {  } { { "db/ip/MPSoC/submodules/MPSoC_cmd_xbar_mux.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755934079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755934079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cmd_xbar_mux_003 " "Found entity 1: MPSoC_cmd_xbar_mux_003" {  } { { "db/ip/MPSoC/submodules/MPSoC_cmd_xbar_mux_003.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755934099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755934099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_cpu0.v 24 24 " "Found 24 design units, including 24 entities, in source file db/ip/mpsoc/submodules/mpsoc_cpu0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu0_ic_data_module " "Found entity 1: MPSoC_cpu0_ic_data_module" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_cpu0_ic_tag_module " "Found entity 2: MPSoC_cpu0_ic_tag_module" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "3 MPSoC_cpu0_register_bank_a_module " "Found entity 3: MPSoC_cpu0_register_bank_a_module" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "4 MPSoC_cpu0_register_bank_b_module " "Found entity 4: MPSoC_cpu0_register_bank_b_module" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "5 MPSoC_cpu0_nios2_oci_debug " "Found entity 5: MPSoC_cpu0_nios2_oci_debug" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "6 MPSoC_cpu0_ociram_lpm_dram_bdp_component_module " "Found entity 6: MPSoC_cpu0_ociram_lpm_dram_bdp_component_module" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "7 MPSoC_cpu0_nios2_ocimem " "Found entity 7: MPSoC_cpu0_nios2_ocimem" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "8 MPSoC_cpu0_nios2_avalon_reg " "Found entity 8: MPSoC_cpu0_nios2_avalon_reg" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "9 MPSoC_cpu0_nios2_oci_break " "Found entity 9: MPSoC_cpu0_nios2_oci_break" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "10 MPSoC_cpu0_nios2_oci_xbrk " "Found entity 10: MPSoC_cpu0_nios2_oci_xbrk" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "11 MPSoC_cpu0_nios2_oci_dbrk " "Found entity 11: MPSoC_cpu0_nios2_oci_dbrk" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "12 MPSoC_cpu0_nios2_oci_itrace " "Found entity 12: MPSoC_cpu0_nios2_oci_itrace" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "13 MPSoC_cpu0_nios2_oci_td_mode " "Found entity 13: MPSoC_cpu0_nios2_oci_td_mode" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "14 MPSoC_cpu0_nios2_oci_dtrace " "Found entity 14: MPSoC_cpu0_nios2_oci_dtrace" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 1847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "15 MPSoC_cpu0_nios2_oci_compute_tm_count " "Found entity 15: MPSoC_cpu0_nios2_oci_compute_tm_count" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "16 MPSoC_cpu0_nios2_oci_fifowp_inc " "Found entity 16: MPSoC_cpu0_nios2_oci_fifowp_inc" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "17 MPSoC_cpu0_nios2_oci_fifocount_inc " "Found entity 17: MPSoC_cpu0_nios2_oci_fifocount_inc" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "18 MPSoC_cpu0_nios2_oci_fifo " "Found entity 18: MPSoC_cpu0_nios2_oci_fifo" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "19 MPSoC_cpu0_nios2_oci_pib " "Found entity 19: MPSoC_cpu0_nios2_oci_pib" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "20 MPSoC_cpu0_traceram_lpm_dram_bdp_component_module " "Found entity 20: MPSoC_cpu0_traceram_lpm_dram_bdp_component_module" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "21 MPSoC_cpu0_nios2_oci_im " "Found entity 21: MPSoC_cpu0_nios2_oci_im" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "22 MPSoC_cpu0_nios2_performance_monitors " "Found entity 22: MPSoC_cpu0_nios2_performance_monitors" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "23 MPSoC_cpu0_nios2_oci " "Found entity 23: MPSoC_cpu0_nios2_oci" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""} { "Info" "ISGN_ENTITY_NAME" "24 MPSoC_cpu0 " "Found entity 24: MPSoC_cpu0" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755935911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_cpu0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_cpu0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu0_jtag_debug_module_sysclk " "Found entity 1: MPSoC_cpu0_jtag_debug_module_sysclk" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_sysclk.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755935917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_cpu0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_cpu0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu0_jtag_debug_module_tck " "Found entity 1: MPSoC_cpu0_jtag_debug_module_tck" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_tck.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755935930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu0_jtag_debug_module_wrapper " "Found entity 1: MPSoC_cpu0_jtag_debug_module_wrapper" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_wrapper.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755935945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_cpu0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_cpu0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu0_oci_test_bench " "Found entity 1: MPSoC_cpu0_oci_test_bench" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0_oci_test_bench.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755935950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_cpu0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_cpu0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu0_test_bench " "Found entity 1: MPSoC_cpu0_test_bench" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0_test_bench.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755935975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755935975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_cpu1.v 24 24 " "Found 24 design units, including 24 entities, in source file db/ip/mpsoc/submodules/mpsoc_cpu1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu1_ic_data_module " "Found entity 1: MPSoC_cpu1_ic_data_module" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_cpu1_ic_tag_module " "Found entity 2: MPSoC_cpu1_ic_tag_module" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "3 MPSoC_cpu1_register_bank_a_module " "Found entity 3: MPSoC_cpu1_register_bank_a_module" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "4 MPSoC_cpu1_register_bank_b_module " "Found entity 4: MPSoC_cpu1_register_bank_b_module" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "5 MPSoC_cpu1_nios2_oci_debug " "Found entity 5: MPSoC_cpu1_nios2_oci_debug" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "6 MPSoC_cpu1_ociram_lpm_dram_bdp_component_module " "Found entity 6: MPSoC_cpu1_ociram_lpm_dram_bdp_component_module" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "7 MPSoC_cpu1_nios2_ocimem " "Found entity 7: MPSoC_cpu1_nios2_ocimem" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "8 MPSoC_cpu1_nios2_avalon_reg " "Found entity 8: MPSoC_cpu1_nios2_avalon_reg" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "9 MPSoC_cpu1_nios2_oci_break " "Found entity 9: MPSoC_cpu1_nios2_oci_break" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "10 MPSoC_cpu1_nios2_oci_xbrk " "Found entity 10: MPSoC_cpu1_nios2_oci_xbrk" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "11 MPSoC_cpu1_nios2_oci_dbrk " "Found entity 11: MPSoC_cpu1_nios2_oci_dbrk" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "12 MPSoC_cpu1_nios2_oci_itrace " "Found entity 12: MPSoC_cpu1_nios2_oci_itrace" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "13 MPSoC_cpu1_nios2_oci_td_mode " "Found entity 13: MPSoC_cpu1_nios2_oci_td_mode" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "14 MPSoC_cpu1_nios2_oci_dtrace " "Found entity 14: MPSoC_cpu1_nios2_oci_dtrace" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 1847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "15 MPSoC_cpu1_nios2_oci_compute_tm_count " "Found entity 15: MPSoC_cpu1_nios2_oci_compute_tm_count" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "16 MPSoC_cpu1_nios2_oci_fifowp_inc " "Found entity 16: MPSoC_cpu1_nios2_oci_fifowp_inc" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "17 MPSoC_cpu1_nios2_oci_fifocount_inc " "Found entity 17: MPSoC_cpu1_nios2_oci_fifocount_inc" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "18 MPSoC_cpu1_nios2_oci_fifo " "Found entity 18: MPSoC_cpu1_nios2_oci_fifo" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "19 MPSoC_cpu1_nios2_oci_pib " "Found entity 19: MPSoC_cpu1_nios2_oci_pib" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "20 MPSoC_cpu1_traceram_lpm_dram_bdp_component_module " "Found entity 20: MPSoC_cpu1_traceram_lpm_dram_bdp_component_module" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "21 MPSoC_cpu1_nios2_oci_im " "Found entity 21: MPSoC_cpu1_nios2_oci_im" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "22 MPSoC_cpu1_nios2_performance_monitors " "Found entity 22: MPSoC_cpu1_nios2_performance_monitors" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "23 MPSoC_cpu1_nios2_oci " "Found entity 23: MPSoC_cpu1_nios2_oci" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""} { "Info" "ISGN_ENTITY_NAME" "24 MPSoC_cpu1 " "Found entity 24: MPSoC_cpu1" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755936900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_cpu1_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_cpu1_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu1_jtag_debug_module_sysclk " "Found entity 1: MPSoC_cpu1_jtag_debug_module_sysclk" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1_jtag_debug_module_sysclk.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755936906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_cpu1_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_cpu1_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu1_jtag_debug_module_tck " "Found entity 1: MPSoC_cpu1_jtag_debug_module_tck" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1_jtag_debug_module_tck.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755936918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_cpu1_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_cpu1_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu1_jtag_debug_module_wrapper " "Found entity 1: MPSoC_cpu1_jtag_debug_module_wrapper" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1_jtag_debug_module_wrapper.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755936933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_cpu1_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_cpu1_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu1_oci_test_bench " "Found entity 1: MPSoC_cpu1_oci_test_bench" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1_oci_test_bench.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755936938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_cpu1_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_cpu1_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu1_test_bench " "Found entity 1: MPSoC_cpu1_test_bench" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1_test_bench.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755936961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mpsoc/submodules/mpsoc_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_id_router_default_decode " "Found entity 1: MPSoC_id_router_default_decode" {  } { { "db/ip/MPSoC/submodules/MPSoC_id_router.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936967 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_id_router " "Found entity 2: MPSoC_id_router" {  } { { "db/ip/MPSoC/submodules/MPSoC_id_router.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755936967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mpsoc/submodules/mpsoc_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_id_router_003_default_decode " "Found entity 1: MPSoC_id_router_003_default_decode" {  } { { "db/ip/MPSoC/submodules/MPSoC_id_router_003.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936972 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_id_router_003 " "Found entity 2: MPSoC_id_router_003" {  } { { "db/ip/MPSoC/submodules/MPSoC_id_router_003.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_003.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755936972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mpsoc/submodules/mpsoc_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_id_router_004_default_decode " "Found entity 1: MPSoC_id_router_004_default_decode" {  } { { "db/ip/MPSoC/submodules/MPSoC_id_router_004.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_004.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936978 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_id_router_004 " "Found entity 2: MPSoC_id_router_004" {  } { { "db/ip/MPSoC/submodules/MPSoC_id_router_004.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_004.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755936978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mpsoc/submodules/mpsoc_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_id_router_005_default_decode " "Found entity 1: MPSoC_id_router_005_default_decode" {  } { { "db/ip/MPSoC/submodules/MPSoC_id_router_005.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_005.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936984 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_id_router_005 " "Found entity 2: MPSoC_id_router_005" {  } { { "db/ip/MPSoC/submodules/MPSoC_id_router_005.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_005.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755936984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_id_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mpsoc/submodules/mpsoc_id_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_id_router_007_default_decode " "Found entity 1: MPSoC_id_router_007_default_decode" {  } { { "db/ip/MPSoC/submodules/MPSoC_id_router_007.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_007.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936990 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_id_router_007 " "Found entity 2: MPSoC_id_router_007" {  } { { "db/ip/MPSoC/submodules/MPSoC_id_router_007.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_007.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755936990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_id_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mpsoc/submodules/mpsoc_id_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_id_router_010_default_decode " "Found entity 1: MPSoC_id_router_010_default_decode" {  } { { "db/ip/MPSoC/submodules/MPSoC_id_router_010.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_010.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936996 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_id_router_010 " "Found entity 2: MPSoC_id_router_010" {  } { { "db/ip/MPSoC/submodules/MPSoC_id_router_010.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_010.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755936996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755936996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_irq_mapper " "Found entity 1: MPSoC_irq_mapper" {  } { { "db/ip/MPSoC/submodules/MPSoC_irq_mapper.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_jtag_uart0.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/mpsoc/submodules/mpsoc_jtag_uart0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_jtag_uart0_log_module " "Found entity 1: MPSoC_jtag_uart0_log_module" {  } { { "db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937022 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_jtag_uart0_sim_scfifo_w " "Found entity 2: MPSoC_jtag_uart0_sim_scfifo_w" {  } { { "db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937022 ""} { "Info" "ISGN_ENTITY_NAME" "3 MPSoC_jtag_uart0_scfifo_w " "Found entity 3: MPSoC_jtag_uart0_scfifo_w" {  } { { "db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937022 ""} { "Info" "ISGN_ENTITY_NAME" "4 MPSoC_jtag_uart0_drom_module " "Found entity 4: MPSoC_jtag_uart0_drom_module" {  } { { "db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937022 ""} { "Info" "ISGN_ENTITY_NAME" "5 MPSoC_jtag_uart0_sim_scfifo_r " "Found entity 5: MPSoC_jtag_uart0_sim_scfifo_r" {  } { { "db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937022 ""} { "Info" "ISGN_ENTITY_NAME" "6 MPSoC_jtag_uart0_scfifo_r " "Found entity 6: MPSoC_jtag_uart0_scfifo_r" {  } { { "db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937022 ""} { "Info" "ISGN_ENTITY_NAME" "7 MPSoC_jtag_uart0 " "Found entity 7: MPSoC_jtag_uart0" {  } { { "db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_onchip_mem0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_onchip_mem0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_onchip_mem0 " "Found entity 1: MPSoC_onchip_mem0" {  } { { "db/ip/MPSoC/submodules/MPSoC_onchip_mem0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_mem0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_onchip_mem1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_onchip_mem1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_onchip_mem1 " "Found entity 1: MPSoC_onchip_mem1" {  } { { "db/ip/MPSoC/submodules/MPSoC_onchip_mem1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_mem1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_onchip_memdata0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_onchip_memdata0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_onchip_memdata0 " "Found entity 1: MPSoC_onchip_memdata0" {  } { { "db/ip/MPSoC/submodules/MPSoC_onchip_memdata0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_memdata0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_onchip_memdata1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_onchip_memdata1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_onchip_memdata1 " "Found entity 1: MPSoC_onchip_memdata1" {  } { { "db/ip/MPSoC/submodules/MPSoC_onchip_memdata1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_memdata1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_onchip_sharedmem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_onchip_sharedmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_onchip_sharedmem " "Found entity 1: MPSoC_onchip_sharedmem" {  } { { "db/ip/MPSoC/submodules/MPSoC_onchip_sharedmem.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_sharedmem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_rsp_xbar_demux " "Found entity 1: MPSoC_rsp_xbar_demux" {  } { { "db/ip/MPSoC/submodules/MPSoC_rsp_xbar_demux.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_rsp_xbar_demux_003 " "Found entity 1: MPSoC_rsp_xbar_demux_003" {  } { { "db/ip/MPSoC/submodules/MPSoC_rsp_xbar_demux_003.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_rsp_xbar_demux_005 " "Found entity 1: MPSoC_rsp_xbar_demux_005" {  } { { "db/ip/MPSoC/submodules/MPSoC_rsp_xbar_demux_005.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_rsp_xbar_mux " "Found entity 1: MPSoC_rsp_xbar_mux" {  } { { "db/ip/MPSoC/submodules/MPSoC_rsp_xbar_mux.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_rsp_xbar_mux_001 " "Found entity 1: MPSoC_rsp_xbar_mux_001" {  } { { "db/ip/MPSoC/submodules/MPSoC_rsp_xbar_mux_001.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_sysid " "Found entity 1: MPSoC_sysid" {  } { { "db/ip/MPSoC/submodules/MPSoC_sysid.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/mpsoc_timer0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/mpsoc_timer0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_timer0 " "Found entity 1: MPSoC_timer0" {  } { { "db/ip/MPSoC/submodules/MPSoC_timer0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_timer0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/MPSoC/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/MPSoC/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mpsoc/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937158 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/MPSoC/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/MPSoC/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/MPSoC/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/MPSoC/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/MPSoC/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/MPSoC/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/MPSoC/submodules/altera_reset_controller.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mpsoc/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mpsoc/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/MPSoC/submodules/altera_reset_synchronizer.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755937296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755937296 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu0.v(1748) " "Verilog HDL or VHDL warning at MPSoC_cpu0.v(1748): conditional expression evaluates to a constant" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 1748 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1648755937337 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu0.v(1750) " "Verilog HDL or VHDL warning at MPSoC_cpu0.v(1750): conditional expression evaluates to a constant" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 1750 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1648755937338 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu0.v(1906) " "Verilog HDL or VHDL warning at MPSoC_cpu0.v(1906): conditional expression evaluates to a constant" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 1906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1648755937339 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu0.v(2825) " "Verilog HDL or VHDL warning at MPSoC_cpu0.v(2825): conditional expression evaluates to a constant" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2825 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1648755937346 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu1.v(1748) " "Verilog HDL or VHDL warning at MPSoC_cpu1.v(1748): conditional expression evaluates to a constant" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 1748 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1648755937382 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu1.v(1750) " "Verilog HDL or VHDL warning at MPSoC_cpu1.v(1750): conditional expression evaluates to a constant" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 1750 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1648755937383 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu1.v(1906) " "Verilog HDL or VHDL warning at MPSoC_cpu1.v(1906): conditional expression evaluates to a constant" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 1906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1648755937384 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu1.v(2825) " "Verilog HDL or VHDL warning at MPSoC_cpu1.v(2825): conditional expression evaluates to a constant" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2825 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1648755937391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1648755938650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC MPSoC:inst3 " "Elaborating entity \"MPSoC\" for hierarchy \"MPSoC:inst3\"" {  } { { "TopLevel.bdf" "inst3" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755938733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0 MPSoC:inst3\|MPSoC_cpu0:cpu0 " "Elaborating entity \"MPSoC_cpu0\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\"" {  } { { "db/ip/MPSoC/MPSoC.v" "cpu0" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755939665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_test_bench MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_test_bench:the_MPSoC_cpu0_test_bench " "Elaborating entity \"MPSoC_cpu0_test_bench\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_test_bench:the_MPSoC_cpu0_test_bench\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_MPSoC_cpu0_test_bench" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 4840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755939956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_ic_data_module MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_ic_data_module:MPSoC_cpu0_ic_data " "Elaborating entity \"MPSoC_cpu0_ic_data_module\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_ic_data_module:MPSoC_cpu0_ic_data\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "MPSoC_cpu0_ic_data" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 5698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755940003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_ic_data_module:MPSoC_cpu0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_ic_data_module:MPSoC_cpu0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_altsyncram" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755940458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_ic_data_module:MPSoC_cpu0_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_ic_data_module:MPSoC_cpu0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1648755940492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_ic_data_module:MPSoC_cpu0_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_ic_data_module:MPSoC_cpu0_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940497 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1648755940497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755940755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755940755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_ic_data_module:MPSoC_cpu0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_ic_data_module:MPSoC_cpu0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755940758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_ic_tag_module MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_ic_tag_module:MPSoC_cpu0_ic_tag " "Elaborating entity \"MPSoC_cpu0_ic_tag_module\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_ic_tag_module:MPSoC_cpu0_ic_tag\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "MPSoC_cpu0_ic_tag" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 5764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755940793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_ic_tag_module:MPSoC_cpu0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_ic_tag_module:MPSoC_cpu0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_altsyncram" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755940829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_ic_tag_module:MPSoC_cpu0_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_ic_tag_module:MPSoC_cpu0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1648755940849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_ic_tag_module:MPSoC_cpu0_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_ic_tag_module:MPSoC_cpu0_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MPSoC_cpu0_ic_tag_ram.mif " "Parameter \"init_file\" = \"MPSoC_cpu0_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Parameter \"width_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755940850 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1648755940850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7rg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7rg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7rg1 " "Found entity 1: altsyncram_7rg1" {  } { { "db/altsyncram_7rg1.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_7rg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755940963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755940963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7rg1 MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_ic_tag_module:MPSoC_cpu0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7rg1:auto_generated " "Elaborating entity \"altsyncram_7rg1\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_ic_tag_module:MPSoC_cpu0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7rg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755940964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_register_bank_a_module MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_register_bank_a_module:MPSoC_cpu0_register_bank_a " "Elaborating entity \"MPSoC_cpu0_register_bank_a_module\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_register_bank_a_module:MPSoC_cpu0_register_bank_a\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "MPSoC_cpu0_register_bank_a" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755941032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_register_bank_a_module:MPSoC_cpu0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_register_bank_a_module:MPSoC_cpu0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_altsyncram" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755941063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_register_bank_a_module:MPSoC_cpu0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_register_bank_a_module:MPSoC_cpu0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1648755941082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_register_bank_a_module:MPSoC_cpu0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_register_bank_a_module:MPSoC_cpu0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MPSoC_cpu0_rf_ram_a.mif " "Parameter \"init_file\" = \"MPSoC_cpu0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941083 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1648755941083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6hg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6hg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6hg1 " "Found entity 1: altsyncram_6hg1" {  } { { "db/altsyncram_6hg1.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_6hg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755941199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755941199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6hg1 MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_register_bank_a_module:MPSoC_cpu0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6hg1:auto_generated " "Elaborating entity \"altsyncram_6hg1\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_register_bank_a_module:MPSoC_cpu0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6hg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755941201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_register_bank_b_module MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_register_bank_b_module:MPSoC_cpu0_register_bank_b " "Elaborating entity \"MPSoC_cpu0_register_bank_b_module\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_register_bank_b_module:MPSoC_cpu0_register_bank_b\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "MPSoC_cpu0_register_bank_b" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755941298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_register_bank_b_module:MPSoC_cpu0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_register_bank_b_module:MPSoC_cpu0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_altsyncram" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755941329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_register_bank_b_module:MPSoC_cpu0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_register_bank_b_module:MPSoC_cpu0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1648755941343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_register_bank_b_module:MPSoC_cpu0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_register_bank_b_module:MPSoC_cpu0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MPSoC_cpu0_rf_ram_b.mif " "Parameter \"init_file\" = \"MPSoC_cpu0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941344 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1648755941344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7hg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7hg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7hg1 " "Found entity 1: altsyncram_7hg1" {  } { { "db/altsyncram_7hg1.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_7hg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755941457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755941457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7hg1 MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_register_bank_b_module:MPSoC_cpu0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7hg1:auto_generated " "Elaborating entity \"altsyncram_7hg1\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_register_bank_b_module:MPSoC_cpu0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7hg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755941458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_nios2_oci MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci " "Elaborating entity \"MPSoC_cpu0_nios2_oci\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_MPSoC_cpu0_nios2_oci" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755941582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_nios2_oci_debug MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug " "Elaborating entity \"MPSoC_cpu0_nios2_oci_debug\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_MPSoC_cpu0_nios2_oci_debug" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755941720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_nios2_ocimem MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_ocimem:the_MPSoC_cpu0_nios2_ocimem " "Elaborating entity \"MPSoC_cpu0_nios2_ocimem\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_ocimem:the_MPSoC_cpu0_nios2_ocimem\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_MPSoC_cpu0_nios2_ocimem" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755941743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_ociram_lpm_dram_bdp_component_module MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_ocimem:the_MPSoC_cpu0_nios2_ocimem\|MPSoC_cpu0_ociram_lpm_dram_bdp_component_module:MPSoC_cpu0_ociram_lpm_dram_bdp_component " "Elaborating entity \"MPSoC_cpu0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_ocimem:the_MPSoC_cpu0_nios2_ocimem\|MPSoC_cpu0_ociram_lpm_dram_bdp_component_module:MPSoC_cpu0_ociram_lpm_dram_bdp_component\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "MPSoC_cpu0_ociram_lpm_dram_bdp_component" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755941771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_ocimem:the_MPSoC_cpu0_nios2_ocimem\|MPSoC_cpu0_ociram_lpm_dram_bdp_component_module:MPSoC_cpu0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_ocimem:the_MPSoC_cpu0_nios2_ocimem\|MPSoC_cpu0_ociram_lpm_dram_bdp_component_module:MPSoC_cpu0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_altsyncram" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755941832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_ocimem:the_MPSoC_cpu0_nios2_ocimem\|MPSoC_cpu0_ociram_lpm_dram_bdp_component_module:MPSoC_cpu0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_ocimem:the_MPSoC_cpu0_nios2_ocimem\|MPSoC_cpu0_ociram_lpm_dram_bdp_component_module:MPSoC_cpu0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1648755941851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_ocimem:the_MPSoC_cpu0_nios2_ocimem\|MPSoC_cpu0_ociram_lpm_dram_bdp_component_module:MPSoC_cpu0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_ocimem:the_MPSoC_cpu0_nios2_ocimem\|MPSoC_cpu0_ociram_lpm_dram_bdp_component_module:MPSoC_cpu0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MPSoC_cpu0_ociram_default_contents.mif " "Parameter \"init_file\" = \"MPSoC_cpu0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755941853 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1648755941853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0r72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0r72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0r72 " "Found entity 1: altsyncram_0r72" {  } { { "db/altsyncram_0r72.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0r72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755941987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755941987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0r72 MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_ocimem:the_MPSoC_cpu0_nios2_ocimem\|MPSoC_cpu0_ociram_lpm_dram_bdp_component_module:MPSoC_cpu0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0r72:auto_generated " "Elaborating entity \"altsyncram_0r72\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_ocimem:the_MPSoC_cpu0_nios2_ocimem\|MPSoC_cpu0_ociram_lpm_dram_bdp_component_module:MPSoC_cpu0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0r72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755941988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_nios2_avalon_reg MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_avalon_reg:the_MPSoC_cpu0_nios2_avalon_reg " "Elaborating entity \"MPSoC_cpu0_nios2_avalon_reg\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_avalon_reg:the_MPSoC_cpu0_nios2_avalon_reg\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_MPSoC_cpu0_nios2_avalon_reg" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_nios2_oci_break MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_break:the_MPSoC_cpu0_nios2_oci_break " "Elaborating entity \"MPSoC_cpu0_nios2_oci_break\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_break:the_MPSoC_cpu0_nios2_oci_break\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_MPSoC_cpu0_nios2_oci_break" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_nios2_oci_xbrk MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_xbrk:the_MPSoC_cpu0_nios2_oci_xbrk " "Elaborating entity \"MPSoC_cpu0_nios2_oci_xbrk\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_xbrk:the_MPSoC_cpu0_nios2_oci_xbrk\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_MPSoC_cpu0_nios2_oci_xbrk" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_nios2_oci_dbrk MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_dbrk:the_MPSoC_cpu0_nios2_oci_dbrk " "Elaborating entity \"MPSoC_cpu0_nios2_oci_dbrk\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_dbrk:the_MPSoC_cpu0_nios2_oci_dbrk\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_MPSoC_cpu0_nios2_oci_dbrk" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_nios2_oci_itrace MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_itrace:the_MPSoC_cpu0_nios2_oci_itrace " "Elaborating entity \"MPSoC_cpu0_nios2_oci_itrace\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_itrace:the_MPSoC_cpu0_nios2_oci_itrace\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_MPSoC_cpu0_nios2_oci_itrace" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_nios2_oci_dtrace MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_dtrace:the_MPSoC_cpu0_nios2_oci_dtrace " "Elaborating entity \"MPSoC_cpu0_nios2_oci_dtrace\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_dtrace:the_MPSoC_cpu0_nios2_oci_dtrace\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_MPSoC_cpu0_nios2_oci_dtrace" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_nios2_oci_td_mode MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_dtrace:the_MPSoC_cpu0_nios2_oci_dtrace\|MPSoC_cpu0_nios2_oci_td_mode:MPSoC_cpu0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MPSoC_cpu0_nios2_oci_td_mode\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_dtrace:the_MPSoC_cpu0_nios2_oci_dtrace\|MPSoC_cpu0_nios2_oci_td_mode:MPSoC_cpu0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "MPSoC_cpu0_nios2_oci_trc_ctrl_td_mode" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_nios2_oci_fifo MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_fifo:the_MPSoC_cpu0_nios2_oci_fifo " "Elaborating entity \"MPSoC_cpu0_nios2_oci_fifo\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_fifo:the_MPSoC_cpu0_nios2_oci_fifo\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_MPSoC_cpu0_nios2_oci_fifo" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_nios2_oci_compute_tm_count MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_fifo:the_MPSoC_cpu0_nios2_oci_fifo\|MPSoC_cpu0_nios2_oci_compute_tm_count:MPSoC_cpu0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"MPSoC_cpu0_nios2_oci_compute_tm_count\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_fifo:the_MPSoC_cpu0_nios2_oci_fifo\|MPSoC_cpu0_nios2_oci_compute_tm_count:MPSoC_cpu0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "MPSoC_cpu0_nios2_oci_compute_tm_count_tm_count" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_nios2_oci_fifowp_inc MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_fifo:the_MPSoC_cpu0_nios2_oci_fifo\|MPSoC_cpu0_nios2_oci_fifowp_inc:MPSoC_cpu0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"MPSoC_cpu0_nios2_oci_fifowp_inc\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_fifo:the_MPSoC_cpu0_nios2_oci_fifo\|MPSoC_cpu0_nios2_oci_fifowp_inc:MPSoC_cpu0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "MPSoC_cpu0_nios2_oci_fifowp_inc_fifowp" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_nios2_oci_fifocount_inc MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_fifo:the_MPSoC_cpu0_nios2_oci_fifo\|MPSoC_cpu0_nios2_oci_fifocount_inc:MPSoC_cpu0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"MPSoC_cpu0_nios2_oci_fifocount_inc\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_fifo:the_MPSoC_cpu0_nios2_oci_fifo\|MPSoC_cpu0_nios2_oci_fifocount_inc:MPSoC_cpu0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "MPSoC_cpu0_nios2_oci_fifocount_inc_fifocount" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_oci_test_bench MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_fifo:the_MPSoC_cpu0_nios2_oci_fifo\|MPSoC_cpu0_oci_test_bench:the_MPSoC_cpu0_oci_test_bench " "Elaborating entity \"MPSoC_cpu0_oci_test_bench\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_fifo:the_MPSoC_cpu0_nios2_oci_fifo\|MPSoC_cpu0_oci_test_bench:the_MPSoC_cpu0_oci_test_bench\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_MPSoC_cpu0_oci_test_bench" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_nios2_oci_pib MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_pib:the_MPSoC_cpu0_nios2_oci_pib " "Elaborating entity \"MPSoC_cpu0_nios2_oci_pib\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_pib:the_MPSoC_cpu0_nios2_oci_pib\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_MPSoC_cpu0_nios2_oci_pib" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_nios2_oci_im MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im " "Elaborating entity \"MPSoC_cpu0_nios2_oci_im\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_MPSoC_cpu0_nios2_oci_im" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_traceram_lpm_dram_bdp_component_module MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component " "Elaborating entity \"MPSoC_cpu0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "MPSoC_cpu0_traceram_lpm_dram_bdp_component" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_altsyncram" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1648755942541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942542 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1648755942542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755942649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755942649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Elaborating entity \"altsyncram_0a02\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_jtag_debug_module_wrapper MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper " "Elaborating entity \"MPSoC_cpu0_jtag_debug_module_wrapper\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_MPSoC_cpu0_jtag_debug_module_wrapper" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_jtag_debug_module_tck MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|MPSoC_cpu0_jtag_debug_module_tck:the_MPSoC_cpu0_jtag_debug_module_tck " "Elaborating entity \"MPSoC_cpu0_jtag_debug_module_tck\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|MPSoC_cpu0_jtag_debug_module_tck:the_MPSoC_cpu0_jtag_debug_module_tck\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_wrapper.v" "the_MPSoC_cpu0_jtag_debug_module_tck" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|MPSoC_cpu0_jtag_debug_module_tck:the_MPSoC_cpu0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|MPSoC_cpu0_jtag_debug_module_tck:the_MPSoC_cpu0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|MPSoC_cpu0_jtag_debug_module_tck:the_MPSoC_cpu0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|MPSoC_cpu0_jtag_debug_module_tck:the_MPSoC_cpu0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_tck.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1648755942836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|MPSoC_cpu0_jtag_debug_module_tck:the_MPSoC_cpu0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|MPSoC_cpu0_jtag_debug_module_tck:the_MPSoC_cpu0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942836 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_tck.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1648755942836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu0_jtag_debug_module_sysclk MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|MPSoC_cpu0_jtag_debug_module_sysclk:the_MPSoC_cpu0_jtag_debug_module_sysclk " "Elaborating entity \"MPSoC_cpu0_jtag_debug_module_sysclk\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|MPSoC_cpu0_jtag_debug_module_sysclk:the_MPSoC_cpu0_jtag_debug_module_sysclk\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_wrapper.v" "the_MPSoC_cpu0_jtag_debug_module_sysclk" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MPSoC_cpu0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MPSoC_cpu0_jtag_debug_module_phy\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_wrapper.v" "MPSoC_cpu0_jtag_debug_module_phy" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MPSoC_cpu0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MPSoC_cpu0_jtag_debug_module_phy\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_wrapper.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1648755942959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MPSoC_cpu0_jtag_debug_module_phy " "Instantiated megafunction \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MPSoC_cpu0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755942960 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_wrapper.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1648755942960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MPSoC_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MPSoC_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755942968 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MPSoC_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MPSoC_cpu0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MPSoC_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_jtag_debug_module_wrapper:the_MPSoC_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MPSoC_cpu0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_wrapper.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1648755942996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1 MPSoC:inst3\|MPSoC_cpu1:cpu1 " "Elaborating entity \"MPSoC_cpu1\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\"" {  } { { "db/ip/MPSoC/MPSoC.v" "cpu1" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755943006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_test_bench MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_test_bench:the_MPSoC_cpu1_test_bench " "Elaborating entity \"MPSoC_cpu1_test_bench\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_test_bench:the_MPSoC_cpu1_test_bench\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "the_MPSoC_cpu1_test_bench" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 4840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755943156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_ic_data_module MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_ic_data_module:MPSoC_cpu1_ic_data " "Elaborating entity \"MPSoC_cpu1_ic_data_module\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_ic_data_module:MPSoC_cpu1_ic_data\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "MPSoC_cpu1_ic_data" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 5698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755943202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_ic_tag_module MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_ic_tag_module:MPSoC_cpu1_ic_tag " "Elaborating entity \"MPSoC_cpu1_ic_tag_module\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_ic_tag_module:MPSoC_cpu1_ic_tag\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "MPSoC_cpu1_ic_tag" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 5764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755943282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_ic_tag_module:MPSoC_cpu1_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_ic_tag_module:MPSoC_cpu1_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "the_altsyncram" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755943320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_ic_tag_module:MPSoC_cpu1_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_ic_tag_module:MPSoC_cpu1_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1648755943333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_ic_tag_module:MPSoC_cpu1_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_ic_tag_module:MPSoC_cpu1_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MPSoC_cpu1_ic_tag_ram.mif " "Parameter \"init_file\" = \"MPSoC_cpu1_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Parameter \"width_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943334 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1648755943334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8rg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8rg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8rg1 " "Found entity 1: altsyncram_8rg1" {  } { { "db/altsyncram_8rg1.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_8rg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755943444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755943444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8rg1 MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_ic_tag_module:MPSoC_cpu1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_8rg1:auto_generated " "Elaborating entity \"altsyncram_8rg1\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_ic_tag_module:MPSoC_cpu1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_8rg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755943446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_register_bank_a_module MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_register_bank_a_module:MPSoC_cpu1_register_bank_a " "Elaborating entity \"MPSoC_cpu1_register_bank_a_module\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_register_bank_a_module:MPSoC_cpu1_register_bank_a\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "MPSoC_cpu1_register_bank_a" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755943511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_register_bank_a_module:MPSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_register_bank_a_module:MPSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "the_altsyncram" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755943547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_register_bank_a_module:MPSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_register_bank_a_module:MPSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1648755943630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_register_bank_a_module:MPSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_register_bank_a_module:MPSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MPSoC_cpu1_rf_ram_a.mif " "Parameter \"init_file\" = \"MPSoC_cpu1_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943630 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1648755943630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8hg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8hg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8hg1 " "Found entity 1: altsyncram_8hg1" {  } { { "db/altsyncram_8hg1.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_8hg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755943762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755943762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8hg1 MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_register_bank_a_module:MPSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8hg1:auto_generated " "Elaborating entity \"altsyncram_8hg1\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_register_bank_a_module:MPSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8hg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755943764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_register_bank_b_module MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_register_bank_b_module:MPSoC_cpu1_register_bank_b " "Elaborating entity \"MPSoC_cpu1_register_bank_b_module\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_register_bank_b_module:MPSoC_cpu1_register_bank_b\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "MPSoC_cpu1_register_bank_b" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755943854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_register_bank_b_module:MPSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_register_bank_b_module:MPSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "the_altsyncram" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755943894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_register_bank_b_module:MPSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_register_bank_b_module:MPSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1648755943922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_register_bank_b_module:MPSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_register_bank_b_module:MPSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MPSoC_cpu1_rf_ram_b.mif " "Parameter \"init_file\" = \"MPSoC_cpu1_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755943923 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1648755943923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9hg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9hg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9hg1 " "Found entity 1: altsyncram_9hg1" {  } { { "db/altsyncram_9hg1.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_9hg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755944043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755944043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9hg1 MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_register_bank_b_module:MPSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9hg1:auto_generated " "Elaborating entity \"altsyncram_9hg1\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_register_bank_b_module:MPSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9hg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_nios2_oci MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci " "Elaborating entity \"MPSoC_cpu1_nios2_oci\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "the_MPSoC_cpu1_nios2_oci" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_nios2_oci_debug MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug " "Elaborating entity \"MPSoC_cpu1_nios2_oci_debug\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "the_MPSoC_cpu1_nios2_oci_debug" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_nios2_ocimem MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_ocimem:the_MPSoC_cpu1_nios2_ocimem " "Elaborating entity \"MPSoC_cpu1_nios2_ocimem\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_ocimem:the_MPSoC_cpu1_nios2_ocimem\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "the_MPSoC_cpu1_nios2_ocimem" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_ociram_lpm_dram_bdp_component_module MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_ocimem:the_MPSoC_cpu1_nios2_ocimem\|MPSoC_cpu1_ociram_lpm_dram_bdp_component_module:MPSoC_cpu1_ociram_lpm_dram_bdp_component " "Elaborating entity \"MPSoC_cpu1_ociram_lpm_dram_bdp_component_module\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_ocimem:the_MPSoC_cpu1_nios2_ocimem\|MPSoC_cpu1_ociram_lpm_dram_bdp_component_module:MPSoC_cpu1_ociram_lpm_dram_bdp_component\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "MPSoC_cpu1_ociram_lpm_dram_bdp_component" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_ocimem:the_MPSoC_cpu1_nios2_ocimem\|MPSoC_cpu1_ociram_lpm_dram_bdp_component_module:MPSoC_cpu1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_ocimem:the_MPSoC_cpu1_nios2_ocimem\|MPSoC_cpu1_ociram_lpm_dram_bdp_component_module:MPSoC_cpu1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "the_altsyncram" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_ocimem:the_MPSoC_cpu1_nios2_ocimem\|MPSoC_cpu1_ociram_lpm_dram_bdp_component_module:MPSoC_cpu1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_ocimem:the_MPSoC_cpu1_nios2_ocimem\|MPSoC_cpu1_ociram_lpm_dram_bdp_component_module:MPSoC_cpu1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1648755944245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_ocimem:the_MPSoC_cpu1_nios2_ocimem\|MPSoC_cpu1_ociram_lpm_dram_bdp_component_module:MPSoC_cpu1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_ocimem:the_MPSoC_cpu1_nios2_ocimem\|MPSoC_cpu1_ociram_lpm_dram_bdp_component_module:MPSoC_cpu1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MPSoC_cpu1_ociram_default_contents.mif " "Parameter \"init_file\" = \"MPSoC_cpu1_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755944246 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1648755944246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1r72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1r72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1r72 " "Found entity 1: altsyncram_1r72" {  } { { "db/altsyncram_1r72.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_1r72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755944411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755944411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1r72 MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_ocimem:the_MPSoC_cpu1_nios2_ocimem\|MPSoC_cpu1_ociram_lpm_dram_bdp_component_module:MPSoC_cpu1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_1r72:auto_generated " "Elaborating entity \"altsyncram_1r72\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_ocimem:the_MPSoC_cpu1_nios2_ocimem\|MPSoC_cpu1_ociram_lpm_dram_bdp_component_module:MPSoC_cpu1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_1r72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_nios2_avalon_reg MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_avalon_reg:the_MPSoC_cpu1_nios2_avalon_reg " "Elaborating entity \"MPSoC_cpu1_nios2_avalon_reg\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_avalon_reg:the_MPSoC_cpu1_nios2_avalon_reg\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "the_MPSoC_cpu1_nios2_avalon_reg" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_nios2_oci_break MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_break:the_MPSoC_cpu1_nios2_oci_break " "Elaborating entity \"MPSoC_cpu1_nios2_oci_break\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_break:the_MPSoC_cpu1_nios2_oci_break\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "the_MPSoC_cpu1_nios2_oci_break" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_nios2_oci_xbrk MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_xbrk:the_MPSoC_cpu1_nios2_oci_xbrk " "Elaborating entity \"MPSoC_cpu1_nios2_oci_xbrk\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_xbrk:the_MPSoC_cpu1_nios2_oci_xbrk\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "the_MPSoC_cpu1_nios2_oci_xbrk" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_nios2_oci_dbrk MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_dbrk:the_MPSoC_cpu1_nios2_oci_dbrk " "Elaborating entity \"MPSoC_cpu1_nios2_oci_dbrk\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_dbrk:the_MPSoC_cpu1_nios2_oci_dbrk\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "the_MPSoC_cpu1_nios2_oci_dbrk" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_nios2_oci_itrace MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_itrace:the_MPSoC_cpu1_nios2_oci_itrace " "Elaborating entity \"MPSoC_cpu1_nios2_oci_itrace\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_itrace:the_MPSoC_cpu1_nios2_oci_itrace\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "the_MPSoC_cpu1_nios2_oci_itrace" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_nios2_oci_dtrace MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_dtrace:the_MPSoC_cpu1_nios2_oci_dtrace " "Elaborating entity \"MPSoC_cpu1_nios2_oci_dtrace\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_dtrace:the_MPSoC_cpu1_nios2_oci_dtrace\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "the_MPSoC_cpu1_nios2_oci_dtrace" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_nios2_oci_td_mode MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_dtrace:the_MPSoC_cpu1_nios2_oci_dtrace\|MPSoC_cpu1_nios2_oci_td_mode:MPSoC_cpu1_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MPSoC_cpu1_nios2_oci_td_mode\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_dtrace:the_MPSoC_cpu1_nios2_oci_dtrace\|MPSoC_cpu1_nios2_oci_td_mode:MPSoC_cpu1_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "MPSoC_cpu1_nios2_oci_trc_ctrl_td_mode" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_nios2_oci_fifo MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_fifo:the_MPSoC_cpu1_nios2_oci_fifo " "Elaborating entity \"MPSoC_cpu1_nios2_oci_fifo\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_fifo:the_MPSoC_cpu1_nios2_oci_fifo\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "the_MPSoC_cpu1_nios2_oci_fifo" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_nios2_oci_compute_tm_count MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_fifo:the_MPSoC_cpu1_nios2_oci_fifo\|MPSoC_cpu1_nios2_oci_compute_tm_count:MPSoC_cpu1_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"MPSoC_cpu1_nios2_oci_compute_tm_count\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_fifo:the_MPSoC_cpu1_nios2_oci_fifo\|MPSoC_cpu1_nios2_oci_compute_tm_count:MPSoC_cpu1_nios2_oci_compute_tm_count_tm_count\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "MPSoC_cpu1_nios2_oci_compute_tm_count_tm_count" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_nios2_oci_fifowp_inc MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_fifo:the_MPSoC_cpu1_nios2_oci_fifo\|MPSoC_cpu1_nios2_oci_fifowp_inc:MPSoC_cpu1_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"MPSoC_cpu1_nios2_oci_fifowp_inc\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_fifo:the_MPSoC_cpu1_nios2_oci_fifo\|MPSoC_cpu1_nios2_oci_fifowp_inc:MPSoC_cpu1_nios2_oci_fifowp_inc_fifowp\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "MPSoC_cpu1_nios2_oci_fifowp_inc_fifowp" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_nios2_oci_fifocount_inc MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_fifo:the_MPSoC_cpu1_nios2_oci_fifo\|MPSoC_cpu1_nios2_oci_fifocount_inc:MPSoC_cpu1_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"MPSoC_cpu1_nios2_oci_fifocount_inc\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_fifo:the_MPSoC_cpu1_nios2_oci_fifo\|MPSoC_cpu1_nios2_oci_fifocount_inc:MPSoC_cpu1_nios2_oci_fifocount_inc_fifocount\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "MPSoC_cpu1_nios2_oci_fifocount_inc_fifocount" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_oci_test_bench MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_fifo:the_MPSoC_cpu1_nios2_oci_fifo\|MPSoC_cpu1_oci_test_bench:the_MPSoC_cpu1_oci_test_bench " "Elaborating entity \"MPSoC_cpu1_oci_test_bench\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_fifo:the_MPSoC_cpu1_nios2_oci_fifo\|MPSoC_cpu1_oci_test_bench:the_MPSoC_cpu1_oci_test_bench\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "the_MPSoC_cpu1_oci_test_bench" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_nios2_oci_pib MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_pib:the_MPSoC_cpu1_nios2_oci_pib " "Elaborating entity \"MPSoC_cpu1_nios2_oci_pib\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_pib:the_MPSoC_cpu1_nios2_oci_pib\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "the_MPSoC_cpu1_nios2_oci_pib" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_nios2_oci_im MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im " "Elaborating entity \"MPSoC_cpu1_nios2_oci_im\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "the_MPSoC_cpu1_nios2_oci_im" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_traceram_lpm_dram_bdp_component_module MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component " "Elaborating entity \"MPSoC_cpu1_traceram_lpm_dram_bdp_component_module\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "MPSoC_cpu1_traceram_lpm_dram_bdp_component" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_jtag_debug_module_wrapper MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_jtag_debug_module_wrapper:the_MPSoC_cpu1_jtag_debug_module_wrapper " "Elaborating entity \"MPSoC_cpu1_jtag_debug_module_wrapper\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_jtag_debug_module_wrapper:the_MPSoC_cpu1_jtag_debug_module_wrapper\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "the_MPSoC_cpu1_jtag_debug_module_wrapper" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_jtag_debug_module_tck MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_jtag_debug_module_wrapper:the_MPSoC_cpu1_jtag_debug_module_wrapper\|MPSoC_cpu1_jtag_debug_module_tck:the_MPSoC_cpu1_jtag_debug_module_tck " "Elaborating entity \"MPSoC_cpu1_jtag_debug_module_tck\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_jtag_debug_module_wrapper:the_MPSoC_cpu1_jtag_debug_module_wrapper\|MPSoC_cpu1_jtag_debug_module_tck:the_MPSoC_cpu1_jtag_debug_module_tck\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1_jtag_debug_module_wrapper.v" "the_MPSoC_cpu1_jtag_debug_module_tck" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu1_jtag_debug_module_sysclk MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_jtag_debug_module_wrapper:the_MPSoC_cpu1_jtag_debug_module_wrapper\|MPSoC_cpu1_jtag_debug_module_sysclk:the_MPSoC_cpu1_jtag_debug_module_sysclk " "Elaborating entity \"MPSoC_cpu1_jtag_debug_module_sysclk\" for hierarchy \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_jtag_debug_module_wrapper:the_MPSoC_cpu1_jtag_debug_module_wrapper\|MPSoC_cpu1_jtag_debug_module_sysclk:the_MPSoC_cpu1_jtag_debug_module_sysclk\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1_jtag_debug_module_wrapper.v" "the_MPSoC_cpu1_jtag_debug_module_sysclk" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755944996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_timer0 MPSoC:inst3\|MPSoC_timer0:timer0 " "Elaborating entity \"MPSoC_timer0\" for hierarchy \"MPSoC:inst3\|MPSoC_timer0:timer0\"" {  } { { "db/ip/MPSoC/MPSoC.v" "timer0" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755945046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_jtag_uart0 MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0 " "Elaborating entity \"MPSoC_jtag_uart0\" for hierarchy \"MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\"" {  } { { "db/ip/MPSoC/MPSoC.v" "jtag_uart0" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755945071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_jtag_uart0_scfifo_w MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w " "Elaborating entity \"MPSoC_jtag_uart0_scfifo_w\" for hierarchy \"MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" "the_MPSoC_jtag_uart0_scfifo_w" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755945105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" "wfifo" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755945357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1648755945403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755945404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755945404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755945404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755945404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755945404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755945404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755945404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755945404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755945404 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1648755945404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755945550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755945550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755945552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755945625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755945625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755945628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755945670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755945670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755945674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755945822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755945822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755945826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755945944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755945944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755945948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755946044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755946044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755946046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755946149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755946149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_w:the_MPSoC_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755946152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_jtag_uart0_scfifo_r MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_r:the_MPSoC_jtag_uart0_scfifo_r " "Elaborating entity \"MPSoC_jtag_uart0_scfifo_r\" for hierarchy \"MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|MPSoC_jtag_uart0_scfifo_r:the_MPSoC_jtag_uart0_scfifo_r\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" "the_MPSoC_jtag_uart0_scfifo_r" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755946186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:MPSoC_jtag_uart0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:MPSoC_jtag_uart0_alt_jtag_atlantic\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" "MPSoC_jtag_uart0_alt_jtag_atlantic" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755946377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:MPSoC_jtag_uart0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:MPSoC_jtag_uart0_alt_jtag_atlantic\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1648755946396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:MPSoC_jtag_uart0_alt_jtag_atlantic " "Instantiated megafunction \"MPSoC:inst3\|MPSoC_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:MPSoC_jtag_uart0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755946397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755946397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755946397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755946397 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1648755946397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_onchip_mem0 MPSoC:inst3\|MPSoC_onchip_mem0:onchip_mem0 " "Elaborating entity \"MPSoC_onchip_mem0\" for hierarchy \"MPSoC:inst3\|MPSoC_onchip_mem0:onchip_mem0\"" {  } { { "db/ip/MPSoC/MPSoC.v" "onchip_mem0" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755946612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst3\|MPSoC_onchip_mem0:onchip_mem0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst3\|MPSoC_onchip_mem0:onchip_mem0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_onchip_mem0.v" "the_altsyncram" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_mem0.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755946646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst3\|MPSoC_onchip_mem0:onchip_mem0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MPSoC:inst3\|MPSoC_onchip_mem0:onchip_mem0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_onchip_mem0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_mem0.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1648755946667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst3\|MPSoC_onchip_mem0:onchip_mem0\|altsyncram:the_altsyncram " "Instantiated megafunction \"MPSoC:inst3\|MPSoC_onchip_mem0:onchip_mem0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755946668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MPSoC_onchip_mem0.hex " "Parameter \"init_file\" = \"MPSoC_onchip_mem0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755946668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755946668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755946668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755946668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755946668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755946668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755946668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755946668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755946668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755946668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755946668 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_onchip_mem0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_mem0.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1648755946668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgc1 " "Found entity 1: altsyncram_pgc1" {  } { { "db/altsyncram_pgc1.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_pgc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755946809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755946809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgc1 MPSoC:inst3\|MPSoC_onchip_mem0:onchip_mem0\|altsyncram:the_altsyncram\|altsyncram_pgc1:auto_generated " "Elaborating entity \"altsyncram_pgc1\" for hierarchy \"MPSoC:inst3\|MPSoC_onchip_mem0:onchip_mem0\|altsyncram:the_altsyncram\|altsyncram_pgc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755946811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755946976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755946976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa MPSoC:inst3\|MPSoC_onchip_mem0:onchip_mem0\|altsyncram:the_altsyncram\|altsyncram_pgc1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"MPSoC:inst3\|MPSoC_onchip_mem0:onchip_mem0\|altsyncram:the_altsyncram\|altsyncram_pgc1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_pgc1.tdf" "decode3" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_pgc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755946978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755947123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755947123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob MPSoC:inst3\|MPSoC_onchip_mem0:onchip_mem0\|altsyncram:the_altsyncram\|altsyncram_pgc1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"MPSoC:inst3\|MPSoC_onchip_mem0:onchip_mem0\|altsyncram:the_altsyncram\|altsyncram_pgc1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_pgc1.tdf" "mux2" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_pgc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755947125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_onchip_mem1 MPSoC:inst3\|MPSoC_onchip_mem1:onchip_mem1 " "Elaborating entity \"MPSoC_onchip_mem1\" for hierarchy \"MPSoC:inst3\|MPSoC_onchip_mem1:onchip_mem1\"" {  } { { "db/ip/MPSoC/MPSoC.v" "onchip_mem1" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755947298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst3\|MPSoC_onchip_mem1:onchip_mem1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst3\|MPSoC_onchip_mem1:onchip_mem1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_onchip_mem1.v" "the_altsyncram" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_mem1.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755947337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst3\|MPSoC_onchip_mem1:onchip_mem1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MPSoC:inst3\|MPSoC_onchip_mem1:onchip_mem1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_onchip_mem1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_mem1.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1648755947357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst3\|MPSoC_onchip_mem1:onchip_mem1\|altsyncram:the_altsyncram " "Instantiated megafunction \"MPSoC:inst3\|MPSoC_onchip_mem1:onchip_mem1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MPSoC_onchip_mem1.hex " "Parameter \"init_file\" = \"MPSoC_onchip_mem1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947358 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_onchip_mem1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_mem1.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1648755947358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qgc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qgc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qgc1 " "Found entity 1: altsyncram_qgc1" {  } { { "db/altsyncram_qgc1.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_qgc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755947490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755947490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qgc1 MPSoC:inst3\|MPSoC_onchip_mem1:onchip_mem1\|altsyncram:the_altsyncram\|altsyncram_qgc1:auto_generated " "Elaborating entity \"altsyncram_qgc1\" for hierarchy \"MPSoC:inst3\|MPSoC_onchip_mem1:onchip_mem1\|altsyncram:the_altsyncram\|altsyncram_qgc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755947492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_onchip_memdata0 MPSoC:inst3\|MPSoC_onchip_memdata0:onchip_memdata0 " "Elaborating entity \"MPSoC_onchip_memdata0\" for hierarchy \"MPSoC:inst3\|MPSoC_onchip_memdata0:onchip_memdata0\"" {  } { { "db/ip/MPSoC/MPSoC.v" "onchip_memdata0" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755947619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst3\|MPSoC_onchip_memdata0:onchip_memdata0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst3\|MPSoC_onchip_memdata0:onchip_memdata0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_onchip_memdata0.v" "the_altsyncram" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_memdata0.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755947654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst3\|MPSoC_onchip_memdata0:onchip_memdata0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MPSoC:inst3\|MPSoC_onchip_memdata0:onchip_memdata0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_onchip_memdata0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_memdata0.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1648755947699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst3\|MPSoC_onchip_memdata0:onchip_memdata0\|altsyncram:the_altsyncram " "Instantiated megafunction \"MPSoC:inst3\|MPSoC_onchip_memdata0:onchip_memdata0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MPSoC_onchip_memdata0.hex " "Parameter \"init_file\" = \"MPSoC_onchip_memdata0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755947700 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_onchip_memdata0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_memdata0.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1648755947700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eqc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eqc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eqc1 " "Found entity 1: altsyncram_eqc1" {  } { { "db/altsyncram_eqc1.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_eqc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755947822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755947822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eqc1 MPSoC:inst3\|MPSoC_onchip_memdata0:onchip_memdata0\|altsyncram:the_altsyncram\|altsyncram_eqc1:auto_generated " "Elaborating entity \"altsyncram_eqc1\" for hierarchy \"MPSoC:inst3\|MPSoC_onchip_memdata0:onchip_memdata0\|altsyncram:the_altsyncram\|altsyncram_eqc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755947825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_sysid MPSoC:inst3\|MPSoC_sysid:sysid " "Elaborating entity \"MPSoC_sysid\" for hierarchy \"MPSoC:inst3\|MPSoC_sysid:sysid\"" {  } { { "db/ip/MPSoC/MPSoC.v" "sysid" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755947933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_onchip_memdata1 MPSoC:inst3\|MPSoC_onchip_memdata1:onchip_memdata1 " "Elaborating entity \"MPSoC_onchip_memdata1\" for hierarchy \"MPSoC:inst3\|MPSoC_onchip_memdata1:onchip_memdata1\"" {  } { { "db/ip/MPSoC/MPSoC.v" "onchip_memdata1" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755947979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst3\|MPSoC_onchip_memdata1:onchip_memdata1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst3\|MPSoC_onchip_memdata1:onchip_memdata1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_onchip_memdata1.v" "the_altsyncram" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_memdata1.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755948015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst3\|MPSoC_onchip_memdata1:onchip_memdata1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MPSoC:inst3\|MPSoC_onchip_memdata1:onchip_memdata1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_onchip_memdata1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_memdata1.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1648755948035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst3\|MPSoC_onchip_memdata1:onchip_memdata1\|altsyncram:the_altsyncram " "Instantiated megafunction \"MPSoC:inst3\|MPSoC_onchip_memdata1:onchip_memdata1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MPSoC_onchip_memdata1.hex " "Parameter \"init_file\" = \"MPSoC_onchip_memdata1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948036 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_onchip_memdata1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_memdata1.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1648755948036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fqc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fqc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fqc1 " "Found entity 1: altsyncram_fqc1" {  } { { "db/altsyncram_fqc1.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_fqc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755948191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755948191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fqc1 MPSoC:inst3\|MPSoC_onchip_memdata1:onchip_memdata1\|altsyncram:the_altsyncram\|altsyncram_fqc1:auto_generated " "Elaborating entity \"altsyncram_fqc1\" for hierarchy \"MPSoC:inst3\|MPSoC_onchip_memdata1:onchip_memdata1\|altsyncram:the_altsyncram\|altsyncram_fqc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755948194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_onchip_sharedmem MPSoC:inst3\|MPSoC_onchip_sharedmem:onchip_sharedmem " "Elaborating entity \"MPSoC_onchip_sharedmem\" for hierarchy \"MPSoC:inst3\|MPSoC_onchip_sharedmem:onchip_sharedmem\"" {  } { { "db/ip/MPSoC/MPSoC.v" "onchip_sharedmem" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755948302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst3\|MPSoC_onchip_sharedmem:onchip_sharedmem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst3\|MPSoC_onchip_sharedmem:onchip_sharedmem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_onchip_sharedmem.v" "the_altsyncram" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_sharedmem.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755948335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst3\|MPSoC_onchip_sharedmem:onchip_sharedmem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MPSoC:inst3\|MPSoC_onchip_sharedmem:onchip_sharedmem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_onchip_sharedmem.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_sharedmem.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1648755948350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst3\|MPSoC_onchip_sharedmem:onchip_sharedmem\|altsyncram:the_altsyncram " "Instantiated megafunction \"MPSoC:inst3\|MPSoC_onchip_sharedmem:onchip_sharedmem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MPSoC_onchip_sharedmem.hex " "Parameter \"init_file\" = \"MPSoC_onchip_sharedmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755948351 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_onchip_sharedmem.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_sharedmem.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1648755948351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_03d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_03d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_03d1 " "Found entity 1: altsyncram_03d1" {  } { { "db/altsyncram_03d1.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_03d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755948462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755948462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_03d1 MPSoC:inst3\|MPSoC_onchip_sharedmem:onchip_sharedmem\|altsyncram:the_altsyncram\|altsyncram_03d1:auto_generated " "Elaborating entity \"altsyncram_03d1\" for hierarchy \"MPSoC:inst3\|MPSoC_onchip_sharedmem:onchip_sharedmem\|altsyncram:the_altsyncram\|altsyncram_03d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755948464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MPSoC:inst3\|altera_merlin_master_translator:cpu1_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MPSoC:inst3\|altera_merlin_master_translator:cpu1_instruction_master_translator\"" {  } { { "db/ip/MPSoC/MPSoC.v" "cpu1_instruction_master_translator" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755948589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MPSoC:inst3\|altera_merlin_master_translator:cpu0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MPSoC:inst3\|altera_merlin_master_translator:cpu0_data_master_translator\"" {  } { { "db/ip/MPSoC/MPSoC.v" "cpu0_data_master_translator" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755948627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MPSoC:inst3\|altera_merlin_slave_translator:cpu1_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MPSoC:inst3\|altera_merlin_slave_translator:cpu1_jtag_debug_module_translator\"" {  } { { "db/ip/MPSoC/MPSoC.v" "cpu1_jtag_debug_module_translator" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755948680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MPSoC:inst3\|altera_merlin_slave_translator:onchip_mem1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MPSoC:inst3\|altera_merlin_slave_translator:onchip_mem1_s1_translator\"" {  } { { "db/ip/MPSoC/MPSoC.v" "onchip_mem1_s1_translator" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755948727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MPSoC:inst3\|altera_merlin_slave_translator:onchip_memdata1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MPSoC:inst3\|altera_merlin_slave_translator:onchip_memdata1_s1_translator\"" {  } { { "db/ip/MPSoC/MPSoC.v" "onchip_memdata1_s1_translator" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755948767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MPSoC:inst3\|altera_merlin_slave_translator:timer0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MPSoC:inst3\|altera_merlin_slave_translator:timer0_s1_translator\"" {  } { { "db/ip/MPSoC/MPSoC.v" "timer0_s1_translator" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755948791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MPSoC:inst3\|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MPSoC:inst3\|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator\"" {  } { { "db/ip/MPSoC/MPSoC.v" "jtag_uart0_avalon_jtag_slave_translator" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755948808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MPSoC:inst3\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MPSoC:inst3\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/MPSoC/MPSoC.v" "sysid_control_slave_translator" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755948829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MPSoC:inst3\|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MPSoC:inst3\|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "db/ip/MPSoC/MPSoC.v" "cpu1_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 2146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755948860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MPSoC:inst3\|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MPSoC:inst3\|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "db/ip/MPSoC/MPSoC.v" "cpu0_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 2218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755948886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MPSoC:inst3\|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MPSoC:inst3\|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "db/ip/MPSoC/MPSoC.v" "cpu0_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 2290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755948903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MPSoC:inst3\|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MPSoC:inst3\|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "db/ip/MPSoC/MPSoC.v" "cpu1_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 2362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755948932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MPSoC:inst3\|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MPSoC:inst3\|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "db/ip/MPSoC/MPSoC.v" "cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 2438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755948949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MPSoC:inst3\|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MPSoC:inst3\|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/MPSoC/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_merlin_slave_agent.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755948984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MPSoC:inst3\|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MPSoC:inst3\|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/MPSoC/MPSoC.v" "cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 2479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_addr_router MPSoC:inst3\|MPSoC_addr_router:addr_router " "Elaborating entity \"MPSoC_addr_router\" for hierarchy \"MPSoC:inst3\|MPSoC_addr_router:addr_router\"" {  } { { "db/ip/MPSoC/MPSoC.v" "addr_router" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 3782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_addr_router_default_decode MPSoC:inst3\|MPSoC_addr_router:addr_router\|MPSoC_addr_router_default_decode:the_default_decode " "Elaborating entity \"MPSoC_addr_router_default_decode\" for hierarchy \"MPSoC:inst3\|MPSoC_addr_router:addr_router\|MPSoC_addr_router_default_decode:the_default_decode\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_addr_router.sv" "the_default_decode" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_addr_router.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_addr_router_001 MPSoC:inst3\|MPSoC_addr_router_001:addr_router_001 " "Elaborating entity \"MPSoC_addr_router_001\" for hierarchy \"MPSoC:inst3\|MPSoC_addr_router_001:addr_router_001\"" {  } { { "db/ip/MPSoC/MPSoC.v" "addr_router_001" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 3798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_addr_router_001_default_decode MPSoC:inst3\|MPSoC_addr_router_001:addr_router_001\|MPSoC_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"MPSoC_addr_router_001_default_decode\" for hierarchy \"MPSoC:inst3\|MPSoC_addr_router_001:addr_router_001\|MPSoC_addr_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_addr_router_001.sv" "the_default_decode" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_addr_router_001.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_addr_router_002 MPSoC:inst3\|MPSoC_addr_router_002:addr_router_002 " "Elaborating entity \"MPSoC_addr_router_002\" for hierarchy \"MPSoC:inst3\|MPSoC_addr_router_002:addr_router_002\"" {  } { { "db/ip/MPSoC/MPSoC.v" "addr_router_002" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 3814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_addr_router_002_default_decode MPSoC:inst3\|MPSoC_addr_router_002:addr_router_002\|MPSoC_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"MPSoC_addr_router_002_default_decode\" for hierarchy \"MPSoC:inst3\|MPSoC_addr_router_002:addr_router_002\|MPSoC_addr_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_addr_router_002.sv" "the_default_decode" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_addr_router_002.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_addr_router_003 MPSoC:inst3\|MPSoC_addr_router_003:addr_router_003 " "Elaborating entity \"MPSoC_addr_router_003\" for hierarchy \"MPSoC:inst3\|MPSoC_addr_router_003:addr_router_003\"" {  } { { "db/ip/MPSoC/MPSoC.v" "addr_router_003" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 3830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_addr_router_003_default_decode MPSoC:inst3\|MPSoC_addr_router_003:addr_router_003\|MPSoC_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"MPSoC_addr_router_003_default_decode\" for hierarchy \"MPSoC:inst3\|MPSoC_addr_router_003:addr_router_003\|MPSoC_addr_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_addr_router_003.sv" "the_default_decode" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_addr_router_003.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_id_router MPSoC:inst3\|MPSoC_id_router:id_router " "Elaborating entity \"MPSoC_id_router\" for hierarchy \"MPSoC:inst3\|MPSoC_id_router:id_router\"" {  } { { "db/ip/MPSoC/MPSoC.v" "id_router" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 3846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_id_router_default_decode MPSoC:inst3\|MPSoC_id_router:id_router\|MPSoC_id_router_default_decode:the_default_decode " "Elaborating entity \"MPSoC_id_router_default_decode\" for hierarchy \"MPSoC:inst3\|MPSoC_id_router:id_router\|MPSoC_id_router_default_decode:the_default_decode\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_id_router.sv" "the_default_decode" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_id_router_003 MPSoC:inst3\|MPSoC_id_router_003:id_router_003 " "Elaborating entity \"MPSoC_id_router_003\" for hierarchy \"MPSoC:inst3\|MPSoC_id_router_003:id_router_003\"" {  } { { "db/ip/MPSoC/MPSoC.v" "id_router_003" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 3894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_id_router_003_default_decode MPSoC:inst3\|MPSoC_id_router_003:id_router_003\|MPSoC_id_router_003_default_decode:the_default_decode " "Elaborating entity \"MPSoC_id_router_003_default_decode\" for hierarchy \"MPSoC:inst3\|MPSoC_id_router_003:id_router_003\|MPSoC_id_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_id_router_003.sv" "the_default_decode" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_003.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_id_router_004 MPSoC:inst3\|MPSoC_id_router_004:id_router_004 " "Elaborating entity \"MPSoC_id_router_004\" for hierarchy \"MPSoC:inst3\|MPSoC_id_router_004:id_router_004\"" {  } { { "db/ip/MPSoC/MPSoC.v" "id_router_004" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 3910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_id_router_004_default_decode MPSoC:inst3\|MPSoC_id_router_004:id_router_004\|MPSoC_id_router_004_default_decode:the_default_decode " "Elaborating entity \"MPSoC_id_router_004_default_decode\" for hierarchy \"MPSoC:inst3\|MPSoC_id_router_004:id_router_004\|MPSoC_id_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_id_router_004.sv" "the_default_decode" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_004.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_id_router_005 MPSoC:inst3\|MPSoC_id_router_005:id_router_005 " "Elaborating entity \"MPSoC_id_router_005\" for hierarchy \"MPSoC:inst3\|MPSoC_id_router_005:id_router_005\"" {  } { { "db/ip/MPSoC/MPSoC.v" "id_router_005" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 3926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_id_router_005_default_decode MPSoC:inst3\|MPSoC_id_router_005:id_router_005\|MPSoC_id_router_005_default_decode:the_default_decode " "Elaborating entity \"MPSoC_id_router_005_default_decode\" for hierarchy \"MPSoC:inst3\|MPSoC_id_router_005:id_router_005\|MPSoC_id_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_id_router_005.sv" "the_default_decode" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_005.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_id_router_007 MPSoC:inst3\|MPSoC_id_router_007:id_router_007 " "Elaborating entity \"MPSoC_id_router_007\" for hierarchy \"MPSoC:inst3\|MPSoC_id_router_007:id_router_007\"" {  } { { "db/ip/MPSoC/MPSoC.v" "id_router_007" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 3958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_id_router_007_default_decode MPSoC:inst3\|MPSoC_id_router_007:id_router_007\|MPSoC_id_router_007_default_decode:the_default_decode " "Elaborating entity \"MPSoC_id_router_007_default_decode\" for hierarchy \"MPSoC:inst3\|MPSoC_id_router_007:id_router_007\|MPSoC_id_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_id_router_007.sv" "the_default_decode" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_007.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_id_router_010 MPSoC:inst3\|MPSoC_id_router_010:id_router_010 " "Elaborating entity \"MPSoC_id_router_010\" for hierarchy \"MPSoC:inst3\|MPSoC_id_router_010:id_router_010\"" {  } { { "db/ip/MPSoC/MPSoC.v" "id_router_010" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 4006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_id_router_010_default_decode MPSoC:inst3\|MPSoC_id_router_010:id_router_010\|MPSoC_id_router_010_default_decode:the_default_decode " "Elaborating entity \"MPSoC_id_router_010_default_decode\" for hierarchy \"MPSoC:inst3\|MPSoC_id_router_010:id_router_010\|MPSoC_id_router_010_default_decode:the_default_decode\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_id_router_010.sv" "the_default_decode" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_010.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter MPSoC:inst3\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"MPSoC:inst3\|altera_merlin_traffic_limiter:limiter\"" {  } { { "db/ip/MPSoC/MPSoC.v" "limiter" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 4067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MPSoC:inst3\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MPSoC:inst3\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/MPSoC/MPSoC.v" "rst_controller" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 4137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MPSoC:inst3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MPSoC:inst3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/MPSoC/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MPSoC:inst3\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MPSoC:inst3\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/MPSoC/MPSoC.v" "rst_controller_001" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 4162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MPSoC:inst3\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MPSoC:inst3\|altera_reset_controller:rst_controller_003\"" {  } { { "db/ip/MPSoC/MPSoC.v" "rst_controller_003" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 4212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cmd_xbar_demux MPSoC:inst3\|MPSoC_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"MPSoC_cmd_xbar_demux\" for hierarchy \"MPSoC:inst3\|MPSoC_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "db/ip/MPSoC/MPSoC.v" "cmd_xbar_demux" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 4247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cmd_xbar_demux_001 MPSoC:inst3\|MPSoC_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"MPSoC_cmd_xbar_demux_001\" for hierarchy \"MPSoC:inst3\|MPSoC_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "db/ip/MPSoC/MPSoC.v" "cmd_xbar_demux_001" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cmd_xbar_mux MPSoC:inst3\|MPSoC_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"MPSoC_cmd_xbar_mux\" for hierarchy \"MPSoC:inst3\|MPSoC_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "db/ip/MPSoC/MPSoC.v" "cmd_xbar_mux" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 4411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MPSoC:inst3\|MPSoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MPSoC:inst3\|MPSoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cmd_xbar_mux.sv" "arb" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MPSoC:inst3\|MPSoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MPSoC:inst3\|MPSoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cmd_xbar_mux_003 MPSoC:inst3\|MPSoC_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"MPSoC_cmd_xbar_mux_003\" for hierarchy \"MPSoC:inst3\|MPSoC_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "db/ip/MPSoC/MPSoC.v" "cmd_xbar_mux_003" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 4492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MPSoC:inst3\|MPSoC_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MPSoC:inst3\|MPSoC_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cmd_xbar_mux_003.sv" "arb" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cmd_xbar_mux_003.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MPSoC:inst3\|MPSoC_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MPSoC:inst3\|MPSoC_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755949944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_rsp_xbar_demux MPSoC:inst3\|MPSoC_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"MPSoC_rsp_xbar_demux\" for hierarchy \"MPSoC:inst3\|MPSoC_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "db/ip/MPSoC/MPSoC.v" "rsp_xbar_demux" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 4607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755950008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_rsp_xbar_demux_003 MPSoC:inst3\|MPSoC_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"MPSoC_rsp_xbar_demux_003\" for hierarchy \"MPSoC:inst3\|MPSoC_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "db/ip/MPSoC/MPSoC.v" "rsp_xbar_demux_003" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 4688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755950032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_rsp_xbar_demux_005 MPSoC:inst3\|MPSoC_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"MPSoC_rsp_xbar_demux_005\" for hierarchy \"MPSoC:inst3\|MPSoC_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "db/ip/MPSoC/MPSoC.v" "rsp_xbar_demux_005" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 4728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755950049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_rsp_xbar_mux MPSoC:inst3\|MPSoC_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"MPSoC_rsp_xbar_mux\" for hierarchy \"MPSoC:inst3\|MPSoC_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "db/ip/MPSoC/MPSoC.v" "rsp_xbar_mux" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 4883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755950074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MPSoC:inst3\|MPSoC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MPSoC:inst3\|MPSoC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_rsp_xbar_mux.sv" "arb" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755950097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_rsp_xbar_mux_001 MPSoC:inst3\|MPSoC_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"MPSoC_rsp_xbar_mux_001\" for hierarchy \"MPSoC:inst3\|MPSoC_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "db/ip/MPSoC/MPSoC.v" "rsp_xbar_mux_001" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 4936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755950119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MPSoC:inst3\|MPSoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MPSoC:inst3\|MPSoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_rsp_xbar_mux_001.sv" "arb" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_rsp_xbar_mux_001.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755950152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MPSoC:inst3\|MPSoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MPSoC:inst3\|MPSoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755950182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_irq_mapper MPSoC:inst3\|MPSoC_irq_mapper:irq_mapper " "Elaborating entity \"MPSoC_irq_mapper\" for hierarchy \"MPSoC:inst3\|MPSoC_irq_mapper:irq_mapper\"" {  } { { "db/ip/MPSoC/MPSoC.v" "irq_mapper" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 5030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1648755950223 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b MPSoC_cpu1_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"MPSoC_cpu1_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "MPSoC_cpu1_traceram_lpm_dram_bdp_component" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1648755953162 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_MPSoC_cpu1_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_MPSoC_cpu1_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "the_MPSoC_cpu1_nios2_oci_itrace" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1648755953170 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_itrace:the_MPSoC_cpu1_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b MPSoC_cpu0_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"MPSoC_cpu0_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "MPSoC_cpu0_traceram_lpm_dram_bdp_component" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1648755953208 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_MPSoC_cpu0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_MPSoC_cpu0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "the_MPSoC_cpu0_nios2_oci_itrace" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1648755953213 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_itrace:the_MPSoC_cpu0_nios2_oci_itrace"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im\|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1047 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_im:the_MPSoC_cpu1_nios2_oci_im|MPSoC_cpu1_traceram_lpm_dram_bdp_component_module:MPSoC_cpu1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im\|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2724 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 2885 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 3349 0 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6795 0 0 } } { "db/ip/MPSoC/MPSoC.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/MPSoC.v" 1018 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 128 536 760 272 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1648755956989 "|TopLevel|MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_im:the_MPSoC_cpu0_nios2_oci_im|MPSoC_cpu0_traceram_lpm_dram_bdp_component_module:MPSoC_cpu0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1648755956989 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1648755956989 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|Add8\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "Add8" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6454 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1648755963995 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"MPSoC:inst3\|MPSoC_cpu1:cpu1\|Add8\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "Add8" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6454 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1648755963995 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1648755963995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|lpm_add_sub:Add8\"" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6454 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1648755964097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|lpm_add_sub:Add8 " "Instantiated megafunction \"MPSoC:inst3\|MPSoC_cpu0:cpu0\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755964098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755964098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755964098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1648755964098 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6454 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1648755964098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1648755964206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1648755964206 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1648755965975 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 4737 -1 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 4737 -1 0 } } { "db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" 606 -1 0 } } { "db/ip/MPSoC/submodules/altera_reset_synchronizer.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 4728 -1 0 } } { "db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v" 561 -1 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 4728 -1 0 } } { "db/ip/MPSoC/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_merlin_slave_translator.sv" 277 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 4450 -1 0 } } { "db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 4450 -1 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 4477 -1 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 4477 -1 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 4769 -1 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 6211 -1 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 4769 -1 0 } } { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 6211 -1 0 } } { "db/ip/MPSoC/submodules/MPSoC_timer0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_timer0.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1648755966482 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1648755966483 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1648755971634 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "154 " "154 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1648755976207 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1648755976646 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1648755976646 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1648755976775 "|TopLevel|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1648755976775 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1648755976965 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1648755981030 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1648755981030 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6039 " "Implemented 6039 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1648755982366 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1648755982366 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5459 " "Implemented 5459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1648755982366 ""} { "Info" "ICUT_CUT_TM_RAMS" "574 " "Implemented 574 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1648755982366 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1648755982366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1648755982653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 01 01:16:22 2022 " "Processing ended: Fri Apr 01 01:16:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1648755982653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:50 " "Elapsed time: 00:03:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1648755982653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1648755982653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1648755982653 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1648755985355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1648755985356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 01 01:16:23 2022 " "Processing started: Fri Apr 01 01:16:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1648755985356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1648755985356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MPSoC -c TopLevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MPSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1648755985357 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1648755986045 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopLevel EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1648755986554 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1648755986699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1648755986703 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1648755986703 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1648755987987 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1648755989030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1648755989030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1648755989030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1648755989030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1648755989030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1648755989030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1648755989030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1648755989030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1648755989030 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1648755989030 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 22974 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1648755989075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 22976 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1648755989075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 22978 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1648755989075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 22980 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1648755989075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 22982 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1648755989075 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1648755989075 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1648755989229 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648755993755 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1648755993755 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1648755993755 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopLevel.sdc " "Synopsys Design Constraints File file not found: 'TopLevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1648755994349 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1648755994440 "|TopLevel|INPUT_CLOCK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1648755994585 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1648755994585 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1648755994585 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1648755994585 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1648755994586 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1648755994586 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1648755994586 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1648755994586 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1648755994586 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "INPUT_CLOCK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node INPUT_CLOCK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1648755995354 ""}  } { { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/TopLevel.bdf" { { 192 224 400 208 "INPUT_CLOCK" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INPUT_CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 22963 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1648755995354 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1648755995354 ""}  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 22443 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1648755995354 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst3\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MPSoC:inst3\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1648755995354 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug\|jtag_break~1 " "Destination node MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug\|jtag_break~1" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 333 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 9367 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1648755995354 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug\|resetlatch~0 " "Destination node MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug\|resetlatch~0" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 316 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 10890 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1648755995354 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1648755995354 ""}  } { { "db/ip/MPSoC/submodules/altera_reset_synchronizer.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 6175 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1648755995354 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MPSoC:inst3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1648755995355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug\|jtag_break~1 " "Destination node MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug\|jtag_break~1" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 333 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 9019 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1648755995355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug\|resetlatch~0 " "Destination node MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug\|resetlatch~0" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 316 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 10647 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1648755995355 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1648755995355 ""}  } { { "db/ip/MPSoC/submodules/altera_reset_synchronizer.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 606 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1648755995355 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst3\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MPSoC:inst3\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1648755995356 ""}  } { { "db/ip/MPSoC/submodules/altera_reset_synchronizer.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 6171 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1648755995356 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1648755995357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 22960 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1648755995357 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1648755995357 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 22613 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1648755995357 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst3\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MPSoC:inst3\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1648755995358 ""}  } { { "db/ip/MPSoC/submodules/altera_reset_synchronizer.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 6167 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1648755995358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst3\|altera_reset_controller:rst_controller_003\|merged_reset~0  " "Automatically promoted node MPSoC:inst3\|altera_reset_controller:rst_controller_003\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1648755995358 ""}  } { { "db/ip/MPSoC/submodules/altera_reset_controller.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_reset_controller.v" 61 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|altera_reset_controller:rst_controller_003|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 9559 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1648755995358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug\|resetrequest  " "Automatically promoted node MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1648755995359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_ocimem:the_MPSoC_cpu0_nios2_ocimem\|MonWr~0 " "Destination node MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_ocimem:the_MPSoC_cpu0_nios2_ocimem\|MonWr~0" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 549 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_ocimem:the_MPSoC_cpu0_nios2_ocimem|MonWr~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 8296 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1648755995359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst3\|altera_reset_controller:rst_controller_003\|merged_reset~0 " "Destination node MPSoC:inst3\|altera_reset_controller:rst_controller_003\|merged_reset~0" {  } { { "db/ip/MPSoC/submodules/altera_reset_controller.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_reset_controller.v" 61 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|altera_reset_controller:rst_controller_003|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 9559 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1648755995359 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1648755995359 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 317 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 4411 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1648755995359 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug\|resetrequest  " "Automatically promoted node MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1648755995359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_ocimem:the_MPSoC_cpu1_nios2_ocimem\|MonRd~0 " "Destination node MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_ocimem:the_MPSoC_cpu1_nios2_ocimem\|MonRd~0" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 547 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_ocimem:the_MPSoC_cpu1_nios2_ocimem|MonRd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 8697 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1648755995359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst3\|altera_reset_controller:rst_controller_003\|merged_reset~0 " "Destination node MPSoC:inst3\|altera_reset_controller:rst_controller_003\|merged_reset~0" {  } { { "db/ip/MPSoC/submodules/altera_reset_controller.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/altera_reset_controller.v" 61 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|altera_reset_controller:rst_controller_003|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 9559 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1648755995359 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1648755995359 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 317 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 0 { 0 ""} 0 2224 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1648755995359 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1648755997753 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1648755997769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1648755997769 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1648755997787 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1648755997809 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1648755997826 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1648755997826 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1648755997842 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1648755998091 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Packed 16 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1648756000499 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1648756000499 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1648756000872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1648756006393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1648756009377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1648756009498 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1648756014527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1648756014527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1648756017106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/" { { 1 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1648756025345 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1648756025345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1648756027688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1648756027693 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1648756027693 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1648756027693 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1648756028240 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1648756029658 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1648756029781 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1648756031093 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1648756034117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/output_files/TopLevel.fit.smsg " "Generated suppressed messages file E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC/output_files/TopLevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1648756037115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5182 " "Peak virtual memory: 5182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1648756041140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 01 01:17:21 2022 " "Processing ended: Fri Apr 01 01:17:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1648756041140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1648756041140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1648756041140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1648756041140 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1648756044113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1648756044114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 01 01:17:22 2022 " "Processing started: Fri Apr 01 01:17:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1648756044114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1648756044114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MPSoC -c TopLevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MPSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1648756044114 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1648756052991 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1648756053152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1648756055419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 01 01:17:35 2022 " "Processing ended: Fri Apr 01 01:17:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1648756055419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1648756055419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1648756055419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1648756055419 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1648756056252 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1648756058450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1648756058450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 01 01:17:36 2022 " "Processing started: Fri Apr 01 01:17:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1648756058450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1648756058450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MPSoC -c TopLevel " "Command: quartus_sta MPSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1648756058451 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1648756058637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1648756059599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1648756059599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1648756059659 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1648756059659 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1648756060555 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1648756060555 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1648756060555 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopLevel.sdc " "Synopsys Design Constraints File file not found: 'TopLevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1648756060603 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1648756060628 "|TopLevel|INPUT_CLOCK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1648756060990 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1648756060990 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1648756060990 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1648756060990 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1648756060992 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1648756061073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.378 " "Worst-case setup slack is 44.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756061087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756061087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.378         0.000 altera_reserved_tck  " "   44.378         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756061087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1648756061087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756061092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756061092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 altera_reserved_tck  " "    0.402         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756061092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1648756061092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 43.779 " "Worst-case recovery slack is 43.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756061095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756061095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.779         0.000 altera_reserved_tck  " "   43.779         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756061095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1648756061095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.455 " "Worst-case removal slack is 1.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756061098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756061098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.455         0.000 altera_reserved_tck  " "    1.455         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756061098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1648756061098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.633 " "Worst-case minimum pulse width slack is 49.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756061100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756061100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.633         0.000 altera_reserved_tck  " "   49.633         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756061100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1648756061100 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756061229 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756061229 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756061229 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756061229 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.096 ns " "Worst Case Available Settling Time: 197.096 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756061229 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756061229 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756061229 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756061229 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756061229 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1648756061234 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1648756061267 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1648756062325 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1648756062701 "|TopLevel|INPUT_CLOCK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1648756062719 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1648756062719 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1648756062719 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1648756062719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.804 " "Worst-case setup slack is 44.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756062733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756062733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.804         0.000 altera_reserved_tck  " "   44.804         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756062733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1648756062733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756062739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756062739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353         0.000 altera_reserved_tck  " "    0.353         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756062739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1648756062739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 44.303 " "Worst-case recovery slack is 44.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756062743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756062743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.303         0.000 altera_reserved_tck  " "   44.303         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756062743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1648756062743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.314 " "Worst-case removal slack is 1.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756062748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756062748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.314         0.000 altera_reserved_tck  " "    1.314         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756062748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1648756062748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.577 " "Worst-case minimum pulse width slack is 49.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756062752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756062752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.577         0.000 altera_reserved_tck  " "   49.577         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756062752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1648756062752 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756062830 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756062830 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756062830 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756062830 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.384 ns " "Worst Case Available Settling Time: 197.384 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756062830 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756062830 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756062830 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756062830 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756062830 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1648756062837 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1648756063305 "|TopLevel|INPUT_CLOCK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1648756063316 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1648756063316 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1648756063316 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1648756063316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.316 " "Worst-case setup slack is 47.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756063324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756063324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.316         0.000 altera_reserved_tck  " "   47.316         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756063324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1648756063324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756063332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756063332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178         0.000 altera_reserved_tck  " "    0.178         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756063332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1648756063332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.910 " "Worst-case recovery slack is 46.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756063337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756063337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.910         0.000 altera_reserved_tck  " "   46.910         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756063337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1648756063337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.678 " "Worst-case removal slack is 0.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756063345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756063345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.678         0.000 altera_reserved_tck  " "    0.678         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756063345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1648756063345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.471 " "Worst-case minimum pulse width slack is 49.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756063351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756063351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.471         0.000 altera_reserved_tck  " "   49.471         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1648756063351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1648756063351 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756063433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756063433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756063433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756063433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.621 ns " "Worst Case Available Settling Time: 198.621 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756063433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756063433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756063433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756063433 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1648756063433 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1648756063761 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1648756063761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1648756063944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 01 01:17:43 2022 " "Processing ended: Fri Apr 01 01:17:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1648756063944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1648756063944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1648756063944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1648756063944 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 129 s " "Quartus II Full Compilation was successful. 0 errors, 129 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1648756064701 ""}
