// Seed: 2277310502
module module_0 (
    output uwire id_0
);
  wire id_2, id_3, id_4, id_5, id_6;
  wire id_7;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output wand  id_2,
    input  uwire id_3,
    input  wire  id_4,
    output logic id_5,
    output uwire id_6,
    input  tri1  id_7,
    input  tri   id_8,
    input  wand  id_9,
    input  wor   id_10,
    input  wire  id_11,
    output tri0  id_12,
    input  wand  id_13
);
  assign id_5 = 1;
  final id_5 <= 1 - id_11 * 1 !== 1;
  module_0 modCall_1 (id_6);
endmodule
