INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
