Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 11 20:25:28 2023
| Host         : DESKTOP-4GQ0V91 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Block_Design_wrapper_timing_summary_routed.rpt -pb Block_Design_wrapper_timing_summary_routed.pb -rpx Block_Design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Block_Design_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                            1           
TIMING-9   Warning   Unknown CDC Logic                                       1           
TIMING-16  Warning   Large setup violation                                   35          
TIMING-20  Warning   Non-clocked latch                                       246         
TIMING-23  Warning   Combinational loop found                                1           
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           
LATCH-1    Advisory  Existing latches in the design                          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11365)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (246)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (219)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (9)

1. checking no_clock (11365)
----------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[9]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[0] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[10] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[11] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[12] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[13] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[14] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[15] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[16] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[17] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[18] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[19] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[1] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[20] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[21] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[22] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[23] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[24] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[25] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[26] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[27] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[28] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[2] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[3] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[4] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[5] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[6] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[7] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[8] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[9] (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[23]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[24]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[25]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[26]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[27]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[28]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[29]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[30]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[31]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[32]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[33]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[34]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[35]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[36]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[37]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[38]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[39]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[40]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[41]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[42]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[44]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[46]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[17]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[18]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[19]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[20]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[21]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[22]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[23]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[24]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[25]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[26]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[27]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[28]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[29]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[30]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[0]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[10]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[11]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[12]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[13]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[14]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[15]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[16]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[17]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[18]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[19]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[1]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[20]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[21]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[22]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[23]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[24]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[25]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[26]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[27]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[28]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[29]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[2]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[30]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[3]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[4]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[5]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[6]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[7]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[8]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (246)
--------------------------------------------------
 There are 246 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (219)
-----------------------
 There are 219 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (9)
----------------------------
 There are 9 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -55.833     -599.069                     90                 6180        0.060        0.000                      0                 6180        3.750        0.000                       0                  2075  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                           ------------         ----------      --------------
Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sys_clock                                                       {0.000 41.666}       83.333          12.000          
  clk_out1_Block_Design_clk_wiz_0_0                             {0.000 5.000}        10.000          100.000         
  clkfbout_Block_Design_clk_wiz_0_0                             {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.818        0.000                      0                  222        0.119        0.000                      0                  222       15.686        0.000                       0                   233  
Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.932        0.000                      0                   46        0.263        0.000                      0                   46       16.166        0.000                       0                    40  
sys_clock                                                                                                                                                                                                        16.667        0.000                       0                     1  
  clk_out1_Block_Design_clk_wiz_0_0                                 -55.833     -599.069                     90                 5912        0.060        0.000                      0                 5912        3.750        0.000                       0                  1798  
  clkfbout_Block_Design_clk_wiz_0_0                                                                                                                                                                              16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                      From Clock                                                      To Clock                                                      
----------                                                      ----------                                                      --------                                                      
(none)                                                                                                                          Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                          Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                          clk_out1_Block_Design_clk_wiz_0_0                               Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                          Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                          Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                          clk_out1_Block_Design_clk_wiz_0_0                               Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                                                                                          clk_out1_Block_Design_clk_wiz_0_0                               
(none)                                                          Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_Block_Design_clk_wiz_0_0                               
(none)                                                          Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_Block_Design_clk_wiz_0_0                               
(none)                                                          clk_out1_Block_Design_clk_wiz_0_0                               clk_out1_Block_Design_clk_wiz_0_0                               


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                                                                                                   
(none)                             clk_out1_Block_Design_clk_wiz_0_0                                     
(none)                             clkfbout_Block_Design_clk_wiz_0_0                                     
(none)                                                                clk_out1_Block_Design_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.818ns  (required time - arrival time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.740ns  (logic 0.707ns (25.804%)  route 2.033ns (74.196%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 36.232 - 33.333 ) 
    Source Clock Delay      (SCD):    3.256ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    19.922    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X29Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.459    20.381 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.288    20.669    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.124    20.793 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.132    21.925    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y9          LUT3 (Prop_lut3_I2_O)        0.124    22.049 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.613    22.662    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X30Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.443    36.232    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.314    36.546    
                         clock uncertainty           -0.035    36.510    
    SLICE_X30Y9          FDRE (Setup_fdre_C_D)       -0.030    36.480    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.480    
                         arrival time                         -22.662    
  -------------------------------------------------------------------
                         slack                                 13.818    

Slack (MET) :             13.948ns  (required time - arrival time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.704ns (28.662%)  route 1.752ns (71.338%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 19.569 - 16.667 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566     3.256    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456     3.712 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.726     4.438    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I4_O)        0.124     4.562 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.670     5.232    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X30Y5          LUT5 (Prop_lut5_I0_O)        0.124     5.356 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.356     5.712    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X29Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    18.031    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.122 f  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.447    19.569    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X29Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.328    19.897    
                         clock uncertainty           -0.035    19.862    
    SLICE_X29Y6          FDRE (Setup_fdre_C_CE)      -0.202    19.660    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.660    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                 13.948    

Slack (MET) :             14.244ns  (required time - arrival time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.391ns  (logic 0.707ns (29.567%)  route 1.684ns (70.433%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 36.236 - 33.333 ) 
    Source Clock Delay      (SCD):    3.256ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    19.922    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X29Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.459    20.381 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.827    21.208    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X29Y5          LUT6 (Prop_lut6_I4_O)        0.124    21.332 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.857    22.189    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X29Y5          LUT6 (Prop_lut6_I1_O)        0.124    22.313 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.313    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X29Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.447    36.236    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.328    36.564    
                         clock uncertainty           -0.035    36.528    
    SLICE_X29Y5          FDRE (Setup_fdre_C_D)        0.029    36.557    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.557    
                         arrival time                         -22.313    
  -------------------------------------------------------------------
                         slack                                 14.244    

Slack (MET) :             14.281ns  (required time - arrival time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.356ns  (logic 0.707ns (30.013%)  route 1.649ns (69.987%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 36.236 - 33.333 ) 
    Source Clock Delay      (SCD):    3.256ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    19.922    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X29Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.459    20.381 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.827    21.208    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X29Y5          LUT6 (Prop_lut6_I4_O)        0.124    21.332 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.821    22.154    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X29Y5          LUT6 (Prop_lut6_I1_O)        0.124    22.278 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.278    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X29Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.447    36.236    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.328    36.564    
                         clock uncertainty           -0.035    36.528    
    SLICE_X29Y5          FDRE (Setup_fdre_C_D)        0.031    36.559    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.559    
                         arrival time                         -22.278    
  -------------------------------------------------------------------
                         slack                                 14.281    

Slack (MET) :             14.493ns  (required time - arrival time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.125ns  (logic 0.707ns (33.274%)  route 1.418ns (66.726%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 36.233 - 33.333 ) 
    Source Clock Delay      (SCD):    3.256ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    19.922    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X29Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.459    20.381 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.288    20.669    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.124    20.793 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.130    21.923    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y8          LUT4 (Prop_lut4_I2_O)        0.124    22.047 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.047    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X31Y8          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.444    36.233    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y8          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.314    36.547    
                         clock uncertainty           -0.035    36.511    
    SLICE_X31Y8          FDRE (Setup_fdre_C_D)        0.029    36.540    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.540    
                         arrival time                         -22.047    
  -------------------------------------------------------------------
                         slack                                 14.493    

Slack (MET) :             14.493ns  (required time - arrival time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.127ns  (logic 0.707ns (33.242%)  route 1.420ns (66.757%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 36.233 - 33.333 ) 
    Source Clock Delay      (SCD):    3.256ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    19.922    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X29Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.459    20.381 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.288    20.669    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.124    20.793 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.132    21.925    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y8          LUT6 (Prop_lut6_I4_O)        0.124    22.049 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.049    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X31Y8          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.444    36.233    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y8          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.314    36.547    
                         clock uncertainty           -0.035    36.511    
    SLICE_X31Y8          FDRE (Setup_fdre_C_D)        0.031    36.542    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.542    
                         arrival time                         -22.049    
  -------------------------------------------------------------------
                         slack                                 14.493    

Slack (MET) :             14.511ns  (required time - arrival time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.153ns  (logic 0.735ns (34.142%)  route 1.418ns (65.858%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 36.233 - 33.333 ) 
    Source Clock Delay      (SCD):    3.256ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    19.922    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X29Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.459    20.381 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.288    20.669    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.124    20.793 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.130    21.923    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y8          LUT5 (Prop_lut5_I3_O)        0.152    22.075 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.075    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X31Y8          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.444    36.233    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y8          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.314    36.547    
                         clock uncertainty           -0.035    36.511    
    SLICE_X31Y8          FDRE (Setup_fdre_C_D)        0.075    36.586    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.586    
                         arrival time                         -22.075    
  -------------------------------------------------------------------
                         slack                                 14.511    

Slack (MET) :             14.523ns  (required time - arrival time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.142ns  (logic 0.707ns (33.010%)  route 1.435ns (66.990%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 36.232 - 33.333 ) 
    Source Clock Delay      (SCD):    3.256ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    19.922    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X29Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.459    20.381 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.288    20.669    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.124    20.793 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.147    21.940    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X30Y9          LUT2 (Prop_lut2_I0_O)        0.124    22.064 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.064    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X30Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.443    36.232    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.314    36.546    
                         clock uncertainty           -0.035    36.510    
    SLICE_X30Y9          FDRE (Setup_fdre_C_D)        0.077    36.587    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.587    
                         arrival time                         -22.064    
  -------------------------------------------------------------------
                         slack                                 14.523    

Slack (MET) :             14.571ns  (required time - arrival time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.098ns  (logic 0.707ns (33.694%)  route 1.391ns (66.306%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 36.232 - 33.333 ) 
    Source Clock Delay      (SCD):    3.256ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    19.922    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X29Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.459    20.381 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.288    20.669    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.124    20.793 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.103    21.896    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X30Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.020 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.020    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X30Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.443    36.232    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.314    36.546    
                         clock uncertainty           -0.035    36.510    
    SLICE_X30Y9          FDRE (Setup_fdre_C_D)        0.081    36.591    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.591    
                         arrival time                         -22.020    
  -------------------------------------------------------------------
                         slack                                 14.571    

Slack (MET) :             14.684ns  (required time - arrival time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.982ns  (logic 0.707ns (35.674%)  route 1.275ns (64.326%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 36.233 - 33.333 ) 
    Source Clock Delay      (SCD):    3.256ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    19.922    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X29Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.459    20.381 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.288    20.669    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.124    20.793 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.987    21.780    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.124    21.904 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.904    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X30Y7          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.444    36.233    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y7          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.314    36.547    
                         clock uncertainty           -0.035    36.511    
    SLICE_X30Y7          FDRE (Setup_fdre_C_D)        0.077    36.588    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.588    
                         arrival time                         -21.904    
  -------------------------------------------------------------------
                         slack                                 14.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/D
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.184    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y0          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDCE (Prop_fdce_C_Q)         0.141     1.325 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/Q
                         net (fo=1, routed)           0.056     1.381    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4_n_0
    SLICE_X29Y0          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.557    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y0          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C
                         clock pessimism             -0.373     1.184    
    SLICE_X29Y0          FDCE (Hold_fdce_C_D)         0.078     1.262    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.184    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y0          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.141     1.325 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/Q
                         net (fo=1, routed)           0.054     1.379    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12_n_0
    SLICE_X29Y0          LUT2 (Prop_lut2_I1_O)        0.045     1.424 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0/O
                         net (fo=1, routed)           0.000     1.424    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0_n_0
    SLICE_X29Y0          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.557    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y0          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                         clock pessimism             -0.360     1.197    
    SLICE_X29Y0          FDCE (Hold_fdce_C_D)         0.091     1.288    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.181    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X29Y10         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141     1.322 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/Q
                         net (fo=1, routed)           0.110     1.432    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Single_Synchronize.use_async_reset.sync_reg
    SLICE_X29Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.555    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.357     1.198    
    SLICE_X29Y9          FDRE (Hold_fdre_C_D)         0.070     1.268    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.192%)  route 0.129ns (47.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.178    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y33         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     1.319 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.129     1.448    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X31Y34         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.549    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y34         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.337     1.212    
    SLICE_X31Y34         FDRE (Hold_fdre_C_D)         0.066     1.278    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     1.174    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y29         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.128     1.302 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/Q
                         net (fo=2, routed)           0.075     1.377    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[15]
    SLICE_X29Y29         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.545    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y29         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                         clock pessimism             -0.358     1.187    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.016     1.203    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.625%)  route 0.080ns (38.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.178    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y33         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.128     1.306 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/Q
                         net (fo=2, routed)           0.080     1.385    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[4]
    SLICE_X29Y33         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.549    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y33         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                         clock pessimism             -0.358     1.191    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.019     1.210    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.178    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y33         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     1.319 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.118     1.437    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[17]
    SLICE_X29Y33         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.549    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y33         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                         clock pessimism             -0.358     1.191    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.070     1.261    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     1.174    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y29         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.141     1.315 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.118     1.433    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[12]
    SLICE_X29Y29         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.545    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y29         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.358     1.187    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.070     1.257    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.684%)  route 0.115ns (41.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.182    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X30Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164     1.346 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.115     1.461    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_brki_hit_synced
    SLICE_X29Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.555    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -0.337     1.218    
    SLICE_X29Y9          FDRE (Hold_fdre_C_D)         0.066     1.284    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.222%)  route 0.124ns (46.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.183    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X28Y6          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.141     1.324 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.124     1.448    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.running_clock_synced
    SLICE_X28Y8          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.555    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y8          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/C
                         clock pessimism             -0.357     1.198    
    SLICE_X28Y8          FDRE (Hold_fdre_C_D)         0.070     1.268    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X29Y1    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X29Y0    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X30Y0    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X29Y1    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X29Y0    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X29Y0    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X30Y0    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X29Y1    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X29Y0    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y0    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y0    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y0    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y0    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y0    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y0    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y3    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y3    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y3    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y3    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y0    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y0    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y0    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y0    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y0    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y0    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y3    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y3    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y3    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y3    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.932ns  (required time - arrival time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.247ns  (logic 0.926ns (21.801%)  route 3.321ns (78.199%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 36.230 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565    19.921    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.524    20.445 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.755    21.200    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.124    21.324 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844    22.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124    22.293 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852    23.145    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.154    23.299 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.870    24.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y15         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.441    36.230    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y15         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.314    36.544    
                         clock uncertainty           -0.035    36.508    
    SLICE_X28Y15         FDCE (Setup_fdce_C_CE)      -0.408    36.100    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.100    
                         arrival time                         -24.169    
  -------------------------------------------------------------------
                         slack                                 11.932    

Slack (MET) :             11.947ns  (required time - arrival time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.276ns  (logic 0.926ns (21.654%)  route 3.350ns (78.346%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 36.223 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565    19.921    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.524    20.445 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.755    21.200    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.124    21.324 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844    22.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124    22.293 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852    23.145    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.154    23.299 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.898    24.197    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y19         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.434    36.223    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y19         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.329    36.552    
                         clock uncertainty           -0.035    36.516    
    SLICE_X30Y19         FDRE (Setup_fdre_C_CE)      -0.372    36.144    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.144    
                         arrival time                         -24.197    
  -------------------------------------------------------------------
                         slack                                 11.947    

Slack (MET) :             11.947ns  (required time - arrival time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.276ns  (logic 0.926ns (21.654%)  route 3.350ns (78.346%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 36.223 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565    19.921    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.524    20.445 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.755    21.200    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.124    21.324 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844    22.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124    22.293 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852    23.145    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.154    23.299 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.898    24.197    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y19         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.434    36.223    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y19         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.329    36.552    
                         clock uncertainty           -0.035    36.516    
    SLICE_X30Y19         FDRE (Setup_fdre_C_CE)      -0.372    36.144    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.144    
                         arrival time                         -24.197    
  -------------------------------------------------------------------
                         slack                                 11.947    

Slack (MET) :             11.958ns  (required time - arrival time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.271ns  (logic 0.926ns (21.683%)  route 3.345ns (78.317%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 36.228 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565    19.921    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.524    20.445 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.755    21.200    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.124    21.324 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844    22.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124    22.293 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852    23.145    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.154    23.299 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.893    24.192    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.439    36.228    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.329    36.557    
                         clock uncertainty           -0.035    36.521    
    SLICE_X30Y15         FDRE (Setup_fdre_C_CE)      -0.372    36.149    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.149    
                         arrival time                         -24.192    
  -------------------------------------------------------------------
                         slack                                 11.958    

Slack (MET) :             11.958ns  (required time - arrival time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.271ns  (logic 0.926ns (21.683%)  route 3.345ns (78.317%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 36.228 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565    19.921    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.524    20.445 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.755    21.200    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.124    21.324 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844    22.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124    22.293 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852    23.145    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.154    23.299 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.893    24.192    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.439    36.228    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.329    36.557    
                         clock uncertainty           -0.035    36.521    
    SLICE_X30Y15         FDRE (Setup_fdre_C_CE)      -0.372    36.149    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.149    
                         arrival time                         -24.192    
  -------------------------------------------------------------------
                         slack                                 11.958    

Slack (MET) :             12.043ns  (required time - arrival time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.137ns  (logic 0.926ns (22.382%)  route 3.211ns (77.618%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 36.231 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565    19.921    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.524    20.445 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.755    21.200    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.124    21.324 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844    22.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124    22.293 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852    23.145    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.154    23.299 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.759    24.058    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y13         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.442    36.231    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y13         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.314    36.545    
                         clock uncertainty           -0.035    36.509    
    SLICE_X29Y13         FDCE (Setup_fdce_C_CE)      -0.408    36.101    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.101    
                         arrival time                         -24.058    
  -------------------------------------------------------------------
                         slack                                 12.043    

Slack (MET) :             12.073ns  (required time - arrival time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.108ns  (logic 0.926ns (22.543%)  route 3.182ns (77.457%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 36.231 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565    19.921    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.524    20.445 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.755    21.200    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.124    21.324 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844    22.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124    22.293 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852    23.145    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.154    23.299 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.730    24.029    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y14         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.442    36.231    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y14         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.314    36.545    
                         clock uncertainty           -0.035    36.509    
    SLICE_X29Y14         FDCE (Setup_fdce_C_CE)      -0.408    36.101    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.101    
                         arrival time                         -24.029    
  -------------------------------------------------------------------
                         slack                                 12.073    

Slack (MET) :             12.101ns  (required time - arrival time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.081ns  (logic 0.926ns (22.691%)  route 3.155ns (77.309%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 36.233 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565    19.921    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.524    20.445 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.755    21.200    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.124    21.324 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844    22.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124    22.293 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852    23.145    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.154    23.299 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.703    24.002    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y11         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.444    36.233    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y11         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.314    36.547    
                         clock uncertainty           -0.035    36.511    
    SLICE_X28Y11         FDCE (Setup_fdce_C_CE)      -0.408    36.103    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.103    
                         arrival time                         -24.002    
  -------------------------------------------------------------------
                         slack                                 12.101    

Slack (MET) :             12.565ns  (required time - arrival time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.822ns  (logic 0.896ns (23.441%)  route 2.926ns (76.559%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565    19.921    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.524    20.445 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.755    21.200    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.124    21.324 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844    22.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124    22.293 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852    23.145    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.124    23.269 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.474    23.743    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X29Y8          FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.446    36.235    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y8          FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.314    36.549    
                         clock uncertainty           -0.035    36.513    
    SLICE_X29Y8          FDCE (Setup_fdce_C_CE)      -0.205    36.308    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.308    
                         arrival time                         -23.743    
  -------------------------------------------------------------------
                         slack                                 12.565    

Slack (MET) :             12.565ns  (required time - arrival time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.822ns  (logic 0.896ns (23.441%)  route 2.926ns (76.559%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565    19.921    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.524    20.445 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.755    21.200    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.124    21.324 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844    22.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124    22.293 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852    23.145    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.124    23.269 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.474    23.743    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X29Y8          FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.446    36.235    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y8          FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.314    36.549    
                         clock uncertainty           -0.035    36.513    
    SLICE_X29Y8          FDCE (Setup_fdce_C_CE)      -0.205    36.308    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.308    
                         arrival time                         -23.743    
  -------------------------------------------------------------------
                         slack                                 12.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.183    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     1.324 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.492    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.045     1.537 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.537    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X31Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.372     1.183    
    SLICE_X31Y6          FDRE (Hold_fdre_C_D)         0.091     1.274    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.183    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.141     1.324 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.184     1.507    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X28Y4          LUT3 (Prop_lut3_I2_O)        0.045     1.552 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.552    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X28Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.833     1.556    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.373     1.183    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.091     1.274    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.183    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.324 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.185     1.509    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I5_O)        0.045     1.554 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.554    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X32Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.372     1.183    
    SLICE_X32Y5          FDRE (Hold_fdre_C_D)         0.091     1.274    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.515ns  (logic 0.191ns (37.104%)  route 0.324ns (62.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 18.221 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563    17.849    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.146    17.995 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.212    18.208    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.045    18.253 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111    18.364    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.221    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.865    
    SLICE_X31Y4          FDRE (Hold_fdre_C_CE)       -0.032    17.833    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.833    
                         arrival time                          18.364    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.515ns  (logic 0.191ns (37.104%)  route 0.324ns (62.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 18.221 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563    17.849    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.146    17.995 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.212    18.208    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.045    18.253 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111    18.364    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.221    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.865    
    SLICE_X31Y4          FDRE (Hold_fdre_C_CE)       -0.032    17.833    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.833    
                         arrival time                          18.364    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.515ns  (logic 0.191ns (37.104%)  route 0.324ns (62.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 18.221 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563    17.849    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.146    17.995 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.212    18.208    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.045    18.253 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111    18.364    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.221    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.865    
    SLICE_X31Y4          FDRE (Hold_fdre_C_CE)       -0.032    17.833    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.833    
                         arrival time                          18.364    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.515ns  (logic 0.191ns (37.104%)  route 0.324ns (62.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 18.221 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563    17.849    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.146    17.995 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.212    18.208    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.045    18.253 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111    18.364    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.221    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.865    
    SLICE_X31Y4          FDRE (Hold_fdre_C_CE)       -0.032    17.833    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.833    
                         arrival time                          18.364    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.563ns  (logic 0.190ns (33.723%)  route 0.373ns (66.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 18.220 - 16.667 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562    17.848    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y7          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDCE (Prop_fdce_C_Q)         0.146    17.994 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.244    18.238    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y6          LUT1 (Prop_lut1_I0_O)        0.044    18.282 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.130    18.412    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X31Y7          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.831    18.220    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y7          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.372    17.848    
    SLICE_X31Y7          FDCE (Hold_fdce_C_D)         0.003    17.851    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.851    
                         arrival time                          18.412    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.633ns  (logic 0.191ns (30.158%)  route 0.442ns (69.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 18.221 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563    17.849    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.146    17.995 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.212    18.208    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.045    18.253 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.230    18.483    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.221    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.865    
    SLICE_X30Y6          FDRE (Hold_fdre_C_CE)       -0.012    17.853    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.853    
                         arrival time                          18.483    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.633ns  (logic 0.191ns (30.158%)  route 0.442ns (69.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 18.221 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563    17.849    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.146    17.995 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.212    18.208    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.045    18.253 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.230    18.483    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.221    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.865    
    SLICE_X30Y6          FDRE (Hold_fdre_C_CE)       -0.012    17.853    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.853    
                         arrival time                          18.483    
  -------------------------------------------------------------------
                         slack                                  0.629    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X32Y5    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y4    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y1  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y1  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y1  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y1  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Block_Design_clk_wiz_0_0
  To Clock:  clk_out1_Block_Design_clk_wiz_0_0

Setup :           90  Failing Endpoints,  Worst Slack      -55.833ns,  Total Violation     -599.069ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -55.833ns  (required time - arrival time)
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Design_clk_wiz_0_0 rise@10.000ns - clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        65.583ns  (logic 31.807ns (48.499%)  route 33.776ns (51.501%))
  Logic Levels:           104  (CARRY4=54 LUT2=21 LUT3=3 LUT4=25 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q
                         net (fo=24, routed)          0.695     0.220    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46/O
                         net (fo=1, routed)           0.000     0.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.984 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/O[3]
                         net (fo=4, routed)           0.798     1.782    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[11]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.298     2.080 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26/O
                         net (fo=1, routed)           0.000     2.080    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     2.656 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/O[3]
                         net (fo=4, routed)           0.977     3.633    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[15]
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.333     3.966 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     3.966    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     4.538 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_3__0/O[3]
                         net (fo=4, routed)           0.834     5.372    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder112_in[19]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.300     5.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     5.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_2/O[3]
                         net (fo=47, routed)          0.863     7.108    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_6[2]
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.306     7.414 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_72/O
                         net (fo=1, routed)           0.000     7.414    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_72_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.644 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_53/O[1]
                         net (fo=4, routed)           0.740     8.384    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder18_in[1]
    SLICE_X40Y6          LUT2 (Prop_lut2_I0_O)        0.306     8.690 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_81/O
                         net (fo=1, routed)           0.000     8.690    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_81_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.917 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_74/O[1]
                         net (fo=2, routed)           0.607     9.523    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder09_out[1]
    SLICE_X39Y7          LUT4 (Prop_lut4_I2_O)        0.303     9.826 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_71/O
                         net (fo=1, routed)           0.000     9.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_71_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.074 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_53/O[2]
                         net (fo=4, routed)           0.629    10.703    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder16_in[2]
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.302    11.005 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_80/O
                         net (fo=1, routed)           0.000    11.005    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_80_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.253 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_74/O[2]
                         net (fo=2, routed)           0.687    11.940    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder07_out[2]
    SLICE_X37Y8          LUT4 (Prop_lut4_I2_O)        0.302    12.242 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_70/O
                         net (fo=1, routed)           0.000    12.242    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_70_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.490 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_53/O[3]
                         net (fo=4, routed)           0.612    13.103    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder14_in[3]
    SLICE_X36Y6          LUT2 (Prop_lut2_I0_O)        0.306    13.409 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_79/O
                         net (fo=1, routed)           0.000    13.409    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_79_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.657 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_74/O[3]
                         net (fo=2, routed)           0.618    14.275    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder05_out[3]
    SLICE_X36Y13         LUT4 (Prop_lut4_I2_O)        0.306    14.581 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_61/O
                         net (fo=1, routed)           0.000    14.581    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_61_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.828 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_39/O[0]
                         net (fo=4, routed)           0.327    15.155    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder12_in[4]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.299    15.454 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    15.454    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_78_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.701 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_62/O[0]
                         net (fo=2, routed)           0.756    16.457    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder03_out[4]
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.299    16.756 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_60/O
                         net (fo=1, routed)           0.000    16.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_60_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.983 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_39/O[1]
                         net (fo=4, routed)           0.778    17.761    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder10_in[5]
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.064 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_77/O
                         net (fo=1, routed)           0.000    18.064    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_77_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.291 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_62/O[1]
                         net (fo=2, routed)           0.719    19.010    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder01_out[5]
    SLICE_X37Y23         LUT4 (Prop_lut4_I2_O)        0.303    19.313 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_59/O
                         net (fo=1, routed)           0.000    19.313    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_59_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    19.561 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_39/O[2]
                         net (fo=4, routed)           0.612    20.174    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder1[6]
    SLICE_X38Y19         LUT2 (Prop_lut2_I0_O)        0.302    20.476 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_78/O
                         net (fo=1, routed)           0.000    20.476    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_78_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    20.726 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_63/O[2]
                         net (fo=2, routed)           0.578    21.303    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder0[6]
    SLICE_X39Y19         LUT4 (Prop_lut4_I2_O)        0.301    21.604 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_59/O
                         net (fo=1, routed)           0.000    21.604    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_59_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.852 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_40/O[3]
                         net (fo=4, routed)           0.719    22.571    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/a_mantissa1[7]
    SLICE_X41Y20         LUT2 (Prop_lut2_I0_O)        0.306    22.877 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_75/O
                         net (fo=1, routed)           0.000    22.877    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_75_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.125 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_62/O[3]
                         net (fo=2, routed)           0.554    23.679    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder044_out[7]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.306    23.985 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_47/O
                         net (fo=1, routed)           0.000    23.985    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.237 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_22/O[0]
                         net (fo=4, routed)           0.564    24.801    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder142_in[8]
    SLICE_X47Y21         LUT2 (Prop_lut2_I0_O)        0.295    25.096 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_66/O
                         net (fo=1, routed)           0.000    25.096    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_66_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.343 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_48/O[0]
                         net (fo=2, routed)           0.645    25.988    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder043_out[8]
    SLICE_X48Y22         LUT4 (Prop_lut4_I2_O)        0.299    26.287 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_46/O
                         net (fo=1, routed)           0.000    26.287    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_46_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    26.514 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_22/O[1]
                         net (fo=4, routed)           0.787    27.302    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder140_in[9]
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.303    27.605 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_65/O
                         net (fo=1, routed)           0.000    27.605    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_65_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    27.835 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_48/O[1]
                         net (fo=2, routed)           0.769    28.604    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder041_out[9]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.306    28.910 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_45/O
                         net (fo=1, routed)           0.000    28.910    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_45_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    29.160 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_22/O[2]
                         net (fo=4, routed)           0.311    29.471    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder138_in[10]
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.301    29.772 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_64/O
                         net (fo=1, routed)           0.000    29.772    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_64_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    30.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_48/O[2]
                         net (fo=2, routed)           0.671    30.690    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder039_out[10]
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.302    30.992 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_44/O
                         net (fo=1, routed)           0.000    30.992    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_44_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    31.247 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_22/O[3]
                         net (fo=4, routed)           0.533    31.780    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder136_in[11]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.307    32.087 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_63/O
                         net (fo=1, routed)           0.000    32.087    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_63_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    32.342 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_48/O[3]
                         net (fo=2, routed)           0.637    32.979    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder037_out[11]
    SLICE_X55Y21         LUT4 (Prop_lut4_I2_O)        0.307    33.286 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_30/O
                         net (fo=1, routed)           0.000    33.286    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_30_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.533 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_11/O[0]
                         net (fo=4, routed)           0.580    34.114    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder134_in[12]
    SLICE_X53Y21         LUT2 (Prop_lut2_I0_O)        0.299    34.413 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_52/O
                         net (fo=1, routed)           0.000    34.413    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_52_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    34.660 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_31/O[0]
                         net (fo=2, routed)           0.868    35.527    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder035_out[12]
    SLICE_X45Y22         LUT4 (Prop_lut4_I2_O)        0.299    35.826 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_29/O
                         net (fo=1, routed)           0.000    35.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_29_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    36.053 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_11/O[1]
                         net (fo=4, routed)           0.616    36.669    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder132_in[13]
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.303    36.972 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_51/O
                         net (fo=1, routed)           0.000    36.972    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    37.199 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_31/O[1]
                         net (fo=2, routed)           0.879    38.078    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder033_out[13]
    SLICE_X45Y14         LUT4 (Prop_lut4_I2_O)        0.303    38.381 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    38.381    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_28_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.629 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_11/O[2]
                         net (fo=4, routed)           0.688    39.317    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder130_in[14]
    SLICE_X46Y17         LUT2 (Prop_lut2_I0_O)        0.302    39.619 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_50/O
                         net (fo=1, routed)           0.000    39.619    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_50_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    39.869 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_31/O[2]
                         net (fo=2, routed)           0.454    40.324    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder031_out[14]
    SLICE_X47Y16         LUT4 (Prop_lut4_I2_O)        0.301    40.625 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_27/O
                         net (fo=1, routed)           0.000    40.625    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_27_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    40.873 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_11__0/O[3]
                         net (fo=4, routed)           0.569    41.442    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder128_in[15]
    SLICE_X48Y17         LUT2 (Prop_lut2_I0_O)        0.306    41.748 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_49/O
                         net (fo=1, routed)           0.000    41.748    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_49_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.996 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_31/O[3]
                         net (fo=2, routed)           0.718    42.714    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder029_out[15]
    SLICE_X52Y15         LUT4 (Prop_lut4_I2_O)        0.306    43.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_19/O
                         net (fo=1, routed)           0.000    43.020    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_19_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    43.272 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_3/O[0]
                         net (fo=4, routed)           0.726    43.998    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder126_in[16]
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.295    44.293 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_38/O
                         net (fo=1, routed)           0.000    44.293    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_38_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    44.545 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_21/O[0]
                         net (fo=2, routed)           0.652    45.197    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder027_out[16]
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.295    45.492 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_18/O
                         net (fo=1, routed)           0.000    45.492    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_18_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.719 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_3/O[1]
                         net (fo=4, routed)           0.536    46.255    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder124_in[17]
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.303    46.558 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_37/O
                         net (fo=1, routed)           0.000    46.558    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_37_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    46.785 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_21/O[1]
                         net (fo=2, routed)           0.709    47.494    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder025_out[17]
    SLICE_X51Y9          LUT4 (Prop_lut4_I2_O)        0.303    47.797 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_17/O
                         net (fo=1, routed)           0.000    47.797    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_17_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.045 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_3/O[2]
                         net (fo=4, routed)           0.649    48.694    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder122_in[18]
    SLICE_X49Y4          LUT2 (Prop_lut2_I0_O)        0.302    48.996 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_36/O
                         net (fo=1, routed)           0.000    48.996    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_36_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    49.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_21/O[2]
                         net (fo=2, routed)           0.421    49.665    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder023_out[18]
    SLICE_X48Y5          LUT4 (Prop_lut4_I2_O)        0.302    49.967 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_16__0/O
                         net (fo=1, routed)           0.000    49.967    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_16__0_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.368 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    50.368    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_3__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.681 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_2__0/O[3]
                         net (fo=47, routed)          0.804    51.485    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_11[2]
    SLICE_X49Y6          LUT4 (Prop_lut4_I1_O)        0.306    51.791 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_70/O
                         net (fo=1, routed)           0.000    51.791    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_70_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.192 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    52.192    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_53_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.526 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_39/O[1]
                         net (fo=4, routed)           0.901    53.427    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder118_in[5]
    SLICE_X49Y20         LUT2 (Prop_lut2_I0_O)        0.303    53.730 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_77/O
                         net (fo=1, routed)           0.000    53.730    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_77_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.280 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    54.280    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_62_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    54.614 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_48/O[1]
                         net (fo=2, routed)           0.937    55.550    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder019_out[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I2_O)        0.303    55.853 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_45/O
                         net (fo=1, routed)           0.000    55.853    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    56.251 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.251    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.473 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_11/O[0]
                         net (fo=4, routed)           0.661    57.134    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[12]
    SLICE_X50Y15         LUT2 (Prop_lut2_I0_O)        0.299    57.433 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_52/O
                         net (fo=1, routed)           0.000    57.433    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_52_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    57.977 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_31/O[2]
                         net (fo=2, routed)           1.021    58.998    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder017_out[14]
    SLICE_X50Y9          LUT4 (Prop_lut4_I2_O)        0.301    59.299 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_27/O
                         net (fo=1, routed)           0.000    59.299    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_27_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    59.675 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.675    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.894 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_3/O[0]
                         net (fo=4, routed)           0.820    60.714    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[16]
    SLICE_X52Y9          LUT2 (Prop_lut2_I0_O)        0.295    61.009 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_38/O
                         net (fo=1, routed)           0.000    61.009    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_38_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    61.522 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.522    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_21_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.741 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_20/O[0]
                         net (fo=2, routed)           0.922    62.663    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_38[0]
    SLICE_X51Y16         LUT4 (Prop_lut4_I2_O)        0.295    62.958 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_9__0/O
                         net (fo=1, routed)           0.000    62.958    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_9__0_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    63.598 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_2__0/O[3]
                         net (fo=47, routed)          0.475    64.073    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa_reg[7][0]
    SLICE_X51Y17         LUT4 (Prop_lut4_I3_O)        0.306    64.379 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[7]_i_2/O
                         net (fo=1, routed)           0.149    64.527    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[7]_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.124    64.651 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[7]_i_1/O
                         net (fo=1, routed)           0.000    64.651    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_23
    SLICE_X51Y17         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.447     8.468    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X51Y17         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[7]/C
                         clock pessimism              0.562     9.030    
                         clock uncertainty           -0.243     8.787    
    SLICE_X51Y17         FDRE (Setup_fdre_C_D)        0.031     8.818    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[7]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                         -64.651    
  -------------------------------------------------------------------
                         slack                                -55.833    

Slack (VIOLATED) :        -52.657ns  (required time - arrival time)
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Design_clk_wiz_0_0 rise@10.000ns - clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        62.408ns  (logic 30.059ns (48.165%)  route 32.349ns (51.835%))
  Logic Levels:           100  (CARRY4=52 LUT2=20 LUT3=3 LUT4=24 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q
                         net (fo=24, routed)          0.695     0.220    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46/O
                         net (fo=1, routed)           0.000     0.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.984 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/O[3]
                         net (fo=4, routed)           0.798     1.782    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[11]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.298     2.080 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26/O
                         net (fo=1, routed)           0.000     2.080    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     2.656 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/O[3]
                         net (fo=4, routed)           0.977     3.633    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[15]
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.333     3.966 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     3.966    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     4.538 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_3__0/O[3]
                         net (fo=4, routed)           0.834     5.372    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder112_in[19]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.300     5.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     5.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_2/O[3]
                         net (fo=47, routed)          0.863     7.108    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_6[2]
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.306     7.414 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_72/O
                         net (fo=1, routed)           0.000     7.414    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_72_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.644 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_53/O[1]
                         net (fo=4, routed)           0.740     8.384    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder18_in[1]
    SLICE_X40Y6          LUT2 (Prop_lut2_I0_O)        0.306     8.690 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_81/O
                         net (fo=1, routed)           0.000     8.690    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_81_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.917 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_74/O[1]
                         net (fo=2, routed)           0.607     9.523    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder09_out[1]
    SLICE_X39Y7          LUT4 (Prop_lut4_I2_O)        0.303     9.826 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_71/O
                         net (fo=1, routed)           0.000     9.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_71_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.074 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_53/O[2]
                         net (fo=4, routed)           0.629    10.703    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder16_in[2]
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.302    11.005 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_80/O
                         net (fo=1, routed)           0.000    11.005    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_80_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.253 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_74/O[2]
                         net (fo=2, routed)           0.687    11.940    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder07_out[2]
    SLICE_X37Y8          LUT4 (Prop_lut4_I2_O)        0.302    12.242 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_70/O
                         net (fo=1, routed)           0.000    12.242    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_70_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.490 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_53/O[3]
                         net (fo=4, routed)           0.612    13.103    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder14_in[3]
    SLICE_X36Y6          LUT2 (Prop_lut2_I0_O)        0.306    13.409 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_79/O
                         net (fo=1, routed)           0.000    13.409    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_79_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.657 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_74/O[3]
                         net (fo=2, routed)           0.618    14.275    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder05_out[3]
    SLICE_X36Y13         LUT4 (Prop_lut4_I2_O)        0.306    14.581 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_61/O
                         net (fo=1, routed)           0.000    14.581    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_61_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.828 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_39/O[0]
                         net (fo=4, routed)           0.327    15.155    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder12_in[4]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.299    15.454 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    15.454    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_78_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.701 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_62/O[0]
                         net (fo=2, routed)           0.756    16.457    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder03_out[4]
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.299    16.756 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_60/O
                         net (fo=1, routed)           0.000    16.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_60_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.983 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_39/O[1]
                         net (fo=4, routed)           0.778    17.761    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder10_in[5]
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.064 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_77/O
                         net (fo=1, routed)           0.000    18.064    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_77_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.291 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_62/O[1]
                         net (fo=2, routed)           0.719    19.010    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder01_out[5]
    SLICE_X37Y23         LUT4 (Prop_lut4_I2_O)        0.303    19.313 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_59/O
                         net (fo=1, routed)           0.000    19.313    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_59_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    19.561 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_39/O[2]
                         net (fo=4, routed)           0.612    20.174    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder1[6]
    SLICE_X38Y19         LUT2 (Prop_lut2_I0_O)        0.302    20.476 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_78/O
                         net (fo=1, routed)           0.000    20.476    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_78_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    20.726 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_63/O[2]
                         net (fo=2, routed)           0.578    21.303    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder0[6]
    SLICE_X39Y19         LUT4 (Prop_lut4_I2_O)        0.301    21.604 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_59/O
                         net (fo=1, routed)           0.000    21.604    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_59_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.852 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_40/O[3]
                         net (fo=4, routed)           0.719    22.571    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/a_mantissa1[7]
    SLICE_X41Y20         LUT2 (Prop_lut2_I0_O)        0.306    22.877 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_75/O
                         net (fo=1, routed)           0.000    22.877    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_75_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.125 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_62/O[3]
                         net (fo=2, routed)           0.554    23.679    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder044_out[7]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.306    23.985 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_47/O
                         net (fo=1, routed)           0.000    23.985    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.237 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_22/O[0]
                         net (fo=4, routed)           0.564    24.801    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder142_in[8]
    SLICE_X47Y21         LUT2 (Prop_lut2_I0_O)        0.295    25.096 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_66/O
                         net (fo=1, routed)           0.000    25.096    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_66_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.343 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_48/O[0]
                         net (fo=2, routed)           0.645    25.988    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder043_out[8]
    SLICE_X48Y22         LUT4 (Prop_lut4_I2_O)        0.299    26.287 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_46/O
                         net (fo=1, routed)           0.000    26.287    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_46_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    26.514 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_22/O[1]
                         net (fo=4, routed)           0.787    27.302    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder140_in[9]
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.303    27.605 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_65/O
                         net (fo=1, routed)           0.000    27.605    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_65_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    27.835 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_48/O[1]
                         net (fo=2, routed)           0.769    28.604    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder041_out[9]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.306    28.910 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_45/O
                         net (fo=1, routed)           0.000    28.910    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_45_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    29.160 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_22/O[2]
                         net (fo=4, routed)           0.311    29.471    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder138_in[10]
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.301    29.772 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_64/O
                         net (fo=1, routed)           0.000    29.772    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_64_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    30.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_48/O[2]
                         net (fo=2, routed)           0.671    30.690    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder039_out[10]
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.302    30.992 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_44/O
                         net (fo=1, routed)           0.000    30.992    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_44_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    31.247 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_22/O[3]
                         net (fo=4, routed)           0.533    31.780    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder136_in[11]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.307    32.087 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_63/O
                         net (fo=1, routed)           0.000    32.087    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_63_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    32.342 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_48/O[3]
                         net (fo=2, routed)           0.637    32.979    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder037_out[11]
    SLICE_X55Y21         LUT4 (Prop_lut4_I2_O)        0.307    33.286 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_30/O
                         net (fo=1, routed)           0.000    33.286    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_30_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.533 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_11/O[0]
                         net (fo=4, routed)           0.580    34.114    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder134_in[12]
    SLICE_X53Y21         LUT2 (Prop_lut2_I0_O)        0.299    34.413 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_52/O
                         net (fo=1, routed)           0.000    34.413    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_52_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    34.660 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_31/O[0]
                         net (fo=2, routed)           0.868    35.527    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder035_out[12]
    SLICE_X45Y22         LUT4 (Prop_lut4_I2_O)        0.299    35.826 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_29/O
                         net (fo=1, routed)           0.000    35.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_29_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    36.053 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_11/O[1]
                         net (fo=4, routed)           0.616    36.669    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder132_in[13]
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.303    36.972 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_51/O
                         net (fo=1, routed)           0.000    36.972    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    37.199 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_31/O[1]
                         net (fo=2, routed)           0.879    38.078    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder033_out[13]
    SLICE_X45Y14         LUT4 (Prop_lut4_I2_O)        0.303    38.381 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    38.381    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_28_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.629 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_11/O[2]
                         net (fo=4, routed)           0.688    39.317    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder130_in[14]
    SLICE_X46Y17         LUT2 (Prop_lut2_I0_O)        0.302    39.619 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_50/O
                         net (fo=1, routed)           0.000    39.619    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_50_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    39.869 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_31/O[2]
                         net (fo=2, routed)           0.454    40.324    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder031_out[14]
    SLICE_X47Y16         LUT4 (Prop_lut4_I2_O)        0.301    40.625 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_27/O
                         net (fo=1, routed)           0.000    40.625    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_27_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    40.873 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_11__0/O[3]
                         net (fo=4, routed)           0.569    41.442    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder128_in[15]
    SLICE_X48Y17         LUT2 (Prop_lut2_I0_O)        0.306    41.748 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_49/O
                         net (fo=1, routed)           0.000    41.748    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_49_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.996 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_31/O[3]
                         net (fo=2, routed)           0.718    42.714    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder029_out[15]
    SLICE_X52Y15         LUT4 (Prop_lut4_I2_O)        0.306    43.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_19/O
                         net (fo=1, routed)           0.000    43.020    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_19_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    43.272 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_3/O[0]
                         net (fo=4, routed)           0.726    43.998    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder126_in[16]
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.295    44.293 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_38/O
                         net (fo=1, routed)           0.000    44.293    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_38_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    44.545 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_21/O[0]
                         net (fo=2, routed)           0.652    45.197    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder027_out[16]
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.295    45.492 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_18/O
                         net (fo=1, routed)           0.000    45.492    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_18_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.719 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_3/O[1]
                         net (fo=4, routed)           0.536    46.255    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder124_in[17]
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.303    46.558 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_37/O
                         net (fo=1, routed)           0.000    46.558    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_37_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    46.785 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_21/O[1]
                         net (fo=2, routed)           0.709    47.494    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder025_out[17]
    SLICE_X51Y9          LUT4 (Prop_lut4_I2_O)        0.303    47.797 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_17/O
                         net (fo=1, routed)           0.000    47.797    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_17_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.045 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_3/O[2]
                         net (fo=4, routed)           0.649    48.694    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder122_in[18]
    SLICE_X49Y4          LUT2 (Prop_lut2_I0_O)        0.302    48.996 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_36/O
                         net (fo=1, routed)           0.000    48.996    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_36_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    49.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_21/O[2]
                         net (fo=2, routed)           0.421    49.665    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder023_out[18]
    SLICE_X48Y5          LUT4 (Prop_lut4_I2_O)        0.302    49.967 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_16__0/O
                         net (fo=1, routed)           0.000    49.967    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_16__0_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.368 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    50.368    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_3__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.681 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_2__0/O[3]
                         net (fo=47, routed)          0.804    51.485    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_11[2]
    SLICE_X49Y6          LUT4 (Prop_lut4_I1_O)        0.306    51.791 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_70/O
                         net (fo=1, routed)           0.000    51.791    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_70_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.192 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    52.192    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_53_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.526 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_39/O[1]
                         net (fo=4, routed)           0.901    53.427    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder118_in[5]
    SLICE_X49Y20         LUT2 (Prop_lut2_I0_O)        0.303    53.730 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_77/O
                         net (fo=1, routed)           0.000    53.730    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_77_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.280 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    54.280    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_62_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    54.614 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_48/O[1]
                         net (fo=2, routed)           0.937    55.550    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder019_out[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I2_O)        0.303    55.853 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_45/O
                         net (fo=1, routed)           0.000    55.853    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    56.251 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.251    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.473 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_11/O[0]
                         net (fo=4, routed)           0.661    57.134    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[12]
    SLICE_X50Y15         LUT2 (Prop_lut2_I0_O)        0.299    57.433 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_52/O
                         net (fo=1, routed)           0.000    57.433    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_52_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    57.977 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_31/O[2]
                         net (fo=2, routed)           1.021    58.998    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder017_out[14]
    SLICE_X50Y9          LUT4 (Prop_lut4_I2_O)        0.301    59.299 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_27/O
                         net (fo=1, routed)           0.000    59.299    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_27_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    59.675 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.675    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.792 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.792    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_3_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    60.107 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_2/O[3]
                         net (fo=47, routed)          0.785    60.892    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa_reg[8][0]
    SLICE_X55Y16         LUT4 (Prop_lut4_I3_O)        0.307    61.199 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[8]_i_2/O
                         net (fo=1, routed)           0.154    61.353    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[8]_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    61.477 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[8]_i_1/O
                         net (fo=1, routed)           0.000    61.477    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_22
    SLICE_X55Y16         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.448     8.469    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X55Y16         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[8]/C
                         clock pessimism              0.562     9.031    
                         clock uncertainty           -0.243     8.788    
    SLICE_X55Y16         FDRE (Setup_fdre_C_D)        0.032     8.820    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[8]
  -------------------------------------------------------------------
                         required time                          8.820    
                         arrival time                         -61.477    
  -------------------------------------------------------------------
                         slack                                -52.657    

Slack (VIOLATED) :        -49.731ns  (required time - arrival time)
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Design_clk_wiz_0_0 rise@10.000ns - clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        59.487ns  (logic 28.460ns (47.842%)  route 31.027ns (52.158%))
  Logic Levels:           95  (CARRY4=49 LUT2=19 LUT3=3 LUT4=23 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q
                         net (fo=24, routed)          0.695     0.220    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46/O
                         net (fo=1, routed)           0.000     0.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.984 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/O[3]
                         net (fo=4, routed)           0.798     1.782    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[11]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.298     2.080 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26/O
                         net (fo=1, routed)           0.000     2.080    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     2.656 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/O[3]
                         net (fo=4, routed)           0.977     3.633    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[15]
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.333     3.966 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     3.966    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     4.538 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_3__0/O[3]
                         net (fo=4, routed)           0.834     5.372    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder112_in[19]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.300     5.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     5.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_2/O[3]
                         net (fo=47, routed)          0.863     7.108    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_6[2]
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.306     7.414 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_72/O
                         net (fo=1, routed)           0.000     7.414    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_72_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.644 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_53/O[1]
                         net (fo=4, routed)           0.740     8.384    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder18_in[1]
    SLICE_X40Y6          LUT2 (Prop_lut2_I0_O)        0.306     8.690 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_81/O
                         net (fo=1, routed)           0.000     8.690    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_81_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.917 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_74/O[1]
                         net (fo=2, routed)           0.607     9.523    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder09_out[1]
    SLICE_X39Y7          LUT4 (Prop_lut4_I2_O)        0.303     9.826 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_71/O
                         net (fo=1, routed)           0.000     9.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_71_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.074 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_53/O[2]
                         net (fo=4, routed)           0.629    10.703    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder16_in[2]
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.302    11.005 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_80/O
                         net (fo=1, routed)           0.000    11.005    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_80_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.253 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_74/O[2]
                         net (fo=2, routed)           0.687    11.940    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder07_out[2]
    SLICE_X37Y8          LUT4 (Prop_lut4_I2_O)        0.302    12.242 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_70/O
                         net (fo=1, routed)           0.000    12.242    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_70_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.490 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_53/O[3]
                         net (fo=4, routed)           0.612    13.103    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder14_in[3]
    SLICE_X36Y6          LUT2 (Prop_lut2_I0_O)        0.306    13.409 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_79/O
                         net (fo=1, routed)           0.000    13.409    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_79_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.657 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_74/O[3]
                         net (fo=2, routed)           0.618    14.275    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder05_out[3]
    SLICE_X36Y13         LUT4 (Prop_lut4_I2_O)        0.306    14.581 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_61/O
                         net (fo=1, routed)           0.000    14.581    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_61_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.828 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_39/O[0]
                         net (fo=4, routed)           0.327    15.155    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder12_in[4]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.299    15.454 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    15.454    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_78_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.701 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_62/O[0]
                         net (fo=2, routed)           0.756    16.457    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder03_out[4]
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.299    16.756 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_60/O
                         net (fo=1, routed)           0.000    16.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_60_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.983 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_39/O[1]
                         net (fo=4, routed)           0.778    17.761    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder10_in[5]
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.064 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_77/O
                         net (fo=1, routed)           0.000    18.064    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_77_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.291 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_62/O[1]
                         net (fo=2, routed)           0.719    19.010    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder01_out[5]
    SLICE_X37Y23         LUT4 (Prop_lut4_I2_O)        0.303    19.313 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_59/O
                         net (fo=1, routed)           0.000    19.313    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_59_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    19.561 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_39/O[2]
                         net (fo=4, routed)           0.612    20.174    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder1[6]
    SLICE_X38Y19         LUT2 (Prop_lut2_I0_O)        0.302    20.476 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_78/O
                         net (fo=1, routed)           0.000    20.476    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_78_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    20.726 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_63/O[2]
                         net (fo=2, routed)           0.578    21.303    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder0[6]
    SLICE_X39Y19         LUT4 (Prop_lut4_I2_O)        0.301    21.604 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_59/O
                         net (fo=1, routed)           0.000    21.604    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_59_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.852 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_40/O[3]
                         net (fo=4, routed)           0.719    22.571    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/a_mantissa1[7]
    SLICE_X41Y20         LUT2 (Prop_lut2_I0_O)        0.306    22.877 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_75/O
                         net (fo=1, routed)           0.000    22.877    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_75_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.125 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_62/O[3]
                         net (fo=2, routed)           0.554    23.679    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder044_out[7]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.306    23.985 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_47/O
                         net (fo=1, routed)           0.000    23.985    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.237 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_22/O[0]
                         net (fo=4, routed)           0.564    24.801    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder142_in[8]
    SLICE_X47Y21         LUT2 (Prop_lut2_I0_O)        0.295    25.096 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_66/O
                         net (fo=1, routed)           0.000    25.096    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_66_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.343 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_48/O[0]
                         net (fo=2, routed)           0.645    25.988    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder043_out[8]
    SLICE_X48Y22         LUT4 (Prop_lut4_I2_O)        0.299    26.287 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_46/O
                         net (fo=1, routed)           0.000    26.287    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_46_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    26.514 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_22/O[1]
                         net (fo=4, routed)           0.787    27.302    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder140_in[9]
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.303    27.605 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_65/O
                         net (fo=1, routed)           0.000    27.605    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_65_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    27.835 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_48/O[1]
                         net (fo=2, routed)           0.769    28.604    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder041_out[9]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.306    28.910 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_45/O
                         net (fo=1, routed)           0.000    28.910    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_45_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    29.160 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_22/O[2]
                         net (fo=4, routed)           0.311    29.471    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder138_in[10]
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.301    29.772 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_64/O
                         net (fo=1, routed)           0.000    29.772    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_64_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    30.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_48/O[2]
                         net (fo=2, routed)           0.671    30.690    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder039_out[10]
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.302    30.992 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_44/O
                         net (fo=1, routed)           0.000    30.992    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_44_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    31.247 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_22/O[3]
                         net (fo=4, routed)           0.533    31.780    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder136_in[11]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.307    32.087 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_63/O
                         net (fo=1, routed)           0.000    32.087    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_63_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    32.342 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_48/O[3]
                         net (fo=2, routed)           0.637    32.979    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder037_out[11]
    SLICE_X55Y21         LUT4 (Prop_lut4_I2_O)        0.307    33.286 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_30/O
                         net (fo=1, routed)           0.000    33.286    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_30_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.533 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_11/O[0]
                         net (fo=4, routed)           0.580    34.114    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder134_in[12]
    SLICE_X53Y21         LUT2 (Prop_lut2_I0_O)        0.299    34.413 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_52/O
                         net (fo=1, routed)           0.000    34.413    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_52_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    34.660 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_31/O[0]
                         net (fo=2, routed)           0.868    35.527    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder035_out[12]
    SLICE_X45Y22         LUT4 (Prop_lut4_I2_O)        0.299    35.826 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_29/O
                         net (fo=1, routed)           0.000    35.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_29_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    36.053 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_11/O[1]
                         net (fo=4, routed)           0.616    36.669    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder132_in[13]
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.303    36.972 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_51/O
                         net (fo=1, routed)           0.000    36.972    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    37.199 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_31/O[1]
                         net (fo=2, routed)           0.879    38.078    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder033_out[13]
    SLICE_X45Y14         LUT4 (Prop_lut4_I2_O)        0.303    38.381 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    38.381    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_28_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.629 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_11/O[2]
                         net (fo=4, routed)           0.688    39.317    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder130_in[14]
    SLICE_X46Y17         LUT2 (Prop_lut2_I0_O)        0.302    39.619 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_50/O
                         net (fo=1, routed)           0.000    39.619    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_50_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    39.869 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_31/O[2]
                         net (fo=2, routed)           0.454    40.324    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder031_out[14]
    SLICE_X47Y16         LUT4 (Prop_lut4_I2_O)        0.301    40.625 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_27/O
                         net (fo=1, routed)           0.000    40.625    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_27_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    40.873 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_11__0/O[3]
                         net (fo=4, routed)           0.569    41.442    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder128_in[15]
    SLICE_X48Y17         LUT2 (Prop_lut2_I0_O)        0.306    41.748 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_49/O
                         net (fo=1, routed)           0.000    41.748    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_49_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.996 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_31/O[3]
                         net (fo=2, routed)           0.718    42.714    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder029_out[15]
    SLICE_X52Y15         LUT4 (Prop_lut4_I2_O)        0.306    43.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_19/O
                         net (fo=1, routed)           0.000    43.020    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_19_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    43.272 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_3/O[0]
                         net (fo=4, routed)           0.726    43.998    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder126_in[16]
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.295    44.293 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_38/O
                         net (fo=1, routed)           0.000    44.293    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_38_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    44.545 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_21/O[0]
                         net (fo=2, routed)           0.652    45.197    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder027_out[16]
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.295    45.492 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_18/O
                         net (fo=1, routed)           0.000    45.492    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_18_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.719 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_3/O[1]
                         net (fo=4, routed)           0.536    46.255    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder124_in[17]
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.303    46.558 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_37/O
                         net (fo=1, routed)           0.000    46.558    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_37_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    46.785 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_21/O[1]
                         net (fo=2, routed)           0.709    47.494    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder025_out[17]
    SLICE_X51Y9          LUT4 (Prop_lut4_I2_O)        0.303    47.797 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_17/O
                         net (fo=1, routed)           0.000    47.797    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_17_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.045 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_3/O[2]
                         net (fo=4, routed)           0.649    48.694    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder122_in[18]
    SLICE_X49Y4          LUT2 (Prop_lut2_I0_O)        0.302    48.996 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_36/O
                         net (fo=1, routed)           0.000    48.996    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_36_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    49.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_21/O[2]
                         net (fo=2, routed)           0.421    49.665    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder023_out[18]
    SLICE_X48Y5          LUT4 (Prop_lut4_I2_O)        0.302    49.967 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_16__0/O
                         net (fo=1, routed)           0.000    49.967    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_16__0_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.368 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    50.368    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_3__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.681 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_2__0/O[3]
                         net (fo=47, routed)          0.807    51.488    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_11[2]
    SLICE_X49Y7          LUT4 (Prop_lut4_I1_O)        0.306    51.794 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_60/O
                         net (fo=1, routed)           0.000    51.794    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_60_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    52.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_39_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.458    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_22_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.792 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_11/O[1]
                         net (fo=4, routed)           1.133    53.925    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder118_in[13]
    SLICE_X49Y22         LUT2 (Prop_lut2_I0_O)        0.303    54.228 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_51/O
                         net (fo=1, routed)           0.000    54.228    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_51_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.778 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.778    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_31_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    55.112 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_21/O[1]
                         net (fo=2, routed)           0.937    56.049    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder019_out[17]
    SLICE_X49Y17         LUT4 (Prop_lut4_I2_O)        0.303    56.352 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_17/O
                         net (fo=1, routed)           0.000    56.352    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_17_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    56.750 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    56.750    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_3_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.063 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_2/O[3]
                         net (fo=47, routed)          0.556    57.618    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa_reg[9][0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I3_O)        0.306    57.924 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[9]_i_2/O
                         net (fo=1, routed)           0.508    58.432    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[9]_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.124    58.556 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[9]_i_1/O
                         net (fo=1, routed)           0.000    58.556    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_21
    SLICE_X55Y8          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.454     8.475    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X55Y8          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[9]/C
                         clock pessimism              0.562     9.037    
                         clock uncertainty           -0.243     8.794    
    SLICE_X55Y8          FDRE (Setup_fdre_C_D)        0.031     8.825    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[9]
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                         -58.556    
  -------------------------------------------------------------------
                         slack                                -49.731    

Slack (VIOLATED) :        -45.332ns  (required time - arrival time)
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Design_clk_wiz_0_0 rise@10.000ns - clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.133ns  (logic 26.466ns (48.004%)  route 28.667ns (51.996%))
  Logic Levels:           91  (CARRY4=47 LUT2=18 LUT3=3 LUT4=22 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q
                         net (fo=24, routed)          0.695     0.220    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46/O
                         net (fo=1, routed)           0.000     0.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.984 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/O[3]
                         net (fo=4, routed)           0.798     1.782    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[11]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.298     2.080 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26/O
                         net (fo=1, routed)           0.000     2.080    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     2.656 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/O[3]
                         net (fo=4, routed)           0.977     3.633    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[15]
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.333     3.966 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     3.966    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     4.538 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_3__0/O[3]
                         net (fo=4, routed)           0.834     5.372    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder112_in[19]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.300     5.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     5.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_2/O[3]
                         net (fo=47, routed)          0.863     7.108    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_6[2]
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.306     7.414 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_72/O
                         net (fo=1, routed)           0.000     7.414    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_72_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.644 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_53/O[1]
                         net (fo=4, routed)           0.740     8.384    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder18_in[1]
    SLICE_X40Y6          LUT2 (Prop_lut2_I0_O)        0.306     8.690 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_81/O
                         net (fo=1, routed)           0.000     8.690    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_81_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.917 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_74/O[1]
                         net (fo=2, routed)           0.607     9.523    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder09_out[1]
    SLICE_X39Y7          LUT4 (Prop_lut4_I2_O)        0.303     9.826 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_71/O
                         net (fo=1, routed)           0.000     9.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_71_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.074 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_53/O[2]
                         net (fo=4, routed)           0.629    10.703    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder16_in[2]
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.302    11.005 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_80/O
                         net (fo=1, routed)           0.000    11.005    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_80_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.253 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_74/O[2]
                         net (fo=2, routed)           0.687    11.940    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder07_out[2]
    SLICE_X37Y8          LUT4 (Prop_lut4_I2_O)        0.302    12.242 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_70/O
                         net (fo=1, routed)           0.000    12.242    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_70_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.490 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_53/O[3]
                         net (fo=4, routed)           0.612    13.103    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder14_in[3]
    SLICE_X36Y6          LUT2 (Prop_lut2_I0_O)        0.306    13.409 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_79/O
                         net (fo=1, routed)           0.000    13.409    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_79_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.657 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_74/O[3]
                         net (fo=2, routed)           0.618    14.275    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder05_out[3]
    SLICE_X36Y13         LUT4 (Prop_lut4_I2_O)        0.306    14.581 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_61/O
                         net (fo=1, routed)           0.000    14.581    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_61_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.828 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_39/O[0]
                         net (fo=4, routed)           0.327    15.155    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder12_in[4]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.299    15.454 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    15.454    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_78_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.701 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_62/O[0]
                         net (fo=2, routed)           0.756    16.457    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder03_out[4]
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.299    16.756 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_60/O
                         net (fo=1, routed)           0.000    16.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_60_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.983 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_39/O[1]
                         net (fo=4, routed)           0.778    17.761    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder10_in[5]
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.064 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_77/O
                         net (fo=1, routed)           0.000    18.064    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_77_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.291 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_62/O[1]
                         net (fo=2, routed)           0.719    19.010    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder01_out[5]
    SLICE_X37Y23         LUT4 (Prop_lut4_I2_O)        0.303    19.313 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_59/O
                         net (fo=1, routed)           0.000    19.313    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_59_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    19.561 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_39/O[2]
                         net (fo=4, routed)           0.612    20.174    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder1[6]
    SLICE_X38Y19         LUT2 (Prop_lut2_I0_O)        0.302    20.476 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_78/O
                         net (fo=1, routed)           0.000    20.476    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_78_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    20.726 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_63/O[2]
                         net (fo=2, routed)           0.578    21.303    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder0[6]
    SLICE_X39Y19         LUT4 (Prop_lut4_I2_O)        0.301    21.604 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_59/O
                         net (fo=1, routed)           0.000    21.604    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_59_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.852 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_40/O[3]
                         net (fo=4, routed)           0.719    22.571    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/a_mantissa1[7]
    SLICE_X41Y20         LUT2 (Prop_lut2_I0_O)        0.306    22.877 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_75/O
                         net (fo=1, routed)           0.000    22.877    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_75_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.125 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_62/O[3]
                         net (fo=2, routed)           0.554    23.679    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder044_out[7]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.306    23.985 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_47/O
                         net (fo=1, routed)           0.000    23.985    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.237 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_22/O[0]
                         net (fo=4, routed)           0.564    24.801    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder142_in[8]
    SLICE_X47Y21         LUT2 (Prop_lut2_I0_O)        0.295    25.096 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_66/O
                         net (fo=1, routed)           0.000    25.096    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_66_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.343 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_48/O[0]
                         net (fo=2, routed)           0.645    25.988    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder043_out[8]
    SLICE_X48Y22         LUT4 (Prop_lut4_I2_O)        0.299    26.287 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_46/O
                         net (fo=1, routed)           0.000    26.287    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_46_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    26.514 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_22/O[1]
                         net (fo=4, routed)           0.787    27.302    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder140_in[9]
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.303    27.605 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_65/O
                         net (fo=1, routed)           0.000    27.605    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_65_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    27.835 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_48/O[1]
                         net (fo=2, routed)           0.769    28.604    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder041_out[9]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.306    28.910 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_45/O
                         net (fo=1, routed)           0.000    28.910    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_45_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    29.160 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_22/O[2]
                         net (fo=4, routed)           0.311    29.471    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder138_in[10]
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.301    29.772 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_64/O
                         net (fo=1, routed)           0.000    29.772    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_64_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    30.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_48/O[2]
                         net (fo=2, routed)           0.671    30.690    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder039_out[10]
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.302    30.992 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_44/O
                         net (fo=1, routed)           0.000    30.992    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_44_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    31.247 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_22/O[3]
                         net (fo=4, routed)           0.533    31.780    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder136_in[11]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.307    32.087 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_63/O
                         net (fo=1, routed)           0.000    32.087    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_63_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    32.342 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_48/O[3]
                         net (fo=2, routed)           0.637    32.979    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder037_out[11]
    SLICE_X55Y21         LUT4 (Prop_lut4_I2_O)        0.307    33.286 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_30/O
                         net (fo=1, routed)           0.000    33.286    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_30_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.533 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_11/O[0]
                         net (fo=4, routed)           0.580    34.114    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder134_in[12]
    SLICE_X53Y21         LUT2 (Prop_lut2_I0_O)        0.299    34.413 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_52/O
                         net (fo=1, routed)           0.000    34.413    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_52_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    34.660 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_31/O[0]
                         net (fo=2, routed)           0.868    35.527    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder035_out[12]
    SLICE_X45Y22         LUT4 (Prop_lut4_I2_O)        0.299    35.826 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_29/O
                         net (fo=1, routed)           0.000    35.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_29_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    36.053 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_11/O[1]
                         net (fo=4, routed)           0.616    36.669    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder132_in[13]
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.303    36.972 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_51/O
                         net (fo=1, routed)           0.000    36.972    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    37.199 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_31/O[1]
                         net (fo=2, routed)           0.879    38.078    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder033_out[13]
    SLICE_X45Y14         LUT4 (Prop_lut4_I2_O)        0.303    38.381 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    38.381    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_28_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.629 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_11/O[2]
                         net (fo=4, routed)           0.688    39.317    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder130_in[14]
    SLICE_X46Y17         LUT2 (Prop_lut2_I0_O)        0.302    39.619 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_50/O
                         net (fo=1, routed)           0.000    39.619    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_50_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    39.869 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_31/O[2]
                         net (fo=2, routed)           0.454    40.324    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder031_out[14]
    SLICE_X47Y16         LUT4 (Prop_lut4_I2_O)        0.301    40.625 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_27/O
                         net (fo=1, routed)           0.000    40.625    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_27_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    40.873 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_11__0/O[3]
                         net (fo=4, routed)           0.569    41.442    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder128_in[15]
    SLICE_X48Y17         LUT2 (Prop_lut2_I0_O)        0.306    41.748 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_49/O
                         net (fo=1, routed)           0.000    41.748    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_49_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.996 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_31/O[3]
                         net (fo=2, routed)           0.718    42.714    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder029_out[15]
    SLICE_X52Y15         LUT4 (Prop_lut4_I2_O)        0.306    43.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_19/O
                         net (fo=1, routed)           0.000    43.020    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_19_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    43.272 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_3/O[0]
                         net (fo=4, routed)           0.726    43.998    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder126_in[16]
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.295    44.293 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_38/O
                         net (fo=1, routed)           0.000    44.293    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_38_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    44.545 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_21/O[0]
                         net (fo=2, routed)           0.652    45.197    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder027_out[16]
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.295    45.492 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_18/O
                         net (fo=1, routed)           0.000    45.492    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_18_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.719 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_3/O[1]
                         net (fo=4, routed)           0.536    46.255    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder124_in[17]
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.303    46.558 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_37/O
                         net (fo=1, routed)           0.000    46.558    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_37_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    46.785 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_21/O[1]
                         net (fo=2, routed)           0.709    47.494    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder025_out[17]
    SLICE_X51Y9          LUT4 (Prop_lut4_I2_O)        0.303    47.797 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_17/O
                         net (fo=1, routed)           0.000    47.797    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_17_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.045 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_3/O[2]
                         net (fo=4, routed)           0.649    48.694    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder122_in[18]
    SLICE_X49Y4          LUT2 (Prop_lut2_I0_O)        0.302    48.996 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_36/O
                         net (fo=1, routed)           0.000    48.996    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_36_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    49.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_21/O[2]
                         net (fo=2, routed)           0.421    49.665    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder023_out[18]
    SLICE_X48Y5          LUT4 (Prop_lut4_I2_O)        0.302    49.967 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_16__0/O
                         net (fo=1, routed)           0.000    49.967    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_16__0_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.368 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    50.368    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_3__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.681 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_2__0/O[3]
                         net (fo=47, routed)          0.807    51.488    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_11[2]
    SLICE_X49Y7          LUT4 (Prop_lut4_I1_O)        0.306    51.794 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_60/O
                         net (fo=1, routed)           0.000    51.794    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_60_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    52.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_39_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.458    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_22_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.572    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_11_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.686    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_3_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.999 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_2/O[3]
                         net (fo=47, routed)          0.467    53.466    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa_reg[10][0]
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.306    53.772 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[10]_i_2/O
                         net (fo=1, routed)           0.306    54.078    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[10]_0
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    54.202 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[10]_i_1/O
                         net (fo=1, routed)           0.000    54.202    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_20
    SLICE_X46Y9          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.449     8.470    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X46Y9          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[10]/C
                         clock pessimism              0.562     9.032    
                         clock uncertainty           -0.243     8.789    
    SLICE_X46Y9          FDRE (Setup_fdre_C_D)        0.081     8.870    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[10]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                         -54.202    
  -------------------------------------------------------------------
                         slack                                -45.332    

Slack (VIOLATED) :        -43.003ns  (required time - arrival time)
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Design_clk_wiz_0_0 rise@10.000ns - clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.761ns  (logic 24.955ns (47.299%)  route 27.806ns (52.701%))
  Logic Levels:           85  (CARRY4=42 LUT2=18 LUT3=3 LUT4=21 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q
                         net (fo=24, routed)          0.695     0.220    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46/O
                         net (fo=1, routed)           0.000     0.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.984 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/O[3]
                         net (fo=4, routed)           0.798     1.782    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[11]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.298     2.080 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26/O
                         net (fo=1, routed)           0.000     2.080    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     2.656 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/O[3]
                         net (fo=4, routed)           0.977     3.633    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[15]
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.333     3.966 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     3.966    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     4.538 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_3__0/O[3]
                         net (fo=4, routed)           0.834     5.372    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder112_in[19]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.300     5.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     5.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_2/O[3]
                         net (fo=47, routed)          0.863     7.108    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_6[2]
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.306     7.414 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_72/O
                         net (fo=1, routed)           0.000     7.414    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_72_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.644 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_53/O[1]
                         net (fo=4, routed)           0.740     8.384    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder18_in[1]
    SLICE_X40Y6          LUT2 (Prop_lut2_I0_O)        0.306     8.690 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_81/O
                         net (fo=1, routed)           0.000     8.690    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_81_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.917 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_74/O[1]
                         net (fo=2, routed)           0.607     9.523    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder09_out[1]
    SLICE_X39Y7          LUT4 (Prop_lut4_I2_O)        0.303     9.826 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_71/O
                         net (fo=1, routed)           0.000     9.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_71_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.074 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_53/O[2]
                         net (fo=4, routed)           0.629    10.703    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder16_in[2]
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.302    11.005 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_80/O
                         net (fo=1, routed)           0.000    11.005    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_80_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.253 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_74/O[2]
                         net (fo=2, routed)           0.687    11.940    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder07_out[2]
    SLICE_X37Y8          LUT4 (Prop_lut4_I2_O)        0.302    12.242 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_70/O
                         net (fo=1, routed)           0.000    12.242    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_70_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.490 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_53/O[3]
                         net (fo=4, routed)           0.612    13.103    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder14_in[3]
    SLICE_X36Y6          LUT2 (Prop_lut2_I0_O)        0.306    13.409 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_79/O
                         net (fo=1, routed)           0.000    13.409    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_79_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.657 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_74/O[3]
                         net (fo=2, routed)           0.618    14.275    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder05_out[3]
    SLICE_X36Y13         LUT4 (Prop_lut4_I2_O)        0.306    14.581 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_61/O
                         net (fo=1, routed)           0.000    14.581    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_61_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.828 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_39/O[0]
                         net (fo=4, routed)           0.327    15.155    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder12_in[4]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.299    15.454 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    15.454    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_78_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.701 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_62/O[0]
                         net (fo=2, routed)           0.756    16.457    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder03_out[4]
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.299    16.756 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_60/O
                         net (fo=1, routed)           0.000    16.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_60_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.983 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_39/O[1]
                         net (fo=4, routed)           0.778    17.761    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder10_in[5]
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.064 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_77/O
                         net (fo=1, routed)           0.000    18.064    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_77_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.291 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_62/O[1]
                         net (fo=2, routed)           0.719    19.010    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder01_out[5]
    SLICE_X37Y23         LUT4 (Prop_lut4_I2_O)        0.303    19.313 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_59/O
                         net (fo=1, routed)           0.000    19.313    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_59_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    19.561 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_39/O[2]
                         net (fo=4, routed)           0.612    20.174    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder1[6]
    SLICE_X38Y19         LUT2 (Prop_lut2_I0_O)        0.302    20.476 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_78/O
                         net (fo=1, routed)           0.000    20.476    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_78_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    20.726 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_63/O[2]
                         net (fo=2, routed)           0.578    21.303    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder0[6]
    SLICE_X39Y19         LUT4 (Prop_lut4_I2_O)        0.301    21.604 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_59/O
                         net (fo=1, routed)           0.000    21.604    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_59_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.852 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_40/O[3]
                         net (fo=4, routed)           0.719    22.571    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/a_mantissa1[7]
    SLICE_X41Y20         LUT2 (Prop_lut2_I0_O)        0.306    22.877 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_75/O
                         net (fo=1, routed)           0.000    22.877    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_75_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.125 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_62/O[3]
                         net (fo=2, routed)           0.554    23.679    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder044_out[7]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.306    23.985 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_47/O
                         net (fo=1, routed)           0.000    23.985    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.237 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_22/O[0]
                         net (fo=4, routed)           0.564    24.801    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder142_in[8]
    SLICE_X47Y21         LUT2 (Prop_lut2_I0_O)        0.295    25.096 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_66/O
                         net (fo=1, routed)           0.000    25.096    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_66_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.343 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_48/O[0]
                         net (fo=2, routed)           0.645    25.988    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder043_out[8]
    SLICE_X48Y22         LUT4 (Prop_lut4_I2_O)        0.299    26.287 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_46/O
                         net (fo=1, routed)           0.000    26.287    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_46_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    26.514 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_22/O[1]
                         net (fo=4, routed)           0.787    27.302    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder140_in[9]
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.303    27.605 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_65/O
                         net (fo=1, routed)           0.000    27.605    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_65_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    27.835 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_48/O[1]
                         net (fo=2, routed)           0.769    28.604    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder041_out[9]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.306    28.910 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_45/O
                         net (fo=1, routed)           0.000    28.910    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_45_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    29.160 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_22/O[2]
                         net (fo=4, routed)           0.311    29.471    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder138_in[10]
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.301    29.772 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_64/O
                         net (fo=1, routed)           0.000    29.772    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_64_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    30.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_48/O[2]
                         net (fo=2, routed)           0.671    30.690    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder039_out[10]
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.302    30.992 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_44/O
                         net (fo=1, routed)           0.000    30.992    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_44_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    31.247 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_22/O[3]
                         net (fo=4, routed)           0.533    31.780    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder136_in[11]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.307    32.087 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_63/O
                         net (fo=1, routed)           0.000    32.087    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_63_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    32.342 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_48/O[3]
                         net (fo=2, routed)           0.637    32.979    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder037_out[11]
    SLICE_X55Y21         LUT4 (Prop_lut4_I2_O)        0.307    33.286 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_30/O
                         net (fo=1, routed)           0.000    33.286    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_30_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.533 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_11/O[0]
                         net (fo=4, routed)           0.580    34.114    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder134_in[12]
    SLICE_X53Y21         LUT2 (Prop_lut2_I0_O)        0.299    34.413 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_52/O
                         net (fo=1, routed)           0.000    34.413    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_52_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    34.660 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_31/O[0]
                         net (fo=2, routed)           0.868    35.527    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder035_out[12]
    SLICE_X45Y22         LUT4 (Prop_lut4_I2_O)        0.299    35.826 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_29/O
                         net (fo=1, routed)           0.000    35.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_29_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    36.053 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_11/O[1]
                         net (fo=4, routed)           0.616    36.669    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder132_in[13]
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.303    36.972 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_51/O
                         net (fo=1, routed)           0.000    36.972    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    37.199 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_31/O[1]
                         net (fo=2, routed)           0.879    38.078    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder033_out[13]
    SLICE_X45Y14         LUT4 (Prop_lut4_I2_O)        0.303    38.381 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    38.381    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_28_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.629 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_11/O[2]
                         net (fo=4, routed)           0.688    39.317    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder130_in[14]
    SLICE_X46Y17         LUT2 (Prop_lut2_I0_O)        0.302    39.619 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_50/O
                         net (fo=1, routed)           0.000    39.619    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_50_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    39.869 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_31/O[2]
                         net (fo=2, routed)           0.454    40.324    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder031_out[14]
    SLICE_X47Y16         LUT4 (Prop_lut4_I2_O)        0.301    40.625 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_27/O
                         net (fo=1, routed)           0.000    40.625    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_27_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    40.873 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_11__0/O[3]
                         net (fo=4, routed)           0.569    41.442    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder128_in[15]
    SLICE_X48Y17         LUT2 (Prop_lut2_I0_O)        0.306    41.748 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_49/O
                         net (fo=1, routed)           0.000    41.748    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_49_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.996 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_31/O[3]
                         net (fo=2, routed)           0.718    42.714    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder029_out[15]
    SLICE_X52Y15         LUT4 (Prop_lut4_I2_O)        0.306    43.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_19/O
                         net (fo=1, routed)           0.000    43.020    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_19_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    43.272 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_3/O[0]
                         net (fo=4, routed)           0.726    43.998    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder126_in[16]
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.295    44.293 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_38/O
                         net (fo=1, routed)           0.000    44.293    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_38_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    44.545 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_21/O[0]
                         net (fo=2, routed)           0.652    45.197    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder027_out[16]
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.295    45.492 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_18/O
                         net (fo=1, routed)           0.000    45.492    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_18_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.719 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_3/O[1]
                         net (fo=4, routed)           0.536    46.255    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder124_in[17]
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.303    46.558 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_37/O
                         net (fo=1, routed)           0.000    46.558    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_37_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    46.785 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_21/O[1]
                         net (fo=2, routed)           0.709    47.494    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder025_out[17]
    SLICE_X51Y9          LUT4 (Prop_lut4_I2_O)        0.303    47.797 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_17/O
                         net (fo=1, routed)           0.000    47.797    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_17_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.045 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_3/O[2]
                         net (fo=4, routed)           0.649    48.694    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder122_in[18]
    SLICE_X49Y4          LUT2 (Prop_lut2_I0_O)        0.302    48.996 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_36/O
                         net (fo=1, routed)           0.000    48.996    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_36_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    49.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_21/O[2]
                         net (fo=2, routed)           0.421    49.665    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder023_out[18]
    SLICE_X48Y5          LUT4 (Prop_lut4_I2_O)        0.302    49.967 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_16__0/O
                         net (fo=1, routed)           0.000    49.967    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_16__0_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.368 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    50.368    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_3__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.681 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_2__0/O[3]
                         net (fo=47, routed)          0.456    51.137    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa_reg[11][0]
    SLICE_X53Y6          LUT4 (Prop_lut4_I3_O)        0.306    51.443 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[11]_i_2/O
                         net (fo=1, routed)           0.263    51.705    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[11]_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I4_O)        0.124    51.829 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[11]_i_1/O
                         net (fo=1, routed)           0.000    51.829    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_19
    SLICE_X53Y6          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.455     8.476    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X53Y6          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[11]/C
                         clock pessimism              0.562     9.038    
                         clock uncertainty           -0.243     8.795    
    SLICE_X53Y6          FDRE (Setup_fdre_C_D)        0.031     8.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[11]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                         -51.829    
  -------------------------------------------------------------------
                         slack                                -43.003    

Slack (VIOLATED) :        -21.002ns  (required time - arrival time)
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Design_clk_wiz_0_0 rise@10.000ns - clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.805ns  (logic 14.313ns (46.463%)  route 16.492ns (53.537%))
  Logic Levels:           46  (CARRY4=22 LUT3=3 LUT4=20 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q
                         net (fo=24, routed)          0.695     0.220    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46/O
                         net (fo=1, routed)           0.000     0.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.984 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/O[3]
                         net (fo=4, routed)           0.798     1.782    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[11]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.298     2.080 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26/O
                         net (fo=1, routed)           0.000     2.080    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     2.656 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/O[3]
                         net (fo=4, routed)           0.977     3.633    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[15]
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.333     3.966 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     3.966    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     4.538 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_3__0/O[3]
                         net (fo=4, routed)           0.834     5.372    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder112_in[19]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.300     5.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     5.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_2/O[3]
                         net (fo=47, routed)          0.496     6.740    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_6[2]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.306     7.046 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     7.046    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_7_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     7.301 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_2/O[3]
                         net (fo=47, routed)          0.501     7.802    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_5[2]
    SLICE_X39Y12         LUT4 (Prop_lut4_I2_O)        0.307     8.109 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     8.109    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_7_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.357 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_2/O[3]
                         net (fo=47, routed)          0.413     8.770    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_4[2]
    SLICE_X37Y13         LUT4 (Prop_lut4_I2_O)        0.306     9.076 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     9.076    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_7_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.324 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_2/O[3]
                         net (fo=47, routed)          0.861    10.185    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_3[2]
    SLICE_X36Y17         LUT4 (Prop_lut4_I2_O)        0.306    10.491 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_7/O
                         net (fo=1, routed)           0.000    10.491    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_7_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.739 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_2/O[3]
                         net (fo=47, routed)          0.726    11.466    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_2[2]
    SLICE_X36Y23         LUT4 (Prop_lut4_I2_O)        0.306    11.772 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_7/O
                         net (fo=1, routed)           0.000    11.772    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_7_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_2/O[3]
                         net (fo=47, routed)          0.621    12.641    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_1[2]
    SLICE_X37Y27         LUT4 (Prop_lut4_I2_O)        0.306    12.947 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_7/O
                         net (fo=1, routed)           0.000    12.947    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_7_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.195 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_2/O[3]
                         net (fo=47, routed)          0.695    13.890    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_0[2]
    SLICE_X39Y23         LUT4 (Prop_lut4_I2_O)        0.306    14.196 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_7/O
                         net (fo=1, routed)           0.000    14.196    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_7_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.444 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_2/O[3]
                         net (fo=47, routed)          0.803    15.247    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/O[2]
    SLICE_X42Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.553 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_7/O
                         net (fo=1, routed)           0.000    15.553    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_7_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.808 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_2/O[3]
                         net (fo=47, routed)          0.652    16.460    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_22[2]
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.307    16.767 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_7/O
                         net (fo=1, routed)           0.000    16.767    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_7_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.015 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_2/O[3]
                         net (fo=47, routed)          0.564    17.579    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_21[2]
    SLICE_X52Y23         LUT4 (Prop_lut4_I2_O)        0.306    17.885 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_7/O
                         net (fo=1, routed)           0.000    17.885    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_7_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    18.140 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_2/O[3]
                         net (fo=47, routed)          0.409    18.549    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_20[2]
    SLICE_X50Y23         LUT4 (Prop_lut4_I2_O)        0.307    18.856 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_7__0/O
                         net (fo=1, routed)           0.000    18.856    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_7__0_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.111 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_2__0/O[3]
                         net (fo=47, routed)          0.787    19.898    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_19[2]
    SLICE_X55Y23         LUT4 (Prop_lut4_I2_O)        0.307    20.205 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_7/O
                         net (fo=1, routed)           0.000    20.205    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_7_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.453 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_2/O[3]
                         net (fo=47, routed)          0.820    21.273    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_18[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I2_O)        0.306    21.579 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_7/O
                         net (fo=1, routed)           0.000    21.579    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_7_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.827 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_2/O[3]
                         net (fo=47, routed)          0.595    22.422    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_17[2]
    SLICE_X45Y16         LUT4 (Prop_lut4_I2_O)        0.306    22.728 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_7/O
                         net (fo=1, routed)           0.000    22.728    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_7_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.976 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_2/O[3]
                         net (fo=47, routed)          0.576    23.552    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_16[2]
    SLICE_X47Y18         LUT4 (Prop_lut4_I2_O)        0.306    23.858 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_7__0/O
                         net (fo=1, routed)           0.000    23.858    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_7__0_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    24.106 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_2__0/O[3]
                         net (fo=47, routed)          0.684    24.790    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_15[2]
    SLICE_X52Y16         LUT4 (Prop_lut4_I2_O)        0.306    25.096 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_7/O
                         net (fo=1, routed)           0.000    25.096    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_7_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    25.351 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_2/O[3]
                         net (fo=47, routed)          0.643    25.994    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_14[2]
    SLICE_X55Y15         LUT4 (Prop_lut4_I2_O)        0.307    26.301 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_7/O
                         net (fo=1, routed)           0.000    26.301    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_7_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.549 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_2/O[3]
                         net (fo=47, routed)          0.637    27.186    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_13[2]
    SLICE_X51Y10         LUT4 (Prop_lut4_I2_O)        0.306    27.492 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_7/O
                         net (fo=1, routed)           0.000    27.492    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_7_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    27.740 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_2/O[3]
                         net (fo=47, routed)          1.043    28.783    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa_reg[12][0]
    SLICE_X57Y8          LUT4 (Prop_lut4_I3_O)        0.306    29.089 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[12]_i_2/O
                         net (fo=1, routed)           0.661    29.750    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[12]_0
    SLICE_X56Y8          LUT6 (Prop_lut6_I4_O)        0.124    29.874 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[12]_i_1/O
                         net (fo=1, routed)           0.000    29.874    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_18
    SLICE_X56Y8          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.455     8.476    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X56Y8          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[12]/C
                         clock pessimism              0.562     9.038    
                         clock uncertainty           -0.243     8.795    
    SLICE_X56Y8          FDRE (Setup_fdre_C_D)        0.077     8.872    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[12]
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                         -29.874    
  -------------------------------------------------------------------
                         slack                                -21.002    

Slack (VIOLATED) :        -19.064ns  (required time - arrival time)
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Design_clk_wiz_0_0 rise@10.000ns - clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.864ns  (logic 13.759ns (47.669%)  route 15.105ns (52.331%))
  Logic Levels:           44  (CARRY4=21 LUT3=3 LUT4=19 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q
                         net (fo=24, routed)          0.695     0.220    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46/O
                         net (fo=1, routed)           0.000     0.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.984 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/O[3]
                         net (fo=4, routed)           0.798     1.782    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[11]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.298     2.080 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26/O
                         net (fo=1, routed)           0.000     2.080    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     2.656 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/O[3]
                         net (fo=4, routed)           0.977     3.633    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[15]
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.333     3.966 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     3.966    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     4.538 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_3__0/O[3]
                         net (fo=4, routed)           0.834     5.372    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder112_in[19]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.300     5.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     5.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_2/O[3]
                         net (fo=47, routed)          0.496     6.740    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_6[2]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.306     7.046 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     7.046    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_7_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     7.301 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_2/O[3]
                         net (fo=47, routed)          0.501     7.802    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_5[2]
    SLICE_X39Y12         LUT4 (Prop_lut4_I2_O)        0.307     8.109 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     8.109    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_7_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.357 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_2/O[3]
                         net (fo=47, routed)          0.413     8.770    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_4[2]
    SLICE_X37Y13         LUT4 (Prop_lut4_I2_O)        0.306     9.076 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     9.076    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_7_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.324 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_2/O[3]
                         net (fo=47, routed)          0.861    10.185    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_3[2]
    SLICE_X36Y17         LUT4 (Prop_lut4_I2_O)        0.306    10.491 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_7/O
                         net (fo=1, routed)           0.000    10.491    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_7_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.739 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_2/O[3]
                         net (fo=47, routed)          0.726    11.466    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_2[2]
    SLICE_X36Y23         LUT4 (Prop_lut4_I2_O)        0.306    11.772 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_7/O
                         net (fo=1, routed)           0.000    11.772    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_7_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_2/O[3]
                         net (fo=47, routed)          0.621    12.641    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_1[2]
    SLICE_X37Y27         LUT4 (Prop_lut4_I2_O)        0.306    12.947 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_7/O
                         net (fo=1, routed)           0.000    12.947    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_7_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.195 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_2/O[3]
                         net (fo=47, routed)          0.695    13.890    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_0[2]
    SLICE_X39Y23         LUT4 (Prop_lut4_I2_O)        0.306    14.196 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_7/O
                         net (fo=1, routed)           0.000    14.196    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_7_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.444 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_2/O[3]
                         net (fo=47, routed)          0.803    15.247    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/O[2]
    SLICE_X42Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.553 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_7/O
                         net (fo=1, routed)           0.000    15.553    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_7_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.808 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_2/O[3]
                         net (fo=47, routed)          0.652    16.460    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_22[2]
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.307    16.767 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_7/O
                         net (fo=1, routed)           0.000    16.767    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_7_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.015 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_2/O[3]
                         net (fo=47, routed)          0.564    17.579    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_21[2]
    SLICE_X52Y23         LUT4 (Prop_lut4_I2_O)        0.306    17.885 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_7/O
                         net (fo=1, routed)           0.000    17.885    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_7_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    18.140 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_2/O[3]
                         net (fo=47, routed)          0.409    18.549    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_20[2]
    SLICE_X50Y23         LUT4 (Prop_lut4_I2_O)        0.307    18.856 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_7__0/O
                         net (fo=1, routed)           0.000    18.856    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_7__0_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.111 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_2__0/O[3]
                         net (fo=47, routed)          0.787    19.898    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_19[2]
    SLICE_X55Y23         LUT4 (Prop_lut4_I2_O)        0.307    20.205 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_7/O
                         net (fo=1, routed)           0.000    20.205    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_7_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.453 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_2/O[3]
                         net (fo=47, routed)          0.820    21.273    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_18[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I2_O)        0.306    21.579 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_7/O
                         net (fo=1, routed)           0.000    21.579    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_7_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.827 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_2/O[3]
                         net (fo=47, routed)          0.595    22.422    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_17[2]
    SLICE_X45Y16         LUT4 (Prop_lut4_I2_O)        0.306    22.728 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_7/O
                         net (fo=1, routed)           0.000    22.728    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_7_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.976 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_2/O[3]
                         net (fo=47, routed)          0.576    23.552    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_16[2]
    SLICE_X47Y18         LUT4 (Prop_lut4_I2_O)        0.306    23.858 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_7__0/O
                         net (fo=1, routed)           0.000    23.858    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_7__0_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    24.106 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_2__0/O[3]
                         net (fo=47, routed)          0.684    24.790    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_15[2]
    SLICE_X52Y16         LUT4 (Prop_lut4_I2_O)        0.306    25.096 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_7/O
                         net (fo=1, routed)           0.000    25.096    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_7_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    25.351 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_2/O[3]
                         net (fo=47, routed)          0.643    25.994    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_14[2]
    SLICE_X55Y15         LUT4 (Prop_lut4_I2_O)        0.307    26.301 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_7/O
                         net (fo=1, routed)           0.000    26.301    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_7_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.549 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_2/O[3]
                         net (fo=47, routed)          0.789    27.338    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa_reg[13][0]
    SLICE_X56Y13         LUT4 (Prop_lut4_I3_O)        0.306    27.644 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[13]_i_2/O
                         net (fo=1, routed)           0.165    27.809    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[13]_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I4_O)        0.124    27.933 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[13]_i_1/O
                         net (fo=1, routed)           0.000    27.933    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_17
    SLICE_X56Y13         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.451     8.472    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X56Y13         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[13]/C
                         clock pessimism              0.562     9.034    
                         clock uncertainty           -0.243     8.791    
    SLICE_X56Y13         FDRE (Setup_fdre_C_D)        0.077     8.868    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[13]
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                         -27.933    
  -------------------------------------------------------------------
                         slack                                -19.064    

Slack (VIOLATED) :        -18.618ns  (required time - arrival time)
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Design_clk_wiz_0_0 rise@10.000ns - clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.376ns  (logic 13.205ns (46.536%)  route 15.171ns (53.464%))
  Logic Levels:           42  (CARRY4=20 LUT3=3 LUT4=18 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q
                         net (fo=24, routed)          0.695     0.220    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46/O
                         net (fo=1, routed)           0.000     0.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.984 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/O[3]
                         net (fo=4, routed)           0.798     1.782    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[11]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.298     2.080 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26/O
                         net (fo=1, routed)           0.000     2.080    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     2.656 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/O[3]
                         net (fo=4, routed)           0.977     3.633    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[15]
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.333     3.966 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     3.966    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     4.538 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_3__0/O[3]
                         net (fo=4, routed)           0.834     5.372    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder112_in[19]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.300     5.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     5.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_2/O[3]
                         net (fo=47, routed)          0.496     6.740    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_6[2]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.306     7.046 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     7.046    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_7_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     7.301 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_2/O[3]
                         net (fo=47, routed)          0.501     7.802    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_5[2]
    SLICE_X39Y12         LUT4 (Prop_lut4_I2_O)        0.307     8.109 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     8.109    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_7_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.357 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_2/O[3]
                         net (fo=47, routed)          0.413     8.770    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_4[2]
    SLICE_X37Y13         LUT4 (Prop_lut4_I2_O)        0.306     9.076 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     9.076    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_7_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.324 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_2/O[3]
                         net (fo=47, routed)          0.861    10.185    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_3[2]
    SLICE_X36Y17         LUT4 (Prop_lut4_I2_O)        0.306    10.491 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_7/O
                         net (fo=1, routed)           0.000    10.491    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_7_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.739 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_2/O[3]
                         net (fo=47, routed)          0.726    11.466    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_2[2]
    SLICE_X36Y23         LUT4 (Prop_lut4_I2_O)        0.306    11.772 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_7/O
                         net (fo=1, routed)           0.000    11.772    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_7_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_2/O[3]
                         net (fo=47, routed)          0.621    12.641    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_1[2]
    SLICE_X37Y27         LUT4 (Prop_lut4_I2_O)        0.306    12.947 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_7/O
                         net (fo=1, routed)           0.000    12.947    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_7_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.195 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_2/O[3]
                         net (fo=47, routed)          0.695    13.890    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_0[2]
    SLICE_X39Y23         LUT4 (Prop_lut4_I2_O)        0.306    14.196 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_7/O
                         net (fo=1, routed)           0.000    14.196    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_7_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.444 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_2/O[3]
                         net (fo=47, routed)          0.803    15.247    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/O[2]
    SLICE_X42Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.553 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_7/O
                         net (fo=1, routed)           0.000    15.553    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_7_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.808 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_2/O[3]
                         net (fo=47, routed)          0.652    16.460    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_22[2]
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.307    16.767 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_7/O
                         net (fo=1, routed)           0.000    16.767    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_7_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.015 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_2/O[3]
                         net (fo=47, routed)          0.564    17.579    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_21[2]
    SLICE_X52Y23         LUT4 (Prop_lut4_I2_O)        0.306    17.885 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_7/O
                         net (fo=1, routed)           0.000    17.885    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_7_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    18.140 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_2/O[3]
                         net (fo=47, routed)          0.409    18.549    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_20[2]
    SLICE_X50Y23         LUT4 (Prop_lut4_I2_O)        0.307    18.856 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_7__0/O
                         net (fo=1, routed)           0.000    18.856    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_7__0_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.111 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_2__0/O[3]
                         net (fo=47, routed)          0.787    19.898    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_19[2]
    SLICE_X55Y23         LUT4 (Prop_lut4_I2_O)        0.307    20.205 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_7/O
                         net (fo=1, routed)           0.000    20.205    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_7_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.453 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_2/O[3]
                         net (fo=47, routed)          0.820    21.273    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_18[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I2_O)        0.306    21.579 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_7/O
                         net (fo=1, routed)           0.000    21.579    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_7_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.827 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_2/O[3]
                         net (fo=47, routed)          0.595    22.422    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_17[2]
    SLICE_X45Y16         LUT4 (Prop_lut4_I2_O)        0.306    22.728 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_7/O
                         net (fo=1, routed)           0.000    22.728    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_7_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.976 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_2/O[3]
                         net (fo=47, routed)          0.576    23.552    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_16[2]
    SLICE_X47Y18         LUT4 (Prop_lut4_I2_O)        0.306    23.858 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_7__0/O
                         net (fo=1, routed)           0.000    23.858    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_7__0_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    24.106 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_2__0/O[3]
                         net (fo=47, routed)          0.684    24.790    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_15[2]
    SLICE_X52Y16         LUT4 (Prop_lut4_I2_O)        0.306    25.096 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_7/O
                         net (fo=1, routed)           0.000    25.096    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_7_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    25.351 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_2/O[3]
                         net (fo=47, routed)          0.992    26.343    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa_reg[14][0]
    SLICE_X55Y8          LUT4 (Prop_lut4_I3_O)        0.307    26.650 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[14]_i_2/O
                         net (fo=1, routed)           0.670    27.321    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[14]_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.124    27.445 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[14]_i_1/O
                         net (fo=1, routed)           0.000    27.445    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_16
    SLICE_X55Y8          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.454     8.475    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X55Y8          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[14]/C
                         clock pessimism              0.562     9.037    
                         clock uncertainty           -0.243     8.794    
    SLICE_X55Y8          FDRE (Setup_fdre_C_D)        0.032     8.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[14]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                         -27.445    
  -------------------------------------------------------------------
                         slack                                -18.618    

Slack (VIOLATED) :        -17.594ns  (required time - arrival time)
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Design_clk_wiz_0_0 rise@10.000ns - clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.343ns  (logic 12.643ns (46.239%)  route 14.700ns (53.761%))
  Logic Levels:           40  (CARRY4=19 LUT3=3 LUT4=17 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q
                         net (fo=24, routed)          0.695     0.220    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46/O
                         net (fo=1, routed)           0.000     0.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.984 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/O[3]
                         net (fo=4, routed)           0.798     1.782    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[11]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.298     2.080 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26/O
                         net (fo=1, routed)           0.000     2.080    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     2.656 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/O[3]
                         net (fo=4, routed)           0.977     3.633    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[15]
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.333     3.966 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     3.966    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     4.538 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_3__0/O[3]
                         net (fo=4, routed)           0.834     5.372    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder112_in[19]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.300     5.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     5.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_2/O[3]
                         net (fo=47, routed)          0.496     6.740    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_6[2]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.306     7.046 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     7.046    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_7_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     7.301 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_2/O[3]
                         net (fo=47, routed)          0.501     7.802    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_5[2]
    SLICE_X39Y12         LUT4 (Prop_lut4_I2_O)        0.307     8.109 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     8.109    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_7_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.357 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_2/O[3]
                         net (fo=47, routed)          0.413     8.770    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_4[2]
    SLICE_X37Y13         LUT4 (Prop_lut4_I2_O)        0.306     9.076 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     9.076    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_7_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.324 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_2/O[3]
                         net (fo=47, routed)          0.861    10.185    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_3[2]
    SLICE_X36Y17         LUT4 (Prop_lut4_I2_O)        0.306    10.491 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_7/O
                         net (fo=1, routed)           0.000    10.491    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_7_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.739 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_2/O[3]
                         net (fo=47, routed)          0.726    11.466    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_2[2]
    SLICE_X36Y23         LUT4 (Prop_lut4_I2_O)        0.306    11.772 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_7/O
                         net (fo=1, routed)           0.000    11.772    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_7_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_2/O[3]
                         net (fo=47, routed)          0.621    12.641    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_1[2]
    SLICE_X37Y27         LUT4 (Prop_lut4_I2_O)        0.306    12.947 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_7/O
                         net (fo=1, routed)           0.000    12.947    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_7_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.195 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_2/O[3]
                         net (fo=47, routed)          0.695    13.890    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_0[2]
    SLICE_X39Y23         LUT4 (Prop_lut4_I2_O)        0.306    14.196 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_7/O
                         net (fo=1, routed)           0.000    14.196    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_7_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.444 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_2/O[3]
                         net (fo=47, routed)          0.803    15.247    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/O[2]
    SLICE_X42Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.553 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_7/O
                         net (fo=1, routed)           0.000    15.553    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_7_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.808 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_2/O[3]
                         net (fo=47, routed)          0.652    16.460    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_22[2]
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.307    16.767 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_7/O
                         net (fo=1, routed)           0.000    16.767    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_7_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.015 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_2/O[3]
                         net (fo=47, routed)          0.564    17.579    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_21[2]
    SLICE_X52Y23         LUT4 (Prop_lut4_I2_O)        0.306    17.885 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_7/O
                         net (fo=1, routed)           0.000    17.885    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_7_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    18.140 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_2/O[3]
                         net (fo=47, routed)          0.409    18.549    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_20[2]
    SLICE_X50Y23         LUT4 (Prop_lut4_I2_O)        0.307    18.856 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_7__0/O
                         net (fo=1, routed)           0.000    18.856    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_7__0_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.111 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_2__0/O[3]
                         net (fo=47, routed)          0.787    19.898    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_19[2]
    SLICE_X55Y23         LUT4 (Prop_lut4_I2_O)        0.307    20.205 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_7/O
                         net (fo=1, routed)           0.000    20.205    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_7_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.453 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_2/O[3]
                         net (fo=47, routed)          0.820    21.273    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_18[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I2_O)        0.306    21.579 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_7/O
                         net (fo=1, routed)           0.000    21.579    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_7_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.827 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_2/O[3]
                         net (fo=47, routed)          0.595    22.422    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_17[2]
    SLICE_X45Y16         LUT4 (Prop_lut4_I2_O)        0.306    22.728 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_7/O
                         net (fo=1, routed)           0.000    22.728    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_7_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.976 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_2/O[3]
                         net (fo=47, routed)          0.576    23.552    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_16[2]
    SLICE_X47Y18         LUT4 (Prop_lut4_I2_O)        0.306    23.858 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_7__0/O
                         net (fo=1, routed)           0.000    23.858    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_7__0_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    24.106 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_2__0/O[3]
                         net (fo=47, routed)          1.302    25.408    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa_reg[15][0]
    SLICE_X54Y17         LUT4 (Prop_lut4_I3_O)        0.306    25.714 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[15]_i_2/O
                         net (fo=1, routed)           0.574    26.288    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[15]_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    26.412 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[15]_i_1/O
                         net (fo=1, routed)           0.000    26.412    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_15
    SLICE_X55Y16         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.448     8.469    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X55Y16         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[15]/C
                         clock pessimism              0.562     9.031    
                         clock uncertainty           -0.243     8.788    
    SLICE_X55Y16         FDRE (Setup_fdre_C_D)        0.029     8.817    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[15]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                         -26.412    
  -------------------------------------------------------------------
                         slack                                -17.594    

Slack (VIOLATED) :        -15.332ns  (required time - arrival time)
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Design_clk_wiz_0_0 rise@10.000ns - clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.129ns  (logic 12.089ns (48.107%)  route 13.040ns (51.893%))
  Logic Levels:           38  (CARRY4=18 LUT3=3 LUT4=16 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q
                         net (fo=24, routed)          0.695     0.220    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46/O
                         net (fo=1, routed)           0.000     0.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.984 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/O[3]
                         net (fo=4, routed)           0.798     1.782    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[11]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.298     2.080 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26/O
                         net (fo=1, routed)           0.000     2.080    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     2.656 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/O[3]
                         net (fo=4, routed)           0.977     3.633    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[15]
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.333     3.966 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     3.966    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     4.538 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_3__0/O[3]
                         net (fo=4, routed)           0.834     5.372    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder112_in[19]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.300     5.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     5.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_2/O[3]
                         net (fo=47, routed)          0.496     6.740    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_6[2]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.306     7.046 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     7.046    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_7_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     7.301 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_2/O[3]
                         net (fo=47, routed)          0.501     7.802    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_5[2]
    SLICE_X39Y12         LUT4 (Prop_lut4_I2_O)        0.307     8.109 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     8.109    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_7_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.357 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_2/O[3]
                         net (fo=47, routed)          0.413     8.770    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_4[2]
    SLICE_X37Y13         LUT4 (Prop_lut4_I2_O)        0.306     9.076 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     9.076    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_7_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.324 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_2/O[3]
                         net (fo=47, routed)          0.861    10.185    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_3[2]
    SLICE_X36Y17         LUT4 (Prop_lut4_I2_O)        0.306    10.491 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_7/O
                         net (fo=1, routed)           0.000    10.491    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_7_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.739 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_2/O[3]
                         net (fo=47, routed)          0.726    11.466    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_2[2]
    SLICE_X36Y23         LUT4 (Prop_lut4_I2_O)        0.306    11.772 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_7/O
                         net (fo=1, routed)           0.000    11.772    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_7_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_2/O[3]
                         net (fo=47, routed)          0.621    12.641    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_1[2]
    SLICE_X37Y27         LUT4 (Prop_lut4_I2_O)        0.306    12.947 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_7/O
                         net (fo=1, routed)           0.000    12.947    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_7_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.195 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_2/O[3]
                         net (fo=47, routed)          0.695    13.890    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_0[2]
    SLICE_X39Y23         LUT4 (Prop_lut4_I2_O)        0.306    14.196 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_7/O
                         net (fo=1, routed)           0.000    14.196    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_7_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.444 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_2/O[3]
                         net (fo=47, routed)          0.803    15.247    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/O[2]
    SLICE_X42Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.553 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_7/O
                         net (fo=1, routed)           0.000    15.553    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_7_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.808 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_2/O[3]
                         net (fo=47, routed)          0.652    16.460    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_22[2]
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.307    16.767 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_7/O
                         net (fo=1, routed)           0.000    16.767    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_7_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.015 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_2/O[3]
                         net (fo=47, routed)          0.564    17.579    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_21[2]
    SLICE_X52Y23         LUT4 (Prop_lut4_I2_O)        0.306    17.885 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_7/O
                         net (fo=1, routed)           0.000    17.885    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_7_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    18.140 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_2/O[3]
                         net (fo=47, routed)          0.409    18.549    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_20[2]
    SLICE_X50Y23         LUT4 (Prop_lut4_I2_O)        0.307    18.856 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_7__0/O
                         net (fo=1, routed)           0.000    18.856    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_7__0_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.111 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_2__0/O[3]
                         net (fo=47, routed)          0.787    19.898    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_19[2]
    SLICE_X55Y23         LUT4 (Prop_lut4_I2_O)        0.307    20.205 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_7/O
                         net (fo=1, routed)           0.000    20.205    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_7_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.453 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_2/O[3]
                         net (fo=47, routed)          0.820    21.273    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_18[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I2_O)        0.306    21.579 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_7/O
                         net (fo=1, routed)           0.000    21.579    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_7_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.827 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_2/O[3]
                         net (fo=47, routed)          0.595    22.422    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_17[2]
    SLICE_X45Y16         LUT4 (Prop_lut4_I2_O)        0.306    22.728 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_7/O
                         net (fo=1, routed)           0.000    22.728    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_7_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.976 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_2/O[3]
                         net (fo=47, routed)          0.627    23.603    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa_reg[16][0]
    SLICE_X46Y9          LUT4 (Prop_lut4_I3_O)        0.306    23.909 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[16]_i_2/O
                         net (fo=1, routed)           0.165    24.074    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[16]_0
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    24.198 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[16]_i_1/O
                         net (fo=1, routed)           0.000    24.198    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_14
    SLICE_X46Y9          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.449     8.470    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X46Y9          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[16]/C
                         clock pessimism              0.562     9.032    
                         clock uncertainty           -0.243     8.789    
    SLICE_X46Y9          FDRE (Setup_fdre_C_D)        0.077     8.866    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[16]
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                         -24.198    
  -------------------------------------------------------------------
                         slack                                -15.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns - clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.347%)  route 0.256ns (66.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.555    -0.622    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X32Y28         FDSE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDSE (Prop_fdse_C_Q)         0.128    -0.494 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[5]/Q
                         net (fo=4, routed)           0.256    -0.239    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S127_in
    SLICE_X38Y28         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.822    -0.863    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X38Y28         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/CLK
                         clock pessimism              0.502    -0.360    
    SLICE_X38Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.298    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns - clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.713%)  route 0.230ns (55.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.565    -0.612    Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y3          FDRE                                         r  Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=2, routed)           0.230    -0.241    Block_Design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[7]
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.045    -0.196 r  Block_Design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    Block_Design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1_n_0
    SLICE_X35Y7          FDRE                                         r  Block_Design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.832    -0.853    Block_Design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y7          FDRE                                         r  Block_Design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
                         clock pessimism              0.502    -0.350    
    SLICE_X35Y7          FDRE (Hold_fdre_C_D)         0.092    -0.258    Block_Design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns - clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.510%)  route 0.232ns (55.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.556    -0.621    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDRE/Clk
    SLICE_X37Y20         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.232    -0.249    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/data_rd_reg_reg[25]
    SLICE_X35Y18         LUT5 (Prop_lut5_I3_O)        0.045    -0.204 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/data_rd_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/D[6]
    SLICE_X35Y18         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.824    -0.861    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X35Y18         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/C
                         clock pessimism              0.502    -0.358    
    SLICE_X35Y18         FDRE (Hold_fdre_C_D)         0.092    -0.266    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns - clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.590%)  route 0.255ns (64.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.555    -0.622    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Clk
    SLICE_X32Y21         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.255    -0.226    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/D[12]
    SLICE_X36Y23         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.819    -0.866    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X36Y23         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[19]/C
                         clock pessimism              0.502    -0.363    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.070    -0.293    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[19]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_sleep_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns - clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.567%)  route 0.241ns (56.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.559    -0.618    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X28Y32         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/Q
                         net (fo=4, routed)           0.241    -0.236    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup
    SLICE_X37Y31         LUT6 (Prop_lut6_I4_O)        0.045    -0.191 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_sleep_i_1/O
                         net (fo=1, routed)           0.000    -0.191    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_sleep_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_sleep_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.825    -0.860    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X37Y31         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_sleep_reg/C
                         clock pessimism              0.502    -0.357    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.092    -0.265    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_sleep_reg
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns - clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.884%)  route 0.171ns (51.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.564    -0.613    Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y3          FDRE                                         r  Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=5, routed)           0.171    -0.278    Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X38Y4          FDRE                                         r  Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.834    -0.851    Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X38Y4          FDRE                                         r  Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism              0.502    -0.348    
    SLICE_X38Y4          FDRE (Hold_fdre_C_CE)       -0.016    -0.364    Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns - clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.884%)  route 0.171ns (51.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.564    -0.613    Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y3          FDRE                                         r  Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=5, routed)           0.171    -0.278    Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X38Y4          FDRE                                         r  Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.834    -0.851    Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X38Y4          FDRE                                         r  Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism              0.502    -0.348    
    SLICE_X38Y4          FDRE (Hold_fdre_C_CE)       -0.016    -0.364    Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns - clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.884%)  route 0.171ns (51.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.564    -0.613    Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y3          FDRE                                         r  Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=5, routed)           0.171    -0.278    Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X38Y4          FDRE                                         r  Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.834    -0.851    Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X38Y4          FDRE                                         r  Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism              0.502    -0.348    
    SLICE_X38Y4          FDRE (Hold_fdre_C_CE)       -0.016    -0.364    Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns - clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.884%)  route 0.171ns (51.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.564    -0.613    Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y3          FDRE                                         r  Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=5, routed)           0.171    -0.278    Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X38Y4          FDRE                                         r  Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.834    -0.851    Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X38Y4          FDRE                                         r  Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism              0.502    -0.348    
    SLICE_X38Y4          FDRE (Hold_fdre_C_CE)       -0.016    -0.364    Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns - clk_out1_Block_Design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.751%)  route 0.303ns (68.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.555    -0.622    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X32Y28         FDSE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDSE (Prop_fdse_C_Q)         0.141    -0.481 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/Q
                         net (fo=4, routed)           0.303    -0.178    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S142_in
    SLICE_X38Y28         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.822    -0.863    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X38Y28         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][2]_srl4/CLK
                         clock pessimism              0.502    -0.360    
    SLICE_X38Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.266    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Block_Design_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      Block_Design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      Block_Design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      Block_Design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      Block_Design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      Block_Design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      Block_Design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11     Block_Design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11     Block_Design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11     Block_Design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11     Block_Design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y32     Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y32     Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y32     Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y32     Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y32     Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y32     Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y32     Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y32     Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y32     Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y32     Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y32     Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y32     Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y32     Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y32     Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y32     Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y32     Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y32     Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y32     Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y32     Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y32     Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Block_Design_clk_wiz_0_0
  To Clock:  clkfbout_Block_Design_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Block_Design_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y17   Block_Design_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.366ns  (logic 0.481ns (11.018%)  route 3.885ns (88.982%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.943     2.943    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X31Y2          LUT2 (Prop_lut2_I1_O)        0.154     3.097 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.941     4.039    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X29Y5          LUT6 (Prop_lut6_I0_O)        0.327     4.366 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     4.366    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X29Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.447     2.903    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.241ns  (logic 0.481ns (11.342%)  route 3.760ns (88.658%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.943     2.943    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X31Y2          LUT2 (Prop_lut2_I1_O)        0.154     3.097 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.817     3.914    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X29Y5          LUT6 (Prop_lut6_I0_O)        0.327     4.241 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     4.241    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X29Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.447     2.903    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.976ns  (logic 0.568ns (14.286%)  route 3.408ns (85.714%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.443     2.443    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X34Y1          LUT4 (Prop_lut4_I0_O)        0.124     2.567 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.560     3.127    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X31Y2          LUT4 (Prop_lut4_I0_O)        0.118     3.245 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           0.405     3.650    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_2
    SLICE_X31Y3          LUT6 (Prop_lut6_I4_O)        0.326     3.976 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     3.976    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X31Y3          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445     2.901    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y3          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.608ns  (logic 0.248ns (6.874%)  route 3.360ns (93.126%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.615     1.615    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.124     1.739 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.132     2.871    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y9          LUT3 (Prop_lut3_I2_O)        0.124     2.995 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.613     3.608    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X30Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.443     2.899    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.604ns  (logic 0.124ns (3.440%)  route 3.480ns (96.560%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.943     2.943    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X31Y2          LUT2 (Prop_lut2_I0_O)        0.124     3.067 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[5]_i_1/O
                         net (fo=1, routed)           0.537     3.604    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]_1[0]
    SLICE_X31Y2          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446     2.902    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y2          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.283ns  (logic 0.124ns (3.777%)  route 3.159ns (96.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.529     2.529    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X31Y2          LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.631     3.283    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X31Y2          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446     2.902    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y2          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.283ns  (logic 0.124ns (3.777%)  route 3.159ns (96.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.529     2.529    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X31Y2          LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.631     3.283    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X31Y2          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446     2.902    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y2          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.282ns  (logic 0.124ns (3.778%)  route 3.158ns (96.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.529     2.529    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X31Y2          LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.629     3.282    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X32Y2          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446     2.902    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y2          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.282ns  (logic 0.124ns (3.778%)  route 3.158ns (96.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.529     2.529    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X31Y2          LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.629     3.282    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X32Y2          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446     2.902    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y2          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.282ns  (logic 0.124ns (3.778%)  route 3.158ns (96.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.529     2.529    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X31Y2          LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.629     3.282    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X32Y2          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446     2.902    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y2          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.000ns (0.000%)  route 0.335ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.335     0.335    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X29Y16         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.549    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y16         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.000ns (0.000%)  route 0.349ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.349     0.349    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X33Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.549    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.000ns (0.000%)  route 0.349ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.349     0.349    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X33Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.549    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.000ns (0.000%)  route 0.349ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.349     0.349    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X33Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.549    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.000ns (0.000%)  route 0.349ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.349     0.349    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X33Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.549    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.000ns (0.000%)  route 0.352ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.352     0.352    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X29Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.555    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.000ns (0.000%)  route 0.352ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.352     0.352    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X29Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.555    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.000ns (0.000%)  route 0.391ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.391     0.391    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X32Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.549    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.000ns (0.000%)  route 0.391ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.391     0.391    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X32Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.549    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[27]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.000ns (0.000%)  route 0.391ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.391     0.391    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X32Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.549    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.451ns  (logic 1.854ns (21.939%)  route 6.597ns (78.061%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565    19.921    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.524    20.445 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.755    21.200    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.124    21.324 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844    22.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124    22.293 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852    23.145    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.152    23.297 f  Block_Design_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           1.015    24.312    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X30Y11         LUT5 (Prop_lut5_I0_O)        0.326    24.638 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           1.146    25.784    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124    25.908 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.043    26.951    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X31Y2          LUT2 (Prop_lut2_I0_O)        0.153    27.104 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.941    28.045    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X29Y5          LUT6 (Prop_lut6_I0_O)        0.327    28.372 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    28.372    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X29Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.447     2.903    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.326ns  (logic 1.854ns (22.267%)  route 6.472ns (77.733%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565    19.921    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.524    20.445 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.755    21.200    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.124    21.324 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844    22.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124    22.293 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852    23.145    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.152    23.297 f  Block_Design_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           1.015    24.312    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X30Y11         LUT5 (Prop_lut5_I0_O)        0.326    24.638 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           1.146    25.784    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124    25.908 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.043    26.951    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X31Y2          LUT2 (Prop_lut2_I0_O)        0.153    27.104 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.817    27.920    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X29Y5          LUT6 (Prop_lut6_I0_O)        0.327    28.247 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    28.247    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X29Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.447     2.903    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.230ns  (logic 1.498ns (20.718%)  route 5.732ns (79.282%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565    19.921    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.524    20.445 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.755    21.200    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.124    21.324 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844    22.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124    22.293 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852    23.145    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.152    23.297 r  Block_Design_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           1.015    24.312    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X30Y11         LUT5 (Prop_lut5_I0_O)        0.326    24.638 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           1.146    25.784    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124    25.908 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.120    27.028    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124    27.152 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    27.152    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X31Y3          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445     2.901    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y3          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.293ns  (logic 1.132ns (21.389%)  route 4.161ns (78.611%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565    19.921    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.524    20.445 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.755    21.200    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.124    21.324 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844    22.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.153    22.322 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.835    23.156    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I5_O)        0.331    23.487 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.726    25.214    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/which_pc__0
    SLICE_X38Y30         SRLC16E                                      r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.434     2.890    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Dbg_Clk
    SLICE_X38Y30         SRLC16E                                      r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.153ns  (logic 1.132ns (21.969%)  route 4.021ns (78.031%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565    19.921    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.524    20.445 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.755    21.200    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.124    21.324 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844    22.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.153    22.322 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.835    23.156    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I5_O)        0.331    23.487 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.587    25.074    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/which_pc__0
    SLICE_X38Y29         SRLC16E                                      r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.434     2.890    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Dbg_Clk
    SLICE_X38Y29         SRLC16E                                      r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.894ns  (logic 1.132ns (23.130%)  route 3.762ns (76.870%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565    19.921    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.524    20.445 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.755    21.200    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.124    21.324 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844    22.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.153    22.322 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.835    23.156    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I5_O)        0.331    23.487 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.328    24.815    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0
    SLICE_X34Y18         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.434     2.890    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y18         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.894ns  (logic 1.132ns (23.130%)  route 3.762ns (76.870%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565    19.921    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.524    20.445 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.755    21.200    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.124    21.324 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844    22.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.153    22.322 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.835    23.156    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I5_O)        0.331    23.487 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.328    24.815    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc__0
    SLICE_X34Y18         SRLC16E                                      r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.434     2.890    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X34Y18         SRLC16E                                      r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.845ns  (logic 1.132ns (23.364%)  route 3.713ns (76.636%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565    19.921    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.524    20.445 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.755    21.200    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.124    21.324 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844    22.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.153    22.322 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.835    23.156    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I5_O)        0.331    23.487 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.279    24.766    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc__0
    SLICE_X34Y27         SRLC16E                                      r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.430     2.886    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X34Y27         SRLC16E                                      r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.793ns  (logic 1.132ns (23.616%)  route 3.661ns (76.384%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565    19.921    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.524    20.445 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.755    21.200    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.124    21.324 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844    22.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I2_O)        0.153    22.322 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.835    23.156    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I5_O)        0.331    23.487 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.227    24.714    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc__0
    SLICE_X30Y22         SRLC16E                                      r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.431     2.887    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X30Y22         SRLC16E                                      r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.784ns  (logic 0.896ns (18.728%)  route 3.888ns (81.272%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565    19.921    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.524    20.445 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.881    21.326    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X30Y5          LUT3 (Prop_lut3_I1_O)        0.124    21.450 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_4/O
                         net (fo=7, routed)           1.150    22.599    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.723 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_3/O
                         net (fo=2, routed)           1.228    23.951    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_data_overrun1__0
    SLICE_X31Y2          LUT3 (Prop_lut3_I2_O)        0.124    24.075 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.631    24.705    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X31Y2          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446     2.902    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y2          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.183    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.141     1.324 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.097     1.421    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X29Y4          LUT6 (Prop_lut6_I2_O)        0.045     1.466 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.466    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X29Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.556    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.071ns (4.570%)  route 1.483ns (95.430%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.683    17.970    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.045    18.015 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.205    18.220    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X32Y3          FDPE                                         f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y3          FDPE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.191ns (49.561%)  route 0.194ns (50.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563    17.849    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.146    17.995 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.194    18.190    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X32Y3          LUT5 (Prop_lut5_I3_O)        0.045    18.235 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.235    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X32Y3          FDPE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y3          FDPE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.191ns (45.105%)  route 0.232ns (54.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563    17.849    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.146    17.995 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.122    18.117    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X32Y4          LUT6 (Prop_lut6_I1_O)        0.045    18.162 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.111    18.273    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X31Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.191ns (45.105%)  route 0.232ns (54.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563    17.849    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.146    17.995 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.122    18.117    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X32Y4          LUT6 (Prop_lut6_I1_O)        0.045    18.162 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.111    18.273    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X31Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.191ns (45.105%)  route 0.232ns (54.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563    17.849    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.146    17.995 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.122    18.117    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X32Y4          LUT6 (Prop_lut6_I1_O)        0.045    18.162 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.111    18.273    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X31Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.191ns (45.105%)  route 0.232ns (54.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563    17.849    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.146    17.995 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.122    18.117    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X32Y4          LUT6 (Prop_lut6_I1_O)        0.045    18.162 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.111    18.273    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X31Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.191ns (45.105%)  route 0.232ns (54.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563    17.849    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.146    17.995 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.122    18.117    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X32Y4          LUT6 (Prop_lut6_I1_O)        0.045    18.162 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.111    18.273    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X30Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.191ns (45.105%)  route 0.232ns (54.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563    17.849    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.146    17.995 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.122    18.117    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X32Y4          LUT6 (Prop_lut6_I1_O)        0.045    18.162 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.111    18.273    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X30Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.191ns (45.105%)  route 0.232ns (54.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563    17.849    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.146    17.995 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.122    18.117    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X32Y4          LUT6 (Prop_lut6_I1_O)        0.045    18.162 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.111    18.273    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X30Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Block_Design_clk_wiz_0_0
  To Clock:  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.691ns  (logic 1.188ns (17.756%)  route 5.503ns (82.244%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        3.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.556    -0.940    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y18         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.484 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=14, routed)          1.622     1.138    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg_0
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.153     1.291 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Write_Strobe_INST_0_i_1/O
                         net (fo=10, routed)          1.176     2.467    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_232_in
    SLICE_X38Y31         LUT5 (Prop_lut5_I4_O)        0.331     2.798 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IFetch_INST_0_i_2/O
                         net (fo=1, routed)           1.164     3.962    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_stall_no_sleep__1
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.124     4.086 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IFetch_INST_0_i_1/O
                         net (fo=3, routed)           1.541     5.627    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Serial_Dbg_Intf.status_reg_reg[25]
    SLICE_X29Y16         LUT5 (Prop_lut5_I3_O)        0.124     5.751 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.000     5.751    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X29Y16         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440     2.896    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y16         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.763ns  (logic 0.456ns (25.863%)  route 1.307ns (74.137%))
  Logic Levels:           0  
  Clock Path Skew:        3.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.555    -0.941    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X36Y30         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/Q
                         net (fo=5, routed)           1.307     0.822    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/mem_databus_access
    SLICE_X32Y11         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442     2.898    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y11         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.422ns  (logic 0.456ns (32.065%)  route 0.966ns (67.935%))
  Logic Levels:           0  
  Clock Path Skew:        3.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.547    -0.949    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X39Y25         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/Q
                         net (fo=1, routed)           0.966     0.473    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]
    SLICE_X32Y11         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442     2.898    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y11         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.390ns  (logic 0.456ns (32.814%)  route 0.934ns (67.186%))
  Logic Levels:           0  
  Clock Path Skew:        3.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.559    -0.937    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X29Y32         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/Q
                         net (fo=3, routed)           0.934     0.453    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Sleep_Decode
    SLICE_X28Y19         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436     2.892    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X28Y19         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.358ns  (logic 0.456ns (33.574%)  route 0.902ns (66.426%))
  Logic Levels:           0  
  Clock Path Skew:        3.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.548    -0.948    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y25         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/Q
                         net (fo=1, routed)           0.902     0.410    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[12]
    SLICE_X51Y27         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     2.894    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y27         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.328ns  (logic 0.456ns (34.336%)  route 0.872ns (65.664%))
  Logic Levels:           0  
  Clock Path Skew:        3.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.552    -0.944    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X44Y22         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[17]/Q
                         net (fo=1, routed)           0.872     0.384    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[17]
    SLICE_X34Y16         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.437     2.893    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y16         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.263ns  (logic 0.456ns (36.105%)  route 0.807ns (63.895%))
  Logic Levels:           0  
  Clock Path Skew:        3.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.555    -0.941    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y19         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/Q
                         net (fo=1, routed)           0.807     0.322    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[29]
    SLICE_X33Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.439     2.895    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.239ns  (logic 0.456ns (36.808%)  route 0.783ns (63.192%))
  Logic Levels:           0  
  Clock Path Skew:        3.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.566    -0.930    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X35Y4          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=692, routed)         0.783     0.309    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X31Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.443     2.899    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.236ns  (logic 0.456ns (36.878%)  route 0.780ns (63.122%))
  Logic Levels:           0  
  Clock Path Skew:        3.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.555    -0.941    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X35Y18         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/Q
                         net (fo=1, routed)           0.780     0.295    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[25]
    SLICE_X32Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.439     2.895    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.231ns  (logic 0.456ns (37.056%)  route 0.775ns (62.944%))
  Logic Levels:           0  
  Clock Path Skew:        3.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.557    -0.939    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X40Y18         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/Q
                         net (fo=1, routed)           0.775     0.292    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[26]
    SLICE_X35Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     2.894    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.499ns  (logic 0.367ns (73.554%)  route 0.132ns (26.446%))
  Logic Levels:           0  
  Clock Path Skew:        4.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    -1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.440    -1.539    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X48Y27         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.172 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.132    -1.040    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[2]
    SLICE_X49Y27         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.553     3.243    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y27         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.638ns  (logic 0.367ns (57.523%)  route 0.271ns (42.477%))
  Logic Levels:           0  
  Clock Path Skew:        4.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.446    -1.533    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.367    -1.166 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/Q
                         net (fo=1, routed)           0.271    -0.895    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit
    SLICE_X31Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.253    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.638ns  (logic 0.367ns (57.523%)  route 0.271ns (42.477%))
  Logic Levels:           0  
  Clock Path Skew:        4.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.446    -1.533    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.367    -1.166 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/Q
                         net (fo=1, routed)           0.271    -0.895    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/dbg_brki_hit
    SLICE_X30Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.253    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X30Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.639ns  (logic 0.367ns (57.433%)  route 0.272ns (42.567%))
  Logic Levels:           0  
  Clock Path Skew:        4.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.446    -1.533    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.367    -1.166 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/Q
                         net (fo=1, routed)           0.272    -0.894    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr
    SLICE_X31Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.253    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[19]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.367ns (56.702%)  route 0.280ns (43.298%))
  Logic Levels:           0  
  Clock Path Skew:        4.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -1.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.439    -1.540    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X35Y17         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.367    -1.173 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/Q
                         net (fo=1, routed)           0.280    -0.893    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[23]
    SLICE_X35Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.557     3.247    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.367ns (55.182%)  route 0.298ns (44.818%))
  Logic Levels:           0  
  Clock Path Skew:        4.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    -1.534ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.445    -1.534    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y11         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.367    -1.167 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/Q
                         net (fo=1, routed)           0.298    -0.869    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Raw
    SLICE_X29Y10         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.564     3.254    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X29Y10         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.670ns  (logic 0.367ns (54.802%)  route 0.303ns (45.198%))
  Logic Levels:           0  
  Clock Path Skew:        4.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    -1.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.442    -1.537    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X48Y28         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.367    -1.170 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/Q
                         net (fo=1, routed)           0.303    -0.868    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[1]
    SLICE_X50Y27         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.554     3.244    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y27         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.687ns  (logic 0.367ns (53.421%)  route 0.320ns (46.579%))
  Logic Levels:           0  
  Clock Path Skew:        4.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    -1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.440    -1.539    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X48Y27         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.172 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/Q
                         net (fo=1, routed)           0.320    -0.852    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[5]
    SLICE_X49Y27         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.553     3.243    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y27         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.766ns  (logic 0.367ns (47.904%)  route 0.399ns (52.096%))
  Logic Levels:           0  
  Clock Path Skew:        4.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.431    -1.548    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X39Y25         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.367    -1.181 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/Q
                         net (fo=1, routed)           0.399    -0.782    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[13]
    SLICE_X37Y27         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.548     3.238    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y27         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.756ns  (logic 0.367ns (48.566%)  route 0.389ns (51.434%))
  Logic Levels:           0  
  Clock Path Skew:        4.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    -1.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.443    -1.536    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y13         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.367    -1.169 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/Q
                         net (fo=2, routed)           0.389    -0.781    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg_0[0]
    SLICE_X32Y11         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.562     3.252    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y11         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.635ns  (logic 0.124ns (4.705%)  route 2.511ns (95.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.832     1.832    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X32Y4          LUT5 (Prop_lut5_I0_O)        0.124     1.956 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.679     2.635    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.445    19.567    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.635ns  (logic 0.124ns (4.705%)  route 2.511ns (95.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.832     1.832    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X32Y4          LUT5 (Prop_lut5_I0_O)        0.124     1.956 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.679     2.635    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.445    19.567    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.635ns  (logic 0.124ns (4.705%)  route 2.511ns (95.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.832     1.832    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X32Y4          LUT5 (Prop_lut5_I0_O)        0.124     1.956 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.679     2.635    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.445    19.567    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.635ns  (logic 0.124ns (4.705%)  route 2.511ns (95.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.832     1.832    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X32Y4          LUT5 (Prop_lut5_I0_O)        0.124     1.956 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.679     2.635    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.445    19.567    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.291ns  (logic 0.124ns (5.413%)  route 2.167ns (94.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.832     1.832    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X32Y4          LUT5 (Prop_lut5_I0_O)        0.124     1.956 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.334     2.291    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.445    19.567    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.291ns  (logic 0.124ns (5.413%)  route 2.167ns (94.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.832     1.832    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X32Y4          LUT5 (Prop_lut5_I0_O)        0.124     1.956 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.334     2.291    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.445    19.567    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.291ns  (logic 0.124ns (5.413%)  route 2.167ns (94.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.832     1.832    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X32Y4          LUT5 (Prop_lut5_I0_O)        0.124     1.956 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.334     2.291    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.445    19.567    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.291ns  (logic 0.124ns (5.413%)  route 2.167ns (94.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.832     1.832    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X32Y4          LUT5 (Prop_lut5_I0_O)        0.124     1.956 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.334     2.291    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.445    19.567    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.271ns  (logic 0.124ns (5.460%)  route 2.147ns (94.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.824     1.824    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X32Y4          LUT6 (Prop_lut6_I4_O)        0.124     1.948 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.323     2.271    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X30Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.445     2.901    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.271ns  (logic 0.124ns (5.460%)  route 2.147ns (94.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.824     1.824    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X32Y4          LUT6 (Prop_lut6_I4_O)        0.124     1.948 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.323     2.271    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X30Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.445     2.901    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.045ns (5.751%)  route 0.737ns (94.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.520     0.520    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.565 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.217     0.782    Block_Design_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X33Y4          FDCE                                         f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.221    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.045ns (5.751%)  route 0.737ns (94.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.520     0.520    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.565 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.217     0.782    Block_Design_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X33Y4          FDCE                                         f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.221    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (removal check against rising-edge clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.045ns (5.751%)  route 0.737ns (94.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.520     0.520    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.565 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.217     0.782    Block_Design_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X33Y4          FDCE                                         f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.221    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (removal check against rising-edge clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.045ns (5.751%)  route 0.737ns (94.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.520     0.520    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.565 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.217     0.782    Block_Design_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X33Y4          FDCE                                         f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.221    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.045ns (5.719%)  route 0.742ns (94.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.520     0.520    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.565 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.221     0.787    Block_Design_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X32Y4          FDCE                                         f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.045ns (5.719%)  route 0.742ns (94.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.520     0.520    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.565 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.221     0.787    Block_Design_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X32Y4          FDCE                                         f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (removal check against rising-edge clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.045ns (5.719%)  route 0.742ns (94.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.520     0.520    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.565 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.221     0.787    Block_Design_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X32Y4          FDCE                                         f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (removal check against rising-edge clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.045ns (5.719%)  route 0.742ns (94.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.520     0.520    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.565 f  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.221     0.787    Block_Design_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X32Y4          FDCE                                         f  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.042ns (5.169%)  route 0.770ns (94.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.711     0.711    Block_Design_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X32Y4          LUT5 (Prop_lut5_I0_O)        0.042     0.753 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     0.812    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X32Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.042ns (5.169%)  route 0.770ns (94.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.711     0.711    Block_Design_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X32Y4          LUT5 (Prop_lut5_I0_O)        0.042     0.753 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     0.812    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X32Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.690ns  (logic 0.858ns (18.292%)  route 3.832ns (81.708%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566     3.256    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456     3.712 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.237     4.949    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.073 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844     5.917    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.041 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852     6.894    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.154     7.048 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.898     7.946    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y19         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.434     2.890    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y19         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.690ns  (logic 0.858ns (18.292%)  route 3.832ns (81.708%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566     3.256    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456     3.712 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.237     4.949    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.073 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844     5.917    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.041 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852     6.894    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.154     7.048 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.898     7.946    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y19         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.434     2.890    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y19         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.685ns  (logic 0.858ns (18.315%)  route 3.827ns (81.685%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566     3.256    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456     3.712 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.237     4.949    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.073 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844     5.917    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.041 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852     6.894    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.154     7.048 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.893     7.940    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.439     2.895    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.685ns  (logic 0.858ns (18.315%)  route 3.827ns (81.685%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566     3.256    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456     3.712 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.237     4.949    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.073 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844     5.917    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.041 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852     6.894    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.154     7.048 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.893     7.940    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.439     2.895    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.662ns  (logic 0.858ns (18.406%)  route 3.804ns (81.595%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566     3.256    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456     3.712 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.237     4.949    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.073 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844     5.917    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.041 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852     6.894    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.154     7.048 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.870     7.917    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y15         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.441     2.897    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y15         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.551ns  (logic 0.858ns (18.851%)  route 3.693ns (81.149%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566     3.256    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456     3.712 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.237     4.949    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.073 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844     5.917    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.041 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852     6.894    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.154     7.048 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.759     7.807    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y13         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.442     2.898    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y13         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.522ns  (logic 0.858ns (18.975%)  route 3.664ns (81.025%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566     3.256    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456     3.712 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.237     4.949    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.073 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844     5.917    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.041 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852     6.894    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.154     7.048 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.730     7.777    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y14         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.442     2.898    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y14         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.495ns  (logic 0.858ns (19.087%)  route 3.637ns (80.913%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566     3.256    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456     3.712 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.237     4.949    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.073 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844     5.917    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.041 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852     6.894    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.154     7.048 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.703     7.751    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y11         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.444     2.900    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y11         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.236ns  (logic 0.828ns (19.545%)  route 3.408ns (80.455%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566     3.256    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456     3.712 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.237     4.949    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.073 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844     5.917    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.041 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852     6.894    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.124     7.018 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.474     7.492    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X29Y8          FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.446     2.902    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y8          FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.236ns  (logic 0.828ns (19.545%)  route 3.408ns (80.455%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566     3.256    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456     3.712 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.237     4.949    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.073 f  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.844     5.917    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.041 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.852     6.894    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.124     7.018 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.474     7.492    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X29Y8          FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.446     2.902    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y8          FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.183    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.164     1.347 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.121     1.468    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X30Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.289%)  route 0.122ns (42.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.182    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X34Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDCE (Prop_fdce_C_Q)         0.164     1.346 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.122     1.468    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X32Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.183    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.164     1.347 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.122     1.469    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X30Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.183    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.164     1.347 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.122     1.469    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X30Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.183    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.164     1.347 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.122     1.469    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X30Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.048%)  route 0.129ns (43.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.182    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X34Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDCE (Prop_fdce_C_Q)         0.164     1.346 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.129     1.474    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X32Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.163%)  route 0.152ns (51.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.183    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     1.324 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.152     1.476    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in_1
    SLICE_X30Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y4          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.499%)  route 0.181ns (52.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.182    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X34Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDCE (Prop_fdce_C_Q)         0.164     1.346 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.181     1.527    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X32Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.414%)  route 0.182ns (52.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.182    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X34Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDCE (Prop_fdce_C_Q)         0.164     1.346 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.182     1.528    Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X32Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.555    Block_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y4          FDCE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.148ns (42.108%)  route 0.203ns (57.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.181    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y11         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.148     1.329 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/Q
                         net (fo=3, routed)           0.203     1.532    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[29]
    SLICE_X28Y11         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.831     1.554    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y11         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Block_Design_clk_wiz_0_0
  To Clock:  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.763ns  (logic 0.456ns (25.869%)  route 1.307ns (74.131%))
  Logic Levels:           0  
  Clock Path Skew:        3.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X29Y11         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           1.307     0.832    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X28Y11         FDCE                                         f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.444     2.900    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y11         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.561ns  (logic 0.456ns (29.215%)  route 1.105ns (70.785%))
  Logic Levels:           0  
  Clock Path Skew:        3.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.563    -0.933    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y13         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.477 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           1.105     0.628    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X29Y13         FDCE                                         f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.442     2.898    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y13         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.100ns  (logic 0.456ns (41.464%)  route 0.644ns (58.536%))
  Logic Levels:           0  
  Clock Path Skew:        3.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y10         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.644     0.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X29Y8          FDCE                                         f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.446     2.902    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y8          FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.100ns  (logic 0.456ns (41.464%)  route 0.644ns (58.536%))
  Logic Levels:           0  
  Clock Path Skew:        3.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y10         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.644     0.169    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X29Y8          FDCE                                         f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.446     2.902    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y8          FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.034ns  (logic 0.518ns (50.084%)  route 0.516ns (49.916%))
  Logic Levels:           0  
  Clock Path Skew:        3.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.562    -0.934    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X30Y14         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.416 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.516     0.100    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X28Y15         FDCE                                         f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.441     2.897    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y15         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.982ns  (logic 0.456ns (46.457%)  route 0.526ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        3.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.562    -0.934    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X32Y14         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.478 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.526     0.048    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X29Y14         FDCE                                         f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.442     2.898    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y14         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.818ns  (logic 0.367ns (44.889%)  route 0.451ns (55.111%))
  Logic Levels:           0  
  Clock Path Skew:        4.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    -1.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.443    -1.536    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X32Y14         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.367    -1.169 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.451    -0.719    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X29Y14         FDCE                                         f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.561     3.251    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y14         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.857ns  (logic 0.418ns (48.760%)  route 0.439ns (51.240%))
  Logic Levels:           0  
  Clock Path Skew:        4.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.249ns
    Source Clock Delay      (SCD):    -1.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.443    -1.536    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X30Y14         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDRE (Prop_fdre_C_Q)         0.418    -1.118 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.439    -0.679    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X28Y15         FDCE                                         f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.559     3.249    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y15         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.908ns  (logic 0.367ns (40.430%)  route 0.541ns (59.570%))
  Logic Levels:           0  
  Clock Path Skew:        4.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.446    -1.533    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y10         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.367    -1.166 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.541    -0.626    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X29Y8          FDCE                                         f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565     3.255    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y8          FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.908ns  (logic 0.367ns (40.430%)  route 0.541ns (59.570%))
  Logic Levels:           0  
  Clock Path Skew:        4.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.446    -1.533    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y10         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.367    -1.166 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.541    -0.626    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X29Y8          FDCE                                         f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565     3.255    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y8          FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.302ns  (logic 0.367ns (28.191%)  route 0.935ns (71.809%))
  Logic Levels:           0  
  Clock Path Skew:        4.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    -1.534ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.445    -1.534    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y13         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.367    -1.167 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.935    -0.232    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X29Y13         FDCE                                         f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.561     3.251    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y13         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.474ns  (logic 0.367ns (24.903%)  route 1.107ns (75.097%))
  Logic Levels:           0  
  Clock Path Skew:        4.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.447    -1.532    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X29Y11         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.367    -1.165 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           1.107    -0.059    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X28Y11         FDCE                                         f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.563     3.253    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y11         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Block_Design_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.102ns  (logic 1.596ns (26.148%)  route 4.507ns (73.852%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  reset_0_IBUF_inst/O
                         net (fo=2, routed)           3.866     5.312    Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X31Y6          LUT2 (Prop_lut2_I0_O)        0.149     5.461 r  Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.641     6.102    Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X33Y3          FDRE                                         r  Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.448    -1.531    Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X33Y3          FDRE                                         r  Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            Block_Design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.198ns  (logic 1.446ns (45.233%)  route 1.751ns (54.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    V12                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.751     3.198    Block_Design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X36Y0          FDRE                                         r  Block_Design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.449    -1.530    Block_Design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y0          FDRE                                         r  Block_Design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            Block_Design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.215ns (21.086%)  route 0.803ns (78.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    V12                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           0.803     1.018    Block_Design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X36Y0          FDRE                                         r  Block_Design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.835    -0.850    Block_Design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y0          FDRE                                         r  Block_Design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.259ns (11.578%)  route 1.977ns (88.422%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    H14                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  reset_0_IBUF_inst/O
                         net (fo=2, routed)           1.727     1.941    Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X31Y6          LUT2 (Prop_lut2_I0_O)        0.044     1.985 r  Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.250     2.236    Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X33Y3          FDRE                                         r  Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.834    -0.851    Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X33Y3          FDRE                                         r  Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_Block_Design_clk_wiz_0_0

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.830ns  (logic 3.471ns (50.823%)  route 3.359ns (49.177%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.553     3.243    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y18         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.860 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.806     5.666    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.841     6.507 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.507    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.624 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.624    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.905 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.440     7.344    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X30Y20         LUT3 (Prop_lut3_I1_O)        0.367     7.711 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           1.329     9.040    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X30Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.164 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.784     9.948    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X33Y29         LUT6 (Prop_lut6_I5_O)        0.124    10.072 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000    10.072    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X33Y29         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.437    -1.542    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y29         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.660ns  (logic 3.471ns (52.120%)  route 3.189ns (47.880%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.553     3.243    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y18         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.860 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.806     5.666    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.841     6.507 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.507    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.624 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.624    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.905 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.440     7.344    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X30Y20         LUT3 (Prop_lut3_I1_O)        0.367     7.711 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           1.329     9.040    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X30Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.164 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.614     9.778    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X33Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.902 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     9.902    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X33Y29         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.437    -1.542    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y29         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.662ns  (logic 2.856ns (77.990%)  route 0.806ns (22.010%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.553     3.243    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y18         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.860 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.806     5.666    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.841     6.507 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.507    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.624 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.624    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.905 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.905    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X30Y20         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.437    -1.542    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X30Y20         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 1.185ns (32.397%)  route 2.473ns (67.603%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549     3.239    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y27         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456     3.695 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           1.208     4.903    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X29Y19         LUT5 (Prop_lut5_I1_O)        0.152     5.055 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.264     6.319    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[8]
    SLICE_X33Y30         LUT3 (Prop_lut3_I2_O)        0.332     6.651 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__16/O
                         net (fo=1, routed)           0.000     6.651    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7/I131_out
    SLICE_X33Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     6.896 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.896    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/of_instr_ii_8
    SLICE_X33Y30         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.437    -1.542    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Clk
    SLICE_X33Y30         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.630ns  (logic 1.157ns (31.876%)  route 2.473ns (68.124%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549     3.239    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y27         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456     3.695 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           1.208     4.903    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X29Y19         LUT5 (Prop_lut5_I1_O)        0.152     5.055 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.264     6.319    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[8]
    SLICE_X33Y30         LUT3 (Prop_lut3_I2_O)        0.332     6.651 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__15/O
                         net (fo=1, routed)           0.000     6.651    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7/I1119_out
    SLICE_X33Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     6.868 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.868    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/of_instr_ii_30
    SLICE_X33Y30         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.437    -1.542    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Clk
    SLICE_X33Y30         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.465ns  (logic 0.916ns (26.436%)  route 2.549ns (73.564%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.558     3.248    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y33         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456     3.704 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/Q
                         net (fo=2, routed)           0.861     4.565    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X29Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.689 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           1.688     6.377    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[1]
    SLICE_X29Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.501 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__183/O
                         net (fo=1, routed)           0.000     6.501    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7/I093_out
    SLICE_X29Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     6.713 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.713    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/of_instr_ii_23
    SLICE_X29Y23         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.435    -1.544    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Clk
    SLICE_X29Y23         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.421ns  (logic 0.921ns (26.919%)  route 2.500ns (73.081%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.558     3.248    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y34         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.456     3.704 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/Q
                         net (fo=2, routed)           0.862     4.566    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X31Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.690 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           1.638     6.328    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[3]
    SLICE_X32Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.452 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     6.452    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7/I199_out
    SLICE_X32Y23         MUXF7 (Prop_muxf7_I1_O)      0.217     6.669 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.669    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/of_instr_ii_25
    SLICE_X32Y23         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.433    -1.546    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Clk
    SLICE_X32Y23         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.371ns  (logic 0.934ns (27.703%)  route 2.437ns (72.297%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.558     3.248    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y33         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456     3.704 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           0.845     4.549    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X29Y33         LUT5 (Prop_lut5_I1_O)        0.152     4.701 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.049     5.750    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native_3[0]
    SLICE_X30Y33         LUT3 (Prop_lut3_I2_O)        0.326     6.076 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/ibuffer_reg[2][32]_srl3_i_1/O
                         net (fo=1, routed)           0.543     6.619    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[10]
    SLICE_X30Y31         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.438    -1.541    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X30Y31         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/CLK

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.306ns  (logic 1.183ns (35.788%)  route 2.123ns (64.212%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.545     3.235    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y25         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.456     3.691 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/Q
                         net (fo=2, routed)           1.374     5.064    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.150     5.214 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.749     5.963    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[25]
    SLICE_X29Y31         LUT3 (Prop_lut3_I2_O)        0.332     6.295 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__82/O
                         net (fo=1, routed)           0.000     6.295    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/I1143_out
    SLICE_X29Y31         MUXF7 (Prop_muxf7_I1_O)      0.245     6.540 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.540    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/of_instr_ii_36
    SLICE_X29Y31         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.440    -1.539    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Clk
    SLICE_X29Y31         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.288ns  (logic 1.148ns (34.915%)  route 2.140ns (65.085%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.553     3.243    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y29         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.456     3.699 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/Q
                         net (fo=2, routed)           0.986     4.685    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X29Y29         LUT5 (Prop_lut5_I1_O)        0.152     4.837 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.153     5.991    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[9]
    SLICE_X34Y30         LUT3 (Prop_lut3_I2_O)        0.326     6.317 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__17/O
                         net (fo=1, routed)           0.000     6.317    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7/I1123_out
    SLICE_X34Y30         MUXF7 (Prop_muxf7_I1_O)      0.214     6.531 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.531    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/of_instr_ii_31
    SLICE_X34Y30         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.436    -1.543    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Clk
    SLICE_X34Y30         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Using_FPGA.Native/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.772%)  route 0.183ns (55.228%))
  Logic Levels:           0  
  Clock Path Skew:        -2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.182    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.148     1.330 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.183     1.512    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X28Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.834    -0.851    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X28Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.924%)  route 0.212ns (60.076%))
  Logic Levels:           0  
  Clock Path Skew:        -2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.181    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y11         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     1.322 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.212     1.534    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X33Y10         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.832    -0.853    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y10         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.635%)  route 0.266ns (65.365%))
  Logic Levels:           0  
  Clock Path Skew:        -2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.183    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y6          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.141     1.324 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.266     1.590    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X28Y7          FDCE                                         f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.834    -0.851    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y7          FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.226ns (41.591%)  route 0.317ns (58.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.173    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y27         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.128     1.301 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/Q
                         net (fo=2, routed)           0.195     1.496    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.098     1.594 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.122     1.716    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[11]
    SLICE_X30Y26         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.819    -0.866    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X30Y26         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/CLK

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.336%)  route 0.372ns (66.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.173    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y27         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141     1.314 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/Q
                         net (fo=2, routed)           0.249     1.563    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X31Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.608 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.123     1.731    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[16]
    SLICE_X30Y26         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.819    -0.866    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X30Y26         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/CLK

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][23]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.739%)  route 0.382ns (67.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.550     1.170    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y24         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141     1.311 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/Q
                         net (fo=2, routed)           0.249     1.560    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.605 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.133     1.738    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[19]
    SLICE_X30Y23         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][23]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.819    -0.866    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X30Y23         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][23]_srl3/CLK

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][35]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.184ns (32.564%)  route 0.381ns (67.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     1.174    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y29         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141     1.315 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           0.219     1.534    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X29Y29         LUT5 (Prop_lut5_I1_O)        0.043     1.577 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.162     1.739    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[7]
    SLICE_X30Y30         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][35]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.824    -0.861    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X30Y30         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][35]_srl3/CLK

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][9]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.184ns (30.969%)  route 0.410ns (69.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.550     1.170    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y25         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141     1.311 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/Q
                         net (fo=2, routed)           0.280     1.591    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X31Y27         LUT5 (Prop_lut5_I1_O)        0.043     1.634 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.130     1.764    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[23]
    SLICE_X30Y29         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][9]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.823    -0.862    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X30Y29         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][9]_srl3/CLK

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][42]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.544%)  route 0.404ns (68.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.178    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y33         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141     1.319 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/Q
                         net (fo=2, routed)           0.195     1.514    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X29Y33         LUT6 (Prop_lut6_I3_O)        0.045     1.559 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.208     1.767    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[0]
    SLICE_X30Y31         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][42]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.825    -0.860    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X30Y31         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][42]_srl3/CLK

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][13]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.184ns (30.195%)  route 0.425ns (69.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     1.174    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y29         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141     1.315 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           0.219     1.534    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X29Y29         LUT5 (Prop_lut5_I1_O)        0.043     1.577 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.206     1.783    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[7]
    SLICE_X30Y29         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][13]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.823    -0.862    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X30Y29         SRL16E                                       r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][13]_srl3/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_Block_Design_clk_wiz_0_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.628ns  (logic 0.573ns (35.187%)  route 1.055ns (64.813%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565     3.255    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.456     3.711 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.414     4.125    Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X31Y6          LUT2 (Prop_lut2_I1_O)        0.117     4.242 r  Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.641     4.883    Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X33Y3          FDRE                                         r  Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.448    -1.531    Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X33Y3          FDRE                                         r  Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 2.126ns (42.355%)  route 2.894ns (57.645%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.553     3.243    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y19         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     3.761 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.341     4.102    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.697 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.697    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.814 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.814    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.095 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.440     5.534    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X30Y20         LUT3 (Prop_lut3_I1_O)        0.367     5.901 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           1.329     7.230    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X30Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.354 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.784     8.138    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X33Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.262 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     8.262    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X33Y29         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.437    -1.542    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y29         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.850ns  (logic 2.126ns (43.840%)  route 2.724ns (56.160%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.553     3.243    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y19         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     3.761 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.341     4.102    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.697 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.697    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.814 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.814    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.095 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.440     5.534    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X30Y20         LUT3 (Prop_lut3_I1_O)        0.367     5.901 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           1.329     7.230    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X30Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.354 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.614     7.968    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X33Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.092 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     8.092    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X33Y29         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.437    -1.542    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y29         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.227ns  (logic 0.766ns (34.402%)  route 1.461ns (65.598%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.553     3.243    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y19         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     3.761 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.770     4.530    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.654 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.691     5.345    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.469 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.469    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X30Y13         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.443    -1.536    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X30Y13         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.217ns  (logic 0.766ns (34.557%)  route 1.451ns (65.443%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.553     3.243    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y19         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     3.761 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.770     4.530    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.654 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.681     5.335    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X30Y13         LUT5 (Prop_lut5_I2_O)        0.124     5.459 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.459    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X30Y13         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.443    -1.536    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X30Y13         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.184ns  (logic 0.766ns (35.081%)  route 1.418ns (64.919%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.553     3.243    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y19         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     3.761 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.753     4.513    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X31Y13         LUT5 (Prop_lut5_I4_O)        0.124     4.637 f  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_2/O
                         net (fo=1, routed)           0.665     5.302    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt124_out__0
    SLICE_X31Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.426 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.426    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0
    SLICE_X31Y13         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.443    -1.536    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y13         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.852ns  (logic 1.511ns (81.590%)  route 0.341ns (18.410%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.553     3.243    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y19         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     3.761 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.341     4.102    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.697 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.697    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.814 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.814    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.095 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.095    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X30Y20         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.437    -1.542    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X30Y20         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.461ns  (logic 0.642ns (43.937%)  route 0.819ns (56.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.558     3.248    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.518     3.766 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.819     4.585    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X30Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.709 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.709    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X30Y14         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.443    -1.536    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X30Y14         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.421ns  (logic 0.642ns (45.164%)  route 0.779ns (54.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.558     3.248    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.518     3.766 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.779     4.545    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X30Y14         LUT5 (Prop_lut5_I1_O)        0.124     4.669 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.669    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X30Y14         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.443    -1.536    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X30Y14         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.405ns  (logic 0.580ns (41.289%)  route 0.825ns (58.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565     3.255    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     3.711 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.825     4.535    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X35Y4          LUT2 (Prop_lut2_I1_O)        0.124     4.659 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     4.659    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X35Y4          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.447    -1.532    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X35Y4          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.190ns (32.343%)  route 0.397ns (67.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.183    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y6          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     1.324 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.147     1.471    Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X31Y6          LUT2 (Prop_lut2_I1_O)        0.049     1.520 r  Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.250     1.770    Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X33Y3          FDRE                                         r  Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.834    -0.851    Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X33Y3          FDRE                                         r  Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.684%)  route 0.108ns (43.316%))
  Logic Levels:           0  
  Clock Path Skew:        -2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561     1.181    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y11         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.141     1.322 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.108     1.430    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X29Y11         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.833    -0.852    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X29Y11         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.445%)  route 0.118ns (45.555%))
  Logic Levels:           0  
  Clock Path Skew:        -2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.179    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y15         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.141     1.320 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.118     1.438    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X28Y14         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.830    -0.855    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X28Y14         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.067%)  route 0.172ns (54.933%))
  Logic Levels:           0  
  Clock Path Skew:        -2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.179    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y14         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDCE (Prop_fdce_C_Q)         0.141     1.320 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.172     1.492    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X28Y14         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.830    -0.855    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X28Y14         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.243%)  route 0.185ns (56.757%))
  Logic Levels:           0  
  Clock Path Skew:        -2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562     1.182    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y8          FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDCE (Prop_fdce_C_Q)         0.141     1.323 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.185     1.508    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X28Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.834    -0.851    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X28Y9          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.312%)  route 0.200ns (58.688%))
  Logic Levels:           0  
  Clock Path Skew:        -2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.179    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y13         FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDCE (Prop_fdce_C_Q)         0.141     1.320 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.200     1.520    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X28Y13         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.830    -0.855    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X28Y13         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.256%)  route 0.218ns (60.744%))
  Logic Levels:           0  
  Clock Path Skew:        -2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562     1.182    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y8          FDCE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDCE (Prop_fdce_C_Q)         0.141     1.323 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.218     1.541    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X31Y10         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.832    -0.853    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X31Y10         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.816%)  route 0.247ns (54.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.179    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.164     1.343 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.247     1.590    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X30Y14         LUT4 (Prop_lut4_I0_O)        0.045     1.635 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.635    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X30Y14         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.829    -0.856    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X30Y14         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.288%)  route 0.252ns (54.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.179    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y15         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.164     1.343 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.252     1.595    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X30Y14         LUT5 (Prop_lut5_I1_O)        0.045     1.640 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.640    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X30Y14         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.829    -0.856    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X30Y14         FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.852%)  route 0.293ns (61.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.183    Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y5          FDRE                                         r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.324 r  Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.293     1.617    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X35Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.662 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.662    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X35Y4          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.833    -0.852    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X35Y4          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Block_Design_clk_wiz_0_0
  To Clock:  clk_out1_Block_Design_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.155ns  (logic 0.580ns (50.209%)  route 0.575ns (49.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.566    -0.930    Block_Design_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X35Y4          FDRE                                         r  Block_Design_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  Block_Design_i/rst_clk_wiz_0_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.575     0.101    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.124     0.225 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     0.225    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X35Y4          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.447    -1.532    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X35Y4          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.940ns  (logic 0.467ns (49.672%)  route 0.473ns (50.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.447    -1.532    Block_Design_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X35Y4          FDRE                                         r  Block_Design_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.367    -1.165 r  Block_Design_i/rst_clk_wiz_0_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.473    -0.692    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.100    -0.592 r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.592    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X35Y4          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.566    -0.930    Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X35Y4          FDRE                                         r  Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.417ns  (logic 1.783ns (15.617%)  route 9.634ns (84.383%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/G
    SLICE_X49Y4          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/Q
                         net (fo=15, routed)          2.197     2.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/Q[43]
    SLICE_X46Y0          LUT5 (Prop_lut5_I3_O)        0.152     2.908 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_38/O
                         net (fo=4, routed)           1.210     4.118    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_38_n_0
    SLICE_X51Y0          LUT6 (Prop_lut6_I0_O)        0.348     4.466 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_59/O
                         net (fo=2, routed)           0.671     5.136    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_59_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I0_O)        0.124     5.260 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_47/O
                         net (fo=28, routed)          1.414     6.675    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/sel0[3]
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.150     6.825 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[45]_i_15/O
                         net (fo=23, routed)          2.335     9.160    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[45]_i_15_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.326     9.486 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[29]_i_3/O
                         net (fo=1, routed)           0.961    10.447    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[29]_i_3_n_0
    SLICE_X57Y3          LUT5 (Prop_lut5_I2_O)        0.124    10.571 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[29]_i_1/O
                         net (fo=1, routed)           0.847    11.417    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[29]_i_1_n_0
    SLICE_X56Y7          LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[32]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.798ns  (logic 1.783ns (16.512%)  route 9.015ns (83.488%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/G
    SLICE_X49Y4          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/Q
                         net (fo=15, routed)          2.197     2.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/Q[43]
    SLICE_X46Y0          LUT5 (Prop_lut5_I3_O)        0.152     2.908 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_38/O
                         net (fo=4, routed)           1.210     4.118    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_38_n_0
    SLICE_X51Y0          LUT6 (Prop_lut6_I0_O)        0.348     4.466 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_59/O
                         net (fo=2, routed)           0.671     5.136    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_59_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I0_O)        0.124     5.260 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_47/O
                         net (fo=28, routed)          1.414     6.675    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/sel0[3]
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.150     6.825 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[45]_i_15/O
                         net (fo=23, routed)          2.185     9.010    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[45]_i_15_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.326     9.336 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[32]_i_3/O
                         net (fo=1, routed)           0.959    10.295    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[32]_i_3_n_0
    SLICE_X56Y4          LUT5 (Prop_lut5_I2_O)        0.124    10.419 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[32]_i_1/O
                         net (fo=1, routed)           0.379    10.798    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[32]_i_1_n_0
    SLICE_X56Y4          LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.755ns  (logic 1.783ns (16.579%)  route 8.972ns (83.421%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/G
    SLICE_X49Y4          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/Q
                         net (fo=15, routed)          2.197     2.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/Q[43]
    SLICE_X46Y0          LUT5 (Prop_lut5_I3_O)        0.152     2.908 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_38/O
                         net (fo=4, routed)           1.210     4.118    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_38_n_0
    SLICE_X51Y0          LUT6 (Prop_lut6_I0_O)        0.348     4.466 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_59/O
                         net (fo=2, routed)           0.671     5.136    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_59_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I0_O)        0.124     5.260 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_47/O
                         net (fo=28, routed)          1.414     6.675    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/sel0[3]
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.150     6.825 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[45]_i_15/O
                         net (fo=23, routed)          2.116     8.941    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[45]_i_15_n_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I2_O)        0.326     9.267 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[31]_i_3/O
                         net (fo=1, routed)           0.814    10.081    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[31]_i_3_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I2_O)        0.124    10.205 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[31]_i_1/O
                         net (fo=1, routed)           0.550    10.755    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[31]_i_1_n_0
    SLICE_X56Y5          LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.709ns  (logic 1.783ns (16.649%)  route 8.926ns (83.351%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/G
    SLICE_X49Y4          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/Q
                         net (fo=15, routed)          2.197     2.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/Q[43]
    SLICE_X46Y0          LUT5 (Prop_lut5_I3_O)        0.152     2.908 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_38/O
                         net (fo=4, routed)           1.210     4.118    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_38_n_0
    SLICE_X51Y0          LUT6 (Prop_lut6_I0_O)        0.348     4.466 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_59/O
                         net (fo=2, routed)           0.671     5.136    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_59_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I0_O)        0.124     5.260 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_47/O
                         net (fo=28, routed)          1.414     6.675    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/sel0[3]
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.150     6.825 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[45]_i_15/O
                         net (fo=23, routed)          2.357     9.182    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[45]_i_15_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I2_O)        0.326     9.508 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[28]_i_3/O
                         net (fo=1, routed)           0.477     9.986    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[28]_i_3_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I2_O)        0.124    10.110 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[28]_i_1/O
                         net (fo=1, routed)           0.600    10.709    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[28]_i_1_n_0
    SLICE_X56Y7          LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.701ns  (logic 1.783ns (16.662%)  route 8.918ns (83.338%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/G
    SLICE_X49Y4          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/Q
                         net (fo=15, routed)          2.197     2.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/Q[43]
    SLICE_X46Y0          LUT5 (Prop_lut5_I3_O)        0.152     2.908 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_38/O
                         net (fo=4, routed)           1.210     4.118    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_38_n_0
    SLICE_X51Y0          LUT6 (Prop_lut6_I0_O)        0.348     4.466 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_59/O
                         net (fo=2, routed)           0.671     5.136    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_59_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I0_O)        0.124     5.260 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_47/O
                         net (fo=28, routed)          1.414     6.675    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/sel0[3]
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.150     6.825 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[45]_i_15/O
                         net (fo=23, routed)          2.182     9.007    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[45]_i_15_n_0
    SLICE_X54Y4          LUT5 (Prop_lut5_I2_O)        0.326     9.333 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[30]_i_3/O
                         net (fo=1, routed)           0.651     9.984    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[30]_i_3_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.124    10.108 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[30]_i_1/O
                         net (fo=1, routed)           0.593    10.701    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[30]_i_1_n_0
    SLICE_X58Y4          LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[35]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.651ns  (logic 1.783ns (16.740%)  route 8.868ns (83.260%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/G
    SLICE_X49Y4          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/Q
                         net (fo=15, routed)          2.197     2.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/Q[43]
    SLICE_X46Y0          LUT5 (Prop_lut5_I3_O)        0.152     2.908 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_38/O
                         net (fo=4, routed)           1.210     4.118    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_38_n_0
    SLICE_X51Y0          LUT6 (Prop_lut6_I0_O)        0.348     4.466 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_59/O
                         net (fo=2, routed)           0.671     5.136    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_59_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I0_O)        0.124     5.260 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_47/O
                         net (fo=28, routed)          1.414     6.675    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/sel0[3]
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.150     6.825 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[45]_i_15/O
                         net (fo=23, routed)          2.183     9.008    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[45]_i_15_n_0
    SLICE_X55Y4          LUT5 (Prop_lut5_I2_O)        0.326     9.334 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[35]_i_3/O
                         net (fo=1, routed)           0.673    10.007    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[35]_i_3_n_0
    SLICE_X56Y4          LUT5 (Prop_lut5_I2_O)        0.124    10.131 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[35]_i_1/O
                         net (fo=1, routed)           0.520    10.651    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[35]_i_1_n_0
    SLICE_X56Y5          LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[34]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.596ns  (logic 1.783ns (16.828%)  route 8.813ns (83.172%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/G
    SLICE_X49Y4          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/Q
                         net (fo=15, routed)          2.197     2.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/Q[43]
    SLICE_X46Y0          LUT5 (Prop_lut5_I3_O)        0.152     2.908 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_38/O
                         net (fo=4, routed)           1.210     4.118    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_38_n_0
    SLICE_X51Y0          LUT6 (Prop_lut6_I0_O)        0.348     4.466 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_59/O
                         net (fo=2, routed)           0.671     5.136    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_59_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I0_O)        0.124     5.260 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_47/O
                         net (fo=28, routed)          1.414     6.675    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/sel0[3]
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.150     6.825 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[45]_i_15/O
                         net (fo=23, routed)          2.024     8.849    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[45]_i_15_n_0
    SLICE_X55Y3          LUT5 (Prop_lut5_I2_O)        0.326     9.175 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[34]_i_3/O
                         net (fo=1, routed)           0.823     9.998    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[34]_i_3_n_0
    SLICE_X57Y4          LUT5 (Prop_lut5_I2_O)        0.124    10.122 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[34]_i_1/O
                         net (fo=1, routed)           0.474    10.596    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[34]_i_1_n_0
    SLICE_X56Y7          LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[36]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.453ns  (logic 1.783ns (17.058%)  route 8.670ns (82.942%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/G
    SLICE_X49Y4          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/Q
                         net (fo=15, routed)          2.197     2.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/Q[43]
    SLICE_X46Y0          LUT5 (Prop_lut5_I3_O)        0.152     2.908 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_38/O
                         net (fo=4, routed)           1.210     4.118    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_38_n_0
    SLICE_X51Y0          LUT6 (Prop_lut6_I0_O)        0.348     4.466 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_59/O
                         net (fo=2, routed)           0.671     5.136    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_59_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I0_O)        0.124     5.260 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_47/O
                         net (fo=28, routed)          1.414     6.675    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/sel0[3]
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.150     6.825 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[45]_i_15/O
                         net (fo=23, routed)          2.024     8.849    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[45]_i_15_n_0
    SLICE_X54Y2          LUT5 (Prop_lut5_I2_O)        0.326     9.175 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[36]_i_3/O
                         net (fo=1, routed)           0.821     9.996    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[36]_i_3_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I2_O)        0.124    10.120 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[36]_i_1/O
                         net (fo=1, routed)           0.332    10.453    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[36]_i_1_n_0
    SLICE_X54Y2          LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[38]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.406ns  (logic 1.665ns (16.001%)  route 8.741ns (83.999%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/G
    SLICE_X49Y4          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/Q
                         net (fo=15, routed)          2.197     2.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/Q[43]
    SLICE_X46Y0          LUT5 (Prop_lut5_I3_O)        0.152     2.908 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_38/O
                         net (fo=4, routed)           0.853     3.761    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_38_n_0
    SLICE_X46Y0          LUT6 (Prop_lut6_I0_O)        0.348     4.109 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_17__0/O
                         net (fo=32, routed)          1.321     5.430    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/sel0[13]
    SLICE_X45Y5          LUT3 (Prop_lut3_I2_O)        0.150     5.580 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[45]_i_8/O
                         net (fo=24, routed)          2.668     8.248    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[45]_i_8_n_0
    SLICE_X59Y2          LUT5 (Prop_lut5_I2_O)        0.332     8.580 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[38]_i_2/O
                         net (fo=1, routed)           1.109     9.689    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[38]_i_2_n_0
    SLICE_X57Y2          LUT5 (Prop_lut5_I1_O)        0.124     9.813 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[38]_i_1/O
                         net (fo=1, routed)           0.593    10.406    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[38]_i_1_n_0
    SLICE_X57Y2          LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.259ns  (logic 2.421ns (23.600%)  route 7.838ns (76.400%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT2=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/G
    SLICE_X49Y4          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/Q
                         net (fo=15, routed)          2.197     2.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/Q[43]
    SLICE_X46Y0          LUT5 (Prop_lut5_I3_O)        0.152     2.908 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_38/O
                         net (fo=4, routed)           0.985     3.893    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_38_n_0
    SLICE_X51Y0          LUT6 (Prop_lut6_I0_O)        0.348     4.241 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_48/O
                         net (fo=2, routed)           0.750     4.990    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_48_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.124     5.114 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_25/O
                         net (fo=26, routed)          2.323     7.437    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/sel0[0]
    SLICE_X45Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.561 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]_i_25/O
                         net (fo=1, routed)           0.497     8.058    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]_i_25_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.124     8.182 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]_i_16/O
                         net (fo=1, routed)           1.086     9.269    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]_i_16_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124     9.393 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     9.393    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]_i_5_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.925 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]_i_1_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.259 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.259    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_1__0_n_6
    SLICE_X43Y6          LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.203ns (57.419%)  route 0.151ns (42.581%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[22]/G
    SLICE_X57Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[22]/Q
                         net (fo=2, routed)           0.151     0.309    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/adder_out[22]
    SLICE_X57Y26         LUT6 (Prop_lut6_I4_O)        0.045     0.354 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[22]_i_1/O
                         net (fo=2, routed)           0.000     0.354    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[22]_i_1_n_0
    SLICE_X57Y26         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_e_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.288ns (75.149%)  route 0.095ns (24.851%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_e_reg[1]/G
    SLICE_X54Y28         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_e_reg[1]/Q
                         net (fo=2, routed)           0.095     0.273    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e0_carry__0_0[1]
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.045     0.318 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.318    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e0_carry_i_3_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.383 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e0_carry/O[1]
                         net (fo=1, routed)           0.000     0.383    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e0_carry_n_6
    SLICE_X55Y28         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.203ns (50.952%)  route 0.195ns (49.048%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e_reg[4]/G
    SLICE_X55Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e_reg[4]/Q
                         net (fo=1, routed)           0.195     0.353    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/o_e[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.398 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/o_exponent_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.398    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser_n_27
    SLICE_X55Y27         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.203ns (50.414%)  route 0.200ns (49.586%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[5]/G
    SLICE_X62Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[5]/Q
                         net (fo=1, routed)           0.200     0.358    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/o_m[5]
    SLICE_X61Y25         LUT6 (Prop_lut6_I3_O)        0.045     0.403 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/o_mantissa_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.403    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser_n_19
    SLICE_X61Y25         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.282ns (68.658%)  route 0.129ns (31.342%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[0]/G
    SLICE_X44Y6          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[0]/Q
                         net (fo=2, routed)           0.129     0.287    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_1__0_0[0]
    SLICE_X43Y5          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.411 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.411    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]_i_1_n_6
    SLICE_X43Y5          LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.248ns (59.807%)  route 0.167ns (40.193%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[2]/G
    SLICE_X61Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[2]/Q
                         net (fo=24, routed)          0.113     0.271    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/Q[2]
    SLICE_X60Y27         LUT6 (Prop_lut6_I2_O)        0.045     0.316 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[6]_i_3/O
                         net (fo=1, routed)           0.054     0.370    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[6]_i_3_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.415 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.415    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[6]_i_1_n_0
    SLICE_X60Y27         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.286ns (67.596%)  route 0.137ns (32.404%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]/G
    SLICE_X42Y6          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]/Q
                         net (fo=1, routed)           0.137     0.315    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_1__0_0[7]
    SLICE_X43Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.360 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_3__0/O
                         net (fo=1, routed)           0.000     0.360    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_3__0_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.423 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.423    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_1__0_n_4
    SLICE_X43Y6          LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.223ns (52.667%)  route 0.200ns (47.333%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[3]/G
    SLICE_X60Y27         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[3]/Q
                         net (fo=1, routed)           0.200     0.378    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/o_m[3]
    SLICE_X60Y25         LUT6 (Prop_lut6_I3_O)        0.045     0.423 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/o_mantissa_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.423    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser_n_21
    SLICE_X60Y25         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.305ns (71.589%)  route 0.121ns (28.411%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[2]/G
    SLICE_X42Y6          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[2]/Q
                         net (fo=2, routed)           0.121     0.299    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_1__0_0[2]
    SLICE_X43Y5          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.426 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.426    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]_i_1_n_4
    SLICE_X43Y5          LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.203ns (47.605%)  route 0.223ns (52.395%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[12]/G
    SLICE_X61Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[12]/Q
                         net (fo=22, routed)          0.168     0.326    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/Q[12]
    SLICE_X61Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.371 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[13]_i_1/O
                         net (fo=1, routed)           0.055     0.426    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[13]_i_1_n_0
    SLICE_X60Y27         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Block_Design_clk_wiz_0_0
  To Clock:  

Max Delay           154 Endpoints
Min Delay           154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        66.091ns  (logic 31.683ns (47.939%)  route 34.408ns (52.061%))
  Logic Levels:           103  (CARRY4=54 LUT1=1 LUT2=21 LUT3=3 LUT4=24)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q
                         net (fo=24, routed)          0.695     0.220    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46/O
                         net (fo=1, routed)           0.000     0.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.984 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/O[3]
                         net (fo=4, routed)           0.798     1.782    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[11]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.298     2.080 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26/O
                         net (fo=1, routed)           0.000     2.080    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     2.656 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/O[3]
                         net (fo=4, routed)           0.977     3.633    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[15]
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.333     3.966 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     3.966    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     4.538 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_3__0/O[3]
                         net (fo=4, routed)           0.834     5.372    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder112_in[19]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.300     5.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     5.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_2/O[3]
                         net (fo=47, routed)          0.863     7.108    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_6[2]
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.306     7.414 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_72/O
                         net (fo=1, routed)           0.000     7.414    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_72_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.644 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_53/O[1]
                         net (fo=4, routed)           0.740     8.384    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder18_in[1]
    SLICE_X40Y6          LUT2 (Prop_lut2_I0_O)        0.306     8.690 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_81/O
                         net (fo=1, routed)           0.000     8.690    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_81_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.917 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_74/O[1]
                         net (fo=2, routed)           0.607     9.523    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder09_out[1]
    SLICE_X39Y7          LUT4 (Prop_lut4_I2_O)        0.303     9.826 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_71/O
                         net (fo=1, routed)           0.000     9.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_71_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.074 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_53/O[2]
                         net (fo=4, routed)           0.629    10.703    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder16_in[2]
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.302    11.005 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_80/O
                         net (fo=1, routed)           0.000    11.005    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_80_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.253 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_74/O[2]
                         net (fo=2, routed)           0.687    11.940    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder07_out[2]
    SLICE_X37Y8          LUT4 (Prop_lut4_I2_O)        0.302    12.242 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_70/O
                         net (fo=1, routed)           0.000    12.242    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_70_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.490 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_53/O[3]
                         net (fo=4, routed)           0.612    13.103    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder14_in[3]
    SLICE_X36Y6          LUT2 (Prop_lut2_I0_O)        0.306    13.409 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_79/O
                         net (fo=1, routed)           0.000    13.409    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_79_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.657 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_74/O[3]
                         net (fo=2, routed)           0.618    14.275    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder05_out[3]
    SLICE_X36Y13         LUT4 (Prop_lut4_I2_O)        0.306    14.581 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_61/O
                         net (fo=1, routed)           0.000    14.581    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_61_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.828 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_39/O[0]
                         net (fo=4, routed)           0.327    15.155    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder12_in[4]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.299    15.454 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    15.454    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_78_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.701 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_62/O[0]
                         net (fo=2, routed)           0.756    16.457    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder03_out[4]
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.299    16.756 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_60/O
                         net (fo=1, routed)           0.000    16.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_60_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.983 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_39/O[1]
                         net (fo=4, routed)           0.778    17.761    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder10_in[5]
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.064 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_77/O
                         net (fo=1, routed)           0.000    18.064    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_77_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.291 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_62/O[1]
                         net (fo=2, routed)           0.719    19.010    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder01_out[5]
    SLICE_X37Y23         LUT4 (Prop_lut4_I2_O)        0.303    19.313 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_59/O
                         net (fo=1, routed)           0.000    19.313    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_59_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    19.561 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_39/O[2]
                         net (fo=4, routed)           0.612    20.174    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder1[6]
    SLICE_X38Y19         LUT2 (Prop_lut2_I0_O)        0.302    20.476 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_78/O
                         net (fo=1, routed)           0.000    20.476    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_78_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    20.726 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_63/O[2]
                         net (fo=2, routed)           0.578    21.303    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder0[6]
    SLICE_X39Y19         LUT4 (Prop_lut4_I2_O)        0.301    21.604 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_59/O
                         net (fo=1, routed)           0.000    21.604    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_59_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.852 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_40/O[3]
                         net (fo=4, routed)           0.719    22.571    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/a_mantissa1[7]
    SLICE_X41Y20         LUT2 (Prop_lut2_I0_O)        0.306    22.877 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_75/O
                         net (fo=1, routed)           0.000    22.877    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_75_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.125 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_62/O[3]
                         net (fo=2, routed)           0.554    23.679    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder044_out[7]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.306    23.985 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_47/O
                         net (fo=1, routed)           0.000    23.985    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.237 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_22/O[0]
                         net (fo=4, routed)           0.564    24.801    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder142_in[8]
    SLICE_X47Y21         LUT2 (Prop_lut2_I0_O)        0.295    25.096 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_66/O
                         net (fo=1, routed)           0.000    25.096    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_66_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.343 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_48/O[0]
                         net (fo=2, routed)           0.645    25.988    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder043_out[8]
    SLICE_X48Y22         LUT4 (Prop_lut4_I2_O)        0.299    26.287 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_46/O
                         net (fo=1, routed)           0.000    26.287    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_46_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    26.514 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_22/O[1]
                         net (fo=4, routed)           0.787    27.302    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder140_in[9]
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.303    27.605 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_65/O
                         net (fo=1, routed)           0.000    27.605    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_65_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    27.835 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_48/O[1]
                         net (fo=2, routed)           0.769    28.604    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder041_out[9]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.306    28.910 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_45/O
                         net (fo=1, routed)           0.000    28.910    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_45_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    29.160 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_22/O[2]
                         net (fo=4, routed)           0.311    29.471    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder138_in[10]
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.301    29.772 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_64/O
                         net (fo=1, routed)           0.000    29.772    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_64_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    30.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_48/O[2]
                         net (fo=2, routed)           0.671    30.690    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder039_out[10]
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.302    30.992 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_44/O
                         net (fo=1, routed)           0.000    30.992    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_44_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    31.247 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_22/O[3]
                         net (fo=4, routed)           0.533    31.780    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder136_in[11]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.307    32.087 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_63/O
                         net (fo=1, routed)           0.000    32.087    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_63_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    32.342 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_48/O[3]
                         net (fo=2, routed)           0.637    32.979    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder037_out[11]
    SLICE_X55Y21         LUT4 (Prop_lut4_I2_O)        0.307    33.286 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_30/O
                         net (fo=1, routed)           0.000    33.286    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_30_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.533 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_11/O[0]
                         net (fo=4, routed)           0.580    34.114    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder134_in[12]
    SLICE_X53Y21         LUT2 (Prop_lut2_I0_O)        0.299    34.413 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_52/O
                         net (fo=1, routed)           0.000    34.413    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_52_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    34.660 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_31/O[0]
                         net (fo=2, routed)           0.868    35.527    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder035_out[12]
    SLICE_X45Y22         LUT4 (Prop_lut4_I2_O)        0.299    35.826 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_29/O
                         net (fo=1, routed)           0.000    35.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_29_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    36.053 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_11/O[1]
                         net (fo=4, routed)           0.616    36.669    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder132_in[13]
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.303    36.972 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_51/O
                         net (fo=1, routed)           0.000    36.972    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    37.199 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_31/O[1]
                         net (fo=2, routed)           0.879    38.078    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder033_out[13]
    SLICE_X45Y14         LUT4 (Prop_lut4_I2_O)        0.303    38.381 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    38.381    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_28_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.629 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_11/O[2]
                         net (fo=4, routed)           0.688    39.317    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder130_in[14]
    SLICE_X46Y17         LUT2 (Prop_lut2_I0_O)        0.302    39.619 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_50/O
                         net (fo=1, routed)           0.000    39.619    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_50_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    39.869 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_31/O[2]
                         net (fo=2, routed)           0.454    40.324    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder031_out[14]
    SLICE_X47Y16         LUT4 (Prop_lut4_I2_O)        0.301    40.625 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_27/O
                         net (fo=1, routed)           0.000    40.625    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_27_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    40.873 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_11__0/O[3]
                         net (fo=4, routed)           0.569    41.442    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder128_in[15]
    SLICE_X48Y17         LUT2 (Prop_lut2_I0_O)        0.306    41.748 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_49/O
                         net (fo=1, routed)           0.000    41.748    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_49_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.996 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_31/O[3]
                         net (fo=2, routed)           0.718    42.714    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder029_out[15]
    SLICE_X52Y15         LUT4 (Prop_lut4_I2_O)        0.306    43.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_19/O
                         net (fo=1, routed)           0.000    43.020    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_19_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    43.272 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_3/O[0]
                         net (fo=4, routed)           0.726    43.998    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder126_in[16]
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.295    44.293 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_38/O
                         net (fo=1, routed)           0.000    44.293    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_38_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    44.545 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_21/O[0]
                         net (fo=2, routed)           0.652    45.197    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder027_out[16]
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.295    45.492 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_18/O
                         net (fo=1, routed)           0.000    45.492    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_18_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.719 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_3/O[1]
                         net (fo=4, routed)           0.536    46.255    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder124_in[17]
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.303    46.558 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_37/O
                         net (fo=1, routed)           0.000    46.558    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_37_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    46.785 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_21/O[1]
                         net (fo=2, routed)           0.709    47.494    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder025_out[17]
    SLICE_X51Y9          LUT4 (Prop_lut4_I2_O)        0.303    47.797 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_17/O
                         net (fo=1, routed)           0.000    47.797    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_17_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.045 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_3/O[2]
                         net (fo=4, routed)           0.649    48.694    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder122_in[18]
    SLICE_X49Y4          LUT2 (Prop_lut2_I0_O)        0.302    48.996 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_36/O
                         net (fo=1, routed)           0.000    48.996    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_36_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    49.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_21/O[2]
                         net (fo=2, routed)           0.421    49.665    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder023_out[18]
    SLICE_X48Y5          LUT4 (Prop_lut4_I2_O)        0.302    49.967 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_16__0/O
                         net (fo=1, routed)           0.000    49.967    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_16__0_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.368 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    50.368    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_3__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.681 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_2__0/O[3]
                         net (fo=47, routed)          0.804    51.485    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_11[2]
    SLICE_X49Y6          LUT4 (Prop_lut4_I1_O)        0.306    51.791 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_70/O
                         net (fo=1, routed)           0.000    51.791    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_70_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.192 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    52.192    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_53_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.526 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_39/O[1]
                         net (fo=4, routed)           0.901    53.427    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder118_in[5]
    SLICE_X49Y20         LUT2 (Prop_lut2_I0_O)        0.303    53.730 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_77/O
                         net (fo=1, routed)           0.000    53.730    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_77_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.280 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    54.280    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_62_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    54.614 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_48/O[1]
                         net (fo=2, routed)           0.937    55.550    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder019_out[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I2_O)        0.303    55.853 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_45/O
                         net (fo=1, routed)           0.000    55.853    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    56.251 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.251    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.473 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_11/O[0]
                         net (fo=4, routed)           0.661    57.134    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[12]
    SLICE_X50Y15         LUT2 (Prop_lut2_I0_O)        0.299    57.433 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_52/O
                         net (fo=1, routed)           0.000    57.433    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_52_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    57.977 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_31/O[2]
                         net (fo=2, routed)           1.021    58.998    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder017_out[14]
    SLICE_X50Y9          LUT4 (Prop_lut4_I2_O)        0.301    59.299 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_27/O
                         net (fo=1, routed)           0.000    59.299    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_27_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    59.675 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.675    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.894 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_3/O[0]
                         net (fo=4, routed)           0.820    60.714    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[16]
    SLICE_X52Y9          LUT2 (Prop_lut2_I0_O)        0.295    61.009 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_38/O
                         net (fo=1, routed)           0.000    61.009    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_38_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    61.522 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.522    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_21_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.741 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_20/O[0]
                         net (fo=2, routed)           0.922    62.663    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_38[0]
    SLICE_X51Y16         LUT4 (Prop_lut4_I2_O)        0.295    62.958 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_9__0/O
                         net (fo=1, routed)           0.000    62.958    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_9__0_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    63.598 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_2__0/O[3]
                         net (fo=47, routed)          0.877    64.475    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/o_mantissa_reg[7][0]
    SLICE_X56Y10         LUT1 (Prop_lut1_I0_O)        0.306    64.781 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.379    65.160    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1__0_n_0
    SLICE_X56Y10         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.971ns  (logic 29.935ns (47.538%)  route 33.036ns (52.462%))
  Logic Levels:           99  (CARRY4=52 LUT1=1 LUT2=20 LUT3=3 LUT4=23)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q
                         net (fo=24, routed)          0.695     0.220    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46/O
                         net (fo=1, routed)           0.000     0.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.984 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/O[3]
                         net (fo=4, routed)           0.798     1.782    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[11]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.298     2.080 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26/O
                         net (fo=1, routed)           0.000     2.080    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     2.656 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/O[3]
                         net (fo=4, routed)           0.977     3.633    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[15]
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.333     3.966 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     3.966    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     4.538 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_3__0/O[3]
                         net (fo=4, routed)           0.834     5.372    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder112_in[19]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.300     5.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     5.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_2/O[3]
                         net (fo=47, routed)          0.863     7.108    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_6[2]
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.306     7.414 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_72/O
                         net (fo=1, routed)           0.000     7.414    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_72_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.644 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_53/O[1]
                         net (fo=4, routed)           0.740     8.384    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder18_in[1]
    SLICE_X40Y6          LUT2 (Prop_lut2_I0_O)        0.306     8.690 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_81/O
                         net (fo=1, routed)           0.000     8.690    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_81_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.917 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_74/O[1]
                         net (fo=2, routed)           0.607     9.523    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder09_out[1]
    SLICE_X39Y7          LUT4 (Prop_lut4_I2_O)        0.303     9.826 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_71/O
                         net (fo=1, routed)           0.000     9.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_71_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.074 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_53/O[2]
                         net (fo=4, routed)           0.629    10.703    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder16_in[2]
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.302    11.005 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_80/O
                         net (fo=1, routed)           0.000    11.005    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_80_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.253 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_74/O[2]
                         net (fo=2, routed)           0.687    11.940    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder07_out[2]
    SLICE_X37Y8          LUT4 (Prop_lut4_I2_O)        0.302    12.242 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_70/O
                         net (fo=1, routed)           0.000    12.242    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_70_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.490 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_53/O[3]
                         net (fo=4, routed)           0.612    13.103    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder14_in[3]
    SLICE_X36Y6          LUT2 (Prop_lut2_I0_O)        0.306    13.409 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_79/O
                         net (fo=1, routed)           0.000    13.409    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_79_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.657 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_74/O[3]
                         net (fo=2, routed)           0.618    14.275    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder05_out[3]
    SLICE_X36Y13         LUT4 (Prop_lut4_I2_O)        0.306    14.581 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_61/O
                         net (fo=1, routed)           0.000    14.581    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_61_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.828 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_39/O[0]
                         net (fo=4, routed)           0.327    15.155    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder12_in[4]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.299    15.454 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    15.454    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_78_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.701 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_62/O[0]
                         net (fo=2, routed)           0.756    16.457    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder03_out[4]
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.299    16.756 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_60/O
                         net (fo=1, routed)           0.000    16.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_60_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.983 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_39/O[1]
                         net (fo=4, routed)           0.778    17.761    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder10_in[5]
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.064 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_77/O
                         net (fo=1, routed)           0.000    18.064    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_77_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.291 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_62/O[1]
                         net (fo=2, routed)           0.719    19.010    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder01_out[5]
    SLICE_X37Y23         LUT4 (Prop_lut4_I2_O)        0.303    19.313 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_59/O
                         net (fo=1, routed)           0.000    19.313    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_59_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    19.561 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_39/O[2]
                         net (fo=4, routed)           0.612    20.174    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder1[6]
    SLICE_X38Y19         LUT2 (Prop_lut2_I0_O)        0.302    20.476 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_78/O
                         net (fo=1, routed)           0.000    20.476    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_78_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    20.726 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_63/O[2]
                         net (fo=2, routed)           0.578    21.303    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder0[6]
    SLICE_X39Y19         LUT4 (Prop_lut4_I2_O)        0.301    21.604 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_59/O
                         net (fo=1, routed)           0.000    21.604    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_59_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.852 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_40/O[3]
                         net (fo=4, routed)           0.719    22.571    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/a_mantissa1[7]
    SLICE_X41Y20         LUT2 (Prop_lut2_I0_O)        0.306    22.877 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_75/O
                         net (fo=1, routed)           0.000    22.877    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_75_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.125 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_62/O[3]
                         net (fo=2, routed)           0.554    23.679    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder044_out[7]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.306    23.985 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_47/O
                         net (fo=1, routed)           0.000    23.985    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.237 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_22/O[0]
                         net (fo=4, routed)           0.564    24.801    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder142_in[8]
    SLICE_X47Y21         LUT2 (Prop_lut2_I0_O)        0.295    25.096 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_66/O
                         net (fo=1, routed)           0.000    25.096    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_66_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.343 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_48/O[0]
                         net (fo=2, routed)           0.645    25.988    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder043_out[8]
    SLICE_X48Y22         LUT4 (Prop_lut4_I2_O)        0.299    26.287 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_46/O
                         net (fo=1, routed)           0.000    26.287    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_46_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    26.514 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_22/O[1]
                         net (fo=4, routed)           0.787    27.302    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder140_in[9]
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.303    27.605 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_65/O
                         net (fo=1, routed)           0.000    27.605    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_65_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    27.835 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_48/O[1]
                         net (fo=2, routed)           0.769    28.604    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder041_out[9]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.306    28.910 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_45/O
                         net (fo=1, routed)           0.000    28.910    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_45_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    29.160 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_22/O[2]
                         net (fo=4, routed)           0.311    29.471    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder138_in[10]
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.301    29.772 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_64/O
                         net (fo=1, routed)           0.000    29.772    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_64_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    30.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_48/O[2]
                         net (fo=2, routed)           0.671    30.690    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder039_out[10]
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.302    30.992 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_44/O
                         net (fo=1, routed)           0.000    30.992    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_44_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    31.247 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_22/O[3]
                         net (fo=4, routed)           0.533    31.780    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder136_in[11]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.307    32.087 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_63/O
                         net (fo=1, routed)           0.000    32.087    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_63_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    32.342 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_48/O[3]
                         net (fo=2, routed)           0.637    32.979    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder037_out[11]
    SLICE_X55Y21         LUT4 (Prop_lut4_I2_O)        0.307    33.286 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_30/O
                         net (fo=1, routed)           0.000    33.286    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_30_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.533 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_11/O[0]
                         net (fo=4, routed)           0.580    34.114    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder134_in[12]
    SLICE_X53Y21         LUT2 (Prop_lut2_I0_O)        0.299    34.413 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_52/O
                         net (fo=1, routed)           0.000    34.413    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_52_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    34.660 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_31/O[0]
                         net (fo=2, routed)           0.868    35.527    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder035_out[12]
    SLICE_X45Y22         LUT4 (Prop_lut4_I2_O)        0.299    35.826 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_29/O
                         net (fo=1, routed)           0.000    35.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_29_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    36.053 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_11/O[1]
                         net (fo=4, routed)           0.616    36.669    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder132_in[13]
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.303    36.972 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_51/O
                         net (fo=1, routed)           0.000    36.972    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    37.199 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_31/O[1]
                         net (fo=2, routed)           0.879    38.078    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder033_out[13]
    SLICE_X45Y14         LUT4 (Prop_lut4_I2_O)        0.303    38.381 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    38.381    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_28_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.629 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_11/O[2]
                         net (fo=4, routed)           0.688    39.317    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder130_in[14]
    SLICE_X46Y17         LUT2 (Prop_lut2_I0_O)        0.302    39.619 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_50/O
                         net (fo=1, routed)           0.000    39.619    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_50_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    39.869 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_31/O[2]
                         net (fo=2, routed)           0.454    40.324    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder031_out[14]
    SLICE_X47Y16         LUT4 (Prop_lut4_I2_O)        0.301    40.625 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_27/O
                         net (fo=1, routed)           0.000    40.625    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_27_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    40.873 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_11__0/O[3]
                         net (fo=4, routed)           0.569    41.442    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder128_in[15]
    SLICE_X48Y17         LUT2 (Prop_lut2_I0_O)        0.306    41.748 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_49/O
                         net (fo=1, routed)           0.000    41.748    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_49_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.996 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_31/O[3]
                         net (fo=2, routed)           0.718    42.714    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder029_out[15]
    SLICE_X52Y15         LUT4 (Prop_lut4_I2_O)        0.306    43.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_19/O
                         net (fo=1, routed)           0.000    43.020    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_19_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    43.272 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_3/O[0]
                         net (fo=4, routed)           0.726    43.998    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder126_in[16]
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.295    44.293 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_38/O
                         net (fo=1, routed)           0.000    44.293    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_38_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    44.545 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_21/O[0]
                         net (fo=2, routed)           0.652    45.197    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder027_out[16]
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.295    45.492 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_18/O
                         net (fo=1, routed)           0.000    45.492    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_18_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.719 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_3/O[1]
                         net (fo=4, routed)           0.536    46.255    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder124_in[17]
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.303    46.558 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_37/O
                         net (fo=1, routed)           0.000    46.558    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_37_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    46.785 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_21/O[1]
                         net (fo=2, routed)           0.709    47.494    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder025_out[17]
    SLICE_X51Y9          LUT4 (Prop_lut4_I2_O)        0.303    47.797 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_17/O
                         net (fo=1, routed)           0.000    47.797    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_17_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.045 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_3/O[2]
                         net (fo=4, routed)           0.649    48.694    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder122_in[18]
    SLICE_X49Y4          LUT2 (Prop_lut2_I0_O)        0.302    48.996 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_36/O
                         net (fo=1, routed)           0.000    48.996    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_36_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    49.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_21/O[2]
                         net (fo=2, routed)           0.421    49.665    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder023_out[18]
    SLICE_X48Y5          LUT4 (Prop_lut4_I2_O)        0.302    49.967 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_16__0/O
                         net (fo=1, routed)           0.000    49.967    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_16__0_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.368 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    50.368    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_3__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.681 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_2__0/O[3]
                         net (fo=47, routed)          0.804    51.485    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_11[2]
    SLICE_X49Y6          LUT4 (Prop_lut4_I1_O)        0.306    51.791 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_70/O
                         net (fo=1, routed)           0.000    51.791    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_70_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.192 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    52.192    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_53_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.526 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_39/O[1]
                         net (fo=4, routed)           0.901    53.427    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder118_in[5]
    SLICE_X49Y20         LUT2 (Prop_lut2_I0_O)        0.303    53.730 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_77/O
                         net (fo=1, routed)           0.000    53.730    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_77_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.280 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    54.280    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_62_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    54.614 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_48/O[1]
                         net (fo=2, routed)           0.937    55.550    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder019_out[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I2_O)        0.303    55.853 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_45/O
                         net (fo=1, routed)           0.000    55.853    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    56.251 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.251    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.473 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_11/O[0]
                         net (fo=4, routed)           0.661    57.134    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[12]
    SLICE_X50Y15         LUT2 (Prop_lut2_I0_O)        0.299    57.433 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_52/O
                         net (fo=1, routed)           0.000    57.433    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_52_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    57.977 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_31/O[2]
                         net (fo=2, routed)           1.021    58.998    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder017_out[14]
    SLICE_X50Y9          LUT4 (Prop_lut4_I2_O)        0.301    59.299 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_27/O
                         net (fo=1, routed)           0.000    59.299    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_27_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    59.675 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.675    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.792 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.792    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_3_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    60.107 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_2/O[3]
                         net (fo=47, routed)          0.918    61.025    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/o_mantissa_reg[8][0]
    SLICE_X56Y11         LUT1 (Prop_lut1_I0_O)        0.307    61.332 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.708    62.040    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1__0_n_0
    SLICE_X60Y11         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.007ns  (logic 28.336ns (47.221%)  route 31.671ns (52.779%))
  Logic Levels:           94  (CARRY4=49 LUT1=1 LUT2=19 LUT3=3 LUT4=22)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q
                         net (fo=24, routed)          0.695     0.220    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46/O
                         net (fo=1, routed)           0.000     0.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.984 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/O[3]
                         net (fo=4, routed)           0.798     1.782    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[11]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.298     2.080 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26/O
                         net (fo=1, routed)           0.000     2.080    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     2.656 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/O[3]
                         net (fo=4, routed)           0.977     3.633    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[15]
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.333     3.966 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     3.966    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     4.538 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_3__0/O[3]
                         net (fo=4, routed)           0.834     5.372    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder112_in[19]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.300     5.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     5.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_2/O[3]
                         net (fo=47, routed)          0.863     7.108    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_6[2]
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.306     7.414 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_72/O
                         net (fo=1, routed)           0.000     7.414    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_72_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.644 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_53/O[1]
                         net (fo=4, routed)           0.740     8.384    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder18_in[1]
    SLICE_X40Y6          LUT2 (Prop_lut2_I0_O)        0.306     8.690 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_81/O
                         net (fo=1, routed)           0.000     8.690    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_81_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.917 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_74/O[1]
                         net (fo=2, routed)           0.607     9.523    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder09_out[1]
    SLICE_X39Y7          LUT4 (Prop_lut4_I2_O)        0.303     9.826 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_71/O
                         net (fo=1, routed)           0.000     9.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_71_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.074 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_53/O[2]
                         net (fo=4, routed)           0.629    10.703    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder16_in[2]
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.302    11.005 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_80/O
                         net (fo=1, routed)           0.000    11.005    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_80_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.253 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_74/O[2]
                         net (fo=2, routed)           0.687    11.940    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder07_out[2]
    SLICE_X37Y8          LUT4 (Prop_lut4_I2_O)        0.302    12.242 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_70/O
                         net (fo=1, routed)           0.000    12.242    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_70_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.490 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_53/O[3]
                         net (fo=4, routed)           0.612    13.103    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder14_in[3]
    SLICE_X36Y6          LUT2 (Prop_lut2_I0_O)        0.306    13.409 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_79/O
                         net (fo=1, routed)           0.000    13.409    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_79_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.657 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_74/O[3]
                         net (fo=2, routed)           0.618    14.275    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder05_out[3]
    SLICE_X36Y13         LUT4 (Prop_lut4_I2_O)        0.306    14.581 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_61/O
                         net (fo=1, routed)           0.000    14.581    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_61_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.828 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_39/O[0]
                         net (fo=4, routed)           0.327    15.155    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder12_in[4]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.299    15.454 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    15.454    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_78_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.701 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_62/O[0]
                         net (fo=2, routed)           0.756    16.457    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder03_out[4]
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.299    16.756 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_60/O
                         net (fo=1, routed)           0.000    16.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_60_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.983 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_39/O[1]
                         net (fo=4, routed)           0.778    17.761    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder10_in[5]
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.064 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_77/O
                         net (fo=1, routed)           0.000    18.064    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_77_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.291 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_62/O[1]
                         net (fo=2, routed)           0.719    19.010    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder01_out[5]
    SLICE_X37Y23         LUT4 (Prop_lut4_I2_O)        0.303    19.313 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_59/O
                         net (fo=1, routed)           0.000    19.313    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_59_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    19.561 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_39/O[2]
                         net (fo=4, routed)           0.612    20.174    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder1[6]
    SLICE_X38Y19         LUT2 (Prop_lut2_I0_O)        0.302    20.476 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_78/O
                         net (fo=1, routed)           0.000    20.476    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_78_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    20.726 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_63/O[2]
                         net (fo=2, routed)           0.578    21.303    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder0[6]
    SLICE_X39Y19         LUT4 (Prop_lut4_I2_O)        0.301    21.604 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_59/O
                         net (fo=1, routed)           0.000    21.604    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_59_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.852 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_40/O[3]
                         net (fo=4, routed)           0.719    22.571    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/a_mantissa1[7]
    SLICE_X41Y20         LUT2 (Prop_lut2_I0_O)        0.306    22.877 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_75/O
                         net (fo=1, routed)           0.000    22.877    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_75_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.125 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_62/O[3]
                         net (fo=2, routed)           0.554    23.679    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder044_out[7]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.306    23.985 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_47/O
                         net (fo=1, routed)           0.000    23.985    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.237 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_22/O[0]
                         net (fo=4, routed)           0.564    24.801    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder142_in[8]
    SLICE_X47Y21         LUT2 (Prop_lut2_I0_O)        0.295    25.096 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_66/O
                         net (fo=1, routed)           0.000    25.096    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_66_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.343 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_48/O[0]
                         net (fo=2, routed)           0.645    25.988    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder043_out[8]
    SLICE_X48Y22         LUT4 (Prop_lut4_I2_O)        0.299    26.287 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_46/O
                         net (fo=1, routed)           0.000    26.287    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_46_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    26.514 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_22/O[1]
                         net (fo=4, routed)           0.787    27.302    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder140_in[9]
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.303    27.605 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_65/O
                         net (fo=1, routed)           0.000    27.605    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_65_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    27.835 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_48/O[1]
                         net (fo=2, routed)           0.769    28.604    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder041_out[9]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.306    28.910 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_45/O
                         net (fo=1, routed)           0.000    28.910    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_45_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    29.160 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_22/O[2]
                         net (fo=4, routed)           0.311    29.471    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder138_in[10]
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.301    29.772 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_64/O
                         net (fo=1, routed)           0.000    29.772    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_64_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    30.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_48/O[2]
                         net (fo=2, routed)           0.671    30.690    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder039_out[10]
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.302    30.992 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_44/O
                         net (fo=1, routed)           0.000    30.992    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_44_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    31.247 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_22/O[3]
                         net (fo=4, routed)           0.533    31.780    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder136_in[11]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.307    32.087 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_63/O
                         net (fo=1, routed)           0.000    32.087    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_63_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    32.342 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_48/O[3]
                         net (fo=2, routed)           0.637    32.979    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder037_out[11]
    SLICE_X55Y21         LUT4 (Prop_lut4_I2_O)        0.307    33.286 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_30/O
                         net (fo=1, routed)           0.000    33.286    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_30_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.533 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_11/O[0]
                         net (fo=4, routed)           0.580    34.114    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder134_in[12]
    SLICE_X53Y21         LUT2 (Prop_lut2_I0_O)        0.299    34.413 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_52/O
                         net (fo=1, routed)           0.000    34.413    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_52_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    34.660 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_31/O[0]
                         net (fo=2, routed)           0.868    35.527    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder035_out[12]
    SLICE_X45Y22         LUT4 (Prop_lut4_I2_O)        0.299    35.826 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_29/O
                         net (fo=1, routed)           0.000    35.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_29_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    36.053 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_11/O[1]
                         net (fo=4, routed)           0.616    36.669    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder132_in[13]
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.303    36.972 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_51/O
                         net (fo=1, routed)           0.000    36.972    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    37.199 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_31/O[1]
                         net (fo=2, routed)           0.879    38.078    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder033_out[13]
    SLICE_X45Y14         LUT4 (Prop_lut4_I2_O)        0.303    38.381 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    38.381    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_28_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.629 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_11/O[2]
                         net (fo=4, routed)           0.688    39.317    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder130_in[14]
    SLICE_X46Y17         LUT2 (Prop_lut2_I0_O)        0.302    39.619 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_50/O
                         net (fo=1, routed)           0.000    39.619    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_50_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    39.869 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_31/O[2]
                         net (fo=2, routed)           0.454    40.324    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder031_out[14]
    SLICE_X47Y16         LUT4 (Prop_lut4_I2_O)        0.301    40.625 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_27/O
                         net (fo=1, routed)           0.000    40.625    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_27_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    40.873 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_11__0/O[3]
                         net (fo=4, routed)           0.569    41.442    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder128_in[15]
    SLICE_X48Y17         LUT2 (Prop_lut2_I0_O)        0.306    41.748 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_49/O
                         net (fo=1, routed)           0.000    41.748    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_49_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.996 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_31/O[3]
                         net (fo=2, routed)           0.718    42.714    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder029_out[15]
    SLICE_X52Y15         LUT4 (Prop_lut4_I2_O)        0.306    43.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_19/O
                         net (fo=1, routed)           0.000    43.020    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_19_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    43.272 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_3/O[0]
                         net (fo=4, routed)           0.726    43.998    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder126_in[16]
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.295    44.293 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_38/O
                         net (fo=1, routed)           0.000    44.293    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_38_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    44.545 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_21/O[0]
                         net (fo=2, routed)           0.652    45.197    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder027_out[16]
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.295    45.492 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_18/O
                         net (fo=1, routed)           0.000    45.492    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_18_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.719 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_3/O[1]
                         net (fo=4, routed)           0.536    46.255    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder124_in[17]
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.303    46.558 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_37/O
                         net (fo=1, routed)           0.000    46.558    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_37_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    46.785 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_21/O[1]
                         net (fo=2, routed)           0.709    47.494    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder025_out[17]
    SLICE_X51Y9          LUT4 (Prop_lut4_I2_O)        0.303    47.797 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_17/O
                         net (fo=1, routed)           0.000    47.797    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_17_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.045 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_3/O[2]
                         net (fo=4, routed)           0.649    48.694    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder122_in[18]
    SLICE_X49Y4          LUT2 (Prop_lut2_I0_O)        0.302    48.996 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_36/O
                         net (fo=1, routed)           0.000    48.996    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_36_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    49.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_21/O[2]
                         net (fo=2, routed)           0.421    49.665    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder023_out[18]
    SLICE_X48Y5          LUT4 (Prop_lut4_I2_O)        0.302    49.967 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_16__0/O
                         net (fo=1, routed)           0.000    49.967    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_16__0_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.368 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    50.368    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_3__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.681 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_2__0/O[3]
                         net (fo=47, routed)          0.807    51.488    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_11[2]
    SLICE_X49Y7          LUT4 (Prop_lut4_I1_O)        0.306    51.794 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_60/O
                         net (fo=1, routed)           0.000    51.794    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_60_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    52.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_39_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.458    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_22_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.792 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_11/O[1]
                         net (fo=4, routed)           1.133    53.925    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder118_in[13]
    SLICE_X49Y22         LUT2 (Prop_lut2_I0_O)        0.303    54.228 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_51/O
                         net (fo=1, routed)           0.000    54.228    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_51_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.778 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.778    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_31_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    55.112 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_21/O[1]
                         net (fo=2, routed)           0.937    56.049    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder019_out[17]
    SLICE_X49Y17         LUT4 (Prop_lut4_I2_O)        0.303    56.352 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_17/O
                         net (fo=1, routed)           0.000    56.352    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_17_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    56.750 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    56.750    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_3_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.063 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_2/O[3]
                         net (fo=47, routed)          1.328    58.391    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/o_mantissa_reg[9][0]
    SLICE_X56Y10         LUT1 (Prop_lut1_I0_O)        0.306    58.697 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.379    59.076    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1__0_n_0
    SLICE_X56Y10         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.777ns  (logic 26.342ns (47.228%)  route 29.435ns (52.772%))
  Logic Levels:           90  (CARRY4=47 LUT1=1 LUT2=18 LUT3=3 LUT4=21)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q
                         net (fo=24, routed)          0.695     0.220    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46/O
                         net (fo=1, routed)           0.000     0.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.984 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/O[3]
                         net (fo=4, routed)           0.798     1.782    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[11]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.298     2.080 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26/O
                         net (fo=1, routed)           0.000     2.080    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     2.656 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/O[3]
                         net (fo=4, routed)           0.977     3.633    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[15]
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.333     3.966 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     3.966    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     4.538 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_3__0/O[3]
                         net (fo=4, routed)           0.834     5.372    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder112_in[19]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.300     5.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     5.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_2/O[3]
                         net (fo=47, routed)          0.863     7.108    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_6[2]
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.306     7.414 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_72/O
                         net (fo=1, routed)           0.000     7.414    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_72_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.644 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_53/O[1]
                         net (fo=4, routed)           0.740     8.384    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder18_in[1]
    SLICE_X40Y6          LUT2 (Prop_lut2_I0_O)        0.306     8.690 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_81/O
                         net (fo=1, routed)           0.000     8.690    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_81_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.917 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_74/O[1]
                         net (fo=2, routed)           0.607     9.523    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder09_out[1]
    SLICE_X39Y7          LUT4 (Prop_lut4_I2_O)        0.303     9.826 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_71/O
                         net (fo=1, routed)           0.000     9.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_71_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.074 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_53/O[2]
                         net (fo=4, routed)           0.629    10.703    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder16_in[2]
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.302    11.005 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_80/O
                         net (fo=1, routed)           0.000    11.005    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_80_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.253 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_74/O[2]
                         net (fo=2, routed)           0.687    11.940    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder07_out[2]
    SLICE_X37Y8          LUT4 (Prop_lut4_I2_O)        0.302    12.242 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_70/O
                         net (fo=1, routed)           0.000    12.242    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_70_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.490 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_53/O[3]
                         net (fo=4, routed)           0.612    13.103    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder14_in[3]
    SLICE_X36Y6          LUT2 (Prop_lut2_I0_O)        0.306    13.409 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_79/O
                         net (fo=1, routed)           0.000    13.409    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_79_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.657 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_74/O[3]
                         net (fo=2, routed)           0.618    14.275    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder05_out[3]
    SLICE_X36Y13         LUT4 (Prop_lut4_I2_O)        0.306    14.581 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_61/O
                         net (fo=1, routed)           0.000    14.581    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_61_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.828 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_39/O[0]
                         net (fo=4, routed)           0.327    15.155    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder12_in[4]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.299    15.454 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    15.454    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_78_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.701 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_62/O[0]
                         net (fo=2, routed)           0.756    16.457    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder03_out[4]
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.299    16.756 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_60/O
                         net (fo=1, routed)           0.000    16.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_60_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.983 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_39/O[1]
                         net (fo=4, routed)           0.778    17.761    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder10_in[5]
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.064 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_77/O
                         net (fo=1, routed)           0.000    18.064    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_77_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.291 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_62/O[1]
                         net (fo=2, routed)           0.719    19.010    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder01_out[5]
    SLICE_X37Y23         LUT4 (Prop_lut4_I2_O)        0.303    19.313 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_59/O
                         net (fo=1, routed)           0.000    19.313    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_59_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    19.561 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_39/O[2]
                         net (fo=4, routed)           0.612    20.174    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder1[6]
    SLICE_X38Y19         LUT2 (Prop_lut2_I0_O)        0.302    20.476 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_78/O
                         net (fo=1, routed)           0.000    20.476    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_78_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    20.726 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_63/O[2]
                         net (fo=2, routed)           0.578    21.303    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder0[6]
    SLICE_X39Y19         LUT4 (Prop_lut4_I2_O)        0.301    21.604 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_59/O
                         net (fo=1, routed)           0.000    21.604    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_59_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.852 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_40/O[3]
                         net (fo=4, routed)           0.719    22.571    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/a_mantissa1[7]
    SLICE_X41Y20         LUT2 (Prop_lut2_I0_O)        0.306    22.877 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_75/O
                         net (fo=1, routed)           0.000    22.877    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_75_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.125 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_62/O[3]
                         net (fo=2, routed)           0.554    23.679    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder044_out[7]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.306    23.985 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_47/O
                         net (fo=1, routed)           0.000    23.985    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.237 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_22/O[0]
                         net (fo=4, routed)           0.564    24.801    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder142_in[8]
    SLICE_X47Y21         LUT2 (Prop_lut2_I0_O)        0.295    25.096 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_66/O
                         net (fo=1, routed)           0.000    25.096    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_66_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.343 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_48/O[0]
                         net (fo=2, routed)           0.645    25.988    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder043_out[8]
    SLICE_X48Y22         LUT4 (Prop_lut4_I2_O)        0.299    26.287 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_46/O
                         net (fo=1, routed)           0.000    26.287    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_46_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    26.514 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_22/O[1]
                         net (fo=4, routed)           0.787    27.302    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder140_in[9]
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.303    27.605 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_65/O
                         net (fo=1, routed)           0.000    27.605    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_65_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    27.835 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_48/O[1]
                         net (fo=2, routed)           0.769    28.604    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder041_out[9]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.306    28.910 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_45/O
                         net (fo=1, routed)           0.000    28.910    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_45_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    29.160 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_22/O[2]
                         net (fo=4, routed)           0.311    29.471    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder138_in[10]
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.301    29.772 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_64/O
                         net (fo=1, routed)           0.000    29.772    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_64_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    30.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_48/O[2]
                         net (fo=2, routed)           0.671    30.690    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder039_out[10]
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.302    30.992 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_44/O
                         net (fo=1, routed)           0.000    30.992    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_44_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    31.247 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_22/O[3]
                         net (fo=4, routed)           0.533    31.780    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder136_in[11]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.307    32.087 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_63/O
                         net (fo=1, routed)           0.000    32.087    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_63_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    32.342 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_48/O[3]
                         net (fo=2, routed)           0.637    32.979    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder037_out[11]
    SLICE_X55Y21         LUT4 (Prop_lut4_I2_O)        0.307    33.286 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_30/O
                         net (fo=1, routed)           0.000    33.286    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_30_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.533 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_11/O[0]
                         net (fo=4, routed)           0.580    34.114    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder134_in[12]
    SLICE_X53Y21         LUT2 (Prop_lut2_I0_O)        0.299    34.413 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_52/O
                         net (fo=1, routed)           0.000    34.413    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_52_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    34.660 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_31/O[0]
                         net (fo=2, routed)           0.868    35.527    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder035_out[12]
    SLICE_X45Y22         LUT4 (Prop_lut4_I2_O)        0.299    35.826 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_29/O
                         net (fo=1, routed)           0.000    35.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_29_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    36.053 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_11/O[1]
                         net (fo=4, routed)           0.616    36.669    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder132_in[13]
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.303    36.972 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_51/O
                         net (fo=1, routed)           0.000    36.972    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    37.199 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_31/O[1]
                         net (fo=2, routed)           0.879    38.078    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder033_out[13]
    SLICE_X45Y14         LUT4 (Prop_lut4_I2_O)        0.303    38.381 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    38.381    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_28_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.629 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_11/O[2]
                         net (fo=4, routed)           0.688    39.317    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder130_in[14]
    SLICE_X46Y17         LUT2 (Prop_lut2_I0_O)        0.302    39.619 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_50/O
                         net (fo=1, routed)           0.000    39.619    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_50_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    39.869 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_31/O[2]
                         net (fo=2, routed)           0.454    40.324    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder031_out[14]
    SLICE_X47Y16         LUT4 (Prop_lut4_I2_O)        0.301    40.625 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_27/O
                         net (fo=1, routed)           0.000    40.625    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_27_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    40.873 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_11__0/O[3]
                         net (fo=4, routed)           0.569    41.442    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder128_in[15]
    SLICE_X48Y17         LUT2 (Prop_lut2_I0_O)        0.306    41.748 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_49/O
                         net (fo=1, routed)           0.000    41.748    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_49_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.996 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_31/O[3]
                         net (fo=2, routed)           0.718    42.714    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder029_out[15]
    SLICE_X52Y15         LUT4 (Prop_lut4_I2_O)        0.306    43.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_19/O
                         net (fo=1, routed)           0.000    43.020    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_19_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    43.272 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_3/O[0]
                         net (fo=4, routed)           0.726    43.998    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder126_in[16]
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.295    44.293 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_38/O
                         net (fo=1, routed)           0.000    44.293    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_38_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    44.545 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_21/O[0]
                         net (fo=2, routed)           0.652    45.197    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder027_out[16]
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.295    45.492 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_18/O
                         net (fo=1, routed)           0.000    45.492    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_18_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.719 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_3/O[1]
                         net (fo=4, routed)           0.536    46.255    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder124_in[17]
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.303    46.558 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_37/O
                         net (fo=1, routed)           0.000    46.558    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_37_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    46.785 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_21/O[1]
                         net (fo=2, routed)           0.709    47.494    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder025_out[17]
    SLICE_X51Y9          LUT4 (Prop_lut4_I2_O)        0.303    47.797 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_17/O
                         net (fo=1, routed)           0.000    47.797    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_17_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.045 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_3/O[2]
                         net (fo=4, routed)           0.649    48.694    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder122_in[18]
    SLICE_X49Y4          LUT2 (Prop_lut2_I0_O)        0.302    48.996 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_36/O
                         net (fo=1, routed)           0.000    48.996    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_36_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    49.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_21/O[2]
                         net (fo=2, routed)           0.421    49.665    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder023_out[18]
    SLICE_X48Y5          LUT4 (Prop_lut4_I2_O)        0.302    49.967 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_16__0/O
                         net (fo=1, routed)           0.000    49.967    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_16__0_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.368 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    50.368    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_3__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.681 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_2__0/O[3]
                         net (fo=47, routed)          0.807    51.488    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_11[2]
    SLICE_X49Y7          LUT4 (Prop_lut4_I1_O)        0.306    51.794 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_60/O
                         net (fo=1, routed)           0.000    51.794    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_60_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    52.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_39_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.458    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_22_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.572    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_11_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.686    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_3_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.999 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[10]_i_2/O[3]
                         net (fo=47, routed)          1.119    54.117    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/o_mantissa_reg[10][0]
    SLICE_X56Y10         LUT1 (Prop_lut1_I0_O)        0.306    54.423 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1__0/O
                         net (fo=1, routed)           0.422    54.846    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1__0_n_0
    SLICE_X59Y10         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.578ns  (logic 24.831ns (46.346%)  route 28.747ns (53.654%))
  Logic Levels:           84  (CARRY4=42 LUT1=1 LUT2=18 LUT3=3 LUT4=20)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q
                         net (fo=24, routed)          0.695     0.220    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46/O
                         net (fo=1, routed)           0.000     0.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.984 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/O[3]
                         net (fo=4, routed)           0.798     1.782    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[11]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.298     2.080 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26/O
                         net (fo=1, routed)           0.000     2.080    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     2.656 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/O[3]
                         net (fo=4, routed)           0.977     3.633    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[15]
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.333     3.966 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     3.966    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     4.538 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_3__0/O[3]
                         net (fo=4, routed)           0.834     5.372    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder112_in[19]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.300     5.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     5.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_2/O[3]
                         net (fo=47, routed)          0.863     7.108    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_6[2]
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.306     7.414 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_72/O
                         net (fo=1, routed)           0.000     7.414    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_72_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.644 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_53/O[1]
                         net (fo=4, routed)           0.740     8.384    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder18_in[1]
    SLICE_X40Y6          LUT2 (Prop_lut2_I0_O)        0.306     8.690 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_81/O
                         net (fo=1, routed)           0.000     8.690    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_81_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.917 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_74/O[1]
                         net (fo=2, routed)           0.607     9.523    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder09_out[1]
    SLICE_X39Y7          LUT4 (Prop_lut4_I2_O)        0.303     9.826 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_71/O
                         net (fo=1, routed)           0.000     9.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_71_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.074 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_53/O[2]
                         net (fo=4, routed)           0.629    10.703    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder16_in[2]
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.302    11.005 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_80/O
                         net (fo=1, routed)           0.000    11.005    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_80_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.253 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_74/O[2]
                         net (fo=2, routed)           0.687    11.940    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder07_out[2]
    SLICE_X37Y8          LUT4 (Prop_lut4_I2_O)        0.302    12.242 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_70/O
                         net (fo=1, routed)           0.000    12.242    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_70_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.490 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_53/O[3]
                         net (fo=4, routed)           0.612    13.103    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder14_in[3]
    SLICE_X36Y6          LUT2 (Prop_lut2_I0_O)        0.306    13.409 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_79/O
                         net (fo=1, routed)           0.000    13.409    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_79_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.657 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_74/O[3]
                         net (fo=2, routed)           0.618    14.275    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder05_out[3]
    SLICE_X36Y13         LUT4 (Prop_lut4_I2_O)        0.306    14.581 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_61/O
                         net (fo=1, routed)           0.000    14.581    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_61_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.828 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_39/O[0]
                         net (fo=4, routed)           0.327    15.155    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder12_in[4]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.299    15.454 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    15.454    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_78_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.701 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_62/O[0]
                         net (fo=2, routed)           0.756    16.457    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder03_out[4]
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.299    16.756 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_60/O
                         net (fo=1, routed)           0.000    16.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_60_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.983 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_39/O[1]
                         net (fo=4, routed)           0.778    17.761    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder10_in[5]
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.064 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_77/O
                         net (fo=1, routed)           0.000    18.064    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_77_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.291 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_62/O[1]
                         net (fo=2, routed)           0.719    19.010    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder01_out[5]
    SLICE_X37Y23         LUT4 (Prop_lut4_I2_O)        0.303    19.313 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_59/O
                         net (fo=1, routed)           0.000    19.313    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_59_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    19.561 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_39/O[2]
                         net (fo=4, routed)           0.612    20.174    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder1[6]
    SLICE_X38Y19         LUT2 (Prop_lut2_I0_O)        0.302    20.476 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_78/O
                         net (fo=1, routed)           0.000    20.476    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_78_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    20.726 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_63/O[2]
                         net (fo=2, routed)           0.578    21.303    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder0[6]
    SLICE_X39Y19         LUT4 (Prop_lut4_I2_O)        0.301    21.604 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_59/O
                         net (fo=1, routed)           0.000    21.604    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_59_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.852 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_40/O[3]
                         net (fo=4, routed)           0.719    22.571    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/a_mantissa1[7]
    SLICE_X41Y20         LUT2 (Prop_lut2_I0_O)        0.306    22.877 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_75/O
                         net (fo=1, routed)           0.000    22.877    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_75_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.125 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_62/O[3]
                         net (fo=2, routed)           0.554    23.679    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder044_out[7]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.306    23.985 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_47/O
                         net (fo=1, routed)           0.000    23.985    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.237 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_22/O[0]
                         net (fo=4, routed)           0.564    24.801    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder142_in[8]
    SLICE_X47Y21         LUT2 (Prop_lut2_I0_O)        0.295    25.096 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_66/O
                         net (fo=1, routed)           0.000    25.096    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_66_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.343 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_48/O[0]
                         net (fo=2, routed)           0.645    25.988    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder043_out[8]
    SLICE_X48Y22         LUT4 (Prop_lut4_I2_O)        0.299    26.287 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_46/O
                         net (fo=1, routed)           0.000    26.287    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_46_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    26.514 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_22/O[1]
                         net (fo=4, routed)           0.787    27.302    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder140_in[9]
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.303    27.605 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_65/O
                         net (fo=1, routed)           0.000    27.605    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_65_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    27.835 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_48/O[1]
                         net (fo=2, routed)           0.769    28.604    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder041_out[9]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.306    28.910 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_45/O
                         net (fo=1, routed)           0.000    28.910    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_45_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    29.160 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_22/O[2]
                         net (fo=4, routed)           0.311    29.471    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder138_in[10]
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.301    29.772 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_64/O
                         net (fo=1, routed)           0.000    29.772    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_64_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    30.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_48/O[2]
                         net (fo=2, routed)           0.671    30.690    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder039_out[10]
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.302    30.992 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_44/O
                         net (fo=1, routed)           0.000    30.992    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_44_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    31.247 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_22/O[3]
                         net (fo=4, routed)           0.533    31.780    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder136_in[11]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.307    32.087 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_63/O
                         net (fo=1, routed)           0.000    32.087    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_63_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    32.342 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_48/O[3]
                         net (fo=2, routed)           0.637    32.979    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder037_out[11]
    SLICE_X55Y21         LUT4 (Prop_lut4_I2_O)        0.307    33.286 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_30/O
                         net (fo=1, routed)           0.000    33.286    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_30_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.533 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_11/O[0]
                         net (fo=4, routed)           0.580    34.114    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder134_in[12]
    SLICE_X53Y21         LUT2 (Prop_lut2_I0_O)        0.299    34.413 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_52/O
                         net (fo=1, routed)           0.000    34.413    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_52_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    34.660 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_31/O[0]
                         net (fo=2, routed)           0.868    35.527    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder035_out[12]
    SLICE_X45Y22         LUT4 (Prop_lut4_I2_O)        0.299    35.826 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_29/O
                         net (fo=1, routed)           0.000    35.826    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_29_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    36.053 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_11/O[1]
                         net (fo=4, routed)           0.616    36.669    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder132_in[13]
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.303    36.972 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_51/O
                         net (fo=1, routed)           0.000    36.972    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    37.199 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_31/O[1]
                         net (fo=2, routed)           0.879    38.078    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder033_out[13]
    SLICE_X45Y14         LUT4 (Prop_lut4_I2_O)        0.303    38.381 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    38.381    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_28_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.629 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_11/O[2]
                         net (fo=4, routed)           0.688    39.317    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder130_in[14]
    SLICE_X46Y17         LUT2 (Prop_lut2_I0_O)        0.302    39.619 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_50/O
                         net (fo=1, routed)           0.000    39.619    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_50_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    39.869 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_31/O[2]
                         net (fo=2, routed)           0.454    40.324    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder031_out[14]
    SLICE_X47Y16         LUT4 (Prop_lut4_I2_O)        0.301    40.625 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_27/O
                         net (fo=1, routed)           0.000    40.625    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_27_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    40.873 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_11__0/O[3]
                         net (fo=4, routed)           0.569    41.442    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder128_in[15]
    SLICE_X48Y17         LUT2 (Prop_lut2_I0_O)        0.306    41.748 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_49/O
                         net (fo=1, routed)           0.000    41.748    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_49_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.996 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_31/O[3]
                         net (fo=2, routed)           0.718    42.714    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder029_out[15]
    SLICE_X52Y15         LUT4 (Prop_lut4_I2_O)        0.306    43.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_19/O
                         net (fo=1, routed)           0.000    43.020    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_19_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    43.272 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_3/O[0]
                         net (fo=4, routed)           0.726    43.998    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder126_in[16]
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.295    44.293 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_38/O
                         net (fo=1, routed)           0.000    44.293    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_38_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    44.545 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_21/O[0]
                         net (fo=2, routed)           0.652    45.197    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder027_out[16]
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.295    45.492 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_18/O
                         net (fo=1, routed)           0.000    45.492    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_18_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.719 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_3/O[1]
                         net (fo=4, routed)           0.536    46.255    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder124_in[17]
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.303    46.558 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_37/O
                         net (fo=1, routed)           0.000    46.558    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_37_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    46.785 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_21/O[1]
                         net (fo=2, routed)           0.709    47.494    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder025_out[17]
    SLICE_X51Y9          LUT4 (Prop_lut4_I2_O)        0.303    47.797 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_17/O
                         net (fo=1, routed)           0.000    47.797    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_17_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.045 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_3/O[2]
                         net (fo=4, routed)           0.649    48.694    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder122_in[18]
    SLICE_X49Y4          LUT2 (Prop_lut2_I0_O)        0.302    48.996 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_36/O
                         net (fo=1, routed)           0.000    48.996    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_36_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    49.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_21/O[2]
                         net (fo=2, routed)           0.421    49.665    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder023_out[18]
    SLICE_X48Y5          LUT4 (Prop_lut4_I2_O)        0.302    49.967 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_16__0/O
                         net (fo=1, routed)           0.000    49.967    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_16__0_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.368 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    50.368    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_3__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.681 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[11]_i_2__0/O[3]
                         net (fo=47, routed)          0.921    51.602    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/o_mantissa_reg[11][0]
    SLICE_X57Y8          LUT1 (Prop_lut1_I0_O)        0.306    51.908 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1__0/O
                         net (fo=1, routed)           0.739    52.647    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1__0_n_0
    SLICE_X60Y8          LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.919ns  (logic 14.189ns (45.891%)  route 16.730ns (54.109%))
  Logic Levels:           45  (CARRY4=22 LUT1=1 LUT3=3 LUT4=19)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q
                         net (fo=24, routed)          0.695     0.220    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46/O
                         net (fo=1, routed)           0.000     0.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.984 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/O[3]
                         net (fo=4, routed)           0.798     1.782    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[11]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.298     2.080 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26/O
                         net (fo=1, routed)           0.000     2.080    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     2.656 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/O[3]
                         net (fo=4, routed)           0.977     3.633    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[15]
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.333     3.966 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     3.966    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     4.538 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_3__0/O[3]
                         net (fo=4, routed)           0.834     5.372    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder112_in[19]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.300     5.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     5.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_2/O[3]
                         net (fo=47, routed)          0.496     6.740    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_6[2]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.306     7.046 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     7.046    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_7_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     7.301 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_2/O[3]
                         net (fo=47, routed)          0.501     7.802    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_5[2]
    SLICE_X39Y12         LUT4 (Prop_lut4_I2_O)        0.307     8.109 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     8.109    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_7_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.357 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_2/O[3]
                         net (fo=47, routed)          0.413     8.770    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_4[2]
    SLICE_X37Y13         LUT4 (Prop_lut4_I2_O)        0.306     9.076 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     9.076    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_7_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.324 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_2/O[3]
                         net (fo=47, routed)          0.861    10.185    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_3[2]
    SLICE_X36Y17         LUT4 (Prop_lut4_I2_O)        0.306    10.491 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_7/O
                         net (fo=1, routed)           0.000    10.491    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_7_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.739 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_2/O[3]
                         net (fo=47, routed)          0.726    11.466    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_2[2]
    SLICE_X36Y23         LUT4 (Prop_lut4_I2_O)        0.306    11.772 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_7/O
                         net (fo=1, routed)           0.000    11.772    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_7_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_2/O[3]
                         net (fo=47, routed)          0.621    12.641    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_1[2]
    SLICE_X37Y27         LUT4 (Prop_lut4_I2_O)        0.306    12.947 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_7/O
                         net (fo=1, routed)           0.000    12.947    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_7_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.195 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_2/O[3]
                         net (fo=47, routed)          0.695    13.890    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_0[2]
    SLICE_X39Y23         LUT4 (Prop_lut4_I2_O)        0.306    14.196 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_7/O
                         net (fo=1, routed)           0.000    14.196    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_7_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.444 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_2/O[3]
                         net (fo=47, routed)          0.803    15.247    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/O[2]
    SLICE_X42Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.553 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_7/O
                         net (fo=1, routed)           0.000    15.553    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_7_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.808 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_2/O[3]
                         net (fo=47, routed)          0.652    16.460    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_22[2]
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.307    16.767 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_7/O
                         net (fo=1, routed)           0.000    16.767    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_7_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.015 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_2/O[3]
                         net (fo=47, routed)          0.564    17.579    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_21[2]
    SLICE_X52Y23         LUT4 (Prop_lut4_I2_O)        0.306    17.885 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_7/O
                         net (fo=1, routed)           0.000    17.885    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_7_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    18.140 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_2/O[3]
                         net (fo=47, routed)          0.409    18.549    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_20[2]
    SLICE_X50Y23         LUT4 (Prop_lut4_I2_O)        0.307    18.856 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_7__0/O
                         net (fo=1, routed)           0.000    18.856    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_7__0_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.111 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_2__0/O[3]
                         net (fo=47, routed)          0.787    19.898    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_19[2]
    SLICE_X55Y23         LUT4 (Prop_lut4_I2_O)        0.307    20.205 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_7/O
                         net (fo=1, routed)           0.000    20.205    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_7_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.453 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_2/O[3]
                         net (fo=47, routed)          0.820    21.273    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_18[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I2_O)        0.306    21.579 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_7/O
                         net (fo=1, routed)           0.000    21.579    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_7_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.827 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_2/O[3]
                         net (fo=47, routed)          0.595    22.422    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_17[2]
    SLICE_X45Y16         LUT4 (Prop_lut4_I2_O)        0.306    22.728 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_7/O
                         net (fo=1, routed)           0.000    22.728    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_7_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.976 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_2/O[3]
                         net (fo=47, routed)          0.576    23.552    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_16[2]
    SLICE_X47Y18         LUT4 (Prop_lut4_I2_O)        0.306    23.858 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_7__0/O
                         net (fo=1, routed)           0.000    23.858    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_7__0_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    24.106 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_2__0/O[3]
                         net (fo=47, routed)          0.684    24.790    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_15[2]
    SLICE_X52Y16         LUT4 (Prop_lut4_I2_O)        0.306    25.096 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_7/O
                         net (fo=1, routed)           0.000    25.096    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_7_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    25.351 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_2/O[3]
                         net (fo=47, routed)          0.643    25.994    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_14[2]
    SLICE_X55Y15         LUT4 (Prop_lut4_I2_O)        0.307    26.301 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_7/O
                         net (fo=1, routed)           0.000    26.301    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_7_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.549 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_2/O[3]
                         net (fo=47, routed)          0.637    27.186    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_13[2]
    SLICE_X51Y10         LUT4 (Prop_lut4_I2_O)        0.306    27.492 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_7/O
                         net (fo=1, routed)           0.000    27.492    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_7_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    27.740 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[12]_i_2/O[3]
                         net (fo=47, routed)          1.563    29.303    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/o_mantissa_reg[12][0]
    SLICE_X61Y6          LUT1 (Prop_lut1_I0_O)        0.306    29.609 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1__0/O
                         net (fo=1, routed)           0.379    29.988    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1__0_n_0
    SLICE_X61Y6          LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.740ns  (logic 13.635ns (45.848%)  route 16.105ns (54.152%))
  Logic Levels:           43  (CARRY4=21 LUT1=1 LUT3=3 LUT4=18)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q
                         net (fo=24, routed)          0.695     0.220    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46/O
                         net (fo=1, routed)           0.000     0.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.984 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/O[3]
                         net (fo=4, routed)           0.798     1.782    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[11]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.298     2.080 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26/O
                         net (fo=1, routed)           0.000     2.080    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     2.656 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/O[3]
                         net (fo=4, routed)           0.977     3.633    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[15]
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.333     3.966 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     3.966    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     4.538 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_3__0/O[3]
                         net (fo=4, routed)           0.834     5.372    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder112_in[19]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.300     5.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     5.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_2/O[3]
                         net (fo=47, routed)          0.496     6.740    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_6[2]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.306     7.046 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     7.046    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_7_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     7.301 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_2/O[3]
                         net (fo=47, routed)          0.501     7.802    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_5[2]
    SLICE_X39Y12         LUT4 (Prop_lut4_I2_O)        0.307     8.109 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     8.109    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_7_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.357 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_2/O[3]
                         net (fo=47, routed)          0.413     8.770    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_4[2]
    SLICE_X37Y13         LUT4 (Prop_lut4_I2_O)        0.306     9.076 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     9.076    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_7_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.324 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_2/O[3]
                         net (fo=47, routed)          0.861    10.185    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_3[2]
    SLICE_X36Y17         LUT4 (Prop_lut4_I2_O)        0.306    10.491 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_7/O
                         net (fo=1, routed)           0.000    10.491    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_7_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.739 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_2/O[3]
                         net (fo=47, routed)          0.726    11.466    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_2[2]
    SLICE_X36Y23         LUT4 (Prop_lut4_I2_O)        0.306    11.772 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_7/O
                         net (fo=1, routed)           0.000    11.772    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_7_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_2/O[3]
                         net (fo=47, routed)          0.621    12.641    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_1[2]
    SLICE_X37Y27         LUT4 (Prop_lut4_I2_O)        0.306    12.947 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_7/O
                         net (fo=1, routed)           0.000    12.947    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_7_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.195 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_2/O[3]
                         net (fo=47, routed)          0.695    13.890    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_0[2]
    SLICE_X39Y23         LUT4 (Prop_lut4_I2_O)        0.306    14.196 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_7/O
                         net (fo=1, routed)           0.000    14.196    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_7_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.444 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_2/O[3]
                         net (fo=47, routed)          0.803    15.247    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/O[2]
    SLICE_X42Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.553 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_7/O
                         net (fo=1, routed)           0.000    15.553    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_7_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.808 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_2/O[3]
                         net (fo=47, routed)          0.652    16.460    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_22[2]
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.307    16.767 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_7/O
                         net (fo=1, routed)           0.000    16.767    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_7_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.015 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_2/O[3]
                         net (fo=47, routed)          0.564    17.579    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_21[2]
    SLICE_X52Y23         LUT4 (Prop_lut4_I2_O)        0.306    17.885 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_7/O
                         net (fo=1, routed)           0.000    17.885    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_7_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    18.140 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_2/O[3]
                         net (fo=47, routed)          0.409    18.549    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_20[2]
    SLICE_X50Y23         LUT4 (Prop_lut4_I2_O)        0.307    18.856 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_7__0/O
                         net (fo=1, routed)           0.000    18.856    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_7__0_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.111 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_2__0/O[3]
                         net (fo=47, routed)          0.787    19.898    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_19[2]
    SLICE_X55Y23         LUT4 (Prop_lut4_I2_O)        0.307    20.205 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_7/O
                         net (fo=1, routed)           0.000    20.205    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_7_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.453 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_2/O[3]
                         net (fo=47, routed)          0.820    21.273    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_18[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I2_O)        0.306    21.579 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_7/O
                         net (fo=1, routed)           0.000    21.579    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_7_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.827 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_2/O[3]
                         net (fo=47, routed)          0.595    22.422    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_17[2]
    SLICE_X45Y16         LUT4 (Prop_lut4_I2_O)        0.306    22.728 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_7/O
                         net (fo=1, routed)           0.000    22.728    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_7_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.976 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_2/O[3]
                         net (fo=47, routed)          0.576    23.552    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_16[2]
    SLICE_X47Y18         LUT4 (Prop_lut4_I2_O)        0.306    23.858 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_7__0/O
                         net (fo=1, routed)           0.000    23.858    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_7__0_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    24.106 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_2__0/O[3]
                         net (fo=47, routed)          0.684    24.790    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_15[2]
    SLICE_X52Y16         LUT4 (Prop_lut4_I2_O)        0.306    25.096 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_7/O
                         net (fo=1, routed)           0.000    25.096    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_7_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    25.351 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_2/O[3]
                         net (fo=47, routed)          0.643    25.994    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_14[2]
    SLICE_X55Y15         LUT4 (Prop_lut4_I2_O)        0.307    26.301 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_7/O
                         net (fo=1, routed)           0.000    26.301    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_7_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.549 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[13]_i_2/O[3]
                         net (fo=47, routed)          1.574    28.123    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/o_mantissa_reg[13][0]
    SLICE_X61Y6          LUT1 (Prop_lut1_I0_O)        0.306    28.429 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1__0/O
                         net (fo=1, routed)           0.379    28.809    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1__0_n_0
    SLICE_X61Y6          LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.999ns  (logic 13.081ns (46.719%)  route 14.918ns (53.281%))
  Logic Levels:           41  (CARRY4=20 LUT1=1 LUT3=3 LUT4=17)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q
                         net (fo=24, routed)          0.695     0.220    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46/O
                         net (fo=1, routed)           0.000     0.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.984 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/O[3]
                         net (fo=4, routed)           0.798     1.782    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[11]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.298     2.080 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26/O
                         net (fo=1, routed)           0.000     2.080    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     2.656 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/O[3]
                         net (fo=4, routed)           0.977     3.633    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[15]
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.333     3.966 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     3.966    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     4.538 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_3__0/O[3]
                         net (fo=4, routed)           0.834     5.372    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder112_in[19]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.300     5.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     5.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_2/O[3]
                         net (fo=47, routed)          0.496     6.740    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_6[2]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.306     7.046 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     7.046    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_7_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     7.301 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_2/O[3]
                         net (fo=47, routed)          0.501     7.802    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_5[2]
    SLICE_X39Y12         LUT4 (Prop_lut4_I2_O)        0.307     8.109 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     8.109    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_7_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.357 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_2/O[3]
                         net (fo=47, routed)          0.413     8.770    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_4[2]
    SLICE_X37Y13         LUT4 (Prop_lut4_I2_O)        0.306     9.076 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     9.076    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_7_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.324 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_2/O[3]
                         net (fo=47, routed)          0.861    10.185    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_3[2]
    SLICE_X36Y17         LUT4 (Prop_lut4_I2_O)        0.306    10.491 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_7/O
                         net (fo=1, routed)           0.000    10.491    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_7_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.739 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_2/O[3]
                         net (fo=47, routed)          0.726    11.466    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_2[2]
    SLICE_X36Y23         LUT4 (Prop_lut4_I2_O)        0.306    11.772 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_7/O
                         net (fo=1, routed)           0.000    11.772    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_7_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_2/O[3]
                         net (fo=47, routed)          0.621    12.641    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_1[2]
    SLICE_X37Y27         LUT4 (Prop_lut4_I2_O)        0.306    12.947 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_7/O
                         net (fo=1, routed)           0.000    12.947    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_7_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.195 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_2/O[3]
                         net (fo=47, routed)          0.695    13.890    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_0[2]
    SLICE_X39Y23         LUT4 (Prop_lut4_I2_O)        0.306    14.196 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_7/O
                         net (fo=1, routed)           0.000    14.196    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_7_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.444 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_2/O[3]
                         net (fo=47, routed)          0.803    15.247    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/O[2]
    SLICE_X42Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.553 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_7/O
                         net (fo=1, routed)           0.000    15.553    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_7_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.808 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_2/O[3]
                         net (fo=47, routed)          0.652    16.460    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_22[2]
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.307    16.767 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_7/O
                         net (fo=1, routed)           0.000    16.767    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_7_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.015 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_2/O[3]
                         net (fo=47, routed)          0.564    17.579    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_21[2]
    SLICE_X52Y23         LUT4 (Prop_lut4_I2_O)        0.306    17.885 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_7/O
                         net (fo=1, routed)           0.000    17.885    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_7_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    18.140 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_2/O[3]
                         net (fo=47, routed)          0.409    18.549    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_20[2]
    SLICE_X50Y23         LUT4 (Prop_lut4_I2_O)        0.307    18.856 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_7__0/O
                         net (fo=1, routed)           0.000    18.856    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_7__0_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.111 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_2__0/O[3]
                         net (fo=47, routed)          0.787    19.898    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_19[2]
    SLICE_X55Y23         LUT4 (Prop_lut4_I2_O)        0.307    20.205 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_7/O
                         net (fo=1, routed)           0.000    20.205    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_7_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.453 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_2/O[3]
                         net (fo=47, routed)          0.820    21.273    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_18[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I2_O)        0.306    21.579 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_7/O
                         net (fo=1, routed)           0.000    21.579    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_7_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.827 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_2/O[3]
                         net (fo=47, routed)          0.595    22.422    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_17[2]
    SLICE_X45Y16         LUT4 (Prop_lut4_I2_O)        0.306    22.728 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_7/O
                         net (fo=1, routed)           0.000    22.728    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_7_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.976 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_2/O[3]
                         net (fo=47, routed)          0.576    23.552    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_16[2]
    SLICE_X47Y18         LUT4 (Prop_lut4_I2_O)        0.306    23.858 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_7__0/O
                         net (fo=1, routed)           0.000    23.858    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_7__0_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    24.106 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_2__0/O[3]
                         net (fo=47, routed)          0.684    24.790    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_15[2]
    SLICE_X52Y16         LUT4 (Prop_lut4_I2_O)        0.306    25.096 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_7/O
                         net (fo=1, routed)           0.000    25.096    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_7_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    25.351 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[14]_i_2/O[3]
                         net (fo=47, routed)          1.031    26.382    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/o_mantissa_reg[14][0]
    SLICE_X61Y6          LUT1 (Prop_lut1_I0_O)        0.307    26.689 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1__0/O
                         net (fo=1, routed)           0.379    27.068    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1__0_n_0
    SLICE_X61Y6          LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.957ns  (logic 12.519ns (46.441%)  route 14.438ns (53.559%))
  Logic Levels:           39  (CARRY4=19 LUT1=1 LUT3=3 LUT4=16)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q
                         net (fo=24, routed)          0.695     0.220    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46/O
                         net (fo=1, routed)           0.000     0.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.984 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/O[3]
                         net (fo=4, routed)           0.798     1.782    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[11]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.298     2.080 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26/O
                         net (fo=1, routed)           0.000     2.080    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     2.656 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/O[3]
                         net (fo=4, routed)           0.977     3.633    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[15]
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.333     3.966 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     3.966    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     4.538 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_3__0/O[3]
                         net (fo=4, routed)           0.834     5.372    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder112_in[19]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.300     5.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     5.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_2/O[3]
                         net (fo=47, routed)          0.496     6.740    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_6[2]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.306     7.046 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     7.046    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_7_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     7.301 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_2/O[3]
                         net (fo=47, routed)          0.501     7.802    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_5[2]
    SLICE_X39Y12         LUT4 (Prop_lut4_I2_O)        0.307     8.109 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     8.109    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_7_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.357 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_2/O[3]
                         net (fo=47, routed)          0.413     8.770    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_4[2]
    SLICE_X37Y13         LUT4 (Prop_lut4_I2_O)        0.306     9.076 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     9.076    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_7_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.324 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_2/O[3]
                         net (fo=47, routed)          0.861    10.185    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_3[2]
    SLICE_X36Y17         LUT4 (Prop_lut4_I2_O)        0.306    10.491 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_7/O
                         net (fo=1, routed)           0.000    10.491    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_7_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.739 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_2/O[3]
                         net (fo=47, routed)          0.726    11.466    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_2[2]
    SLICE_X36Y23         LUT4 (Prop_lut4_I2_O)        0.306    11.772 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_7/O
                         net (fo=1, routed)           0.000    11.772    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_7_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_2/O[3]
                         net (fo=47, routed)          0.621    12.641    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_1[2]
    SLICE_X37Y27         LUT4 (Prop_lut4_I2_O)        0.306    12.947 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_7/O
                         net (fo=1, routed)           0.000    12.947    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_7_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.195 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_2/O[3]
                         net (fo=47, routed)          0.695    13.890    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_0[2]
    SLICE_X39Y23         LUT4 (Prop_lut4_I2_O)        0.306    14.196 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_7/O
                         net (fo=1, routed)           0.000    14.196    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_7_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.444 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_2/O[3]
                         net (fo=47, routed)          0.803    15.247    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/O[2]
    SLICE_X42Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.553 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_7/O
                         net (fo=1, routed)           0.000    15.553    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_7_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.808 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_2/O[3]
                         net (fo=47, routed)          0.652    16.460    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_22[2]
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.307    16.767 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_7/O
                         net (fo=1, routed)           0.000    16.767    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_7_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.015 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_2/O[3]
                         net (fo=47, routed)          0.564    17.579    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_21[2]
    SLICE_X52Y23         LUT4 (Prop_lut4_I2_O)        0.306    17.885 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_7/O
                         net (fo=1, routed)           0.000    17.885    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_7_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    18.140 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_2/O[3]
                         net (fo=47, routed)          0.409    18.549    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_20[2]
    SLICE_X50Y23         LUT4 (Prop_lut4_I2_O)        0.307    18.856 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_7__0/O
                         net (fo=1, routed)           0.000    18.856    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_7__0_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.111 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_2__0/O[3]
                         net (fo=47, routed)          0.787    19.898    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_19[2]
    SLICE_X55Y23         LUT4 (Prop_lut4_I2_O)        0.307    20.205 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_7/O
                         net (fo=1, routed)           0.000    20.205    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_7_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.453 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_2/O[3]
                         net (fo=47, routed)          0.820    21.273    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_18[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I2_O)        0.306    21.579 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_7/O
                         net (fo=1, routed)           0.000    21.579    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_7_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.827 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_2/O[3]
                         net (fo=47, routed)          0.595    22.422    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_17[2]
    SLICE_X45Y16         LUT4 (Prop_lut4_I2_O)        0.306    22.728 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_7/O
                         net (fo=1, routed)           0.000    22.728    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_7_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.976 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_2/O[3]
                         net (fo=47, routed)          0.576    23.552    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_16[2]
    SLICE_X47Y18         LUT4 (Prop_lut4_I2_O)        0.306    23.858 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_7__0/O
                         net (fo=1, routed)           0.000    23.858    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_7__0_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    24.106 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[15]_i_2__0/O[3]
                         net (fo=47, routed)          1.216    25.322    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/o_mantissa_reg[15][0]
    SLICE_X56Y14         LUT1 (Prop_lut1_I0_O)        0.306    25.628 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1__0/O
                         net (fo=1, routed)           0.398    26.026    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1__0_n_0
    SLICE_X57Y14         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.402ns  (logic 11.965ns (45.319%)  route 14.437ns (54.681%))
  Logic Levels:           37  (CARRY4=18 LUT1=1 LUT3=3 LUT4=15)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.565    -0.931    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q
                         net (fo=24, routed)          0.695     0.220    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in[9]
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.344 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46/O
                         net (fo=1, routed)           0.000     0.344    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_46_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.984 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[9]_i_22/O[3]
                         net (fo=4, routed)           0.798     1.782    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder116_in[11]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.298     2.080 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26/O
                         net (fo=1, routed)           0.000     2.080    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_26_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     2.656 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[8]_i_11/O[3]
                         net (fo=4, routed)           0.977     3.633    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder114_in[15]
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.333     3.966 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     3.966    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_15_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     4.538 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[7]_i_3__0/O[3]
                         net (fo=4, routed)           0.834     5.372    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/remainder112_in[19]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.300     5.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     5.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.244 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[6]_i_2/O[3]
                         net (fo=47, routed)          0.496     6.740    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_6[2]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.306     7.046 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     7.046    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_7_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     7.301 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[5]_i_2/O[3]
                         net (fo=47, routed)          0.501     7.802    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_5[2]
    SLICE_X39Y12         LUT4 (Prop_lut4_I2_O)        0.307     8.109 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     8.109    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_7_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.357 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[4]_i_2/O[3]
                         net (fo=47, routed)          0.413     8.770    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_4[2]
    SLICE_X37Y13         LUT4 (Prop_lut4_I2_O)        0.306     9.076 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     9.076    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_7_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.324 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[3]_i_2/O[3]
                         net (fo=47, routed)          0.861    10.185    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_3[2]
    SLICE_X36Y17         LUT4 (Prop_lut4_I2_O)        0.306    10.491 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_7/O
                         net (fo=1, routed)           0.000    10.491    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_7_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.739 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[2]_i_2/O[3]
                         net (fo=47, routed)          0.726    11.466    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_2[2]
    SLICE_X36Y23         LUT4 (Prop_lut4_I2_O)        0.306    11.772 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_7/O
                         net (fo=1, routed)           0.000    11.772    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_7_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.020 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[1]_i_2/O[3]
                         net (fo=47, routed)          0.621    12.641    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_1[2]
    SLICE_X37Y27         LUT4 (Prop_lut4_I2_O)        0.306    12.947 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_7/O
                         net (fo=1, routed)           0.000    12.947    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_7_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.195 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[0]_i_2/O[3]
                         net (fo=47, routed)          0.695    13.890    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_0[2]
    SLICE_X39Y23         LUT4 (Prop_lut4_I2_O)        0.306    14.196 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_7/O
                         net (fo=1, routed)           0.000    14.196    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_7_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.444 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[23]_i_2/O[3]
                         net (fo=47, routed)          0.803    15.247    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/O[2]
    SLICE_X42Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.553 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_7/O
                         net (fo=1, routed)           0.000    15.553    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_7_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.808 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[22]_i_2/O[3]
                         net (fo=47, routed)          0.652    16.460    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_22[2]
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.307    16.767 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_7/O
                         net (fo=1, routed)           0.000    16.767    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_7_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.015 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[21]_i_2/O[3]
                         net (fo=47, routed)          0.564    17.579    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_21[2]
    SLICE_X52Y23         LUT4 (Prop_lut4_I2_O)        0.306    17.885 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_7/O
                         net (fo=1, routed)           0.000    17.885    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_7_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    18.140 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[20]_i_2/O[3]
                         net (fo=47, routed)          0.409    18.549    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_20[2]
    SLICE_X50Y23         LUT4 (Prop_lut4_I2_O)        0.307    18.856 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_7__0/O
                         net (fo=1, routed)           0.000    18.856    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_7__0_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.111 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[19]_i_2__0/O[3]
                         net (fo=47, routed)          0.787    19.898    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_19[2]
    SLICE_X55Y23         LUT4 (Prop_lut4_I2_O)        0.307    20.205 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_7/O
                         net (fo=1, routed)           0.000    20.205    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_7_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.453 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[18]_i_2/O[3]
                         net (fo=47, routed)          0.820    21.273    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_18[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I2_O)        0.306    21.579 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_7/O
                         net (fo=1, routed)           0.000    21.579    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_7_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.827 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[17]_i_2/O[3]
                         net (fo=47, routed)          0.595    22.422    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]_17[2]
    SLICE_X45Y16         LUT4 (Prop_lut4_I2_O)        0.306    22.728 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_7/O
                         net (fo=1, routed)           0.000    22.728    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_7_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.976 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/i_m_reg[16]_i_2/O[3]
                         net (fo=47, routed)          1.355    24.331    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/o_mantissa_reg[16][0]
    SLICE_X55Y17         LUT1 (Prop_lut1_I0_O)        0.306    24.637 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1__0/O
                         net (fo=1, routed)           0.833    25.470    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1__0_n_0
    SLICE_X60Y17         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.926ns  (logic 0.656ns (70.806%)  route 0.270ns (29.194%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.450    -1.529    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X53Y13         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.367    -1.162 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[27]/Q
                         net (fo=3, routed)           0.270    -0.892    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/Q[4]
    SLICE_X53Y14         LUT6 (Prop_lut6_I2_O)        0.100    -0.792 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.792    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_6_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189    -0.603 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0/O[0]
                         net (fo=3, routed)           0.000    -0.603    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0_n_7
    SLICE_X53Y14         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.929ns  (logic 0.656ns (70.640%)  route 0.273ns (29.360%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.450    -1.529    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X53Y13         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.367    -1.162 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[27]/Q
                         net (fo=3, routed)           0.273    -0.890    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/Q[4]
    SLICE_X53Y15         LUT2 (Prop_lut2_I1_O)        0.100    -0.790 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.790    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_6_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189    -0.601 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_1__0/O[0]
                         net (fo=3, routed)           0.000    -0.601    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_1__0_n_7
    SLICE_X53Y15         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.962ns  (logic 0.707ns (73.472%)  route 0.255ns (26.528%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.450    -1.529    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X52Y13         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.418    -1.111 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[25]/Q
                         net (fo=2, routed)           0.255    -0.856    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/Q[2]
    SLICE_X53Y14         LUT2 (Prop_lut2_I1_O)        0.100    -0.756 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_4_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189    -0.567 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0/O[2]
                         net (fo=3, routed)           0.000    -0.567    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0_n_5
    SLICE_X53Y14         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.038ns  (logic 0.692ns (66.649%)  route 0.346ns (33.351%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.450    -1.529    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X52Y13         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.418    -1.111 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[24]/Q
                         net (fo=2, routed)           0.346    -0.765    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/Q[1]
    SLICE_X53Y14         LUT2 (Prop_lut2_I1_O)        0.100    -0.665 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_5/O
                         net (fo=1, routed)           0.000    -0.665    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_5_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -0.491 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0/O[1]
                         net (fo=3, routed)           0.000    -0.491    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0_n_6
    SLICE_X53Y14         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.042ns  (logic 0.787ns (75.508%)  route 0.255ns (24.492%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.450    -1.529    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X52Y13         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.418    -1.111 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[25]/Q
                         net (fo=2, routed)           0.255    -0.856    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/Q[2]
    SLICE_X53Y14         LUT2 (Prop_lut2_I1_O)        0.100    -0.756 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.756    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_4_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.269    -0.487 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0/O[3]
                         net (fo=3, routed)           0.000    -0.487    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0_n_4
    SLICE_X53Y14         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.047ns  (logic 0.656ns (62.676%)  route 0.391ns (37.324%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.450    -1.529    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X51Y13         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.367    -1.162 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[30]/Q
                         net (fo=3, routed)           0.391    -0.772    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/Q[7]
    SLICE_X53Y15         LUT2 (Prop_lut2_I0_O)        0.100    -0.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_3_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189    -0.483 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_1__0/O[3]
                         net (fo=3, routed)           0.000    -0.483    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_1__0_n_4
    SLICE_X53Y15         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.063ns  (logic 0.790ns (74.342%)  route 0.273ns (25.658%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.450    -1.529    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X53Y13         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.367    -1.162 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[27]/Q
                         net (fo=3, routed)           0.273    -0.890    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/Q[4]
    SLICE_X53Y15         LUT2 (Prop_lut2_I1_O)        0.100    -0.790 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.790    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_6_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.323    -0.467 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_1__0/O[1]
                         net (fo=3, routed)           0.000    -0.467    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_1__0_n_6
    SLICE_X53Y15         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.157ns  (logic 0.884ns (76.427%)  route 0.273ns (23.573%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.450    -1.529    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X53Y13         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.367    -1.162 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[27]/Q
                         net (fo=3, routed)           0.273    -0.890    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/Q[4]
    SLICE_X53Y15         LUT2 (Prop_lut2_I1_O)        0.100    -0.790 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.790    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_6_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.417    -0.373 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_1__0/O[2]
                         net (fo=3, routed)           0.000    -0.373    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_1__0_n_5
    SLICE_X53Y15         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.566ns  (logic 0.567ns (36.216%)  route 0.999ns (63.784%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.441    -1.538    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X53Y22         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.367    -1.171 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[26]/Q
                         net (fo=12, routed)          0.587    -0.585    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[0]_i_7_0[26]
    SLICE_X54Y25         LUT6 (Prop_lut6_I3_O)        0.100    -0.485 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_e_reg[3]_i_1/O
                         net (fo=6, routed)           0.412    -0.073    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/o_exponent_reg[3]_1
    SLICE_X54Y25         LUT6 (Prop_lut6_I3_O)        0.100     0.027 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/o_exponent_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.027    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser_n_28
    SLICE_X54Y25         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_e_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.574ns  (logic 0.467ns (29.665%)  route 1.107ns (70.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.441    -1.538    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X53Y22         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.367    -1.171 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[24]/Q
                         net (fo=14, routed)          0.656    -0.515    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[0]_i_7_0[24]
    SLICE_X56Y26         LUT6 (Prop_lut6_I3_O)        0.100    -0.415 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_e_reg[1]_i_1/O
                         net (fo=8, routed)           0.451     0.036    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_e_reg[1]_i_1_n_0
    SLICE_X54Y28         LDCE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_e_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Block_Design_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Block_Design_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 0.029ns (2.110%)  route 1.345ns (97.889%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Block_Design_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    F14                                               0.000    41.667 f  sys_clock (IN)
                         net (fo=0)                   0.000    41.667    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414    42.081 f  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.561    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.141    39.420 f  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.953    Block_Design_i/clk_wiz_0/inst/clkfbout_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.982 f  Block_Design_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.812    40.794    Block_Design_i/clk_wiz_0/inst/clkfbout_buf_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Block_Design_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.120ns  (logic 0.091ns (2.917%)  route 3.029ns (97.083%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clkfbout_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.442    -1.538    Block_Design_i/clk_wiz_0/inst/clkfbout_buf_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Block_Design_clk_wiz_0_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.014ns  (logic 4.011ns (50.052%)  route 4.003ns (49.948%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1_n_24
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      3.639     3.641 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1__0/P[29]
                         net (fo=7, routed)           1.176     4.817    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/p_1_in
    SLICE_X55Y7          LUT5 (Prop_lut5_I0_O)        0.124     4.941 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]_i_4/O
                         net (fo=31, routed)          1.792     6.733    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent_reg[0]
    SLICE_X46Y11         LUT3 (Prop_lut3_I2_O)        0.124     6.857 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent[6]_i_3/O
                         net (fo=1, routed)           1.033     7.890    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent[6]_i_3_n_0
    SLICE_X49Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.014 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent[6]_i_1/O
                         net (fo=1, routed)           0.000     8.014    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_n_1
    SLICE_X49Y12         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.450    -1.529    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X49Y12         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[6]/C

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.013ns  (logic 4.011ns (50.054%)  route 4.002ns (49.946%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1_n_24
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      3.639     3.641 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1__0/P[29]
                         net (fo=7, routed)           1.176     4.817    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/p_1_in
    SLICE_X55Y7          LUT5 (Prop_lut5_I0_O)        0.124     4.941 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]_i_4/O
                         net (fo=31, routed)          1.951     6.892    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent_reg[0]
    SLICE_X46Y12         LUT6 (Prop_lut6_I4_O)        0.124     7.016 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent[2]_i_4/O
                         net (fo=1, routed)           0.873     7.889    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[2]_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.013 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent[2]_i_1/O
                         net (fo=1, routed)           0.000     8.013    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_31
    SLICE_X47Y12         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.447    -1.532    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X47Y12         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[2]/C

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.989ns  (logic 4.011ns (50.206%)  route 3.978ns (49.794%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1_n_24
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      3.639     3.641 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1__0/P[29]
                         net (fo=7, routed)           1.176     4.817    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/p_1_in
    SLICE_X55Y7          LUT5 (Prop_lut5_I0_O)        0.124     4.941 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]_i_4/O
                         net (fo=31, routed)          1.933     6.874    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent_reg[0]
    SLICE_X47Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.998 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent[1]_i_2/O
                         net (fo=1, routed)           0.867     7.865    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[1]_0
    SLICE_X46Y12         LUT6 (Prop_lut6_I4_O)        0.124     7.989 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent[1]_i_1/O
                         net (fo=1, routed)           0.000     7.989    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_32
    SLICE_X46Y12         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.447    -1.532    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X46Y12         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[1]/C

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.794ns  (logic 4.011ns (51.461%)  route 3.783ns (48.539%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1_n_24
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      3.639     3.641 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1__0/P[29]
                         net (fo=7, routed)           1.176     4.817    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/p_1_in
    SLICE_X55Y7          LUT5 (Prop_lut5_I0_O)        0.124     4.941 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]_i_4/O
                         net (fo=31, routed)          1.641     6.582    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent_reg[0]
    SLICE_X46Y10         LUT6 (Prop_lut6_I1_O)        0.124     6.706 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent[0]_i_2/O
                         net (fo=1, routed)           0.964     7.670    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_n_5
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.794 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent[0]_i_1/O
                         net (fo=1, routed)           0.000     7.794    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent[0]_i_1_n_0
    SLICE_X46Y13         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.446    -1.533    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X46Y13         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[0]/C

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.651ns  (logic 4.011ns (52.422%)  route 3.640ns (47.578%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1_n_24
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      3.639     3.641 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1__0/P[29]
                         net (fo=7, routed)           1.176     4.817    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/p_1_in
    SLICE_X55Y7          LUT5 (Prop_lut5_I0_O)        0.124     4.941 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]_i_4/O
                         net (fo=31, routed)          1.067     6.008    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent_reg[0]
    SLICE_X55Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.132 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_mantissa[15]_i_3/O
                         net (fo=1, routed)           1.395     7.527    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[15]_1
    SLICE_X55Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.651 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[15]_i_1/O
                         net (fo=1, routed)           0.000     7.651    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_15
    SLICE_X55Y16         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.448    -1.531    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X55Y16         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[15]/C

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.631ns  (logic 4.011ns (52.563%)  route 3.620ns (47.437%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1_n_24
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      3.639     3.641 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1__0/P[29]
                         net (fo=7, routed)           1.176     4.817    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/p_1_in
    SLICE_X55Y7          LUT5 (Prop_lut5_I0_O)        0.124     4.941 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]_i_4/O
                         net (fo=31, routed)          1.200     6.141    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent_reg[0]
    SLICE_X45Y6          LUT6 (Prop_lut6_I3_O)        0.124     6.265 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent[5]_i_2/O
                         net (fo=1, routed)           1.242     7.507    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent[5]_i_2_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.631 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent[5]_i_1/O
                         net (fo=1, routed)           0.000     7.631    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_n_2
    SLICE_X55Y16         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.448    -1.531    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X55Y16         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[5]/C

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.539ns  (logic 4.011ns (53.200%)  route 3.528ns (46.800%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1_n_24
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      3.639     3.641 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1__0/P[29]
                         net (fo=7, routed)           1.176     4.817    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/p_1_in
    SLICE_X55Y7          LUT5 (Prop_lut5_I0_O)        0.124     4.941 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]_i_4/O
                         net (fo=31, routed)          1.197     6.137    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent_reg[0]
    SLICE_X55Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.261 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_mantissa[8]_i_3/O
                         net (fo=1, routed)           1.154     7.415    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[8]_1
    SLICE_X55Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[8]_i_1/O
                         net (fo=1, routed)           0.000     7.539    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_22
    SLICE_X55Y16         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.448    -1.531    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X55Y16         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[8]/C

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.435ns  (logic 4.011ns (53.951%)  route 3.424ns (46.049%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1_n_24
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      3.639     3.641 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1__0/P[29]
                         net (fo=7, routed)           1.176     4.817    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/p_1_in
    SLICE_X55Y7          LUT5 (Prop_lut5_I0_O)        0.124     4.941 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]_i_4/O
                         net (fo=31, routed)          1.070     6.010    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent_reg[0]
    SLICE_X54Y8          LUT6 (Prop_lut6_I1_O)        0.124     6.134 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_mantissa[7]_i_3/O
                         net (fo=1, routed)           1.176     7.311    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[7]_1
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.435 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[7]_i_1/O
                         net (fo=1, routed)           0.000     7.435    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_23
    SLICE_X51Y17         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.447    -1.532    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X51Y17         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[7]/C

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.340ns  (logic 4.011ns (54.649%)  route 3.329ns (45.351%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1_n_24
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      3.639     3.641 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1__0/P[29]
                         net (fo=7, routed)           1.176     4.817    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/p_1_in
    SLICE_X55Y7          LUT5 (Prop_lut5_I0_O)        0.124     4.941 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]_i_4/O
                         net (fo=31, routed)          0.892     5.833    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent_reg[0]
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124     5.957 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_mantissa[11]_i_3/O
                         net (fo=1, routed)           1.259     7.216    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[11]_1
    SLICE_X53Y6          LUT6 (Prop_lut6_I5_O)        0.124     7.340 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[11]_i_1/O
                         net (fo=1, routed)           0.000     7.340    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_19
    SLICE_X53Y6          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.455    -1.524    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X53Y6          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[11]/C

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.333ns  (logic 4.011ns (54.694%)  route 3.322ns (45.306%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1_n_24
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      3.639     3.641 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1__0/P[29]
                         net (fo=7, routed)           1.176     4.817    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/p_1_in
    SLICE_X55Y7          LUT5 (Prop_lut5_I0_O)        0.124     4.941 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]_i_4/O
                         net (fo=31, routed)          1.313     6.254    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent_reg[0]
    SLICE_X46Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.378 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_mantissa[17]_i_3/O
                         net (fo=1, routed)           0.832     7.209    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[17]_1
    SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.333 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[17]_i_1/O
                         net (fo=1, routed)           0.000     7.333    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_13
    SLICE_X46Y9          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        1.449    -1.530    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X46Y9          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.203ns (36.327%)  route 0.356ns (63.673%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[22]/G
    SLICE_X57Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[22]/Q
                         net (fo=2, routed)           0.356     0.514    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/adder_out[22]
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.045     0.559 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[22]_i_1/O
                         net (fo=1, routed)           0.000     0.559    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_8
    SLICE_X53Y16         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.832    -0.853    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X53Y16         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[22]/C

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.268ns (46.519%)  route 0.308ns (53.481%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[28]/G
    SLICE_X56Y7          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[28]/Q
                         net (fo=1, routed)           0.163     0.341    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_m[28]
    SLICE_X56Y7          LUT6 (Prop_lut6_I2_O)        0.045     0.386 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_mantissa[5]_i_3/O
                         net (fo=1, routed)           0.145     0.531    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[5]_1
    SLICE_X56Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.576 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[5]_i_1/O
                         net (fo=1, routed)           0.000     0.576    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_25
    SLICE_X56Y8          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.838    -0.847    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X56Y8          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[5]/C

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.248ns (42.372%)  route 0.337ns (57.628%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[19]/G
    SLICE_X61Y9          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[19]/Q
                         net (fo=1, routed)           0.287     0.445    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_m[19]
    SLICE_X55Y9          LUT4 (Prop_lut4_I1_O)        0.045     0.490 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[19]_i_2/O
                         net (fo=1, routed)           0.050     0.540    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[19]_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.045     0.585 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[19]_i_1/O
                         net (fo=1, routed)           0.000     0.585    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_11
    SLICE_X55Y9          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.838    -0.847    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X55Y9          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[19]/C

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.223ns (38.004%)  route 0.364ns (61.996%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[18]/G
    SLICE_X56Y27         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[18]/Q
                         net (fo=2, routed)           0.364     0.542    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/adder_out[18]
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.045     0.587 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[18]_i_1/O
                         net (fo=1, routed)           0.000     0.587    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_12
    SLICE_X51Y17         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.831    -0.854    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X51Y17         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[18]/C

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.268ns (45.558%)  route 0.320ns (54.442%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[21]/G
    SLICE_X54Y13         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[21]/Q
                         net (fo=1, routed)           0.264     0.442    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_m[21]
    SLICE_X54Y9          LUT4 (Prop_lut4_I1_O)        0.045     0.487 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[21]_i_2/O
                         net (fo=1, routed)           0.056     0.543    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[21]_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I4_O)        0.045     0.588 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[21]_i_1/O
                         net (fo=1, routed)           0.000     0.588    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_9
    SLICE_X54Y9          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.838    -0.847    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X54Y9          FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[21]/C

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.268ns (45.253%)  route 0.324ns (54.747%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[8]/G
    SLICE_X54Y13         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[8]/Q
                         net (fo=1, routed)           0.272     0.450    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_m[8]
    SLICE_X55Y16         LUT4 (Prop_lut4_I1_O)        0.045     0.495 f  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[8]_i_2/O
                         net (fo=1, routed)           0.052     0.547    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[8]_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.592 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[8]_i_1/O
                         net (fo=1, routed)           0.000     0.592    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_22
    SLICE_X55Y16         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.832    -0.853    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X55Y16         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[8]/C

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.248ns (41.428%)  route 0.351ns (58.572%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e_reg[5]/G
    SLICE_X58Y15         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e_reg[5]/Q
                         net (fo=1, routed)           0.241     0.399    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_e[5]
    SLICE_X56Y16         LUT5 (Prop_lut5_I3_O)        0.045     0.444 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_exponent[5]_i_3/O
                         net (fo=1, routed)           0.110     0.554    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent_reg[5]_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I1_O)        0.045     0.599 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent[5]_i_1/O
                         net (fo=1, routed)           0.000     0.599    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_n_2
    SLICE_X55Y16         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.832    -0.853    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X55Y16         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[5]/C

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.268ns (40.239%)  route 0.398ns (59.761%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[23]/G
    SLICE_X46Y5          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[23]/Q
                         net (fo=1, routed)           0.212     0.390    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_m[23]
    SLICE_X47Y6          LUT6 (Prop_lut6_I2_O)        0.045     0.435 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_mantissa[0]_i_4/O
                         net (fo=1, routed)           0.186     0.621    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[0]_2
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.666 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[0]_i_1/O
                         net (fo=1, routed)           0.000     0.666    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_35
    SLICE_X47Y12         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.832    -0.853    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X47Y12         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[0]/C

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_sign_reg/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.248ns (36.933%)  route 0.423ns (63.067%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_sign_reg/G
    SLICE_X57Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_sign_reg/Q
                         net (fo=1, routed)           0.284     0.442    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/adder_out[31]
    SLICE_X56Y17         LUT4 (Prop_lut4_I2_O)        0.045     0.487 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_sign_i_3/O
                         net (fo=1, routed)           0.140     0.626    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_sign_i_3_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I2_O)        0.045     0.671 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_sign_i_1/O
                         net (fo=1, routed)           0.000     0.671    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_7
    SLICE_X56Y17         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.831    -0.854    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X56Y17         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_sign_reg/C

Slack:                    inf
  Source:                 Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.248ns (36.904%)  route 0.424ns (63.096%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          LDCE                         0.000     0.000 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[4]/G
    SLICE_X43Y6          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[4]/Q
                         net (fo=1, routed)           0.368     0.526    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_e[4]
    SLICE_X46Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.571 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent[4]_i_3/O
                         net (fo=1, routed)           0.056     0.627    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_exponent_reg[4]
    SLICE_X46Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.672 r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_exponent[4]_i_1/O
                         net (fo=1, routed)           0.000     0.672    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_n_6
    SLICE_X46Y12         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Block_Design_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Block_Design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Block_Design_i/clk_wiz_0/inst/clk_in1_Block_Design_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  Block_Design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  Block_Design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1797, routed)        0.832    -0.853    Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aclk
    SLICE_X46Y12         FDRE                                         r  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[4]/C





