[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   9375       tick       3426168       1505741       1449409       3426168 
      2   9375       tick       5290782       2424596       2402561       5290782 
      3   9375       tick       5288337       2424112       2407733       5288337 
      4   9375       tick       5282587       2421073       2400226       5282587 
      5   9375       tick       5280659       2420908       2404445       5280659 
      6   9375       tick       5294316       2425376       2404756       5294316 
      7   9375       tick       5285224       2422104       2406115       5285224 
      8   9375       tick       5268536       2417187       2399463       5268536 
      9   9375       tick       5281498       2421791       2403131       5281498 
     10   9375       tick       5290501       2423756       2406941       5290501 
     11   9375       tick       5277017       2417457       2393174       5277017 
     12   9375       tick       5282158       2419552       2394430       5282158 
     13   9375       tick       5278390       2418460       2399478       5278390 
     14   9375       tick       5278404       2420580       2399759       5278404 
     15   9375       tick       5289860       2425907       2409866       5289860 
     16   9375       tick       5275395       2419033       2399761       5275395 
     17   9375       tick       5272370       2418310       2401344       5272370 
     18   9375       tick       5280206       2419464       2402267       5280206 
     19   9375       tick       5295099       2425479       2406233       5295099 
     20   9375       exit           205            62            51           205 
