// Seed: 1656186093
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wor id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = 1'h0 & id_3;
  wire id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_4 = 32'd41,
    parameter id_5 = 32'd53
) (
    output wire id_0,
    input wire id_1,
    input tri id_2,
    output wire id_3,
    input wand _id_4,
    input tri0 _id_5
    , id_10,
    input wor id_6,
    input supply1 id_7,
    output supply1 id_8
);
  logic [1 : id_5] id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_10,
      id_11
  );
  assign modCall_1.id_3 = 0;
  logic [1 : id_4  *  1 'b0] id_12;
  ;
endmodule
