###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Sep 23 06:10:38 2023
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\count_reg[1] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\count_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.591
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.525
  Arrival Time                  0.631
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.107 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.254 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.523 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[1]         | RN ^         | SDFFRQX2M | 0.397 | 0.002 |   0.631 |    0.525 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.125 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.183 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.259 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.463 | 
     | scan_clk__L5_I0                     | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.510 | 
     | U_TX_CLK_multiplexer/U1             | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.619 | 
     | UART_TX_CLK_M__L1_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.697 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[1] | CK ^       | SDFFRQX2M  | 0.047 | 0.001 |   0.591 |    0.698 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[5] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[5] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                  (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.592
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.526
  Arrival Time                  0.632
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.107 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.253 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.523 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[5]     | RN ^         | SDFFRQX2M | 0.397 | 0.003 |   0.632 |    0.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.125 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.183 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.260 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.463 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.510 | 
     | U_TX_CLK_multiplexer/U1                 | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.620 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.697 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[5] | CK ^       | SDFFRQX2M  | 0.047 | 0.001 |   0.592 |    0.699 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                  (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.592
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.526
  Arrival Time                  0.634
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.108 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.253 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.522 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[3]     | RN ^         | SDFFRQX2M | 0.397 | 0.004 |   0.634 |    0.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.126 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.184 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.260 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.464 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.511 | 
     | U_TX_CLK_multiplexer/U1                 | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.620 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.698 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[3] | CK ^       | SDFFRQX2M  | 0.047 | 0.002 |   0.592 |    0.700 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[4] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                  (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.592
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.526
  Arrival Time                  0.634
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.108 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.253 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.522 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[4]     | RN ^         | SDFFRQX2M | 0.397 | 0.004 |   0.634 |    0.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.126 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.184 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.260 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.464 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.511 | 
     | U_TX_CLK_multiplexer/U1                 | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.620 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.698 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[4] | CK ^       | SDFFRQX2M  | 0.047 | 0.002 |   0.592 |    0.700 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\count_reg[2] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\count_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.592
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.526
  Arrival Time                  0.634
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.109 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.252 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.521 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[2]         | RN ^         | SDFFRQX2M | 0.397 | 0.005 |   0.634 |    0.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.127 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.185 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.262 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.465 | 
     | scan_clk__L5_I0                     | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.512 | 
     | U_TX_CLK_multiplexer/U1             | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.622 | 
     | UART_TX_CLK_M__L1_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.699 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[2] | CK ^       | SDFFRQX2M  | 0.047 | 0.001 |   0.592 |    0.701 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\count_reg[0] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\count_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.592
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.526
  Arrival Time                  0.635
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.109 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.252 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.521 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[0]         | RN ^         | SDFFRQX2M | 0.397 | 0.005 |   0.635 |    0.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.127 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.185 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.262 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.465 | 
     | scan_clk__L5_I0                     | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.512 | 
     | U_TX_CLK_multiplexer/U1             | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.622 | 
     | UART_TX_CLK_M__L1_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.699 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[0] | CK ^       | SDFFRQX2M  | 0.047 | 0.001 |   0.592 |    0.701 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_UART/U0_UART_TX/P1/par_bit_reg/CK 
Endpoint:   U0_UART/U0_UART_TX/P1/par_bit_reg/RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.592
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.526
  Arrival Time                  0.635
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.109 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.251 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.521 | 
     | U0_UART/U0_UART_TX/P1/par_bit_reg           | RN ^         | SDFFRQX2M | 0.397 | 0.005 |   0.635 |    0.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.127 | 
     | scan_clk__L2_I1                   | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.185 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.262 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.465 | 
     | scan_clk__L5_I0                   | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.512 | 
     | U_TX_CLK_multiplexer/U1           | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.622 | 
     | UART_TX_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.699 | 
     | U0_UART/U0_UART_TX/P1/par_bit_reg | CK ^       | SDFFRQX2M  | 0.047 | 0.001 |   0.592 |    0.701 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                  (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.593
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.526
  Arrival Time                  0.635
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.109 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.251 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.521 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[0]     | RN ^         | SDFFRQX2M | 0.397 | 0.006 |   0.635 |    0.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.127 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.185 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.262 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.465 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.512 | 
     | U_TX_CLK_multiplexer/U1                 | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.622 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.700 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[0] | CK ^       | SDFFRQX2M  | 0.047 | 0.002 |   0.593 |    0.701 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[1] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                  (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.593
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.526
  Arrival Time                  0.635
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.109 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.251 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.521 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[1]     | RN ^         | SDFFRQX2M | 0.397 | 0.006 |   0.635 |    0.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.128 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.185 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.262 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.465 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.513 | 
     | U_TX_CLK_multiplexer/U1                 | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.622 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.700 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[1] | CK ^       | SDFFRQX2M  | 0.047 | 0.002 |   0.593 |    0.702 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[2] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                  (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.593
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.526
  Arrival Time                  0.636
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.109 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.251 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.521 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[2]     | RN ^         | SDFFRQX2M | 0.397 | 0.006 |   0.636 |    0.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.128 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.185 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.262 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.465 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.513 | 
     | U_TX_CLK_multiplexer/U1                 | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.622 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.700 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[2] | CK ^       | SDFFRQX2M  | 0.047 | 0.002 |   0.593 |    0.702 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/ser_data_reg/CK 
Endpoint:   U0_UART/U0_UART_TX/S1/ser_data_reg/RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                            (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.592
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.526
  Arrival Time                  0.635
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.110 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.251 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.520 | 
     | U0_UART/U0_UART_TX/S1/ser_data_reg          | RN ^         | SDFFRQX2M | 0.397 | 0.006 |   0.635 |    0.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.128 | 
     | scan_clk__L2_I1                    | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.186 | 
     | scan_clk__L3_I0                    | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.263 | 
     | scan_clk__L4_I0                    | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.466 | 
     | scan_clk__L5_I0                    | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.513 | 
     | U_TX_CLK_multiplexer/U1            | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.623 | 
     | UART_TX_CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.700 | 
     | U0_UART/U0_UART_TX/S1/ser_data_reg | CK ^       | SDFFRQX2M  | 0.047 | 0.001 |   0.592 |    0.702 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\count_reg[3] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\count_reg[3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.592
+ Hold                         -0.074
+ Phase Shift                   0.000
= Required Time                 0.518
  Arrival Time                  0.634
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |          | 0.000 |       |   0.000 |   -0.117 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M  | 0.076 | 0.360 |   0.360 |    0.244 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M   | 0.397 | 0.269 |   0.630 |    0.513 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[3]         | RN ^         | SDFFRX1M | 0.397 | 0.005 |   0.634 |    0.518 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.135 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.193 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.269 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.473 | 
     | scan_clk__L5_I0                     | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.520 | 
     | U_TX_CLK_multiplexer/U1             | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.629 | 
     | UART_TX_CLK_M__L1_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.707 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[3] | CK ^       | SDFFRX1M   | 0.047 | 0.001 |   0.592 |    0.709 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin RST_SYNC_2/\sync_reg_reg[0] /CK 
Endpoint:   RST_SYNC_2/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'UARTCLK'
Beginpoint: RST                             (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.648
+ Hold                         -0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.677
  Arrival Time                  0.839
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | RST ^      |           | 0.000 |       |   0.000 |   -0.162 | 
     | U_reset_multiplexer/FE_PHC5_RST | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.340 |   0.340 |    0.178 | 
     | U_reset_multiplexer/FE_PHC6_RST | A ^ -> Y ^ | DLY4X1M   | 0.095 | 0.377 |   0.717 |    0.555 | 
     | U_reset_multiplexer/U1          | A ^ -> Y ^ | MX2X2M    | 0.129 | 0.121 |   0.838 |    0.676 | 
     | RST_SYNC_2/\sync_reg_reg[0]     | RN ^       | SDFFRQX2M | 0.129 | 0.001 |   0.839 |    0.677 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.162 | 
     | UART_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.180 | 
     | UART_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.010 | 0.016 |   0.034 |    0.196 | 
     | U_UART_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X2M     | 0.225 | 0.161 |   0.195 |    0.357 | 
     | UART_CLK_M__L1_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.098 | 0.090 |   0.285 |    0.447 | 
     | UART_CLK_M__L2_I3           | A ^ -> Y ^ | CLKBUFX1M  | 0.095 | 0.087 |   0.372 |    0.534 | 
     | UART_CLK_M__L3_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.154 | 0.119 |   0.491 |    0.653 | 
     | UART_CLK_M__L4_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.563 |    0.725 | 
     | UART_CLK_M__L5_I1           | A ^ -> Y v | CLKINVX32M | 0.016 | 0.023 |   0.586 |    0.748 | 
     | UART_CLK_M__L6_I2           | A v -> Y ^ | INVX4M     | 0.097 | 0.062 |   0.647 |    0.809 | 
     | RST_SYNC_2/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.097 | 0.001 |   0.648 |    0.810 | 
     +--------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin RST_SYNC_2/\sync_reg_reg[1] /CK 
Endpoint:   RST_SYNC_2/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'UARTCLK'
Beginpoint: RST                             (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.648
+ Hold                         -0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.673
  Arrival Time                  0.839
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | RST ^      |           | 0.000 |       |   0.000 |   -0.165 | 
     | U_reset_multiplexer/FE_PHC5_RST | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.340 |   0.340 |    0.175 | 
     | U_reset_multiplexer/FE_PHC6_RST | A ^ -> Y ^ | DLY4X1M   | 0.095 | 0.377 |   0.717 |    0.552 | 
     | U_reset_multiplexer/U1          | A ^ -> Y ^ | MX2X2M    | 0.129 | 0.121 |   0.838 |    0.673 | 
     | RST_SYNC_2/\sync_reg_reg[1]     | RN ^       | SDFFRQX1M | 0.129 | 0.000 |   0.839 |    0.673 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.165 | 
     | UART_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.183 | 
     | UART_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.010 | 0.016 |   0.034 |    0.199 | 
     | U_UART_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X2M     | 0.225 | 0.161 |   0.195 |    0.361 | 
     | UART_CLK_M__L1_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.098 | 0.090 |   0.285 |    0.450 | 
     | UART_CLK_M__L2_I3           | A ^ -> Y ^ | CLKBUFX1M  | 0.095 | 0.087 |   0.372 |    0.538 | 
     | UART_CLK_M__L3_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.154 | 0.119 |   0.491 |    0.657 | 
     | UART_CLK_M__L4_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.563 |    0.728 | 
     | UART_CLK_M__L5_I1           | A ^ -> Y v | CLKINVX32M | 0.016 | 0.023 |   0.586 |    0.751 | 
     | UART_CLK_M__L6_I2           | A v -> Y ^ | INVX4M     | 0.097 | 0.062 |   0.647 |    0.813 | 
     | RST_SYNC_2/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.097 | 0.001 |   0.648 |    0.814 | 
     +--------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin RST_SYNC_1/\sync_reg_reg[0] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_reset                      (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.074
+ Phase Shift                   0.000
= Required Time                 0.639
  Arrival Time                  0.841
  Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.202 | 
     | U_reset_multiplexer/FE_PHC0_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.051 | 0.342 |   0.342 |    0.140 | 
     | U_reset_multiplexer/FE_PHC3_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.084 | 0.370 |   0.713 |    0.510 | 
     | U_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.129 | 0.128 |   0.840 |    0.638 | 
     | RST_SYNC_1/\sync_reg_reg[0]            | RN ^         | SDFFRQX2M | 0.129 | 0.000 |   0.841 |    0.639 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.202 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.221 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.278 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.355 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.558 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.606 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.709 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.746 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    0.812 | 
     | RST_SYNC_1/\sync_reg_reg[0]      | CK ^       | SDFFRQX2M  | 0.244 | 0.102 |   0.712 |    0.914 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin RST_SYNC_1/\sync_reg_reg[1] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_reset                      (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.076
+ Phase Shift                   0.000
= Required Time                 0.635
  Arrival Time                  0.841
  Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.205 | 
     | U_reset_multiplexer/FE_PHC0_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.051 | 0.342 |   0.342 |    0.137 | 
     | U_reset_multiplexer/FE_PHC3_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.084 | 0.370 |   0.713 |    0.507 | 
     | U_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.129 | 0.128 |   0.840 |    0.635 | 
     | RST_SYNC_1/\sync_reg_reg[1]            | RN ^         | SDFFRQX1M | 0.129 | 0.000 |   0.841 |    0.635 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.205 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.224 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.281 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.358 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.562 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.609 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.712 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.749 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    0.816 | 
     | RST_SYNC_1/\sync_reg_reg[1]      | CK ^       | SDFFRQX1M  | 0.244 | 0.101 |   0.712 |    0.917 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U1_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U1_ClkDiv/odd_edge_tog_reg/SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_reset                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.655
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.729
  Arrival Time                  1.035
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.306 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.054 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.323 | 
     | FE_OFC3_SYNC_UART_RST_M                     | A ^ -> Y ^   | CLKBUFX8M | 0.523 | 0.326 |   0.956 |    0.649 | 
     | U1_ClkDiv/odd_edge_tog_reg                  | SN ^         | SDFFSX2M  | 0.606 | 0.080 |   1.035 |    0.729 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.306 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.325 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.010 | 0.016 |   0.035 |    0.341 | 
     | U_UART_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X2M     | 0.225 | 0.167 |   0.202 |    0.508 | 
     | UART_CLK_M__L1_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.098 | 0.090 |   0.292 |    0.598 | 
     | UART_CLK_M__L2_I3           | A ^ -> Y ^ | CLKBUFX1M  | 0.095 | 0.087 |   0.379 |    0.685 | 
     | UART_CLK_M__L3_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.154 | 0.119 |   0.498 |    0.804 | 
     | UART_CLK_M__L4_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.569 |    0.876 | 
     | UART_CLK_M__L5_I1           | A ^ -> Y v | CLKINVX32M | 0.016 | 0.023 |   0.592 |    0.899 | 
     | UART_CLK_M__L6_I2           | A v -> Y ^ | INVX4M     | 0.097 | 0.062 |   0.654 |    0.960 | 
     | U1_ClkDiv/odd_edge_tog_reg  | CK ^       | SDFFSX2M   | 0.097 | 0.001 |   0.655 |    0.962 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U0_ClkDiv/odd_edge_tog_reg/SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_reset                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.641
+ Hold                          0.063
+ Phase Shift                   0.000
= Required Time                 0.705
  Arrival Time                  1.060
  Slack Time                    0.356
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.356 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.005 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.274 | 
     | FE_OFC3_SYNC_UART_RST_M                     | A ^ -> Y ^   | CLKBUFX8M | 0.523 | 0.326 |   0.956 |    0.600 | 
     | U0_ClkDiv/odd_edge_tog_reg                  | SN ^         | SDFFSQX1M | 0.612 | 0.105 |   1.060 |    0.705 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.356 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.374 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.010 | 0.016 |   0.035 |    0.390 | 
     | U_UART_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X2M     | 0.225 | 0.167 |   0.202 |    0.557 | 
     | UART_CLK_M__L1_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.098 | 0.090 |   0.292 |    0.647 | 
     | UART_CLK_M__L2_I3           | A ^ -> Y ^ | CLKBUFX1M  | 0.095 | 0.087 |   0.379 |    0.734 | 
     | UART_CLK_M__L3_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.154 | 0.119 |   0.498 |    0.853 | 
     | UART_CLK_M__L4_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.569 |    0.925 | 
     | UART_CLK_M__L5_I1           | A ^ -> Y v | CLKINVX32M | 0.016 | 0.023 |   0.592 |    0.948 | 
     | UART_CLK_M__L6_I1           | A v -> Y ^ | INVX4M     | 0.073 | 0.048 |   0.641 |    0.996 | 
     | U0_ClkDiv/odd_edge_tog_reg  | CK ^       | SDFFSQX1M  | 0.073 | 0.001 |   0.641 |    0.997 | 
     +--------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                 (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.646
  Arrival Time                  1.048
  Slack Time                    0.401
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.401 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.033 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.343 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.639 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[3][0]           | RN ^         | SDFFRQX2M | 0.439 | 0.008 |   1.048 |    0.646 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.401 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.420 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.477 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.554 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.758 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.805 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.908 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.945 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.012 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.244 | 0.101 |   0.712 |    1.113 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin F1_fifo/wptr_full/\bn_wptr_reg[0] /CK 
Endpoint:   F1_fifo/wptr_full/\bn_wptr_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                            (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.648
  Arrival Time                  1.050
  Slack Time                    0.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.402 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.034 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.342 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.638 | 
     | F1_fifo/wptr_full/\bn_wptr_reg[0]                | RN ^         | SDFFRQX2M | 0.439 | 0.010 |   1.050 |    0.648 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.402 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.421 | 
     | scan_clk__L2_I1                   | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.478 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.555 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.758 | 
     | scan_clk__L5_I0                   | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.806 | 
     | U_reference_clock_multiplexer/U1  | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.909 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.946 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.012 | 
     | F1_fifo/wptr_full/\bn_wptr_reg[0] | CK ^       | SDFFRQX2M  | 0.245 | 0.103 |   0.713 |    1.115 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin F1_fifo/wptr_full/\bn_wptr_reg[1] /CK 
Endpoint:   F1_fifo/wptr_full/\bn_wptr_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                            (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.648
  Arrival Time                  1.052
  Slack Time                    0.404
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.404 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.035 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.340 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.636 | 
     | F1_fifo/wptr_full/\bn_wptr_reg[1]                | RN ^         | SDFFRQX2M | 0.441 | 0.012 |   1.052 |    0.648 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.404 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.422 | 
     | scan_clk__L2_I1                   | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.480 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.557 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.760 | 
     | scan_clk__L5_I0                   | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.807 | 
     | U_reference_clock_multiplexer/U1  | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.911 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.947 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.014 | 
     | F1_fifo/wptr_full/\bn_wptr_reg[1] | CK ^       | SDFFRQX2M  | 0.245 | 0.103 |   0.713 |    1.117 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin F1_fifo/wptr_full/\bn_wptr_reg[2] /CK 
Endpoint:   F1_fifo/wptr_full/\bn_wptr_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                            (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.648
  Arrival Time                  1.053
  Slack Time                    0.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.405 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.037 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.339 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.635 | 
     | F1_fifo/wptr_full/\bn_wptr_reg[2]                | RN ^         | SDFFRQX2M | 0.444 | 0.014 |   1.053 |    0.648 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.405 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.424 | 
     | scan_clk__L2_I1                   | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.481 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.558 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.762 | 
     | scan_clk__L5_I0                   | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.809 | 
     | U_reference_clock_multiplexer/U1  | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.912 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.949 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.016 | 
     | F1_fifo/wptr_full/\bn_wptr_reg[2] | CK ^       | SDFFRQX2M  | 0.245 | 0.103 |   0.713 |    1.119 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin F1_fifo/wptr_full/\bn_wptr_reg[3] /CK 
Endpoint:   F1_fifo/wptr_full/\bn_wptr_reg[3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                            (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.648
  Arrival Time                  1.054
  Slack Time                    0.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.406 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.038 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.338 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.634 | 
     | F1_fifo/wptr_full/\bn_wptr_reg[3]                | RN ^         | SDFFRQX2M | 0.446 | 0.014 |   1.054 |    0.648 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.406 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.424 | 
     | scan_clk__L2_I1                   | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.482 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.559 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.762 | 
     | scan_clk__L5_I0                   | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.809 | 
     | U_reference_clock_multiplexer/U1  | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.913 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.950 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.016 | 
     | F1_fifo/wptr_full/\bn_wptr_reg[3] | CK ^       | SDFFRQX2M  | 0.245 | 0.103 |   0.713 |    1.119 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin F1_fifo/wptr_full/\g_wptr_reg[0] /CK 
Endpoint:   F1_fifo/wptr_full/\g_wptr_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.714
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.649
  Arrival Time                  1.056
  Slack Time                    0.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.408 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.039 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.336 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.632 | 
     | F1_fifo/wptr_full/\g_wptr_reg[0]                 | RN ^         | SDFFRQX2M | 0.449 | 0.016 |   1.056 |    0.649 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.408 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.426 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.484 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.561 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.764 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.811 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.915 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.952 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.018 | 
     | F1_fifo/wptr_full/\g_wptr_reg[0] | CK ^       | SDFFRQX2M  | 0.245 | 0.103 |   0.714 |    1.121 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin F1_fifo/wptr_full/\g_wptr_reg[1] /CK 
Endpoint:   F1_fifo/wptr_full/\g_wptr_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.714
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.649
  Arrival Time                  1.057
  Slack Time                    0.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.408 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.040 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.335 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.631 | 
     | F1_fifo/wptr_full/\g_wptr_reg[1]                 | RN ^         | SDFFRQX2M | 0.451 | 0.017 |   1.057 |    0.649 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.409 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.427 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.485 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.561 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.765 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.812 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.915 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.952 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.019 | 
     | F1_fifo/wptr_full/\g_wptr_reg[1] | CK ^       | SDFFRQX2M  | 0.245 | 0.103 |   0.714 |    1.122 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin F1_fifo/wptr_full/\g_wptr_reg[2] /CK 
Endpoint:   F1_fifo/wptr_full/\g_wptr_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.714
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.649
  Arrival Time                  1.057
  Slack Time                    0.409
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.409 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.040 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.335 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.631 | 
     | F1_fifo/wptr_full/\g_wptr_reg[2]                 | RN ^         | SDFFRQX2M | 0.451 | 0.018 |   1.057 |    0.649 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.409 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.427 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.485 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.562 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.765 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.812 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.916 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.953 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.019 | 
     | F1_fifo/wptr_full/\g_wptr_reg[2] | CK ^       | SDFFRQX2M  | 0.245 | 0.103 |   0.714 |    1.122 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin F1_fifo/wptr_full/\g_wptr_reg[3] /CK 
Endpoint:   F1_fifo/wptr_full/\g_wptr_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.648
  Arrival Time                  1.058
  Slack Time                    0.410
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.410 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.041 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.334 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.630 | 
     | F1_fifo/wptr_full/\g_wptr_reg[3]                 | RN ^         | SDFFRQX2M | 0.452 | 0.018 |   1.058 |    0.648 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.410 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.428 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.486 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.563 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.766 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.813 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.917 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.954 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.020 | 
     | F1_fifo/wptr_full/\g_wptr_reg[3] | CK ^       | SDFFRQX2M  | 0.245 | 0.103 |   0.713 |    1.123 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                 (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.648
  Arrival Time                  1.059
  Slack Time                    0.410
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.410 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.042 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.333 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.629 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][0]           | RN ^         | SDFFRQX2M | 0.453 | 0.019 |   1.059 |    0.648 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.410 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.429 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.486 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.563 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.767 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.814 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.917 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.954 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.021 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.245 | 0.103 |   0.713 |    1.124 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                 (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.648
  Arrival Time                  1.059
  Slack Time                    0.410
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.410 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.042 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.333 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.629 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][1]           | RN ^         | SDFFRQX2M | 0.453 | 0.019 |   1.059 |    0.648 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.410 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.429 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.486 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.563 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.767 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.814 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.917 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.954 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.021 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.245 | 0.103 |   0.713 |    1.124 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[4][7] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[4][7] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.708
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.643
  Arrival Time                  1.054
  Slack Time                    0.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.411 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.042 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.333 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.629 | 
     | F1_fifo/fifomem/\MEM_reg[4][7]                   | RN ^         | SDFFRQX2M | 0.446 | 0.014 |   1.054 |    0.643 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.411 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.429 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.487 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.564 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.767 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.814 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.918 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.955 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.021 | 
     | F1_fifo/fifomem/\MEM_reg[4][7]   | CK ^       | SDFFRQX2M  | 0.243 | 0.097 |   0.708 |    1.119 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                 (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.648
  Arrival Time                  1.059
  Slack Time                    0.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.411 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.042 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.333 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.629 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[2][0]           | RN ^         | SDFFRQX2M | 0.454 | 0.019 |   1.059 |    0.648 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.411 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.429 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.487 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.564 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.767 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.814 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.918 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.955 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.021 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.245 | 0.103 |   0.713 |    1.124 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                 (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.648
  Arrival Time                  1.059
  Slack Time                    0.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.411 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.042 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.333 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.629 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[2][1]           | RN ^         | SDFFRQX2M | 0.454 | 0.019 |   1.059 |    0.648 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.411 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.429 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.487 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.564 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.767 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.814 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.918 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.955 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.021 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.245 | 0.103 |   0.713 |    1.124 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                 (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.648
  Arrival Time                  1.059
  Slack Time                    0.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.411 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.043 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.333 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.629 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[1][0]           | RN ^         | SDFFRQX2M | 0.454 | 0.019 |   1.059 |    0.648 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.411 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.429 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.487 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.564 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.767 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.814 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.918 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.955 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.021 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.245 | 0.102 |   0.713 |    1.124 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                 (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.648
  Arrival Time                  1.059
  Slack Time                    0.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.412 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.043 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.332 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.628 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[1][1]           | RN ^         | SDFFRQX2M | 0.454 | 0.019 |   1.059 |    0.648 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.412 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.430 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.488 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.564 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.768 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.815 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.919 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.955 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.022 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.244 | 0.102 |   0.712 |    1.124 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[5][3] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[5][3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.704
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.639
  Arrival Time                  1.059
  Slack Time                    0.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.421 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.052 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.323 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.619 | 
     | F1_fifo/fifomem/\MEM_reg[5][3]                   | RN ^         | SDFFRQX2M | 0.456 | 0.020 |   1.059 |    0.639 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.421 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.439 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.497 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.573 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.777 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.824 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.928 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.964 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.031 | 
     | F1_fifo/fifomem/\MEM_reg[5][3]   | CK ^       | SDFFRQX2M  | 0.244 | 0.093 |   0.704 |    1.124 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[6][4] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[6][4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.708
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.644
  Arrival Time                  1.069
  Slack Time                    0.424
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.424 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.056 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.319 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.615 | 
     | F1_fifo/fifomem/\MEM_reg[6][4]                   | RN ^         | SDFFRQX2M | 0.470 | 0.029 |   1.069 |    0.644 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.425 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.443 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.501 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.577 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.781 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.828 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.932 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.968 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.035 | 
     | F1_fifo/fifomem/\MEM_reg[6][4]   | CK ^       | SDFFRQX2M  | 0.242 | 0.098 |   0.708 |    1.133 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U1_ClkDiv/\count_reg[0] /CK 
Endpoint:   U1_ClkDiv/\count_reg[0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.597
  Arrival Time                  1.021
  Slack Time                    0.425
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.425 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |   -0.064 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.205 | 
     | FE_OFC3_SYNC_UART_RST_M                     | A ^ -> Y ^   | CLKBUFX8M | 0.523 | 0.326 |   0.956 |    0.531 | 
     | U1_ClkDiv/\count_reg[0]                     | RN ^         | SDFFRQX2M | 0.602 | 0.066 |   1.021 |    0.597 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.425 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.443 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.010 | 0.016 |   0.035 |    0.459 | 
     | U_UART_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X2M     | 0.225 | 0.167 |   0.202 |    0.627 | 
     | UART_CLK_M__L1_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.098 | 0.090 |   0.292 |    0.716 | 
     | UART_CLK_M__L2_I3           | A ^ -> Y ^ | CLKBUFX1M  | 0.095 | 0.087 |   0.379 |    0.804 | 
     | UART_CLK_M__L3_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.154 | 0.119 |   0.498 |    0.923 | 
     | UART_CLK_M__L4_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.569 |    0.994 | 
     | UART_CLK_M__L5_I1           | A ^ -> Y v | CLKINVX32M | 0.016 | 0.023 |   0.592 |    1.017 | 
     | UART_CLK_M__L6_I2           | A v -> Y ^ | INVX4M     | 0.097 | 0.062 |   0.654 |    1.079 | 
     | U1_ClkDiv/\count_reg[0]     | CK ^       | SDFFRQX2M  | 0.097 | 0.001 |   0.655 |    1.080 | 
     +--------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U1_ClkDiv/\count_reg[1] /CK 
Endpoint:   U1_ClkDiv/\count_reg[1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.597
  Arrival Time                  1.023
  Slack Time                    0.426
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.426 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |   -0.066 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.204 | 
     | FE_OFC3_SYNC_UART_RST_M                     | A ^ -> Y ^   | CLKBUFX8M | 0.523 | 0.326 |   0.956 |    0.529 | 
     | U1_ClkDiv/\count_reg[1]                     | RN ^         | SDFFRQX2M | 0.603 | 0.067 |   1.023 |    0.597 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.426 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.445 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.010 | 0.016 |   0.035 |    0.461 | 
     | U_UART_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X2M     | 0.225 | 0.167 |   0.202 |    0.628 | 
     | UART_CLK_M__L1_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.098 | 0.090 |   0.292 |    0.718 | 
     | UART_CLK_M__L2_I3           | A ^ -> Y ^ | CLKBUFX1M  | 0.095 | 0.087 |   0.379 |    0.805 | 
     | UART_CLK_M__L3_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.154 | 0.119 |   0.498 |    0.924 | 
     | UART_CLK_M__L4_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.569 |    0.995 | 
     | UART_CLK_M__L5_I1           | A ^ -> Y v | CLKINVX32M | 0.016 | 0.023 |   0.592 |    1.018 | 
     | UART_CLK_M__L6_I2           | A v -> Y ^ | INVX4M     | 0.097 | 0.062 |   0.654 |    1.080 | 
     | U1_ClkDiv/\count_reg[1]     | CK ^       | SDFFRQX2M  | 0.097 | 0.001 |   0.655 |    1.081 | 
     +--------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U1_ClkDiv/\count_reg[2] /CK 
Endpoint:   U1_ClkDiv/\count_reg[2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.597
  Arrival Time                  1.024
  Slack Time                    0.428
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.428 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |   -0.067 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.202 | 
     | FE_OFC3_SYNC_UART_RST_M                     | A ^ -> Y ^   | CLKBUFX8M | 0.523 | 0.326 |   0.956 |    0.528 | 
     | U1_ClkDiv/\count_reg[2]                     | RN ^         | SDFFRQX2M | 0.603 | 0.069 |   1.024 |    0.597 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.427 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.446 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.010 | 0.016 |   0.035 |    0.462 | 
     | U_UART_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X2M     | 0.225 | 0.167 |   0.202 |    0.629 | 
     | UART_CLK_M__L1_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.098 | 0.090 |   0.292 |    0.719 | 
     | UART_CLK_M__L2_I3           | A ^ -> Y ^ | CLKBUFX1M  | 0.095 | 0.087 |   0.379 |    0.806 | 
     | UART_CLK_M__L3_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.154 | 0.119 |   0.498 |    0.925 | 
     | UART_CLK_M__L4_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.569 |    0.997 | 
     | UART_CLK_M__L5_I1           | A ^ -> Y v | CLKINVX32M | 0.016 | 0.023 |   0.592 |    1.020 | 
     | UART_CLK_M__L6_I2           | A v -> Y ^ | INVX4M     | 0.097 | 0.062 |   0.654 |    1.081 | 
     | U1_ClkDiv/\count_reg[2]     | CK ^       | SDFFRQX2M  | 0.097 | 0.001 |   0.655 |    1.083 | 
     +--------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U1_ClkDiv/\count_reg[3] /CK 
Endpoint:   U1_ClkDiv/\count_reg[3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.596
  Arrival Time                  1.025
  Slack Time                    0.429
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.429 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |   -0.068 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.201 | 
     | FE_OFC3_SYNC_UART_RST_M                     | A ^ -> Y ^   | CLKBUFX8M | 0.523 | 0.326 |   0.956 |    0.527 | 
     | U1_ClkDiv/\count_reg[3]                     | RN ^         | SDFFRQX2M | 0.603 | 0.070 |   1.025 |    0.596 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.429 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.447 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.010 | 0.016 |   0.035 |    0.463 | 
     | U_UART_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X2M     | 0.225 | 0.167 |   0.202 |    0.631 | 
     | UART_CLK_M__L1_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.098 | 0.090 |   0.292 |    0.720 | 
     | UART_CLK_M__L2_I3           | A ^ -> Y ^ | CLKBUFX1M  | 0.095 | 0.087 |   0.379 |    0.808 | 
     | UART_CLK_M__L3_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.154 | 0.119 |   0.498 |    0.927 | 
     | UART_CLK_M__L4_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.569 |    0.998 | 
     | UART_CLK_M__L5_I1           | A ^ -> Y v | CLKINVX32M | 0.016 | 0.023 |   0.592 |    1.021 | 
     | UART_CLK_M__L6_I2           | A v -> Y ^ | INVX4M     | 0.097 | 0.062 |   0.654 |    1.083 | 
     | U1_ClkDiv/\count_reg[3]     | CK ^       | SDFFRQX2M  | 0.097 | 0.001 |   0.655 |    1.084 | 
     +--------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[5][4] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[5][4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.709
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.645
  Arrival Time                  1.074
  Slack Time                    0.429
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.429 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.061 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.315 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.611 | 
     | F1_fifo/fifomem/\MEM_reg[5][4]                   | RN ^         | SDFFRQX2M | 0.476 | 0.034 |   1.074 |    0.645 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.429 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.448 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.505 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.582 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.785 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.833 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.936 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.973 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.039 | 
     | F1_fifo/fifomem/\MEM_reg[5][4]   | CK ^       | SDFFRQX2M  | 0.243 | 0.099 |   0.709 |    1.138 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[5][7] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[5][7] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.647
  Arrival Time                  1.076
  Slack Time                    0.429
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.429 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.061 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.315 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.611 | 
     | F1_fifo/fifomem/\MEM_reg[5][7]                   | RN ^         | SDFFRQX2M | 0.478 | 0.036 |   1.076 |    0.647 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.429 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.448 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.505 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.582 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.785 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.833 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.936 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.973 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.039 | 
     | F1_fifo/fifomem/\MEM_reg[5][7]   | CK ^       | SDFFRQX2M  | 0.244 | 0.101 |   0.711 |    1.140 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[6][7] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[6][7] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.647
  Arrival Time                  1.076
  Slack Time                    0.429
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.429 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.061 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.315 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.611 | 
     | F1_fifo/fifomem/\MEM_reg[6][7]                   | RN ^         | SDFFRQX2M | 0.478 | 0.036 |   1.076 |    0.647 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.429 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.448 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.505 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.582 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.786 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.833 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.936 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.973 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.040 | 
     | F1_fifo/fifomem/\MEM_reg[6][7]   | CK ^       | SDFFRQX2M  | 0.244 | 0.101 |   0.711 |    1.140 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[7][6] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[7][6] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.647
  Arrival Time                  1.076
  Slack Time                    0.429
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.429 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.061 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.314 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.610 | 
     | F1_fifo/fifomem/\MEM_reg[7][6]                   | RN ^         | SDFFRQX2M | 0.478 | 0.037 |   1.076 |    0.647 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.429 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.448 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.505 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.582 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.786 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.833 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.936 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.973 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.040 | 
     | F1_fifo/fifomem/\MEM_reg[7][6]   | CK ^       | SDFFRQX2M  | 0.244 | 0.101 |   0.711 |    1.140 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[7][7] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[7][7] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.647
  Arrival Time                  1.076
  Slack Time                    0.429
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.429 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.061 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.314 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.610 | 
     | F1_fifo/fifomem/\MEM_reg[7][7]                   | RN ^         | SDFFRQX2M | 0.478 | 0.036 |   1.076 |    0.647 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.429 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.448 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.505 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.582 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.786 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.833 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.936 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.973 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.040 | 
     | F1_fifo/fifomem/\MEM_reg[7][7]   | CK ^       | SDFFRQX2M  | 0.244 | 0.101 |   0.711 |    1.140 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[6][3] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[6][3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.700
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.636
  Arrival Time                  1.065
  Slack Time                    0.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.430 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.061 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.314 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.610 | 
     | F1_fifo/fifomem/\MEM_reg[6][3]                   | RN ^         | SDFFRQX2M | 0.465 | 0.025 |   1.065 |    0.636 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.430 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.448 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.506 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.583 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.786 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.833 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.937 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.973 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.040 | 
     | F1_fifo/fifomem/\MEM_reg[6][3]   | CK ^       | SDFFRQX2M  | 0.244 | 0.090 |   0.700 |    1.130 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[4][6] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[4][6] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.710
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.646
  Arrival Time                  1.076
  Slack Time                    0.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.430 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.088 | 0.368 |   0.368 |   -0.062 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.089 | 0.375 |   0.744 |    0.314 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.438 | 0.296 |   1.040 |    0.610 | 
     | F1_fifo/fifomem/\MEM_reg[4][6]                   | RN ^         | SDFFRQX2M | 0.477 | 0.036 |   1.076 |    0.646 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.430 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.449 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.506 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.583 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.786 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.834 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.937 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.974 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    1.040 | 
     | F1_fifo/fifomem/\MEM_reg[4][6]   | CK ^       | SDFFRQX2M  | 0.243 | 0.099 |   0.710 |    1.140 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[6] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                  (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.592
+ Hold                         -0.062
+ Phase Shift                   0.000
= Required Time                 0.529
  Arrival Time                  0.961
  Slack Time                    0.431
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.431 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |   -0.071 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.199 | 
     | FE_OFC3_SYNC_UART_RST_M                     | A ^ -> Y ^   | CLKBUFX8M | 0.523 | 0.326 |   0.956 |    0.524 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[6]     | RN ^         | SDFFRQX2M | 0.525 | 0.005 |   0.961 |    0.529 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.431 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.450 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.507 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.584 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.787 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.835 | 
     | U_TX_CLK_multiplexer/U1                 | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.944 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    1.022 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[6] | CK ^       | SDFFRQX2M  | 0.047 | 0.001 |   0.592 |    1.023 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[7] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                  (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.592
+ Hold                         -0.062
+ Phase Shift                   0.000
= Required Time                 0.529
  Arrival Time                  0.961
  Slack Time                    0.431
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.431 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |   -0.071 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.198 | 
     | FE_OFC3_SYNC_UART_RST_M                     | A ^ -> Y ^   | CLKBUFX8M | 0.523 | 0.326 |   0.956 |    0.524 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[7]     | RN ^         | SDFFRQX2M | 0.525 | 0.005 |   0.961 |    0.529 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.431 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.450 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.507 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.584 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.788 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.835 | 
     | U_TX_CLK_multiplexer/U1                 | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.944 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    1.022 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[7] | CK ^       | SDFFRQX2M  | 0.047 | 0.001 |   0.592 |    1.023 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U1_ClkDiv/\count_reg[4] /CK 
Endpoint:   U1_ClkDiv/\count_reg[4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.597
  Arrival Time                  1.028
  Slack Time                    0.431
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.431 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |   -0.071 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.198 | 
     | FE_OFC3_SYNC_UART_RST_M                     | A ^ -> Y ^   | CLKBUFX8M | 0.523 | 0.326 |   0.956 |    0.524 | 
     | U1_ClkDiv/\count_reg[4]                     | RN ^         | SDFFRQX2M | 0.604 | 0.073 |   1.028 |    0.597 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.431 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.450 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.010 | 0.016 |   0.035 |    0.466 | 
     | U_UART_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X2M     | 0.225 | 0.167 |   0.202 |    0.633 | 
     | UART_CLK_M__L1_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.098 | 0.090 |   0.292 |    0.723 | 
     | UART_CLK_M__L2_I3           | A ^ -> Y ^ | CLKBUFX1M  | 0.095 | 0.087 |   0.379 |    0.810 | 
     | UART_CLK_M__L3_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.154 | 0.119 |   0.498 |    0.929 | 
     | UART_CLK_M__L4_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.569 |    1.001 | 
     | UART_CLK_M__L5_I1           | A ^ -> Y v | CLKINVX32M | 0.016 | 0.023 |   0.592 |    1.024 | 
     | UART_CLK_M__L6_I2           | A v -> Y ^ | INVX4M     | 0.097 | 0.062 |   0.654 |    1.085 | 
     | U1_ClkDiv/\count_reg[4]     | CK ^       | SDFFRQX2M  | 0.097 | 0.001 |   0.655 |    1.087 | 
     +--------------------------------------------------------------------------------------------+ 

