OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/spm/runs/openlane_test/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/vscode/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/spm/runs/openlane_test/tmp/17-spm.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   spm
Die area:                 ( 0 0 ) ( 101850 112570 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1113
Number of terminals:      38
Number of snets:          2
Number of nets:           433

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 67.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 14854.
[INFO DRT-0033] mcon shape region query size = 3456.
[INFO DRT-0033] met1 shape region query size = 3676.
[INFO DRT-0033] via shape region query size = 680.
[INFO DRT-0033] met2 shape region query size = 441.
[INFO DRT-0033] via2 shape region query size = 544.
[INFO DRT-0033] met3 shape region query size = 411.
[INFO DRT-0033] via3 shape region query size = 544.
[INFO DRT-0033] met4 shape region query size = 184.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0078]   Complete 137 pins.
[INFO DRT-0081]   Complete 49 unique inst patterns.
[INFO DRT-0084]   Complete 253 groups.
#scanned instances     = 1113
#unique  instances     = 67
#stdCellGenAp          = 1275
#stdCellValidPlanarAp  = 16
#stdCellValidViaAp     = 928
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1146
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 116.59 (MB), peak = 116.46 (MB)

Number of guides:     2437

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 16 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 873.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 666.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 350.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 11.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 6.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1229 vertical wires in 1 frboxes and 677 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 108 vertical wires in 1 frboxes and 163 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 117.07 (MB), peak = 121.18 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 117.20 (MB), peak = 121.18 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 136.66 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 138.86 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:01, memory = 149.55 (MB).
    Completing 40% with 27 violations.
    elapsed time = 00:00:01, memory = 155.17 (MB).
    Completing 50% with 27 violations.
    elapsed time = 00:00:02, memory = 155.17 (MB).
    Completing 60% with 48 violations.
    elapsed time = 00:00:03, memory = 155.20 (MB).
[INFO DRT-0199]   Number of violations = 154.
Viol/Layer         li1   met1   met2
Metal Spacing        2     15      4
Recheck              0     44     42
Short                0     33     14
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 487.95 (MB), peak = 487.95 (MB)
Total wire length = 6785 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2827 um.
Total wire length on LAYER met2 = 3803 um.
Total wire length on LAYER met3 = 96 um.
Total wire length on LAYER met4 = 58 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2174.
Up-via summary (total 2174):.

-----------------------
 FR_MASTERSLICE       0
            li1    1082
           met1    1078
           met2       9
           met3       5
           met4       0
-----------------------
                   2174


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 154 violations.
    elapsed time = 00:00:00, memory = 493.70 (MB).
    Completing 20% with 154 violations.
    elapsed time = 00:00:00, memory = 493.82 (MB).
    Completing 30% with 154 violations.
    elapsed time = 00:00:00, memory = 493.95 (MB).
    Completing 40% with 154 violations.
    elapsed time = 00:00:00, memory = 493.95 (MB).
    Completing 50% with 110 violations.
    elapsed time = 00:00:00, memory = 504.07 (MB).
    Completing 60% with 110 violations.
    elapsed time = 00:00:00, memory = 509.65 (MB).
    Completing 70% with 91 violations.
    elapsed time = 00:00:00, memory = 496.86 (MB).
    Completing 80% with 91 violations.
    elapsed time = 00:00:01, memory = 498.23 (MB).
    Completing 90% with 42 violations.
    elapsed time = 00:00:02, memory = 523.64 (MB).
    Completing 100% with 25 violations.
    elapsed time = 00:00:02, memory = 482.64 (MB).
[INFO DRT-0199]   Number of violations = 25.
Viol/Layer        met1   met2
Metal Spacing        9      6
Short               10      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 482.64 (MB), peak = 523.64 (MB)
Total wire length = 6684 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2742 um.
Total wire length on LAYER met2 = 3803 um.
Total wire length on LAYER met3 = 101 um.
Total wire length on LAYER met4 = 36 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2185.
Up-via summary (total 2185):.

-----------------------
 FR_MASTERSLICE       0
            li1    1082
           met1    1089
           met2      10
           met3       4
           met4       0
-----------------------
                   2185


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 25 violations.
    elapsed time = 00:00:00, memory = 482.64 (MB).
    Completing 20% with 25 violations.
    elapsed time = 00:00:00, memory = 482.64 (MB).
    Completing 30% with 25 violations.
    elapsed time = 00:00:00, memory = 482.64 (MB).
    Completing 40% with 25 violations.
    elapsed time = 00:00:00, memory = 505.39 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:00, memory = 503.79 (MB).
    Completing 60% with 23 violations.
    elapsed time = 00:00:00, memory = 509.82 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:01, memory = 484.11 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:02, memory = 519.99 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:03, memory = 482.69 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:03, memory = 482.69 (MB).
[INFO DRT-0199]   Number of violations = 406.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        5      2      0      0
Recheck              0      0    202    187
Short               10      0      0      0
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 482.82 (MB), peak = 523.64 (MB)
Total wire length = 6713 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2780 um.
Total wire length on LAYER met2 = 3808 um.
Total wire length on LAYER met3 = 103 um.
Total wire length on LAYER met4 = 21 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2180.
Up-via summary (total 2180):.

-----------------------
 FR_MASTERSLICE       0
            li1    1082
           met1    1087
           met2       9
           met3       2
           met4       0
-----------------------
                   2180


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 406 violations.
    elapsed time = 00:00:00, memory = 482.94 (MB).
    Completing 20% with 406 violations.
    elapsed time = 00:00:00, memory = 482.94 (MB).
    Completing 30% with 405 violations.
    elapsed time = 00:00:00, memory = 522.69 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 488.43 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 488.43 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 488.43 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 488.43 (MB), peak = 523.64 (MB)
Total wire length = 6719 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2773 um.
Total wire length on LAYER met2 = 3819 um.
Total wire length on LAYER met3 = 106 um.
Total wire length on LAYER met4 = 21 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2180.
Up-via summary (total 2180):.

-----------------------
 FR_MASTERSLICE       0
            li1    1082
           met1    1085
           met2      11
           met3       2
           met4       0
-----------------------
                   2180


[INFO DRT-0198] Complete detail routing.
Total wire length = 6719 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2773 um.
Total wire length on LAYER met2 = 3819 um.
Total wire length on LAYER met3 = 106 um.
Total wire length on LAYER met4 = 21 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2180.
Up-via summary (total 2180):.

-----------------------
 FR_MASTERSLICE       0
            li1    1082
           met1    1085
           met2      11
           met3       2
           met4       0
-----------------------
                   2180


[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:10, memory = 488.43 (MB), peak = 523.64 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/spm/runs/openlane_test/results/routing/spm.odb'…
Writing netlist to '/openlane/designs/spm/runs/openlane_test/results/routing/spm.nl.v'…
Writing powered netlist to '/openlane/designs/spm/runs/openlane_test/results/routing/spm.pnl.v'…
Writing layout to '/openlane/designs/spm/runs/openlane_test/results/routing/spm.def'…
