{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 22:50:31 2009 " "Info: Processing started: Tue Dec 01 22:50:31 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MotherBoard/lpm_ram_dp1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../MotherBoard/lpm_ram_dp1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dp1-SYN " "Info: Found design unit 1: lpm_ram_dp1-SYN" {  } { { "../MotherBoard/lpm_ram_dp1.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/lpm_ram_dp1.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dp1 " "Info: Found entity 1: lpm_ram_dp1" {  } { { "../MotherBoard/lpm_ram_dp1.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/lpm_ram_dp1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MotherBoard/DataRAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../MotherBoard/DataRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataram-SYN " "Info: Found design unit 1: dataram-SYN" {  } { { "../MotherBoard/DataRAM.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/DataRAM.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DataRAM " "Info: Found entity 1: DataRAM" {  } { { "../MotherBoard/DataRAM.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/DataRAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comp32.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Comp32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 Comp32 " "Info: Found entity 1: Comp32" {  } { { "Comp32.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/Comp32.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID-EXE-SIGNAL-BUFFER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ID-EXE-SIGNAL-BUFFER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ID-EXE-SIGNAL-BUFFER " "Info: Found entity 1: ID-EXE-SIGNAL-BUFFER" {  } { { "ID-EXE-SIGNAL-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ID-EXE-SIGNAL-BUFFER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCDecision.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file PCDecision.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PCDecision " "Info: Found entity 1: PCDecision" {  } { { "PCDecision.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PCDecision.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BasicControlUnit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BasicControlUnit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BasicControlUnit " "Info: Found entity 1: BasicControlUnit" {  } { { "BasicControlUnit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/BasicControlUnit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipelineUniProcessor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file PipelineUniProcessor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineUniProcessor " "Info: Found entity 1: PipelineUniProcessor" {  } { { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC-BUFFER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file PC-BUFFER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC-BUFFER " "Info: Found entity 1: PC-BUFFER" {  } { { "PC-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PC-BUFFER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/reg/dffe4bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/reg/dffe4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe4bit " "Info: Found entity 1: dffe4bit" {  } { { "../Modules/reg/dffe4bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe4bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/reg/dffe8bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/reg/dffe8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe8bit " "Info: Found entity 1: dffe8bit" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/reg/dffe32bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/reg/dffe32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32bit " "Info: Found entity 1: dffe32bit" {  } { { "../Modules/reg/dffe32bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe32bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/mux/mux2x1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux2x1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1bit " "Info: Found entity 1: mux2x1bit" {  } { { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/mux/mux2x4bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux2x4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x4bit " "Info: Found entity 1: mux2x4bit" {  } { { "../Modules/mux/mux2x4bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x4bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/mux/mux2x8bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux2x8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x8bit " "Info: Found entity 1: mux2x8bit" {  } { { "../Modules/mux/mux2x8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x8bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/mux/mux2x32bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux2x32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32bit " "Info: Found entity 1: mux2x32bit" {  } { { "../Modules/mux/mux2x32bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x32bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/add/add1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/add/add1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add1bit " "Info: Found entity 1: add1bit" {  } { { "../Modules/add/add1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/add/add1bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/add/add8bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/add/add8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add8bit " "Info: Found entity 1: add8bit" {  } { { "../Modules/add/add8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/add/add8bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/add/add32bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/add/add32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add32bit " "Info: Found entity 1: add32bit" {  } { { "../Modules/add/add32bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/add/add32bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/add/add32bitci.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/add/add32bitci.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add32bitci " "Info: Found entity 1: add32bitci" {  } { { "../Modules/add/add32bitci.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/add/add32bitci.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessPC.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ProcessPC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessPC " "Info: Found entity 1: ProcessPC" {  } { { "ProcessPC.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ProcessPC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INST-FETCHER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file INST-FETCHER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 INST-FETCHER " "Info: Found entity 1: INST-FETCHER" {  } { { "INST-FETCHER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/INST-FETCHER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF-ID-INSTPC-BUFFER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file IF-ID-INSTPC-BUFFER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IF-ID-INSTPC-BUFFER " "Info: Found entity 1: IF-ID-INSTPC-BUFFER" {  } { { "IF-ID-INSTPC-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/IF-ID-INSTPC-BUFFER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF-ID-INT-BUFFER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file IF-ID-INT-BUFFER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IF-ID-INT-BUFFER " "Info: Found entity 1: IF-ID-INT-BUFFER" {  } { { "IF-ID-INT-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/IF-ID-INT-BUFFER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstTranslator.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file InstTranslator.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstTranslator " "Info: Found entity 1: InstTranslator" {  } { { "InstTranslator.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/InstTranslator.tdf" 3 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstDecoder.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file InstDecoder.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstDecoder " "Info: Found entity 1: InstDecoder" {  } { { "InstDecoder.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/InstDecoder.tdf" 4 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ControlUnit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Info: Found entity 1: ControlUnit" {  } { { "ControlUnit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ControlUnit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HazardControlUnit.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file HazardControlUnit.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 HazardControlUnit " "Info: Found entity 1: HazardControlUnit" {  } { { "HazardControlUnit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/HazardControlUnit.tdf" 4 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CtrlStall.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CtrlStall.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 CtrlStall " "Info: Found entity 1: CtrlStall" {  } { { "CtrlStall.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/CtrlStall.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegFile32x32.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file RegFile32x32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile32x32 " "Info: Found entity 1: RegFile32x32" {  } { { "RegFile32x32.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/RegFile32x32.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ForwardControlUnit.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ForwardControlUnit.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardControlUnit " "Info: Found entity 1: ForwardControlUnit" {  } { { "ForwardControlUnit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ForwardControlUnit.tdf" 17 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstDisassembly.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file InstDisassembly.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstDisassembly " "Info: Found entity 1: InstDisassembly" {  } { { "InstDisassembly.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/InstDisassembly.tdf" 4 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExt.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file SignExt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 SignExt " "Info: Found entity 1: SignExt" {  } { { "SignExt.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/SignExt.tdf" 3 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/mux/mux2x5bit.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux2x5bit.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5bit " "Info: Found entity 1: mux2x5bit" {  } { { "../Modules/mux/mux2x5bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x5bit.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/mux/mux4x32bit.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux4x32bit.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32bit " "Info: Found entity 1: mux4x32bit" {  } { { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 3 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID-EXE-INSTDATA-BUFFER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ID-EXE-INSTDATA-BUFFER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ID-EXE-INSTDATA-BUFFER " "Info: Found entity 1: ID-EXE-INSTDATA-BUFFER" {  } { { "ID-EXE-INSTDATA-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ID-EXE-INSTDATA-BUFFER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/reg/dffe5bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/reg/dffe5bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe5bit " "Info: Found entity 1: dffe5bit" {  } { { "../Modules/reg/dffe5bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe5bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MotherBoard/MotherBoard.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../MotherBoard/MotherBoard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MotherBoard " "Info: Found entity 1: MotherBoard" {  } { { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/gates/lpm_and32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Modules/gates/lpm_and32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_and32bit-SYN " "Info: Found design unit 1: lpm_and32bit-SYN" {  } { { "../Modules/gates/lpm_and32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_and32bit.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_and32bit " "Info: Found entity 1: lpm_and32bit" {  } { { "../Modules/gates/lpm_and32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_and32bit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/gates/lpm_or32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Modules/gates/lpm_or32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or32bit-SYN " "Info: Found design unit 1: lpm_or32bit-SYN" {  } { { "../Modules/gates/lpm_or32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_or32bit.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or32bit " "Info: Found entity 1: lpm_or32bit" {  } { { "../Modules/gates/lpm_or32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_or32bit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IsZero.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file IsZero.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 IsZero32 " "Info: Found entity 1: IsZero32" {  } { { "IsZero.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/IsZero.tdf" 3 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/add/lpm_add_sub32BIT.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Modules/add/lpm_add_sub32BIT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub32bit-SYN " "Info: Found design unit 1: lpm_add_sub32bit-SYN" {  } { { "../Modules/add/lpm_add_sub32BIT.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/add/lpm_add_sub32BIT.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub32BIT " "Info: Found entity 1: lpm_add_sub32BIT" {  } { { "../Modules/add/lpm_add_sub32BIT.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/add/lpm_add_sub32BIT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/gates/lpm_clLogicalshift32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Modules/gates/lpm_clLogicalshift32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_cllogicalshift32bit-SYN " "Info: Found design unit 1: lpm_cllogicalshift32bit-SYN" {  } { { "../Modules/gates/lpm_clLogicalshift32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_clLogicalshift32bit.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clLogicalshift32bit " "Info: Found entity 1: lpm_clLogicalshift32bit" {  } { { "../Modules/gates/lpm_clLogicalshift32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_clLogicalshift32bit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/gates/ALSHIFT.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/gates/ALSHIFT.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALSHIFT " "Info: Found entity 1: ALSHIFT" {  } { { "../Modules/gates/ALSHIFT.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/ALSHIFT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/gates/lpm_clArithshift32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Modules/gates/lpm_clArithshift32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clarithshift32bit-SYN " "Info: Found design unit 1: lpm_clarithshift32bit-SYN" {  } { { "../Modules/gates/lpm_clArithshift32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_clArithshift32bit.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clArithshift32bit " "Info: Found entity 1: lpm_clArithshift32bit" {  } { { "../Modules/gates/lpm_clArithshift32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_clArithshift32bit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXE-MEM-SIGNAL-BUFFER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file EXE-MEM-SIGNAL-BUFFER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EXE-MEM-SIGNAL-BUFFER " "Info: Found entity 1: EXE-MEM-SIGNAL-BUFFER" {  } { { "EXE-MEM-SIGNAL-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/EXE-MEM-SIGNAL-BUFFER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXE-MEM-INSTDATA-BUFFER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file EXE-MEM-INSTDATA-BUFFER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EXE-MEM-INSTDATA-BUFFER " "Info: Found entity 1: EXE-MEM-INSTDATA-BUFFER" {  } { { "EXE-MEM-INSTDATA-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/EXE-MEM-INSTDATA-BUFFER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM-WB-SIGNAL-BUFFER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MEM-WB-SIGNAL-BUFFER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEM-WB-SIGNAL-BUFFER " "Info: Found entity 1: MEM-WB-SIGNAL-BUFFER" {  } { { "MEM-WB-SIGNAL-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/MEM-WB-SIGNAL-BUFFER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM-WB-INSTDATA-BUFFER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MEM-WB-INSTDATA-BUFFER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEM-WB-INSTDATA-BUFFER " "Info: Found entity 1: MEM-WB-INSTDATA-BUFFER" {  } { { "MEM-WB-INSTDATA-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/MEM-WB-INSTDATA-BUFFER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MotherBoard/InstROM1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../MotherBoard/InstROM1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrom1-SYN " "Info: Found design unit 1: instrom1-SYN" {  } { { "../MotherBoard/InstROM1.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/InstROM1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 InstROM1 " "Info: Found entity 1: InstROM1" {  } { { "../MotherBoard/InstROM1.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/InstROM1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MotherBoard " "Info: Elaborating entity \"MotherBoard\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineUniProcessor PipelineUniProcessor:IntelInside " "Info: Elaborating entity \"PipelineUniProcessor\" for hierarchy \"PipelineUniProcessor:IntelInside\"" {  } { { "../MotherBoard/MotherBoard.bdf" "IntelInside" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 200 224 472 360 "IntelInside" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE-MEM-SIGNAL-BUFFER PipelineUniProcessor:IntelInside\|EXE-MEM-SIGNAL-BUFFER:inst15 " "Info: Elaborating entity \"EXE-MEM-SIGNAL-BUFFER\" for hierarchy \"PipelineUniProcessor:IntelInside\|EXE-MEM-SIGNAL-BUFFER:inst15\"" {  } { { "PipelineUniProcessor.bdf" "inst15" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 640 2888 3096 800 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe4bit PipelineUniProcessor:IntelInside\|EXE-MEM-SIGNAL-BUFFER:inst15\|dffe4bit:inst " "Info: Elaborating entity \"dffe4bit\" for hierarchy \"PipelineUniProcessor:IntelInside\|EXE-MEM-SIGNAL-BUFFER:inst15\|dffe4bit:inst\"" {  } { { "EXE-MEM-SIGNAL-BUFFER.bdf" "inst" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/EXE-MEM-SIGNAL-BUFFER.bdf" { { 288 248 376 416 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID-EXE-SIGNAL-BUFFER PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13 " "Info: Elaborating entity \"ID-EXE-SIGNAL-BUFFER\" for hierarchy \"PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\"" {  } { { "PipelineUniProcessor.bdf" "inst13" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 616 1912 2120 808 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe8bit PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|dffe8bit:inst " "Info: Elaborating entity \"dffe8bit\" for hierarchy \"PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|dffe8bit:inst\"" {  } { { "ID-EXE-SIGNAL-BUFFER.bdf" "inst" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ID-EXE-SIGNAL-BUFFER.bdf" { { 224 168 296 352 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit PipelineUniProcessor:IntelInside\|ControlUnit:CU " "Info: Elaborating entity \"ControlUnit\" for hierarchy \"PipelineUniProcessor:IntelInside\|ControlUnit:CU\"" {  } { { "PipelineUniProcessor.bdf" "CU" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 592 1288 1520 848 "CU" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BasicControlUnit PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU " "Info: Elaborating entity \"BasicControlUnit\" for hierarchy \"PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\"" {  } { { "ControlUnit.bdf" "BCU" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ControlUnit.bdf" { { -128 304 488 96 "BCU" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstTranslator PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst " "Info: Elaborating entity \"InstTranslator\" for hierarchy \"PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\"" {  } { { "BasicControlUnit.bdf" "inst" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/BasicControlUnit.bdf" { { 64 424 576 384 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstDecoder PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstDecoder:inst1 " "Info: Elaborating entity \"InstDecoder\" for hierarchy \"PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstDecoder:inst1\"" {  } { { "BasicControlUnit.bdf" "inst1" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/BasicControlUnit.bdf" { { 64 240 392 352 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardControlUnit PipelineUniProcessor:IntelInside\|ControlUnit:CU\|HazardControlUnit:inst1 " "Info: Elaborating entity \"HazardControlUnit\" for hierarchy \"PipelineUniProcessor:IntelInside\|ControlUnit:CU\|HazardControlUnit:inst1\"" {  } { { "ControlUnit.bdf" "inst1" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ControlUnit.bdf" { { 320 320 480 448 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CtrlStall PipelineUniProcessor:IntelInside\|ControlUnit:CU\|CtrlStall:inst3 " "Info: Elaborating entity \"CtrlStall\" for hierarchy \"PipelineUniProcessor:IntelInside\|ControlUnit:CU\|CtrlStall:inst3\"" {  } { { "ControlUnit.bdf" "inst3" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ControlUnit.bdf" { { 464 320 488 592 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardControlUnit PipelineUniProcessor:IntelInside\|ControlUnit:CU\|ForwardControlUnit:inst " "Info: Elaborating entity \"ForwardControlUnit\" for hierarchy \"PipelineUniProcessor:IntelInside\|ControlUnit:CU\|ForwardControlUnit:inst\"" {  } { { "ControlUnit.bdf" "inst" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ControlUnit.bdf" { { 120 288 512 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU PipelineUniProcessor:IntelInside\|ALU:inst12 " "Info: Elaborating entity \"ALU\" for hierarchy \"PipelineUniProcessor:IntelInside\|ALU:inst12\"" {  } { { "PipelineUniProcessor.bdf" "inst12" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 1112 2544 2712 1208 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IsZero32 PipelineUniProcessor:IntelInside\|ALU:inst12\|IsZero32:inst3 " "Info: Elaborating entity \"IsZero32\" for hierarchy \"PipelineUniProcessor:IntelInside\|ALU:inst12\|IsZero32:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ALU.bdf" { { 296 584 704 392 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32bit PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2 " "Info: Elaborating entity \"mux4x32bit\" for hierarchy \"PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ALU.bdf" { { 120 576 712 248 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and32bit PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_and32bit:inst " "Info: Elaborating entity \"lpm_and32bit\" for hierarchy \"PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_and32bit:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ALU.bdf" { { 144 80 168 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_AND PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_and32bit:inst\|LPM_AND:lpm_and_component " "Info: Elaborating entity \"LPM_AND\" for hierarchy \"PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_and32bit:inst\|LPM_AND:lpm_and_component\"" {  } { { "../Modules/gates/lpm_and32bit.vhd" "lpm_and_component" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_and32bit.vhd" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_and32bit:inst\|LPM_AND:lpm_and_component " "Info: Elaborated megafunction instantiation \"PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_and32bit:inst\|LPM_AND:lpm_and_component\"" {  } { { "../Modules/gates/lpm_and32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_and32bit.vhd" 130 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_and32bit:inst\|LPM_AND:lpm_and_component " "Info: Instantiated megafunction \"PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_and32bit:inst\|LPM_AND:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Info: Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Modules/gates/lpm_and32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_and32bit.vhd" 130 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_or32bit PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_or32bit:inst1 " "Info: Elaborating entity \"lpm_or32bit\" for hierarchy \"PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_or32bit:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ALU.bdf" { { 232 80 152 296 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_OR PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_or32bit:inst1\|LPM_OR:lpm_or_component " "Info: Elaborating entity \"LPM_OR\" for hierarchy \"PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_or32bit:inst1\|LPM_OR:lpm_or_component\"" {  } { { "../Modules/gates/lpm_or32bit.vhd" "lpm_or_component" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_or32bit.vhd" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_or32bit:inst1\|LPM_OR:lpm_or_component " "Info: Elaborated megafunction instantiation \"PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_or32bit:inst1\|LPM_OR:lpm_or_component\"" {  } { { "../Modules/gates/lpm_or32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_or32bit.vhd" 130 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_or32bit:inst1\|LPM_OR:lpm_or_component " "Info: Instantiated megafunction \"PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_or32bit:inst1\|LPM_OR:lpm_or_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_OR " "Info: Parameter \"LPM_TYPE\" = \"LPM_OR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Modules/gates/lpm_or32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_or32bit.vhd" 130 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub32BIT PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5 " "Info: Elaborating entity \"lpm_add_sub32BIT\" for hierarchy \"PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\"" {  } { { "ALU.bdf" "inst5" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ALU.bdf" { { 320 80 240 432 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../Modules/add/lpm_add_sub32BIT.vhd" "lpm_add_sub_component" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/add/lpm_add_sub32BIT.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../Modules/add/lpm_add_sub32BIT.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/add/lpm_add_sub32BIT.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Info: Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Modules/add/lpm_add_sub32BIT.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/add/lpm_add_sub32BIT.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qkg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_qkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qkg " "Info: Found entity 1: add_sub_qkg" {  } { { "db/add_sub_qkg.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/add_sub_qkg.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qkg PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated " "Info: Elaborating entity \"add_sub_qkg\" for hierarchy \"PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALSHIFT PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9 " "Info: Elaborating entity \"ALSHIFT\" for hierarchy \"PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\"" {  } { { "ALU.bdf" "inst9" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ALU.bdf" { { 440 80 264 568 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32bit PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|mux2x32bit:inst2 " "Info: Elaborating entity \"mux2x32bit\" for hierarchy \"PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|mux2x32bit:inst2\"" {  } { { "../Modules/gates/ALSHIFT.bdf" "inst2" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/ALSHIFT.bdf" { { 120 520 672 216 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x8bit PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|mux2x32bit:inst2\|mux2x8bit:inst1 " "Info: Elaborating entity \"mux2x8bit\" for hierarchy \"PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|mux2x32bit:inst2\|mux2x8bit:inst1\"" {  } { { "../Modules/mux/mux2x32bit.bdf" "inst1" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x32bit.bdf" { { 208 176 312 304 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1bit PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|mux2x32bit:inst2\|mux2x8bit:inst1\|mux2x1bit:inst " "Info: Elaborating entity \"mux2x1bit\" for hierarchy \"PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|mux2x32bit:inst2\|mux2x8bit:inst1\|mux2x1bit:inst\"" {  } { { "../Modules/mux/mux2x8bit.bdf" "inst" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x8bit.bdf" { { 112 208 304 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clLogicalshift32bit PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8 " "Info: Elaborating entity \"lpm_clLogicalshift32bit\" for hierarchy \"PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\"" {  } { { "../Modules/gates/ALSHIFT.bdf" "inst8" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/ALSHIFT.bdf" { { 120 136 320 216 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component " "Info: Elaborating entity \"lpm_clshift\" for hierarchy \"PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\"" {  } { { "../Modules/gates/lpm_clLogicalshift32bit.vhd" "lpm_clshift_component" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_clLogicalshift32bit.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component " "Info: Elaborated megafunction instantiation \"PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\"" {  } { { "../Modules/gates/lpm_clLogicalshift32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_clLogicalshift32bit.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component " "Info: Instantiated megafunction \"PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Info: Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Info: Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Info: Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Modules/gates/lpm_clLogicalshift32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_clLogicalshift32bit.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vjc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_vjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vjc " "Info: Found entity 1: lpm_clshift_vjc" {  } { { "db/lpm_clshift_vjc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/lpm_clshift_vjc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vjc PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated " "Info: Elaborating entity \"lpm_clshift_vjc\" for hierarchy \"PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "e:/altera/90/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clArithshift32bit PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst " "Info: Elaborating entity \"lpm_clArithshift32bit\" for hierarchy \"PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\"" {  } { { "../Modules/gates/ALSHIFT.bdf" "inst" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/ALSHIFT.bdf" { { 248 144 328 344 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component " "Info: Elaborating entity \"lpm_clshift\" for hierarchy \"PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component\"" {  } { { "../Modules/gates/lpm_clArithshift32bit.vhd" "lpm_clshift_component" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_clArithshift32bit.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component " "Info: Elaborated megafunction instantiation \"PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component\"" {  } { { "../Modules/gates/lpm_clArithshift32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_clArithshift32bit.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component " "Info: Instantiated megafunction \"PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ARITHMETIC " "Info: Parameter \"lpm_shifttype\" = \"ARITHMETIC\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Info: Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Info: Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Modules/gates/lpm_clArithshift32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_clArithshift32bit.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_euc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_euc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_euc " "Info: Found entity 1: lpm_clshift_euc" {  } { { "db/lpm_clshift_euc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/lpm_clshift_euc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_euc PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component\|lpm_clshift_euc:auto_generated " "Info: Elaborating entity \"lpm_clshift_euc\" for hierarchy \"PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component\|lpm_clshift_euc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "e:/altera/90/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID-EXE-INSTDATA-BUFFER PipelineUniProcessor:IntelInside\|ID-EXE-INSTDATA-BUFFER:inst14 " "Info: Elaborating entity \"ID-EXE-INSTDATA-BUFFER\" for hierarchy \"PipelineUniProcessor:IntelInside\|ID-EXE-INSTDATA-BUFFER:inst14\"" {  } { { "PipelineUniProcessor.bdf" "inst14" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 1120 1904 2128 1312 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe5bit PipelineUniProcessor:IntelInside\|ID-EXE-INSTDATA-BUFFER:inst14\|dffe5bit:inst4 " "Info: Elaborating entity \"dffe5bit\" for hierarchy \"PipelineUniProcessor:IntelInside\|ID-EXE-INSTDATA-BUFFER:inst14\|dffe5bit:inst4\"" {  } { { "ID-EXE-INSTDATA-BUFFER.bdf" "inst4" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ID-EXE-INSTDATA-BUFFER.bdf" { { 368 528 656 496 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe32bit PipelineUniProcessor:IntelInside\|ID-EXE-INSTDATA-BUFFER:inst14\|dffe32bit:inst2 " "Info: Elaborating entity \"dffe32bit\" for hierarchy \"PipelineUniProcessor:IntelInside\|ID-EXE-INSTDATA-BUFFER:inst14\|dffe32bit:inst2\"" {  } { { "ID-EXE-INSTDATA-BUFFER.bdf" "inst2" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ID-EXE-INSTDATA-BUFFER.bdf" { { 544 216 360 672 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5bit PipelineUniProcessor:IntelInside\|mux2x5bit:inst5 " "Info: Elaborating entity \"mux2x5bit\" for hierarchy \"PipelineUniProcessor:IntelInside\|mux2x5bit:inst5\"" {  } { { "PipelineUniProcessor.bdf" "inst5" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 1352 1576 1704 1448 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstDisassembly PipelineUniProcessor:IntelInside\|InstDisassembly:instDisassembly1 " "Info: Elaborating entity \"InstDisassembly\" for hierarchy \"PipelineUniProcessor:IntelInside\|InstDisassembly:instDisassembly1\"" {  } { { "PipelineUniProcessor.bdf" "instDisassembly1" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 768 824 1008 960 "instDisassembly1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF-ID-INSTPC-BUFFER PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1 " "Info: Elaborating entity \"IF-ID-INSTPC-BUFFER\" for hierarchy \"PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\"" {  } { { "PipelineUniProcessor.bdf" "inst1" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 608 808 992 736 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST-FETCHER PipelineUniProcessor:IntelInside\|INST-FETCHER:inst6 " "Info: Elaborating entity \"INST-FETCHER\" for hierarchy \"PipelineUniProcessor:IntelInside\|INST-FETCHER:inst6\"" {  } { { "PipelineUniProcessor.bdf" "inst6" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 992 432 704 1184 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x4bit PipelineUniProcessor:IntelInside\|INST-FETCHER:inst6\|mux2x4bit:inst7 " "Info: Elaborating entity \"mux2x4bit\" for hierarchy \"PipelineUniProcessor:IntelInside\|INST-FETCHER:inst6\|mux2x4bit:inst7\"" {  } { { "INST-FETCHER.bdf" "inst7" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/INST-FETCHER.bdf" { { 360 368 504 456 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC-BUFFER PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER " "Info: Elaborating entity \"PC-BUFFER\" for hierarchy \"PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\"" {  } { { "PipelineUniProcessor.bdf" "PCBUFFER" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 816 184 352 944 "PCBUFFER" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessPC PipelineUniProcessor:IntelInside\|ProcessPC:inst4 " "Info: Elaborating entity \"ProcessPC\" for hierarchy \"PipelineUniProcessor:IntelInside\|ProcessPC:inst4\"" {  } { { "PipelineUniProcessor.bdf" "inst4" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 816 488 696 944 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32bit PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|add32bit:inst1 " "Info: Elaborating entity \"add32bit\" for hierarchy \"PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|add32bit:inst1\"" {  } { { "ProcessPC.bdf" "inst1" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ProcessPC.bdf" { { 64 112 256 160 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32bitci PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|add32bit:inst1\|add32bitci:inst " "Info: Elaborating entity \"add32bitci\" for hierarchy \"PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|add32bit:inst1\|add32bitci:inst\"" {  } { { "../Modules/add/add32bit.bdf" "inst" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/add/add32bit.bdf" { { 8 184 328 104 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add8bit PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|add32bit:inst1\|add32bitci:inst\|add8bit:Adder8-inst " "Info: Elaborating entity \"add8bit\" for hierarchy \"PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|add32bit:inst1\|add32bitci:inst\|add8bit:Adder8-inst\"" {  } { { "../Modules/add/add32bitci.bdf" "Adder8-inst" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/add/add32bitci.bdf" { { 16 280 408 112 "Adder8-inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add1bit PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|add32bit:inst1\|add32bitci:inst\|add8bit:Adder8-inst\|add1bit:inst7 " "Info: Elaborating entity \"add1bit\" for hierarchy \"PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|add32bit:inst1\|add32bitci:inst\|add8bit:Adder8-inst\|add1bit:inst7\"" {  } { { "../Modules/add/add8bit.bdf" "inst7" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/add/add8bit.bdf" { { 440 400 496 536 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCDecision PipelineUniProcessor:IntelInside\|PCDecision:inst10 " "Info: Elaborating entity \"PCDecision\" for hierarchy \"PipelineUniProcessor:IntelInside\|PCDecision:inst10\"" {  } { { "PipelineUniProcessor.bdf" "inst10" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 856 1192 1424 984 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExt PipelineUniProcessor:IntelInside\|SignExt:inst3 " "Info: Elaborating entity \"SignExt\" for hierarchy \"PipelineUniProcessor:IntelInside\|SignExt:inst3\"" {  } { { "PipelineUniProcessor.bdf" "inst3" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 1240 1528 1704 1336 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile32x32 PipelineUniProcessor:IntelInside\|RegFile32x32:Regs " "Info: Elaborating entity \"RegFile32x32\" for hierarchy \"PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\"" {  } { { "PipelineUniProcessor.bdf" "Regs" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 1032 1192 1360 1192 "Regs" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|LPM_MUX:54 " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|LPM_MUX:54\"" {  } { { "RegFile32x32.bdf" "54" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/RegFile32x32.bdf" { { 328 1600 1712 424 "54" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|LPM_MUX:54 " "Info: Elaborated megafunction instantiation \"PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|LPM_MUX:54\"" {  } { { "RegFile32x32.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/RegFile32x32.bdf" { { 328 1600 1712 424 "54" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|LPM_MUX:54 " "Info: Instantiated megafunction \"PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|LPM_MUX:54\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RegFile32x32.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/RegFile32x32.bdf" { { 328 1600 1712 424 "54" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2rc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_2rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2rc " "Info: Found entity 1: mux_2rc" {  } { { "db/mux_2rc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/mux_2rc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2rc PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|LPM_MUX:54\|mux_2rc:auto_generated " "Info: Elaborating entity \"mux_2rc\" for hierarchy \"PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|LPM_MUX:54\|mux_2rc:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "e:/altera/90/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|LPM_DECODE:37 " "Info: Elaborating entity \"LPM_DECODE\" for hierarchy \"PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|LPM_DECODE:37\"" {  } { { "RegFile32x32.bdf" "37" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/RegFile32x32.bdf" { { 80 1240 1360 192 "37" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|LPM_DECODE:37 " "Info: Elaborated megafunction instantiation \"PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|LPM_DECODE:37\"" {  } { { "RegFile32x32.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/RegFile32x32.bdf" { { 80 1240 1360 192 "37" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|LPM_DECODE:37 " "Info: Instantiated megafunction \"PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|LPM_DECODE:37\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 32 " "Info: Parameter \"LPM_DECODES\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RegFile32x32.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/RegFile32x32.bdf" { { 80 1240 1360 192 "37" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ktf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_ktf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ktf " "Info: Found entity 1: decode_ktf" {  } { { "db/decode_ktf.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/decode_ktf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ktf PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|LPM_DECODE:37\|decode_ktf:auto_generated " "Info: Elaborating entity \"decode_ktf\" for hierarchy \"PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|LPM_DECODE:37\|decode_ktf:auto_generated\"" {  } { { "LPM_DECODE.tdf" "auto_generated" { Text "e:/altera/90/quartus/libraries/megafunctions/LPM_DECODE.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM-WB-SIGNAL-BUFFER PipelineUniProcessor:IntelInside\|MEM-WB-SIGNAL-BUFFER:inst18 " "Info: Elaborating entity \"MEM-WB-SIGNAL-BUFFER\" for hierarchy \"PipelineUniProcessor:IntelInside\|MEM-WB-SIGNAL-BUFFER:inst18\"" {  } { { "PipelineUniProcessor.bdf" "inst18" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 672 3704 3912 800 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM-WB-INSTDATA-BUFFER PipelineUniProcessor:IntelInside\|MEM-WB-INSTDATA-BUFFER:inst19 " "Info: Elaborating entity \"MEM-WB-INSTDATA-BUFFER\" for hierarchy \"PipelineUniProcessor:IntelInside\|MEM-WB-INSTDATA-BUFFER:inst19\"" {  } { { "PipelineUniProcessor.bdf" "inst19" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 1112 3704 3936 1272 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE-MEM-INSTDATA-BUFFER PipelineUniProcessor:IntelInside\|EXE-MEM-INSTDATA-BUFFER:inst16 " "Info: Elaborating entity \"EXE-MEM-INSTDATA-BUFFER\" for hierarchy \"PipelineUniProcessor:IntelInside\|EXE-MEM-INSTDATA-BUFFER:inst16\"" {  } { { "PipelineUniProcessor.bdf" "inst16" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 1088 2880 3104 1248 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comp32 PipelineUniProcessor:IntelInside\|Comp32:inst9 " "Info: Elaborating entity \"Comp32\" for hierarchy \"PipelineUniProcessor:IntelInside\|Comp32:inst9\"" {  } { { "PipelineUniProcessor.bdf" "inst9" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 1016 1616 1744 1112 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare PipelineUniProcessor:IntelInside\|Comp32:inst9\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"PipelineUniProcessor:IntelInside\|Comp32:inst9\|lpm_compare:lpm_compare_component\"" {  } { { "Comp32.tdf" "lpm_compare_component" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/Comp32.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PipelineUniProcessor:IntelInside\|Comp32:inst9\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"PipelineUniProcessor:IntelInside\|Comp32:inst9\|lpm_compare:lpm_compare_component\"" {  } { { "Comp32.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/Comp32.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PipelineUniProcessor:IntelInside\|Comp32:inst9\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"PipelineUniProcessor:IntelInside\|Comp32:inst9\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Comp32.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/Comp32.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sjg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_sjg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sjg " "Info: Found entity 1: cmpr_sjg" {  } { { "db/cmpr_sjg.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/cmpr_sjg.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_sjg PipelineUniProcessor:IntelInside\|Comp32:inst9\|lpm_compare:lpm_compare_component\|cmpr_sjg:auto_generated " "Info: Elaborating entity \"cmpr_sjg\" for hierarchy \"PipelineUniProcessor:IntelInside\|Comp32:inst9\|lpm_compare:lpm_compare_component\|cmpr_sjg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "e:/altera/90/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF-ID-INT-BUFFER PipelineUniProcessor:IntelInside\|IF-ID-INT-BUFFER:inst2 " "Info: Elaborating entity \"IF-ID-INT-BUFFER\" for hierarchy \"PipelineUniProcessor:IntelInside\|IF-ID-INT-BUFFER:inst2\"" {  } { { "PipelineUniProcessor.bdf" "inst2" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 992 784 1088 1120 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRAM DataRAM:DataRAM1 " "Info: Elaborating entity \"DataRAM\" for hierarchy \"DataRAM:DataRAM1\"" {  } { { "../MotherBoard/MotherBoard.bdf" "DataRAM1" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 216 1256 1416 328 "DataRAM1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataRAM:DataRAM1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DataRAM:DataRAM1\|altsyncram:altsyncram_component\"" {  } { { "../MotherBoard/DataRAM.vhd" "altsyncram_component" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/DataRAM.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DataRAM:DataRAM1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"DataRAM:DataRAM1\|altsyncram:altsyncram_component\"" {  } { { "../MotherBoard/DataRAM.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/DataRAM.vhd" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataRAM:DataRAM1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"DataRAM:DataRAM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Info: Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Info: Parameter \"widthad_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../MotherBoard/DataRAM.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/DataRAM.vhd" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ca1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5ca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ca1 " "Info: Found entity 1: altsyncram_5ca1" {  } { { "db/altsyncram_5ca1.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/altsyncram_5ca1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ca1 DataRAM:DataRAM1\|altsyncram:altsyncram_component\|altsyncram_5ca1:auto_generated " "Info: Elaborating entity \"altsyncram_5ca1\" for hierarchy \"DataRAM:DataRAM1\|altsyncram:altsyncram_component\|altsyncram_5ca1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstROM1 InstROM1:InstROM1 " "Info: Elaborating entity \"InstROM1\" for hierarchy \"InstROM1:InstROM1\"" {  } { { "../MotherBoard/MotherBoard.bdf" "InstROM1" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 376 1256 1416 456 "InstROM1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstROM1:InstROM1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"InstROM1:InstROM1\|altsyncram:altsyncram_component\"" {  } { { "../MotherBoard/InstROM1.vhd" "altsyncram_component" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/InstROM1.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "InstROM1:InstROM1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"InstROM1:InstROM1\|altsyncram:altsyncram_component\"" {  } { { "../MotherBoard/InstROM1.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/InstROM1.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstROM1:InstROM1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"InstROM1:InstROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file IMemPipe.mif " "Info: Parameter \"init_file\" = \"IMemPipe.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Info: Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Info: Parameter \"widthad_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../MotherBoard/InstROM1.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/InstROM1.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b881.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_b881.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b881 " "Info: Found entity 1: altsyncram_b881" {  } { { "db/altsyncram_b881.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/altsyncram_b881.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b881 InstROM1:InstROM1\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated " "Info: Elaborating entity \"altsyncram_b881\" for hierarchy \"InstROM1:InstROM1\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rqa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqa " "Info: Found entity 1: decode_rqa" {  } { { "db/decode_rqa.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/decode_rqa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rqa InstROM1:InstROM1\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|decode_rqa:deep_decode " "Info: Elaborating entity \"decode_rqa\" for hierarchy \"InstROM1:InstROM1\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|decode_rqa:deep_decode\"" {  } { { "db/altsyncram_b881.tdf" "deep_decode" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/altsyncram_b881.tdf" 39 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_omb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_omb " "Info: Found entity 1: mux_omb" {  } { { "db/mux_omb.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/mux_omb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_omb InstROM1:InstROM1\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|mux_omb:mux2 " "Info: Elaborating entity \"mux_omb\" for hierarchy \"InstROM1:InstROM1\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|mux_omb:mux2\"" {  } { { "db/altsyncram_b881.tdf" "mux2" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/altsyncram_b881.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3648 " "Info: Implemented 3648 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Info: Implemented 129 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2972 " "Info: Implemented 2972 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "544 " "Info: Implemented 544 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 22:51:44 2009 " "Info: Processing ended: Tue Dec 01 22:51:44 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Info: Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Info: Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
