{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1475623556582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475623556590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 05 00:25:56 2016 " "Processing started: Wed Oct 05 00:25:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475623556590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475623556590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FISC -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off FISC -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475623556591 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1475623557252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university modules/computer systems engineering - year 3/singleton meng year 3 project/3-development/fisc/src/stage2_decode.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university modules/computer systems engineering - year 3/singleton meng year 3 project/3-development/fisc/src/stage2_decode.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage2_Decode-RTL " "Found design unit 1: Stage2_Decode-RTL" {  } { { "../../../../../src/stage2_decode.vhdl" "" { Text "C:/Users/Miguel/Dropbox/University Modules/Computer Systems Engineering - Year 3/Singleton MEng Year 3 Project/3-Development/FISC/src/stage2_decode.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475623591497 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage2_Decode " "Found entity 1: Stage2_Decode" {  } { { "../../../../../src/stage2_decode.vhdl" "" { Text "C:/Users/Miguel/Dropbox/University Modules/Computer Systems Engineering - Year 3/Singleton MEng Year 3 Project/3-Development/FISC/src/stage2_decode.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475623591497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475623591497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university modules/computer systems engineering - year 3/singleton meng year 3 project/3-development/fisc/src/stage1_fetch.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university modules/computer systems engineering - year 3/singleton meng year 3 project/3-development/fisc/src/stage1_fetch.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage1_Fetch-RTL " "Found design unit 1: Stage1_Fetch-RTL" {  } { { "../../../../../src/stage1_fetch.vhdl" "" { Text "C:/Users/Miguel/Dropbox/University Modules/Computer Systems Engineering - Year 3/Singleton MEng Year 3 Project/3-Development/FISC/src/stage1_fetch.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475623591501 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage1_Fetch " "Found entity 1: Stage1_Fetch" {  } { { "../../../../../src/stage1_fetch.vhdl" "" { Text "C:/Users/Miguel/Dropbox/University Modules/Computer Systems Engineering - Year 3/Singleton MEng Year 3 Project/3-Development/FISC/src/stage1_fetch.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475623591501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475623591501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university modules/computer systems engineering - year 3/singleton meng year 3 project/3-development/fisc/src/microcode.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university modules/computer systems engineering - year 3/singleton meng year 3 project/3-development/fisc/src/microcode.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcode-RTL " "Found design unit 1: Microcode-RTL" {  } { { "../../../../../src/microcode.vhdl" "" { Text "C:/Users/Miguel/Dropbox/University Modules/Computer Systems Engineering - Year 3/Singleton MEng Year 3 Project/3-Development/FISC/src/microcode.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475623591505 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcode " "Found entity 1: Microcode" {  } { { "../../../../../src/microcode.vhdl" "" { Text "C:/Users/Miguel/Dropbox/University Modules/Computer Systems Engineering - Year 3/Singleton MEng Year 3 Project/3-Development/FISC/src/microcode.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475623591505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475623591505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university modules/computer systems engineering - year 3/singleton meng year 3 project/3-development/fisc/src/defines.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/miguel/dropbox/university modules/computer systems engineering - year 3/singleton meng year 3 project/3-development/fisc/src/defines.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FISC " "Found design unit 1: FISC" {  } { { "../../../../../src/defines.vhdl" "" { Text "C:/Users/Miguel/Dropbox/University Modules/Computer Systems Engineering - Year 3/Singleton MEng Year 3 Project/3-Development/FISC/src/defines.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475623591510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475623591510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university modules/computer systems engineering - year 3/singleton meng year 3 project/3-development/fisc/src/top_synth.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university modules/computer systems engineering - year 3/singleton meng year 3 project/3-development/fisc/src/top_synth.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_synth-RTL " "Found design unit 1: top_synth-RTL" {  } { { "../../../../../src/top_synth.vhdl" "" { Text "C:/Users/Miguel/Dropbox/University Modules/Computer Systems Engineering - Year 3/Singleton MEng Year 3 Project/3-Development/FISC/src/top_synth.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475623591516 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_synth " "Found entity 1: top_synth" {  } { { "../../../../../src/top_synth.vhdl" "" { Text "C:/Users/Miguel/Dropbox/University Modules/Computer Systems Engineering - Year 3/Singleton MEng Year 3 Project/3-Development/FISC/src/top_synth.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475623591516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475623591516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_synth " "Elaborating entity \"top_synth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1475623591600 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "microcode_ctrl top_synth.vhdl(18) " "VHDL Signal Declaration warning at top_synth.vhdl(18): used explicit default value for signal \"microcode_ctrl\" because signal was never assigned a value" {  } { { "../../../../../src/top_synth.vhdl" "" { Text "C:/Users/Miguel/Dropbox/University Modules/Computer Systems Engineering - Year 3/Singleton MEng Year 3 Project/3-Development/FISC/src/top_synth.vhdl" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1475623591641 "|top_synth"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage2_Decode Stage2_Decode:Stage2_Decode1 " "Elaborating entity \"Stage2_Decode\" for hierarchy \"Stage2_Decode:Stage2_Decode1\"" {  } { { "../../../../../src/top_synth.vhdl" "Stage2_Decode1" { Text "C:/Users/Miguel/Dropbox/University Modules/Computer Systems Engineering - Year 3/Singleton MEng Year 3 Project/3-Development/FISC/src/top_synth.vhdl" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475623591680 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sos stage2_decode.vhdl(12) " "VHDL Signal Declaration warning at stage2_decode.vhdl(12): used explicit default value for signal \"sos\" because signal was never assigned a value" {  } { { "../../../../../src/stage2_decode.vhdl" "" { Text "C:/Users/Miguel/Dropbox/University Modules/Computer Systems Engineering - Year 3/Singleton MEng Year 3 Project/3-Development/FISC/src/stage2_decode.vhdl" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1475623591680 "|top_synth|Stage2_Decode:Stage2_Decode1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "microcode_opcode stage2_decode.vhdl(13) " "VHDL Signal Declaration warning at stage2_decode.vhdl(13): used explicit default value for signal \"microcode_opcode\" because signal was never assigned a value" {  } { { "../../../../../src/stage2_decode.vhdl" "" { Text "C:/Users/Miguel/Dropbox/University Modules/Computer Systems Engineering - Year 3/Singleton MEng Year 3 Project/3-Development/FISC/src/stage2_decode.vhdl" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1475623591681 "|top_synth|Stage2_Decode:Stage2_Decode1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "microcode_ctrl stage2_decode.vhdl(14) " "Verilog HDL or VHDL warning at stage2_decode.vhdl(14): object \"microcode_ctrl\" assigned a value but never read" {  } { { "../../../../../src/stage2_decode.vhdl" "" { Text "C:/Users/Miguel/Dropbox/University Modules/Computer Systems Engineering - Year 3/Singleton MEng Year 3 Project/3-Development/FISC/src/stage2_decode.vhdl" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1475623591681 "|top_synth|Stage2_Decode:Stage2_Decode1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microcode Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1 " "Elaborating entity \"Microcode\" for hierarchy \"Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\"" {  } { { "../../../../../src/stage2_decode.vhdl" "Microcode1" { Text "C:/Users/Miguel/Dropbox/University Modules/Computer Systems Engineering - Year 3/Singleton MEng Year 3 Project/3-Development/FISC/src/stage2_decode.vhdl" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475623591699 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "microcode_ctrl microcode.vhdl(10) " "VHDL Signal Declaration warning at microcode.vhdl(10): used implicit default value for signal \"microcode_ctrl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../src/microcode.vhdl" "" { Text "C:/Users/Miguel/Dropbox/University Modules/Computer Systems Engineering - Year 3/Singleton MEng Year 3 Project/3-Development/FISC/src/microcode.vhdl" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1475623591700 "|top_synth|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage1_Fetch Stage1_Fetch:Stage1_Fetch1 " "Elaborating entity \"Stage1_Fetch\" for hierarchy \"Stage1_Fetch:Stage1_Fetch1\"" {  } { { "../../../../../src/top_synth.vhdl" "Stage1_Fetch1" { Text "C:/Users/Miguel/Dropbox/University Modules/Computer Systems Engineering - Year 3/Singleton MEng Year 3 Project/3-Development/FISC/src/top_synth.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475623591752 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "Stage1_Fetch " "Entity \"Stage1_Fetch\" contains only dangling pins" {  } { { "../../../../../src/top_synth.vhdl" "Stage1_Fetch1" { Text "C:/Users/Miguel/Dropbox/University Modules/Computer Systems Engineering - Year 3/Singleton MEng Year 3 Project/3-Development/FISC/src/top_synth.vhdl" 25 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1475623591755 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1475623593469 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475623593469 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "../../../../../src/top_synth.vhdl" "" { Text "C:/Users/Miguel/Dropbox/University Modules/Computer Systems Engineering - Year 3/Singleton MEng Year 3 Project/3-Development/FISC/src/top_synth.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475623593532 "|top_synth|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1475623593532 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1475623593533 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1475623593533 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1475623593533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "860 " "Peak virtual memory: 860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475623593564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 05 00:26:33 2016 " "Processing ended: Wed Oct 05 00:26:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475623593564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475623593564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475623593564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1475623593564 ""}
