library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

ENTITY DMemory IS
	port ( writeClk : in std_logic;
			 WE     : in  std_logic;
			 WD : in  std_logic_vector(7 downto 0); 
			 Addr : in  std_logic_vector(7 downto 0));                     
END DMemory;




architecture Behavioral of DMemory is

constant NUM_WORDS : integer := 256;
subtype TDataWord is std_logic_vector(7 downto 0);
type TMemory is array (0 to NUM_WORDS-1) of TDataWord;
signal s_memory : TMemory


begin
process(writeClk)
begin
if (rising_edge(writeClk)) then
if (writeEnable = '1') then
s_memory(to_integer(unsigned(Addr))) <= WD;
end if;
end if;
end process;
readData <= s_memory(to_integer(unsigned(Addr)));
end Behavioral;



end Behavioral;