// Seed: 3731838625
module module_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd51
) (
    input supply1 _id_0
);
  logic [id_0  .  id_0 : -1 'd0] id_2, id_3;
  wire id_4;
  assign id_2 = -1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_15 = 32'd37,
    parameter id_2  = 32'd97
) (
    input tri0 id_0,
    input tri0 id_1,
    input wire _id_2
    , _id_15,
    input wor id_3,
    output supply0 id_4,
    input tri0 id_5,
    input tri id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri1 id_9,
    output supply1 id_10,
    input supply0 id_11,
    output wor id_12,
    output tri id_13
);
  wire id_16;
  logic [id_2 : -1 'b0] id_17 = id_17[id_15];
  module_0 modCall_1 ();
endmodule
