// Seed: 1983017662
module module_0;
  wire id_1, id_2;
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1
    , id_6,
    input  tri   id_2,
    input  tri   id_3
    , id_7,
    output uwire id_4
);
  assign id_4 = id_7[1] <-> id_3;
  module_0();
endmodule
module module_2 ();
  tri1 id_1 = 1;
  wire id_3, id_4, id_5, id_6;
  module_0();
  wire id_7;
endmodule
module module_3;
  module_0(); id_1(
      id_2 + 1, (id_2) !=? id_3, 1
  );
  wire id_4;
endmodule
