

================================================================
== Vitis HLS Report for 'bicg'
================================================================
* Date:           Mon Dec  2 12:52:40 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.114 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    21976|    21976|  0.220 ms|  0.220 ms|  21977|  21977|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     4480|     4480|        70|          -|          -|    64|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/bicg.c:5]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [src/bicg.c:3]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s_out"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %q_out"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buff_A = alloca i64 1" [src/bicg.c:7]   --->   Operation 23 'alloca' 'buff_A' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buff_A_1 = alloca i64 1" [src/bicg.c:7]   --->   Operation 24 'alloca' 'buff_A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buff_p = alloca i64 1" [src/bicg.c:8]   --->   Operation 25 'alloca' 'buff_p' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buff_p_1 = alloca i64 1" [src/bicg.c:8]   --->   Operation 26 'alloca' 'buff_p_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buff_r = alloca i64 1" [src/bicg.c:9]   --->   Operation 27 'alloca' 'buff_r' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buff_s_out = alloca i64 1" [src/bicg.c:10]   --->   Operation 28 'alloca' 'buff_s_out' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buff_s_out_1 = alloca i64 1" [src/bicg.c:10]   --->   Operation 29 'alloca' 'buff_s_out_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buff_s_out_2 = alloca i64 1" [src/bicg.c:10]   --->   Operation 30 'alloca' 'buff_s_out_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buff_s_out_3 = alloca i64 1" [src/bicg.c:10]   --->   Operation 31 'alloca' 'buff_s_out_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buff_q_out = alloca i64 1" [src/bicg.c:11]   --->   Operation 32 'alloca' 'buff_q_out' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %i" [src/bicg.c:5]   --->   Operation 33 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln13 = br void %lprd_2" [src/bicg.c:13]   --->   Operation 34 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [src/bicg.c:13]   --->   Operation 35 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i7 %i_2" [src/bicg.c:13]   --->   Operation 36 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.77ns)   --->   "%icmp_ln13 = icmp_eq  i7 %i_2, i7 64" [src/bicg.c:13]   --->   Operation 37 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.77ns)   --->   "%add_ln13 = add i7 %i_2, i7 1" [src/bicg.c:13]   --->   Operation 38 'add' 'add_ln13' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %lprd_2.split, void %for.inc41.preheader" [src/bicg.c:13]   --->   Operation 39 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %i_2" [src/bicg.c:13]   --->   Operation 40 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_addr = getelementptr i32 %p, i64 0, i64 %zext_ln13" [src/bicg.c:14]   --->   Operation 41 'getelementptr' 'p_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.23ns)   --->   "%p_load = load i6 %p_addr" [src/bicg.c:14]   --->   Operation 42 'load' 'p_load' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @bicg_Pipeline_lp1_lp2, i32 %buff_r, i32 %buff_A, i32 %buff_A_1, i32 %buff_s_out, i32 %buff_s_out_1, i32 %buff_s_out_2, i32 %buff_s_out_3"   --->   Operation 43 'call' 'call_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln13, i6 0" [src/bicg.c:19]   --->   Operation 44 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i7 %i_2" [src/bicg.c:13]   --->   Operation 45 'trunc' 'trunc_ln13_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln13_2 = trunc i7 %i_2" [src/bicg.c:13]   --->   Operation 46 'trunc' 'trunc_ln13_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/bicg.c:5]   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/bicg.c:13]   --->   Operation 48 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %i_2, i32 2, i32 5" [src/bicg.c:5]   --->   Operation 49 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i4 %lshr_ln5" [src/bicg.c:5]   --->   Operation 50 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln5_1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_2, i32 1, i32 5" [src/bicg.c:5]   --->   Operation 51 'partselect' 'lshr_ln5_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i5 %lshr_ln5_1" [src/bicg.c:5]   --->   Operation 52 'zext' 'zext_ln5_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (1.23ns)   --->   "%p_load = load i6 %p_addr" [src/bicg.c:14]   --->   Operation 53 'load' 'p_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %p_load" [src/bicg.c:14]   --->   Operation 54 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%buff_p_addr = getelementptr i32 %buff_p, i64 0, i64 %zext_ln5_1" [src/bicg.c:14]   --->   Operation 55 'getelementptr' 'buff_p_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%buff_p_1_addr = getelementptr i32 %buff_p_1, i64 0, i64 %zext_ln5_1" [src/bicg.c:14]   --->   Operation 56 'getelementptr' 'buff_p_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %trunc_ln13_1, void %arrayidx2.case.0, void %arrayidx2.case.1" [src/bicg.c:14]   --->   Operation 57 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.23ns)   --->   "%store_ln14 = store i32 %bitcast_ln14, i5 %buff_p_addr" [src/bicg.c:14]   --->   Operation 58 'store' 'store_ln14' <Predicate = (!trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx2.exit" [src/bicg.c:14]   --->   Operation 59 'br' 'br_ln14' <Predicate = (!trunc_ln13_1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln14 = store i32 %bitcast_ln14, i5 %buff_p_1_addr" [src/bicg.c:14]   --->   Operation 60 'store' 'store_ln14' <Predicate = (trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx2.exit" [src/bicg.c:14]   --->   Operation 61 'br' 'br_ln14' <Predicate = (trunc_ln13_1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i32 %r, i64 0, i64 %zext_ln13" [src/bicg.c:15]   --->   Operation 62 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (1.23ns)   --->   "%r_load = load i6 %r_addr" [src/bicg.c:15]   --->   Operation 63 'load' 'r_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%buff_s_out_addr = getelementptr i32 %buff_s_out, i64 0, i64 %zext_ln5" [src/bicg.c:16]   --->   Operation 64 'getelementptr' 'buff_s_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr = getelementptr i32 %buff_s_out_1, i64 0, i64 %zext_ln5" [src/bicg.c:16]   --->   Operation 65 'getelementptr' 'buff_s_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%buff_s_out_2_addr = getelementptr i32 %buff_s_out_2, i64 0, i64 %zext_ln5" [src/bicg.c:16]   --->   Operation 66 'getelementptr' 'buff_s_out_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%buff_s_out_3_addr = getelementptr i32 %buff_s_out_3, i64 0, i64 %zext_ln5" [src/bicg.c:16]   --->   Operation 67 'getelementptr' 'buff_s_out_3_addr' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.47>
ST_4 : Operation 68 [1/2] (1.23ns)   --->   "%r_load = load i6 %r_addr" [src/bicg.c:15]   --->   Operation 68 'load' 'r_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %r_load" [src/bicg.c:15]   --->   Operation 69 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%buff_r_addr = getelementptr i32 %buff_r, i64 0, i64 %zext_ln13" [src/bicg.c:15]   --->   Operation 70 'getelementptr' 'buff_r_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln15 = store i32 %bitcast_ln15, i6 %buff_r_addr" [src/bicg.c:15]   --->   Operation 71 'store' 'store_ln15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 72 [1/1] (0.73ns)   --->   "%switch_ln16 = switch i2 %trunc_ln13_2, void %arrayidx8.case.3, i2 0, void %arrayidx8.case.0, i2 1, void %arrayidx8.case.1, i2 2, void %arrayidx8.case.2" [src/bicg.c:16]   --->   Operation 72 'switch' 'switch_ln16' <Predicate = true> <Delay = 0.73>
ST_4 : Operation 73 [1/1] (0.67ns)   --->   "%store_ln16 = store i32 0, i4 %buff_s_out_2_addr" [src/bicg.c:16]   --->   Operation 73 'store' 'store_ln16' <Predicate = (trunc_ln13_2 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx8.exit" [src/bicg.c:16]   --->   Operation 74 'br' 'br_ln16' <Predicate = (trunc_ln13_2 == 2)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.67ns)   --->   "%store_ln16 = store i32 0, i4 %buff_s_out_1_addr" [src/bicg.c:16]   --->   Operation 75 'store' 'store_ln16' <Predicate = (trunc_ln13_2 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx8.exit" [src/bicg.c:16]   --->   Operation 76 'br' 'br_ln16' <Predicate = (trunc_ln13_2 == 1)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.67ns)   --->   "%store_ln16 = store i32 0, i4 %buff_s_out_addr" [src/bicg.c:16]   --->   Operation 77 'store' 'store_ln16' <Predicate = (trunc_ln13_2 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx8.exit" [src/bicg.c:16]   --->   Operation 78 'br' 'br_ln16' <Predicate = (trunc_ln13_2 == 0)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.67ns)   --->   "%store_ln16 = store i32 0, i4 %buff_s_out_3_addr" [src/bicg.c:16]   --->   Operation 79 'store' 'store_ln16' <Predicate = (trunc_ln13_2 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx8.exit" [src/bicg.c:16]   --->   Operation 80 'br' 'br_ln16' <Predicate = (trunc_ln13_2 == 3)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%buff_q_out_addr = getelementptr i32 %buff_q_out, i64 0, i64 %zext_ln13" [src/bicg.c:17]   --->   Operation 81 'getelementptr' 'buff_q_out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln17 = store i32 0, i6 %buff_q_out_addr" [src/bicg.c:17]   --->   Operation 82 'store' 'store_ln17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 83 [2/2] (2.04ns)   --->   "%call_ln19 = call void @bicg_Pipeline_lprd_2, i12 %tmp_1, i32 %A, i6 %trunc_ln13, i32 %buff_A, i32 %buff_A_1" [src/bicg.c:19]   --->   Operation 83 'call' 'call_ln19' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %add_ln13, i7 %i" [src/bicg.c:5]   --->   Operation 84 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln19 = call void @bicg_Pipeline_lprd_2, i12 %tmp_1, i32 %A, i6 %trunc_ln13, i32 %buff_A, i32 %buff_A_1" [src/bicg.c:19]   --->   Operation 85 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln13 = br void %lprd_2" [src/bicg.c:13]   --->   Operation 86 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln0 = call void @bicg_Pipeline_lp1_lp2, i32 %buff_r, i32 %buff_A, i32 %buff_A_1, i32 %buff_s_out, i32 %buff_s_out_1, i32 %buff_s_out_2, i32 %buff_s_out_3"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (0.00ns)   --->   "%call_ln0 = call void @bicg_Pipeline_lp3_lp4, i32 %buff_A, i32 %buff_A_1, i32 %buff_p, i32 %buff_p_1, i32 %buff_q_out"   --->   Operation 88 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln0 = call void @bicg_Pipeline_lp3_lp4, i32 %buff_A, i32 %buff_A_1, i32 %buff_p, i32 %buff_p_1, i32 %buff_q_out"   --->   Operation 89 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 90 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln0 = call void @bicg_Pipeline_lpwr, i32 %buff_s_out, i32 %buff_s_out_1, i32 %buff_s_out_2, i32 %buff_s_out_3, i32 %s_out, i32 %buff_q_out, i32 %q_out"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln0 = call void @bicg_Pipeline_lpwr, i32 %buff_s_out, i32 %buff_s_out_1, i32 %buff_s_out_2, i32 %buff_s_out_3, i32 %s_out, i32 %buff_q_out, i32 %q_out"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [src/bicg.c:39]   --->   Operation 93 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 7 bit ('i', src/bicg.c:5) [6]  (0.000 ns)
	'store' operation 0 bit ('store_ln5', src/bicg.c:5) of constant 0 on local variable 'i', src/bicg.c:5 [28]  (0.427 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation 7 bit ('i', src/bicg.c:13) on local variable 'i', src/bicg.c:5 [31]  (0.000 ns)
	'getelementptr' operation 6 bit ('p_addr', src/bicg.c:14) [47]  (0.000 ns)
	'load' operation 32 bit ('p_load', src/bicg.c:14) on array 'p' [48]  (1.237 ns)

 <State 3>: 2.474ns
The critical path consists of the following:
	'load' operation 32 bit ('p_load', src/bicg.c:14) on array 'p' [48]  (1.237 ns)
	'store' operation 0 bit ('store_ln14', src/bicg.c:14) of variable 'bitcast_ln14', src/bicg.c:14 on array 'buff_p', src/bicg.c:8 [54]  (1.237 ns)

 <State 4>: 2.474ns
The critical path consists of the following:
	'load' operation 32 bit ('r_load', src/bicg.c:15) on array 'r' [61]  (1.237 ns)
	'store' operation 0 bit ('store_ln15', src/bicg.c:15) of variable 'bitcast_ln15', src/bicg.c:15 on array 'buff_r', src/bicg.c:9 [64]  (1.237 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
