Analysis & Synthesis report for datapath
Fri Apr 06 08:26:58 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: datapath:inst3|ALU:inst
 12. Parameter Settings for User Entity Instance: datapath:inst3|Mux4to1:srcA
 13. Parameter Settings for User Entity Instance: datapath:inst3|Reg_WE:R0
 14. Parameter Settings for User Entity Instance: datapath:inst3|Mux4to1:R0src
 15. Parameter Settings for User Entity Instance: datapath:inst3|Reg_Shift:Q
 16. Parameter Settings for User Entity Instance: datapath:inst3|Reg_Shift:AC
 17. Parameter Settings for User Entity Instance: datapath:inst3|Mux2to1:ACsrc
 18. Parameter Settings for User Entity Instance: datapath:inst3|Mux4to1:Qsrc
 19. Parameter Settings for User Entity Instance: datapath:inst3|Reg_WE:R1
 20. Parameter Settings for User Entity Instance: datapath:inst3|Mux4to1:R1src
 21. Parameter Settings for User Entity Instance: datapath:inst3|constantValueGenerator:cons8
 22. Parameter Settings for User Entity Instance: datapath:inst3|constantValueGenerator:const8
 23. Parameter Settings for User Entity Instance: datapath:inst3|Mux4to1:srcB
 24. Parameter Settings for User Entity Instance: datapath:inst3|constantValueGenerator:const255
 25. Parameter Settings for User Entity Instance: datapath:inst3|constantValueGenerator:cons1
 26. Parameter Settings for User Entity Instance: datapath:inst3|Reg_Simple:ERRE
 27. Parameter Settings for User Entity Instance: datapath:inst3|Mux4to1:Esrc
 28. Parameter Settings for User Entity Instance: Controller:inst
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 06 08:26:58 2018       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; datapath                                    ;
; Top-level Entity Name              ; lab2                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 241                                         ;
;     Total combinational functions  ; 241                                         ;
;     Dedicated logic registers      ; 38                                          ;
; Total registers                    ; 38                                          ;
; Total pins                         ; 40                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; lab2               ; datapath           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------+---------+
; Reg_WE.v                         ; yes             ; User Verilog HDL File              ; C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/Reg_WE.v                 ;         ;
; Reg_Simple.v                     ; yes             ; User Verilog HDL File              ; C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/Reg_Simple.v             ;         ;
; Reg_Shift.v                      ; yes             ; User Verilog HDL File              ; C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/Reg_Shift.v              ;         ;
; Mux4to1.v                        ; yes             ; User Verilog HDL File              ; C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/Mux4to1.v                ;         ;
; Mux2to1.v                        ; yes             ; User Verilog HDL File              ; C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/Mux2to1.v                ;         ;
; constantValueGenerator.v         ; yes             ; User Verilog HDL File              ; C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/constantValueGenerator.v ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File              ; C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/ALU.v                    ;         ;
; datapath.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/datapath.bdf             ;         ;
; controller.v                     ; yes             ; User Verilog HDL File              ; C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v             ;         ;
; lab2.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/lab2.bdf                 ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 241       ;
;                                             ;           ;
; Total combinational functions               ; 241       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 122       ;
;     -- 3 input functions                    ; 95        ;
;     -- <=2 input functions                  ; 24        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 220       ;
;     -- arithmetic mode                      ; 21        ;
;                                             ;           ;
; Total registers                             ; 38        ;
;     -- Dedicated logic registers            ; 38        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 40        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 38        ;
; Total fan-out                               ; 1006      ;
; Average fan-out                             ; 2.80      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                        ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------+-------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                  ; Entity Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------+-------------+--------------+
; |lab2                      ; 241 (0)           ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 40   ; 0            ; |lab2                                ; lab2        ; work         ;
;    |Controller:inst|       ; 95 (95)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab2|Controller:inst                ; Controller  ; work         ;
;    |datapath:inst3|        ; 146 (0)           ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab2|datapath:inst3                 ; datapath    ; work         ;
;       |ALU:inst|           ; 63 (63)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab2|datapath:inst3|ALU:inst        ; ALU         ; work         ;
;       |Mux4to1:Esrc|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab2|datapath:inst3|Mux4to1:Esrc    ; Mux4to1     ; work         ;
;       |Mux4to1:srcA|       ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab2|datapath:inst3|Mux4to1:srcA    ; Mux4to1     ; work         ;
;       |Mux4to1:srcB|       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab2|datapath:inst3|Mux4to1:srcB    ; Mux4to1     ; work         ;
;       |Reg_Shift:AC|       ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab2|datapath:inst3|Reg_Shift:AC    ; Reg_Shift   ; work         ;
;       |Reg_Shift:Q|        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab2|datapath:inst3|Reg_Shift:Q     ; Reg_Shift   ; work         ;
;       |Reg_Simple:ERRE|    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab2|datapath:inst3|Reg_Simple:ERRE ; Reg_Simple  ; work         ;
;       |Reg_WE:R0|          ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab2|datapath:inst3|Reg_WE:R0       ; Reg_WE      ; work         ;
;       |Reg_WE:R1|          ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab2|datapath:inst3|Reg_WE:R1       ; Reg_WE      ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                     ;
+-----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal      ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------+------------------------+
; Controller:inst|ALU_op[2]                           ; Controller:inst|Mux25    ; yes                    ;
; Controller:inst|srcA_sel[0]                         ; Controller:inst|Mux25    ; yes                    ;
; Controller:inst|srcA_sel[1]                         ; Controller:inst|Mux25    ; yes                    ;
; Controller:inst|srcB_sel[0]                         ; Controller:inst|Mux25    ; yes                    ;
; Controller:inst|srcB_sel[1]                         ; Controller:inst|Mux25    ; yes                    ;
; Controller:inst|ALU_op[0]                           ; Controller:inst|Mux25    ; yes                    ;
; Controller:inst|ALU_op[1]                           ; Controller:inst|Mux25    ; yes                    ;
; Controller:inst|R0_res                              ; Controller:inst|WideOr3  ; yes                    ;
; Controller:inst|R0src_sel[0]                        ; Controller:inst|Mux16    ; yes                    ;
; Controller:inst|R0src_sel[1]                        ; Controller:inst|Mux16    ; yes                    ;
; Controller:inst|R0_we                               ; Controller:inst|Mux23    ; yes                    ;
; Controller:inst|R1_res                              ; Controller:inst|WideOr4  ; yes                    ;
; Controller:inst|R1src_sel[0]                        ; Controller:inst|Mux24    ; yes                    ;
; Controller:inst|R1src_sel[1]                        ; Controller:inst|Mux24    ; yes                    ;
; Controller:inst|R1_we                               ; Controller:inst|Mux22    ; yes                    ;
; Controller:inst|counter[2]                          ; Controller:inst|WideOr9  ; yes                    ;
; Controller:inst|counter[1]                          ; Controller:inst|WideOr9  ; yes                    ;
; Controller:inst|counter[0]                          ; Controller:inst|WideOr9  ; yes                    ;
; Controller:inst|counter[3]                          ; Controller:inst|WideOr9  ; yes                    ;
; Controller:inst|AC_res                              ; Controller:inst|WideOr6  ; yes                    ;
; Controller:inst|ACsrc_sel                           ; Controller:inst|Decoder1 ; yes                    ;
; Controller:inst|AC_ps                               ; Controller:inst|WideOr7  ; yes                    ;
; Controller:inst|Q_res                               ; Controller:inst|WideOr3  ; yes                    ;
; Controller:inst|Q_ps                                ; Controller:inst|WideOr8  ; yes                    ;
; Controller:inst|Qsrc_sel[0]                         ; Controller:inst|WideOr10 ; yes                    ;
; Controller:inst|next_state[0]                       ; Controller:inst|Mux17    ; yes                    ;
; Controller:inst|next_state[1]                       ; Controller:inst|Mux17    ; yes                    ;
; Controller:inst|next_state[2]                       ; Controller:inst|Mux17    ; yes                    ;
; Controller:inst|next_state[3]                       ; Controller:inst|Mux17    ; yes                    ;
; Controller:inst|Esrc_sel[0]                         ; Controller:inst|Mux14    ; yes                    ;
; Controller:inst|Esrc_sel[1]                         ; Controller:inst|Mux14    ; yes                    ;
; Number of user-specified and inferred latches = 31  ;                          ;                        ;
+-----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 38    ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 31    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |lab2|datapath:inst3|Reg_Shift:AC|out[4] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab2|datapath:inst3|Reg_Shift:Q|out[3]  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |lab2|datapath:inst3|Reg_WE:R0|out[0]    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |lab2|datapath:inst3|Reg_WE:R1|out[2]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab2|datapath:inst3|Mux4to1:srcA|Mux3   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab2|datapath:inst3|Mux4to1:srcB|Mux2   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |lab2|Controller:inst|Mux16              ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |lab2|datapath:inst3|ALU:inst|Mux0       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:inst3|ALU:inst ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; W              ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:inst3|Mux4to1:srcA ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; W              ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:inst3|Reg_WE:R0 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; W              ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:inst3|Mux4to1:R0src ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; W              ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:inst3|Reg_Shift:Q ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; W              ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:inst3|Reg_Shift:AC ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; W              ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:inst3|Mux2to1:ACsrc ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; W              ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:inst3|Mux4to1:Qsrc ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; W              ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:inst3|Reg_WE:R1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; W              ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:inst3|Mux4to1:R1src ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; W              ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:inst3|constantValueGenerator:cons8 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                  ;
; C              ; 8     ; Unsigned Integer                                                ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:inst3|constantValueGenerator:const8 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                   ;
; C              ; 8     ; Unsigned Integer                                                 ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:inst3|Mux4to1:srcB ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; W              ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:inst3|constantValueGenerator:const255 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                     ;
; C              ; 255   ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:inst3|constantValueGenerator:cons1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                  ;
; C              ; 1     ; Unsigned Integer                                                ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:inst3|Reg_Simple:ERRE ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; W              ; 2     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:inst3|Mux4to1:Esrc ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; W              ; 1     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Controller:inst ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; SIZE           ; 4     ; Signed Integer                      ;
; LOADING        ; 0000  ; Unsigned Binary                     ;
; ADD            ; 0001  ; Unsigned Binary                     ;
; SUB            ; 0010  ; Unsigned Binary                     ;
; AND            ; 0011  ; Unsigned Binary                     ;
; OR             ; 0100  ; Unsigned Binary                     ;
; EXOR           ; 0101  ; Unsigned Binary                     ;
; BIC            ; 0110  ; Unsigned Binary                     ;
; MUL            ; 0111  ; Unsigned Binary                     ;
; MUL_START      ; 1000  ; Unsigned Binary                     ;
; MUL_ASR        ; 1001  ; Unsigned Binary                     ;
; CLEAR          ; 1011  ; Unsigned Binary                     ;
; THE_END        ; 1100  ; Unsigned Binary                     ;
; COMPLEMENT0_1  ; 01101 ; Unsigned Binary                     ;
; COMPLEMENT0_2  ; 01110 ; Unsigned Binary                     ;
; COMPLEMENT1_1  ; 01111 ; Unsigned Binary                     ;
; COMPLEMENT1_2  ; 10000 ; Unsigned Binary                     ;
; DIV_DECIDE     ; 10001 ; Unsigned Binary                     ;
; DIV            ; 10010 ; Unsigned Binary                     ;
; DIV_START      ; 10011 ; Unsigned Binary                     ;
; DIV_SUB        ; 10100 ; Unsigned Binary                     ;
; DIV_QorAC      ; 10101 ; Unsigned Binary                     ;
; DIV_END        ; 10110 ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 40                          ;
; cycloneiii_ff         ; 38                          ;
;     ENA               ; 24                          ;
;     ENA SCLR SLD      ; 7                           ;
;     plain             ; 7                           ;
; cycloneiii_lcell_comb ; 241                         ;
;     arith             ; 21                          ;
;         3 data inputs ; 21                          ;
;     normal            ; 220                         ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 74                          ;
;         4 data inputs ; 122                         ;
;                       ;                             ;
; Max LUT depth         ; 7.70                        ;
; Average LUT depth     ; 4.80                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Apr 06 08:26:49 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file reg_we.v
    Info (12023): Found entity 1: Reg_WE File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/Reg_WE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_simple.v
    Info (12023): Found entity 1: Reg_Simple File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/Reg_Simple.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_shift.v
    Info (12023): Found entity 1: Reg_Shift File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/Reg_Shift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4to1.v
    Info (12023): Found entity 1: Mux4to1 File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/Mux4to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: Mux2to1 File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/Mux2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder2to4.v
    Info (12023): Found entity 1: Decoder2to4 File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/Decoder2to4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file constantvaluegenerator.v
    Info (12023): Found entity 1: constantValueGenerator File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/constantValueGenerator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.bdf
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: Controller File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab2.bdf
    Info (12023): Found entity 1: lab2
Info (12127): Elaborating entity "lab2" for the top level hierarchy
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:inst3"
Info (12128): Elaborating entity "ALU" for hierarchy "datapath:inst3|ALU:inst"
Info (12128): Elaborating entity "Mux4to1" for hierarchy "datapath:inst3|Mux4to1:srcA"
Info (12128): Elaborating entity "Reg_WE" for hierarchy "datapath:inst3|Reg_WE:R0"
Info (12128): Elaborating entity "Reg_Shift" for hierarchy "datapath:inst3|Reg_Shift:Q"
Info (12128): Elaborating entity "Mux2to1" for hierarchy "datapath:inst3|Mux2to1:ACsrc"
Info (12128): Elaborating entity "constantValueGenerator" for hierarchy "datapath:inst3|constantValueGenerator:cons8"
Warning (10230): Verilog HDL assignment warning at constantValueGenerator.v(6): truncated value with size 32 to match size of target (8) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/constantValueGenerator.v Line: 6
Info (12128): Elaborating entity "constantValueGenerator" for hierarchy "datapath:inst3|constantValueGenerator:const255"
Warning (10230): Verilog HDL assignment warning at constantValueGenerator.v(6): truncated value with size 32 to match size of target (8) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/constantValueGenerator.v Line: 6
Info (12128): Elaborating entity "constantValueGenerator" for hierarchy "datapath:inst3|constantValueGenerator:cons1"
Warning (10230): Verilog HDL assignment warning at constantValueGenerator.v(6): truncated value with size 32 to match size of target (8) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/constantValueGenerator.v Line: 6
Info (12128): Elaborating entity "Reg_Simple" for hierarchy "datapath:inst3|Reg_Simple:ERRE"
Info (12128): Elaborating entity "Mux4to1" for hierarchy "datapath:inst3|Mux4to1:Esrc"
Info (12128): Elaborating entity "Controller" for hierarchy "Controller:inst"
Warning (10235): Verilog HDL Always Construct warning at controller.v(50): variable "LOAD" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 50
Warning (10235): Verilog HDL Always Construct warning at controller.v(50): variable "COMP" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 50
Warning (10235): Verilog HDL Always Construct warning at controller.v(55): variable "COMP" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 55
Warning (10235): Verilog HDL Always Construct warning at controller.v(56): variable "ALP_op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 56
Warning (10230): Verilog HDL assignment warning at controller.v(60): truncated value with size 5 to match size of target (4) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 60
Warning (10235): Verilog HDL Always Construct warning at controller.v(72): variable "OVF" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 72
Warning (10235): Verilog HDL Always Construct warning at controller.v(82): variable "OVF" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 82
Warning (10235): Verilog HDL Always Construct warning at controller.v(142): variable "counter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 142
Warning (10235): Verilog HDL Always Construct warning at controller.v(154): variable "Q0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 154
Warning (10235): Verilog HDL Always Construct warning at controller.v(154): variable "E_out" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 154
Warning (10235): Verilog HDL Always Construct warning at controller.v(167): variable "Q0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 167
Warning (10235): Verilog HDL Always Construct warning at controller.v(167): variable "E_out" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 167
Warning (10235): Verilog HDL Always Construct warning at controller.v(198): variable "counter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 198
Warning (10230): Verilog HDL assignment warning at controller.v(198): truncated value with size 32 to match size of target (4) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 198
Warning (10199): Verilog HDL Case Statement warning at controller.v(212): case item expression never matches the case expression File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 212
Warning (10230): Verilog HDL assignment warning at controller.v(247): truncated value with size 5 to match size of target (4) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 247
Warning (10235): Verilog HDL Always Construct warning at controller.v(256): variable "flag_divend" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 256
Warning (10235): Verilog HDL Always Construct warning at controller.v(258): variable "comp1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 258
Warning (10230): Verilog HDL assignment warning at controller.v(258): truncated value with size 5 to match size of target (4) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 258
Warning (10230): Verilog HDL assignment warning at controller.v(259): truncated value with size 5 to match size of target (4) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 259
Warning (10230): Verilog HDL assignment warning at controller.v(269): truncated value with size 5 to match size of target (4) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 269
Warning (10199): Verilog HDL Case Statement warning at controller.v(271): case item expression never matches the case expression File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 271
Warning (10199): Verilog HDL Case Statement warning at controller.v(280): case item expression never matches the case expression File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 280
Warning (10199): Verilog HDL Case Statement warning at controller.v(287): case item expression never matches the case expression File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 287
Warning (10199): Verilog HDL Case Statement warning at controller.v(310): case item expression never matches the case expression File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 310
Warning (10199): Verilog HDL Case Statement warning at controller.v(320): case item expression never matches the case expression File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 320
Warning (10199): Verilog HDL Case Statement warning at controller.v(343): case item expression never matches the case expression File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 343
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "srcA_sel", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "srcB_sel", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "R1src_sel", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "R0_we", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "R1_we", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "ALU_op", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "R0src_sel", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "R0_res", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "R1_res", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "AC_res", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "Q_res", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "AC_ps", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "AC_lr", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "Q_ps", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "Q_lr", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "Esrc_sel", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "counter", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "ACsrc_sel", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "Qsrc_sel", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "E_in", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable "ERR", which holds its previous value in one or more paths through the always construct File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Warning (10030): Net "comp1" at controller.v(40) has no driver or initial value, using a default initial value '0' File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 40
Warning (10030): Net "flag_divend" at controller.v(40) has no driver or initial value, using a default initial value '0' File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 40
Info (10041): Inferred latch for "ERR" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "E_in" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "Qsrc_sel[0]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "Qsrc_sel[1]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "ACsrc_sel" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "counter[0]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "counter[1]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "counter[2]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "counter[3]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "Esrc_sel[0]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "Esrc_sel[1]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "Q_lr" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "Q_ps" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "AC_lr" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "AC_ps" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "Q_res" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "AC_res" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "R1_res" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "R0_res" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "R0src_sel[0]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "R0src_sel[1]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "next_state[0]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "next_state[1]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "next_state[2]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "next_state[3]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "ALU_op[0]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "ALU_op[1]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "ALU_op[2]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "R1_we" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "R0_we" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "R1src_sel[0]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "R1src_sel[1]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "srcB_sel[0]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "srcB_sel[1]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "srcA_sel[0]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (10041): Inferred latch for "srcA_sel[1]" at controller.v(42) File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "Controller:inst|Q_res" merged with LATCH primitive "Controller:inst|R0_res" File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 8
Warning (13012): Latch Controller:inst|ALU_op[2] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[0] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|srcA_sel[0] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[0] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|srcA_sel[1] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[2] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|srcB_sel[0] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[0] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|srcB_sel[1] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[3] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|ALU_op[0] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[0] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|ALU_op[1] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[0] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|R0_res has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[3] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|R0src_sel[0] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[2] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|R0src_sel[1] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[3] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|R0_we has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[3] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|R1_res has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[3] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|R1src_sel[0] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[0] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|R1src_sel[1] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[3] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|R1_we has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[3] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|counter[2] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[3] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|counter[1] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[3] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|counter[0] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[3] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|counter[3] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[3] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|AC_res has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[2] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|AC_ps has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[3] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|Q_ps has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[0] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|Qsrc_sel[0] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[3] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|next_state[0] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[2] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|next_state[1] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[3] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|next_state[2] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[0] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|next_state[3] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[3] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|Esrc_sel[0] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[1] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Warning (13012): Latch Controller:inst|Esrc_sel[1] has unsafe behavior File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:inst|state[1] File: C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v Line: 360
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 288 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 248 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings
    Info: Peak virtual memory: 913 megabytes
    Info: Processing ended: Fri Apr 06 08:26:58 2018
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:17


