Date Mon Nov GMT Server Apache dev Content type text html Set Cookie Apache path John Hayes JOHN HAYES Professor Electrical Engineering and Computer Science EECS Bldg Room University Michigan Beal Avenue Ann Arbor USA Telephone Fax mail jhayes eecs umich edu BACKGROUND John Hayes has been Professor EECS the University Michigan since Prior that was the faculty the University Southern California Los Angeles teaches and conducts research the areas computer aided design and testing digital systems computer architecture VLSI design and fault tolerant computing was the founding director Michigan Advanced Computer Architecture Laboratory Prof Hayes the author five books including Computer Architecture and Organization McGraw Hill Layout Minimization for CMOS Cells Kluwer and Introduction Digital Logic Design Addison Wesley well numerous technical papers received the degree from the National University Ireland Dublin and his and degrees from the University Illinois Urbana Champaign Prof Hayes Fellow IEEE and member ACM and Sigma CURRENT RESEARCH Our group currently conducting research the following topics Hierarchical testing digital circuits Built self test BIST Design verification Fault tolerant architectures for safety critical applications Design with field programmable gates arrays FPGAs Automated layout methods for CMOS cells and High level timing analysis The research sponsored DARPA NSF and various industrial organizations For further information see the list recent publications below Also see the DARPA sponsored project hardware design verification for microprocessors RECENT PUBLICATIONS and Hayes Structural fault tolerance VLSI based systems Proc Great Lakes Symp VLSI Notre Dame Ind March Batek and Hayes Optimal testing and design adders VLSI Design Special Issue Digital Hardware Testing vol and Hayes Connectivity and fault tolerance multiple bus systems Proc Fault Tolerant Computing Symp Austin Tex June Chakrabarty and Hayes Efficient test response compression for multiple output circuits Proc Int Test Conf Washington Oct Chakrabarty and Hayes Cumulative balance testing logic circuits IEEE Trans VLSI Systems vol March Hansen and Hayes High level test generation using physically induced faults Proc VLSI Test Symp Princeton May Hansen and Hayes High level test generation using symbolic scheduling Proc Int Test Conf Washington Oct Chakrabarty Murray and Hayes Optimal space compaction test responses Proc Int Test Conf Washington Oct Chowdhary and Hayes Technology mapping for field programmable gate arrays using integer programming Proc Int Conf Computer Aided Design ICCAD San Jose Calif Nov Asaad and Hayes Design verification via simulation and automatic test pattern generation Proc Int Conf Computer Aided Design ICCAD San Jose Calif Nov Yalcin and Hayes Hierarchical timing analysis using conditional delays Proc Int Conf Computer Aided Design ICCAD San Jose Calif Nov Harary and Hayes Node fault tolerance graphs Networks vol Chakrabarty and Hayes Balance testing and balance testable design logic circuits Journal Electronic Testing vol Blanton and Hayes Testability convergent tree circuits IEEE Trans Computers vol Aug Gupta The and Hayes XPRESS Cell Layout Generator with Integrated Transistor Folding Proc European Design Test Conf Paris March Blanton and Hayes Design fast easily testable ALU Proc VLSI Test Symp Princeton April CURRENT GRADUATE STUDENTS Parul Agarwal pagarwal eecs umich edu Hussain Asaad halasaad eecs umich edu Amit Chowdhary amitc eecs umich edu Avaneendra Gupta avigupta eecs umich edu Hyungwon Kim hyungwon eecs umich edu Hakan Yalcin hakan eecs umich edu RECENTLY GRADUATED STUDENTS Brian Murray bmurray predator gmr com Graduated Thesis title Hierarchical testing using precomputed tests for modules Current position General Motors Research Labs Warren Ronald Shawn Blanton blanton ece cmu edu Graduated Thesis title Design and testing regular circuits Current position Assistant Professor ECE Carnegie Mellon University Pittsburgh Hung Kuei hkku mink att com Graduated Thesis title Fault tolerant interconnection networks for multiprocessors Current position Bell Laboratories Middletown Krishnendu Chakrabarty kchakrab edu Graduated Thesis title Test response compaction for built self testing Current position Assistant Professor Boston University Boston Michael Batek cheezer caen engin umich edu Graduated Thesis title Test driven transformations logic design Current position MicroUnity Systems Engineering Sunnyvale Mark Hansen mch icdc delcoelect com Graduated Thesis title Symbolic functional test generation with guaranteed low level fault detection Current position Delco Electronics Kokomo Ind 