{"vcs1":{"timestamp_begin":1734149011.392680215, "rt":0.79, "ut":0.41, "st":0.17}}
{"vcselab":{"timestamp_begin":1734149012.296862095, "rt":0.54, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1734149012.932470137, "rt":0.36, "ut":0.13, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1734149010.969752374}
{"VCS_COMP_START_TIME": 1734149010.969752374}
{"VCS_COMP_END_TIME": 1734149013.574978802}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all -timescale=1ps/1ps -f ../00_src/flist.f"}
{"vcs1": {"peak_mem": 382276}}
{"vcselab": {"peak_mem": 246860}}
