<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: 構造体 ThreadState</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceTrace.html">Trace</a>::<a class="el" href="classTrace_1_1X86NativeTrace.html">X86NativeTrace</a>::<a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html">ThreadState</a>
  </div>
</div>
<div class="contents">
<h1>構造体 ThreadState</h1><!-- doxytag: class="Trace::X86NativeTrace::ThreadState" -->
<p><code>#include &lt;<a class="el" href="arch_2x86_2nativetrace_8hh_source.html">nativetrace.hh</a>&gt;</code></p>

<p><a href="structTrace_1_1X86NativeTrace_1_1ThreadState-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a85ec503b4f5d7eeddd8cda17abf92e24">update</a> (<a class="el" href="classTrace_1_1NativeTrace.html">NativeTrace</a> *parent)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ace3d3d91c61ce60aa033e666444d2301">update</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td colspan="2"><h2>Public 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#afae317c0ec04889d6c9452dc30711975">rax</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a914f17516921c8917ca4a809893138d6">rcx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a7e87c5e2faab8a404c01084ddeed4588">rdx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a49647568f68fbd9082c6be345350f483">rbx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a8e218c31298bb17b5041cfc61646d6b9">rsp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a9d073dc105e374fd995ca8f3308cb0df">rbp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ac778707d44587840c5bd1269e8644eb9">rsi</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a5764734a394146dcf093f9295c2fd5b4">rdi</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a338c714a93a43aa16b7b45f969e22e31">r8</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a478d9f99683e61a00d104d13f0739f64">r9</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a672542f94403b54948dff9d8fa7cb0f1">r10</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a9fc079aa0f66433a06c5fcc4d20bec15">r11</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a81851bdb2d1f3807d556089ba028635c">r12</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a73627200093b3cc3dd28586a8a68962a">r13</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a035e4a25722738af6914767d3e90bf46">r14</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a88c0b64834f9e74a82375b66aebee207">r15</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a90e28f434559f0582a69699dc4dbc286">rip</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#aa2e11b6f4796359350d8f05dcfd63216">mmx</a> [8]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a77cb18277b4d12e9f7e6dca290a6bdcb">xmm</a> [32]</td></tr>
</table>
<hr/><h2>関数</h2>
<a class="anchor" id="ace3d3d91c61ce60aa033e666444d2301"></a><!-- doxytag: member="Trace::X86NativeTrace::ThreadState::update" ref="ace3d3d91c61ce60aa033e666444d2301" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void update </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00072"></a>00072 {
<a name="l00073"></a>00073     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#afae317c0ec04889d6c9452dc30711975">rax</a> = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(X86ISA::INTREG_RAX);
<a name="l00074"></a>00074     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a914f17516921c8917ca4a809893138d6">rcx</a> = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(X86ISA::INTREG_RCX);
<a name="l00075"></a>00075     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a7e87c5e2faab8a404c01084ddeed4588">rdx</a> = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(X86ISA::INTREG_RDX);
<a name="l00076"></a>00076     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a49647568f68fbd9082c6be345350f483">rbx</a> = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(X86ISA::INTREG_RBX);
<a name="l00077"></a>00077     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a8e218c31298bb17b5041cfc61646d6b9">rsp</a> = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(X86ISA::INTREG_RSP);
<a name="l00078"></a>00078     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a9d073dc105e374fd995ca8f3308cb0df">rbp</a> = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(X86ISA::INTREG_RBP);
<a name="l00079"></a>00079     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ac778707d44587840c5bd1269e8644eb9">rsi</a> = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(X86ISA::INTREG_RSI);
<a name="l00080"></a>00080     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a5764734a394146dcf093f9295c2fd5b4">rdi</a> = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(X86ISA::INTREG_RDI);
<a name="l00081"></a>00081     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a338c714a93a43aa16b7b45f969e22e31">r8</a> = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791bac66ead91eaa60c51e8bcf7dc4f46b7e3">X86ISA::INTREG_R8</a>);
<a name="l00082"></a>00082     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a478d9f99683e61a00d104d13f0739f64">r9</a> = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba6b7438f963c0cddddde957e390088176">X86ISA::INTREG_R9</a>);
<a name="l00083"></a>00083     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a672542f94403b54948dff9d8fa7cb0f1">r10</a> = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba489c2c86a1504ec742e05de9ff5216af">X86ISA::INTREG_R10</a>);
<a name="l00084"></a>00084     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a9fc079aa0f66433a06c5fcc4d20bec15">r11</a> = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba5cc72dc30c42d05c70ebca70910f10c7">X86ISA::INTREG_R11</a>);
<a name="l00085"></a>00085     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a81851bdb2d1f3807d556089ba028635c">r12</a> = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba3f5e7c969c847f91714c4f59511ec1c2">X86ISA::INTREG_R12</a>);
<a name="l00086"></a>00086     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a73627200093b3cc3dd28586a8a68962a">r13</a> = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba9b643bc501a3698ba3902de5901bf8df">X86ISA::INTREG_R13</a>);
<a name="l00087"></a>00087     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a035e4a25722738af6914767d3e90bf46">r14</a> = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba855a4065d4c4458df72f004fc6eeda4e">X86ISA::INTREG_R14</a>);
<a name="l00088"></a>00088     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a88c0b64834f9e74a82375b66aebee207">r15</a> = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba4fa3cdf8f8860fe4fc62ea7a6669ef85">X86ISA::INTREG_R15</a>);
<a name="l00089"></a>00089     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a90e28f434559f0582a69699dc4dbc286">rip</a> = tc-&gt;<a class="code" href="classThreadContext.html#a1aaca26c0732d2191edbde1477d7ec13">pcState</a>().npc();
<a name="l00090"></a>00090     <span class="comment">//This should be expanded if x87 registers are considered</span>
<a name="l00091"></a>00091     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; 8; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++)
<a name="l00092"></a>00092         <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#aa2e11b6f4796359350d8f05dcfd63216">mmx</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>] = tc-&gt;<a class="code" href="classThreadContext.html#a66bf9e1bf11ad15d1903209dd37014c5">readFloatRegBits</a>(<a class="code" href="namespaceX86ISA.html#a4fd5045f1ab1c921edbf999a7452de9c">X86ISA::FLOATREG_MMX</a>(<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>));
<a name="l00093"></a>00093     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; 32; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++)
<a name="l00094"></a>00094         <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a77cb18277b4d12e9f7e6dca290a6bdcb">xmm</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>] = tc-&gt;<a class="code" href="classThreadContext.html#a66bf9e1bf11ad15d1903209dd37014c5">readFloatRegBits</a>(<a class="code" href="namespaceX86ISA.html#a50e93c80b4d3e47dea8b60bf4b9a4f77ad248439e71b09f0aeb571d7137676b6b">X86ISA::FLOATREG_XMM_BASE</a> + <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>);
<a name="l00095"></a>00095 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a85ec503b4f5d7eeddd8cda17abf92e24"></a><!-- doxytag: member="Trace::X86NativeTrace::ThreadState::update" ref="a85ec503b4f5d7eeddd8cda17abf92e24" args="(NativeTrace *parent)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void update </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classTrace_1_1NativeTrace.html">NativeTrace</a> *&nbsp;</td>
          <td class="paramname"> <em>parent</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00044"></a>00044 {
<a name="l00045"></a>00045     parent-&gt;read(<span class="keyword">this</span>, <span class="keyword">sizeof</span>(*<span class="keyword">this</span>));
<a name="l00046"></a>00046     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#afae317c0ec04889d6c9452dc30711975">rax</a> = <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">X86ISA::gtoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#afae317c0ec04889d6c9452dc30711975">rax</a>);
<a name="l00047"></a>00047     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a914f17516921c8917ca4a809893138d6">rcx</a> = <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">X86ISA::gtoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a914f17516921c8917ca4a809893138d6">rcx</a>);
<a name="l00048"></a>00048     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a7e87c5e2faab8a404c01084ddeed4588">rdx</a> = <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">X86ISA::gtoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a7e87c5e2faab8a404c01084ddeed4588">rdx</a>);
<a name="l00049"></a>00049     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a49647568f68fbd9082c6be345350f483">rbx</a> = <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">X86ISA::gtoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a49647568f68fbd9082c6be345350f483">rbx</a>);
<a name="l00050"></a>00050     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a8e218c31298bb17b5041cfc61646d6b9">rsp</a> = <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">X86ISA::gtoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a8e218c31298bb17b5041cfc61646d6b9">rsp</a>);
<a name="l00051"></a>00051     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a9d073dc105e374fd995ca8f3308cb0df">rbp</a> = <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">X86ISA::gtoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a9d073dc105e374fd995ca8f3308cb0df">rbp</a>);
<a name="l00052"></a>00052     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ac778707d44587840c5bd1269e8644eb9">rsi</a> = <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">X86ISA::gtoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ac778707d44587840c5bd1269e8644eb9">rsi</a>);
<a name="l00053"></a>00053     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a5764734a394146dcf093f9295c2fd5b4">rdi</a> = <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">X86ISA::gtoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a5764734a394146dcf093f9295c2fd5b4">rdi</a>);
<a name="l00054"></a>00054     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a338c714a93a43aa16b7b45f969e22e31">r8</a> = <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">X86ISA::gtoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a338c714a93a43aa16b7b45f969e22e31">r8</a>);
<a name="l00055"></a>00055     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a478d9f99683e61a00d104d13f0739f64">r9</a> = <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">X86ISA::gtoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a478d9f99683e61a00d104d13f0739f64">r9</a>);
<a name="l00056"></a>00056     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a672542f94403b54948dff9d8fa7cb0f1">r10</a> = <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">X86ISA::gtoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a672542f94403b54948dff9d8fa7cb0f1">r10</a>);
<a name="l00057"></a>00057     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a9fc079aa0f66433a06c5fcc4d20bec15">r11</a> = <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">X86ISA::gtoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a9fc079aa0f66433a06c5fcc4d20bec15">r11</a>);
<a name="l00058"></a>00058     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a81851bdb2d1f3807d556089ba028635c">r12</a> = <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">X86ISA::gtoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a81851bdb2d1f3807d556089ba028635c">r12</a>);
<a name="l00059"></a>00059     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a73627200093b3cc3dd28586a8a68962a">r13</a> = <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">X86ISA::gtoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a73627200093b3cc3dd28586a8a68962a">r13</a>);
<a name="l00060"></a>00060     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a035e4a25722738af6914767d3e90bf46">r14</a> = <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">X86ISA::gtoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a035e4a25722738af6914767d3e90bf46">r14</a>);
<a name="l00061"></a>00061     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a88c0b64834f9e74a82375b66aebee207">r15</a> = <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">X86ISA::gtoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a88c0b64834f9e74a82375b66aebee207">r15</a>);
<a name="l00062"></a>00062     <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a90e28f434559f0582a69699dc4dbc286">rip</a> = <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">X86ISA::gtoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a90e28f434559f0582a69699dc4dbc286">rip</a>);
<a name="l00063"></a>00063     <span class="comment">//This should be expanded if x87 registers are considered</span>
<a name="l00064"></a>00064     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; 8; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++)
<a name="l00065"></a>00065         <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#aa2e11b6f4796359350d8f05dcfd63216">mmx</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>] = <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">X86ISA::gtoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#aa2e11b6f4796359350d8f05dcfd63216">mmx</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]);
<a name="l00066"></a>00066     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; 32; i++)
<a name="l00067"></a>00067         <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a77cb18277b4d12e9f7e6dca290a6bdcb">xmm</a>[i] = <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">X86ISA::gtoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a77cb18277b4d12e9f7e6dca290a6bdcb">xmm</a>[i]);
<a name="l00068"></a>00068 }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="aa2e11b6f4796359350d8f05dcfd63216"></a><!-- doxytag: member="Trace::X86NativeTrace::ThreadState::mmx" ref="aa2e11b6f4796359350d8f05dcfd63216" args="[8]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#aa2e11b6f4796359350d8f05dcfd63216">mmx</a>[8]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a672542f94403b54948dff9d8fa7cb0f1"></a><!-- doxytag: member="Trace::X86NativeTrace::ThreadState::r10" ref="a672542f94403b54948dff9d8fa7cb0f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a672542f94403b54948dff9d8fa7cb0f1">r10</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9fc079aa0f66433a06c5fcc4d20bec15"></a><!-- doxytag: member="Trace::X86NativeTrace::ThreadState::r11" ref="a9fc079aa0f66433a06c5fcc4d20bec15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a9fc079aa0f66433a06c5fcc4d20bec15">r11</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a81851bdb2d1f3807d556089ba028635c"></a><!-- doxytag: member="Trace::X86NativeTrace::ThreadState::r12" ref="a81851bdb2d1f3807d556089ba028635c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a81851bdb2d1f3807d556089ba028635c">r12</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a73627200093b3cc3dd28586a8a68962a"></a><!-- doxytag: member="Trace::X86NativeTrace::ThreadState::r13" ref="a73627200093b3cc3dd28586a8a68962a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a73627200093b3cc3dd28586a8a68962a">r13</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a035e4a25722738af6914767d3e90bf46"></a><!-- doxytag: member="Trace::X86NativeTrace::ThreadState::r14" ref="a035e4a25722738af6914767d3e90bf46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a035e4a25722738af6914767d3e90bf46">r14</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a88c0b64834f9e74a82375b66aebee207"></a><!-- doxytag: member="Trace::X86NativeTrace::ThreadState::r15" ref="a88c0b64834f9e74a82375b66aebee207" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a88c0b64834f9e74a82375b66aebee207">r15</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a338c714a93a43aa16b7b45f969e22e31"></a><!-- doxytag: member="Trace::X86NativeTrace::ThreadState::r8" ref="a338c714a93a43aa16b7b45f969e22e31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a338c714a93a43aa16b7b45f969e22e31">r8</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a478d9f99683e61a00d104d13f0739f64"></a><!-- doxytag: member="Trace::X86NativeTrace::ThreadState::r9" ref="a478d9f99683e61a00d104d13f0739f64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a478d9f99683e61a00d104d13f0739f64">r9</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afae317c0ec04889d6c9452dc30711975"></a><!-- doxytag: member="Trace::X86NativeTrace::ThreadState::rax" ref="afae317c0ec04889d6c9452dc30711975" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#afae317c0ec04889d6c9452dc30711975">rax</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d073dc105e374fd995ca8f3308cb0df"></a><!-- doxytag: member="Trace::X86NativeTrace::ThreadState::rbp" ref="a9d073dc105e374fd995ca8f3308cb0df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a9d073dc105e374fd995ca8f3308cb0df">rbp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a49647568f68fbd9082c6be345350f483"></a><!-- doxytag: member="Trace::X86NativeTrace::ThreadState::rbx" ref="a49647568f68fbd9082c6be345350f483" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a49647568f68fbd9082c6be345350f483">rbx</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a914f17516921c8917ca4a809893138d6"></a><!-- doxytag: member="Trace::X86NativeTrace::ThreadState::rcx" ref="a914f17516921c8917ca4a809893138d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a914f17516921c8917ca4a809893138d6">rcx</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5764734a394146dcf093f9295c2fd5b4"></a><!-- doxytag: member="Trace::X86NativeTrace::ThreadState::rdi" ref="a5764734a394146dcf093f9295c2fd5b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a5764734a394146dcf093f9295c2fd5b4">rdi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e87c5e2faab8a404c01084ddeed4588"></a><!-- doxytag: member="Trace::X86NativeTrace::ThreadState::rdx" ref="a7e87c5e2faab8a404c01084ddeed4588" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a7e87c5e2faab8a404c01084ddeed4588">rdx</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a90e28f434559f0582a69699dc4dbc286"></a><!-- doxytag: member="Trace::X86NativeTrace::ThreadState::rip" ref="a90e28f434559f0582a69699dc4dbc286" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a90e28f434559f0582a69699dc4dbc286">rip</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac778707d44587840c5bd1269e8644eb9"></a><!-- doxytag: member="Trace::X86NativeTrace::ThreadState::rsi" ref="ac778707d44587840c5bd1269e8644eb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ac778707d44587840c5bd1269e8644eb9">rsi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e218c31298bb17b5041cfc61646d6b9"></a><!-- doxytag: member="Trace::X86NativeTrace::ThreadState::rsp" ref="a8e218c31298bb17b5041cfc61646d6b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a8e218c31298bb17b5041cfc61646d6b9">rsp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a77cb18277b4d12e9f7e6dca290a6bdcb"></a><!-- doxytag: member="Trace::X86NativeTrace::ThreadState::xmm" ref="a77cb18277b4d12e9f7e6dca290a6bdcb" args="[32]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a77cb18277b4d12e9f7e6dca290a6bdcb">xmm</a>[32]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>この構造体の説明は次のファイルから生成されました:<ul>
<li>arch/x86/<a class="el" href="arch_2x86_2nativetrace_8hh_source.html">nativetrace.hh</a></li>
<li>arch/x86/<a class="el" href="arch_2x86_2nativetrace_8cc.html">nativetrace.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
