WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500122 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000122 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250140 cumulative IPC: 4 (Simulation time: 00 hr 00 min 55 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250140 cumulative IPC: 4 (Simulation time: 00 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13328689 heartbeat IPC: 1.201 cumulative IPC: 0.7064 (Simulation time: 00 hr 01 min 24 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 27593373 heartbeat IPC: 0.701 cumulative IPC: 0.7028 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 42078879 heartbeat IPC: 0.6903 cumulative IPC: 0.6978 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 56590234 heartbeat IPC: 0.6891 cumulative IPC: 0.6953 (Simulation time: 00 hr 04 min 21 sec)
Heartbeat CPU 0 instructions: 70000004 cycles: 70858027 heartbeat IPC: 0.7009 cumulative IPC: 0.6965 (Simulation time: 00 hr 05 min 20 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 84902895 heartbeat IPC: 0.712 cumulative IPC: 0.6993 (Simulation time: 00 hr 06 min 17 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 99327065 heartbeat IPC: 0.6933 cumulative IPC: 0.6983 (Simulation time: 00 hr 07 min 17 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 113543620 heartbeat IPC: 0.7034 cumulative IPC: 0.699 (Simulation time: 00 hr 08 min 15 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv222.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000000 cycles: 127585034 heartbeat IPC: 0.7122 cumulative IPC: 0.7005 (Simulation time: 00 hr 09 min 13 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 142091242 heartbeat IPC: 0.6894 cumulative IPC: 0.6993 (Simulation time: 00 hr 10 min 12 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 142655044 cumulative IPC: 0.701 (Simulation time: 00 hr 10 min 41 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 142655044 cumulative IPC: 0.701 (Simulation time: 00 hr 10 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv222.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.701 instructions: 100000002 cycles: 142655044
CPU 0 Branch Prediction Accuracy: 82.13% MPKI: 32.26 Average ROB Occupancy at Mispredict: 15.42
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.82
BRANCH_INDIRECT: 17.2
BRANCH_CONDITIONAL: 11
BRANCH_DIRECT_CALL: 1.51
BRANCH_INDIRECT_CALL: 0.648
BRANCH_RETURN: 1.04

L1D TOTAL        ACCESS:   27314241 HIT:   25034627 MISS:    2279614
L1D LOAD         ACCESS:   16952055 HIT:   15403597 MISS:    1548458
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   10081682 HIT:    9614769 MISS:     466913
L1D TRANSLATION  ACCESS:     280504 HIT:      16261 MISS:     264243
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 25.85 cycles
L1I TOTAL        ACCESS:   10945348 HIT:    7193970 MISS:    3751378
L1I LOAD         ACCESS:   10945348 HIT:    7193970 MISS:    3751378
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 14.5 cycles
L2C TOTAL        ACCESS:    5021205 HIT:    3104491 MISS:    1916714
L2C LOAD         ACCESS:    4054023 HIT:    2503877 MISS:    1550146
L2C RFO          ACCESS:     196208 HIT:     126251 MISS:      69957
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     507868 HIT:     416866 MISS:      91002
L2C TRANSLATION  ACCESS:     263106 HIT:      57497 MISS:     205609
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 37.31 cycles
LLC TOTAL        ACCESS:    2030135 HIT:    1783447 MISS:     246688
LLC LOAD         ACCESS:    1550146 HIT:    1400495 MISS:     149651
LLC RFO          ACCESS:      69957 HIT:      48652 MISS:      21305
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     204423 HIT:     179653 MISS:      24770
LLC TRANSLATION  ACCESS:     205609 HIT:     154647 MISS:      50962
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 140.9 cycles
cpu0_DTLB TOTAL        ACCESS:   22107140 HIT:   20576704 MISS:    1530436
cpu0_DTLB LOAD         ACCESS:   22107140 HIT:   20576704 MISS:    1530436
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.88 cycles
cpu0_ITLB TOTAL        ACCESS:    9665120 HIT:    8894993 MISS:     770127
cpu0_ITLB LOAD         ACCESS:    9665120 HIT:    8894993 MISS:     770127
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 10.43 cycles
cpu0_STLB TOTAL        ACCESS:    1602392 HIT:    1376095 MISS:     226297
cpu0_STLB LOAD         ACCESS:    1602392 HIT:    1376095 MISS:     226297
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 80.43 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      35092
  ROW_BUFFER_MISS:     186823
 AVG DBUS CONGESTED CYCLE: 3.863
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      20340
  FULL:      87561
