library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity DMemory_256_8 is
	generic(nAdress : integer := 7;
			  nBits   : integer := 8);
	
	port(input  : in  std_logic_vector(inbits-1 downto 0);
		  output : out std_logic_vector(outbits-1 downto 0));
end DMemory_256_8;

architecture Behavioral of DMemory_256_8 is
begin
	output <= '0' & input;
end Behavioral;