===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 15.4623 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.7460 ( 18.9%)    3.7460 ( 24.2%)  FIR Parser
    8.8183 ( 44.4%)    6.0042 ( 38.8%)  'firrtl.circuit' Pipeline
    1.6084 (  8.1%)    0.8057 (  5.2%)    'firrtl.module' Pipeline
    1.4546 (  7.3%)    0.7289 (  4.7%)      CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1496 (  0.8%)    0.0752 (  0.5%)      LowerCHIRRTL
    0.1425 (  0.7%)    0.1425 (  0.9%)    InferWidths
    0.6303 (  3.2%)    0.6303 (  4.1%)    InferResets
    0.0474 (  0.2%)    0.0474 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.5229 (  2.6%)    0.5229 (  3.4%)    LowerFIRRTLTypes
    2.7169 ( 13.7%)    1.3613 (  8.8%)    'firrtl.module' Pipeline
    0.8884 (  4.5%)    0.4692 (  3.0%)      ExpandWhens
    1.8243 (  9.2%)    0.9402 (  6.1%)      Canonicalizer
    0.3959 (  2.0%)    0.3959 (  2.6%)    Inliner
    1.4917 (  7.5%)    1.4917 (  9.6%)    IMConstProp
    0.0444 (  0.2%)    0.0444 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.2953 (  6.5%)    0.6482 (  4.2%)    'firrtl.module' Pipeline
    1.2929 (  6.5%)    0.6469 (  4.2%)      Canonicalizer
    0.9386 (  4.7%)    0.9386 (  6.1%)  LowerFIRRTLToHW
    0.2119 (  1.1%)    0.2119 (  1.4%)  HWMemSimImpl
    2.7715 ( 13.9%)    1.3860 (  9.0%)  'hw.module' Pipeline
    0.0607 (  0.3%)    0.0340 (  0.2%)    HWCleanup
    0.7388 (  3.7%)    0.3871 (  2.5%)    CSE
    0.0012 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    1.9512 (  9.8%)    0.9967 (  6.4%)    Canonicalizer
    0.0118 (  0.1%)    0.0060 (  0.0%)    HWLegalizeModules
    0.3733 (  1.9%)    0.3733 (  2.4%)  HWLegalizeNames
    0.4164 (  2.1%)    0.2082 (  1.3%)  'hw.module' Pipeline
    0.4129 (  2.1%)    0.2066 (  1.3%)    PrettifyVerilog
    2.5843 ( 13.0%)    2.5843 ( 16.7%)  ExportVerilog emission
    0.0056 (  0.0%)    0.0056 (  0.0%)  Rest
   19.8703 (100.0%)   15.4623 (100.0%)  Total

{
  totalTime: 15.494,
  maxMemory: 854835200
}
