['text':' Copyright 2014, ARM Limited','line_number':1,'multiline':False]['text':' All rights reserved.','line_number':2,'multiline':False]['text':'','line_number':3,'multiline':False]['text':' Redistribution and use in source and binary forms, with or without','line_number':4,'multiline':False]['text':' modification, are permitted provided that the following conditions are met:','line_number':5,'multiline':False]['text':'','line_number':6,'multiline':False]['text':'   * Redistributions of source code must retain the above copyright notice,','line_number':7,'multiline':False]['text':'     this list of conditions and the following disclaimer.','line_number':8,'multiline':False]['text':'   * Redistributions in binary form must reproduce the above copyright notice,','line_number':9,'multiline':False]['text':'     this list of conditions and the following disclaimer in the documentation','line_number':10,'multiline':False]['text':'     and/or other materials provided with the distribution.','line_number':11,'multiline':False]['text':'   * Neither the name of ARM Limited nor the names of its contributors may be','line_number':12,'multiline':False]['text':'     used to endorse or promote products derived from this software without','line_number':13,'multiline':False]['text':'     specific prior written permission.','line_number':14,'multiline':False]['text':'','line_number':15,'multiline':False]['text':' THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS CONTRIBUTORS "AS IS" AND','line_number':16,'multiline':False]['text':' ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED','line_number':17,'multiline':False]['text':' WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE','line_number':18,'multiline':False]['text':' DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE','line_number':19,'multiline':False]['text':' FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL','line_number':20,'multiline':False]['text':' DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR','line_number':21,'multiline':False]['text':' SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER','line_number':22,'multiline':False]['text':' CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,','line_number':23,'multiline':False]['text':' OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE','line_number':24,'multiline':False]['text':' OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.','line_number':25,'multiline':False]['text':' 0:   PC relative addressing.','line_number':41,'multiline':False]['text':' 1:   Add/sub immediate.','line_number':44,'multiline':False]['text':' A:   Logical shifted register.','line_number':47,'multiline':False]['text':'      Add/sub with carry.','line_number':48,'multiline':False]['text':'      Conditional compare register.','line_number':49,'multiline':False]['text':'      Conditional compare immediate.','line_number':50,'multiline':False]['text':'      Conditional select.','line_number':51,'multiline':False]['text':'      Data processing 1 source.','line_number':52,'multiline':False]['text':'      Data processing 2 source.','line_number':53,'multiline':False]['text':' B:   Add/sub shifted register.','line_number':54,'multiline':False]['text':'      Add/sub extended register.','line_number':55,'multiline':False]['text':'      Data processing 3 source.','line_number':56,'multiline':False]['text':' 2:   Logical immediate.','line_number':60,'multiline':False]['text':'      Move wide immediate.','line_number':61,'multiline':False]['text':' 3:   Bitfield.','line_number':64,'multiline':False]['text':'      Extract.','line_number':65,'multiline':False]['text':' 4:   Unconditional branch immediate.','line_number':68,'multiline':False]['text':'      Exception generation.','line_number':69,'multiline':False]['text':'      Compare and branch immediate.','line_number':70,'multiline':False]['text':' 5:   Compare and branch immediate.','line_number':71,'multiline':False]['text':'      Conditional branch.','line_number':72,'multiline':False]['text':'      System.','line_number':73,'multiline':False]['text':' 6,7: Unconditional branch.','line_number':74,'multiline':False]['text':'      Test and branch immediate.','line_number':75,'multiline':False]['text':' 8,9: Load/store register pair post-index.','line_number':81,'multiline':False]['text':'      Load register literal.','line_number':82,'multiline':False]['text':'      Load/store register unscaled immediate.','line_number':83,'multiline':False]['text':'      Load/store register immediate post-index.','line_number':84,'multiline':False]['text':'      Load/store register immediate pre-index.','line_number':85,'multiline':False]['text':'      Load/store register offset.','line_number':86,'multiline':False]['text':'      Load/store exclusive.','line_number':87,'multiline':False]['text':' C,D: Load/store register pair offset.','line_number':88,'multiline':False]['text':'      Load/store register pair pre-index.','line_number':89,'multiline':False]['text':'      Load/store register unsigned immediate.','line_number':90,'multiline':False]['text':'      Advanced SIMD.','line_number':91,'multiline':False]['text':' E:   FP fixed point conversion.','line_number':97,'multiline':False]['text':'      FP integer conversion.','line_number':98,'multiline':False]['text':'      FP data processing 1 source.','line_number':99,'multiline':False]['text':'      FP compare.','line_number':100,'multiline':False]['text':'      FP immediate.','line_number':101,'multiline':False]['text':'      FP data processing 2 source.','line_number':102,'multiline':False]['text':'      FP conditional compare.','line_number':103,'multiline':False]['text':'      FP conditional select.','line_number':104,'multiline':False]['text':'      Advanced SIMD.','line_number':105,'multiline':False]['text':' F:   FP data processing 3 source.','line_number':106,'multiline':False]['text':'      Advanced SIMD.','line_number':107,'multiline':False]['text':' We reached the end of the list without finding registered_visitor.','line_number':132,'multiline':False]['text':' We reached the end of the list without finding registered_visitor.','line_number':146,'multiline':False]['text':' We know bit 28 is set, as <b28:b27> = 0 is filtered out at the top level','line_number':159,'multiline':False]['text':' decode.','line_number':160,'multiline':False]['text':' (instr->Mask(0x003FF200) == 0x00032200) || // match CSDB','line_number':235,'multiline':False]['text':' TODO(all): rearrange the tree to integrate this branch.','line_number':276,'multiline':False]['text':' TODO: VisitLoadStoreRegisterOffsetUnpriv.','line_number':334,'multiline':False]['text':' Bit 30 == 1 has been handled earlier.','line_number':674,'multiline':False]['text':' namespace vixl','line_number':878,'multiline':False]