Jeremy Jacobson, jjacobson@sandiego.edu

Project Overview
=================
The goal of this project was to learn how to build a pipelined MIPS processor in SystemVerilog.

Hours Spent on Project
=================
8 hours; this project was a beast