# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-o verilator-tb -sv --timing --trace-fst -timescale-override 1ns/1ps --binary --top-module testbench testbench.sv provided_modules/nonsynth_clock_gen.sv provided_modules/nonsynth_reset_gen.sv top.sv provided_modules/axis_i2s2.v provided_modules/inv.sv provided_modules/dff.sv ram_1r1w_sync.sv"
S  12052368   134594  1672876007    11909587  1672798791           0 "/opt/oss-cad-suite/libexec/verilator_bin"
T      5112   168542  1678313898   298887100  1678313898   298887100 "obj_dir/Vtestbench.cpp"
T      2950   168541  1678313898   298887100  1678313898   298887100 "obj_dir/Vtestbench.h"
T      1789   168578  1678313898   306887268  1678313898   306887268 "obj_dir/Vtestbench.mk"
T      1680   167066  1678313898   298887100  1678313898   298887100 "obj_dir/Vtestbench__Syms.cpp"
T      1515   168537  1678313898   298887100  1678313898   298887100 "obj_dir/Vtestbench__Syms.h"
T      6119   168575  1678313898   306887268  1678313898   306887268 "obj_dir/Vtestbench__Trace__0.cpp"
T     15399   168562  1678313898   306887268  1678313898   306887268 "obj_dir/Vtestbench__Trace__0__Slow.cpp"
T      3037   168543  1678313898   302887185  1678313898   302887185 "obj_dir/Vtestbench___024root.h"
T     11397   168548  1678313898   302887185  1678313898   302887185 "obj_dir/Vtestbench___024root__DepSet_hed41eec4__0.cpp"
T     10419   168546  1678313898   302887185  1678313898   302887185 "obj_dir/Vtestbench___024root__DepSet_hed41eec4__0__Slow.cpp"
T      2962   168547  1678313898   302887185  1678313898   302887185 "obj_dir/Vtestbench___024root__DepSet_hfc24d085__0.cpp"
T      1466   168545  1678313898   302887185  1678313898   302887185 "obj_dir/Vtestbench___024root__DepSet_hfc24d085__0__Slow.cpp"
T       722   168544  1678313898   302887185  1678313898   302887185 "obj_dir/Vtestbench___024root__Slow.cpp"
T      1009   168576  1678313898   306887268  1678313898   306887268 "obj_dir/Vtestbench__main.cpp"
T       855   168579  1678313898   306887268  1678313898   306887268 "obj_dir/Vtestbench__ver.d"
T         0        0  1678313898   306887268  1678313898   306887268 "obj_dir/Vtestbench__verFiles.dat"
T      1782   168577  1678313898   306887268  1678313898   306887268 "obj_dir/Vtestbench_classes.mk"
S      6242   164428  1678136316   466934344  1677627693   148382000 "provided_modules/axis_i2s2.v"
S       922   167982  1678136316   466934344  1677627693   148382000 "provided_modules/dff.sv"
S       129   167984  1678136316   466934344  1677627693   148382000 "provided_modules/inv.sv"
S       407   167985  1678136316   470936448  1677627693   148382000 "provided_modules/nonsynth_clock_gen.sv"
S      3184   167986  1678136316   478940653  1677627693   148382000 "provided_modules/nonsynth_reset_gen.sv"
S       838   168028  1678307080   953340767  1678307080   917341220 "ram_1r1w_sync.sv"
S       614   168136  1678313606   598003679  1678313606   574002671 "testbench.sv"
S      3418   168441  1678313896   118841311  1678313896    74840385 "top.sv"
