vcs -e VcsMain -slave -sverilog -lca -l compile.log -kdb -diag timescale                                                                                 wanghan@wanghan-Workstation
+notimingcheck +nospecify +lint=TFIPC-L -diag=sdf:verbose -LDFLAGS -Wl,--no-as-needed 
+plusarg_save -debug_access+pp+dmptf+thread -debug_region=cell+encrypt -notice +define+RANDOMIZE_REG_INIT 
-cm line+cond+fsm+tgl -cm_hier ddr_sys.cfg -cm_name simv -cm_dir  ./cov -f /home/wanghan/Workspace/OpenMC/SCG/rtl/mc_filelist.f 
+define+UVM_PACKER_MAX_BYTES=1500000 +define+UVM_DISABLE_AUTO_ITEM_RECORDING +define+SVT_FSDB_ENABLE 
+define+WAVES_FSDB +define+WAVES="fsdb" +define+SVT_UVM_TECHNOLOGY +define+SYNOPSYS_SV 
+define+DDR4_16G_X8 +define+DQ64 +define+DDR4_2400 +define+SEED=10639954 +define+DQ=64 
+define+MICRON_DDR +define+DDR4_16Gbx8 +define+DDR4 +define+SRAM_SIM +define+DDR4_2400 
-top scg_top_top -full64 -timescale=1ns/1ps scg_top_top.sv scg_top.v -o libDPIscg_top.so 
+modelsave -LDFLAGS -shared -CFLAGS  -ftls-model=global-dynamic -O3 -P /tools/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/novas.tab 
-P pli.tab /tools/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a 