{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 23 15:30:37 2018 " "Info: Processing started: Wed May 23 15:30:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off S2 -c S2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off S2 -c S2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "W2 S2 12.566 ns Longest " "Info: Longest tpd from source pin \"W2\" to destination pin \"S2\" is 12.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns W2 1 PIN PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 1; PIN Node = 'W2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { W2 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 112 -40 128 128 "W2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.226 ns) + CELL(0.319 ns) 6.458 ns inst~188 2 COMB LCCOMB_X24_Y1_N2 1 " "Info: 2: + IC(5.226 ns) + CELL(0.319 ns) = 6.458 ns; Loc. = LCCOMB_X24_Y1_N2; Fanout = 1; COMB Node = 'inst~188'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.545 ns" { W2 inst~188 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 296 632 736 408 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.521 ns) 7.270 ns inst~189 3 COMB LCCOMB_X24_Y1_N28 1 " "Info: 3: + IC(0.291 ns) + CELL(0.521 ns) = 7.270 ns; Loc. = LCCOMB_X24_Y1_N28; Fanout = 1; COMB Node = 'inst~189'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { inst~188 inst~189 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 296 632 736 408 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.406 ns) + CELL(2.890 ns) 12.566 ns S2 4 PIN PIN_142 0 " "Info: 4: + IC(2.406 ns) + CELL(2.890 ns) = 12.566 ns; Loc. = PIN_142; Fanout = 0; PIN Node = 'S2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.296 ns" { inst~189 S2 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 360 832 1008 376 "S2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.643 ns ( 36.95 % ) " "Info: Total cell delay = 4.643 ns ( 36.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.923 ns ( 63.05 % ) " "Info: Total interconnect delay = 7.923 ns ( 63.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.566 ns" { W2 inst~188 inst~189 S2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.566 ns" { W2 {} W2~combout {} inst~188 {} inst~189 {} S2 {} } { 0.000ns 0.000ns 5.226ns 0.291ns 2.406ns } { 0.000ns 0.913ns 0.319ns 0.521ns 2.890ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 23 15:30:38 2018 " "Info: Processing ended: Wed May 23 15:30:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
