 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:46:38 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              34.00
  Critical Path Length:          4.23
  Critical Path Slack:           1.19
  Critical Path Clk Period:      5.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1105
  Buf/Inv Cell Count:              90
  Buf Cell Count:                   7
  Inv Cell Count:                  83
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       910
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2213.340075
  Noncombinational Area:  1288.510122
  Buf/Inv Area:            125.038849
  Total Buffer Area:            17.54
  Total Inverter Area:         107.50
  Macro/Black Box Area:      0.000000
  Net Area:                872.012427
  -----------------------------------
  Cell Area:              3501.850197
  Design Area:            4373.862624


  Design Rules
  -----------------------------------
  Total Number of Nets:          1264
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.31
  Logic Optimization:                  2.81
  Mapping Optimization:                8.04
  -----------------------------------------
  Overall Compile Time:               35.10
  Overall Compile Wall Clock Time:    36.81

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
