Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 23 12:06:38 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Block_design_wrapper_timing_summary_routed.rpt -pb Block_design_wrapper_timing_summary_routed.pb -rpx Block_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Block_design_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.888        0.000                      0                 3559        0.018        0.000                      0                 3559        9.020        0.000                       0                  1755  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.888        0.000                      0                 3472        0.018        0.000                      0                 3472        9.020        0.000                       0                  1755  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              15.568        0.000                      0                   87        0.615        0.000                      0                   87  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.888ns  (required time - arrival time)
  Source:                 Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.828ns (12.664%)  route 5.710ns (87.336%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.718     3.026    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X3Y51          FDRE                                         r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=20, routed)          2.755     6.237    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X10Y53         LUT4 (Prop_lut4_I1_O)        0.124     6.361 f  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_3/O
                         net (fo=32, routed)          2.077     8.438    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_3_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.562 r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_2/O
                         net (fo=1, routed)           0.395     8.958    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_2_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.082 r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=2, routed)           0.483     9.564    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X11Y44         FDRE                                         r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.507    22.700    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y44         FDRE                                         r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                         clock pessimism              0.116    22.815    
                         clock uncertainty           -0.302    22.513    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)       -0.061    22.452    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         22.452    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                 12.888    

Slack (MET) :             12.980ns  (required time - arrival time)
  Source:                 Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 0.828ns (12.844%)  route 5.619ns (87.156%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.718     3.026    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X3Y51          FDRE                                         r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=20, routed)          2.755     6.237    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X10Y53         LUT4 (Prop_lut4_I1_O)        0.124     6.361 f  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_3/O
                         net (fo=32, routed)          2.077     8.438    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_3_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.562 r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_2/O
                         net (fo=1, routed)           0.395     8.958    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_2_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.082 r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=2, routed)           0.391     9.473    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X11Y45         FDRE                                         r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.507    22.700    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y45         FDRE                                         r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/C
                         clock pessimism              0.116    22.815    
                         clock uncertainty           -0.302    22.513    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)       -0.061    22.452    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         22.452    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                 12.980    

Slack (MET) :             13.018ns  (required time - arrival time)
  Source:                 Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.708ns  (logic 2.891ns (43.095%)  route 3.817ns (56.905%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.681     2.989    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X11Y46         FDRE                                         r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/Q
                         net (fo=9, routed)           1.635     5.080    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/counter_TC[0]
    SLICE_X17Y44         LUT4 (Prop_lut4_I0_O)        0.150     5.230 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.454     5.683    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[32]_0
    SLICE_X17Y45         LUT5 (Prop_lut5_I3_O)        0.326     6.009 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.438     6.447    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X14Y46         LUT3 (Prop_lut3_I1_O)        0.124     6.571 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.571    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.103 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.331    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.445 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.446    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.560    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.674    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.788    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.101 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6/O[3]
                         net (fo=1, routed)           1.290     9.391    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6_n_4
    SLICE_X11Y46         LUT5 (Prop_lut5_I0_O)        0.306     9.697 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[32]_i_1__0/O
                         net (fo=1, routed)           0.000     9.697    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[32]_i_1__0_n_0
    SLICE_X11Y46         FDRE                                         r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.507    22.700    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X11Y46         FDRE                                         r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                         clock pessimism              0.289    22.989    
                         clock uncertainty           -0.302    22.687    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.029    22.716    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]
  -------------------------------------------------------------------
                         required time                         22.716    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 13.018    

Slack (MET) :             13.188ns  (required time - arrival time)
  Source:                 Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 0.828ns (13.235%)  route 5.428ns (86.765%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.718     3.026    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X3Y51          FDRE                                         r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=20, routed)          1.984     5.466    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X10Y55         LUT4 (Prop_lut4_I2_O)        0.124     5.590 f  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_2/O
                         net (fo=32, routed)          2.264     7.854    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_2_n_0
    SLICE_X17Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.978 r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_2/O
                         net (fo=1, routed)           0.730     8.708    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_2_n_0
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.124     8.832 r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1/O
                         net (fo=2, routed)           0.450     9.282    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]
    SLICE_X10Y44         FDRE                                         r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.507    22.700    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y44         FDRE                                         r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                         clock pessimism              0.116    22.815    
                         clock uncertainty           -0.302    22.513    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)       -0.043    22.470    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                         22.470    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                 13.188    

Slack (MET) :             13.193ns  (required time - arrival time)
  Source:                 Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.828ns (13.254%)  route 5.419ns (86.746%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.718     3.026    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X3Y51          FDRE                                         r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=20, routed)          1.984     5.466    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X10Y55         LUT4 (Prop_lut4_I2_O)        0.124     5.590 f  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_2/O
                         net (fo=32, routed)          2.259     7.849    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_2_n_0
    SLICE_X17Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_3/O
                         net (fo=1, routed)           0.585     8.558    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_3_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.682 r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_1/O
                         net (fo=2, routed)           0.591     9.273    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]
    SLICE_X10Y44         FDRE                                         r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.507    22.700    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y44         FDRE                                         r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
                         clock pessimism              0.116    22.815    
                         clock uncertainty           -0.302    22.513    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)       -0.047    22.466    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]
  -------------------------------------------------------------------
                         required time                         22.466    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                 13.193    

Slack (MET) :             13.283ns  (required time - arrival time)
  Source:                 Block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 1.076ns (19.903%)  route 4.330ns (80.097%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 22.781 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.715     3.023    Block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X2Y59          FDRE                                         r  Block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  Block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]/Q
                         net (fo=2, routed)           0.835     4.314    Block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5][5]
    SLICE_X2Y59          LUT6 (Prop_lut6_I3_O)        0.124     4.438 f  Block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           1.085     5.523    Block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I0_O)        0.124     5.647 r  Block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.893     6.541    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.124     6.665 r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.275     6.939    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.063 f  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.514     7.577    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[0]
    SLICE_X2Y54          LUT5 (Prop_lut5_I4_O)        0.124     7.701 r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.728     8.429    Block_design_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  Block_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.589    22.781    Block_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Block_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.116    22.897    
                         clock uncertainty           -0.302    22.595    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    21.712    Block_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         21.712    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                 13.283    

Slack (MET) :             13.353ns  (required time - arrival time)
  Source:                 Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 2.647ns (42.446%)  route 3.589ns (57.554%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 22.683 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.675     2.983    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X16Y47         FDRE                                         r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/Q
                         net (fo=12, routed)          1.171     4.672    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/read_Mux_In[2]
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.796 f  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out[31]_i_5/O
                         net (fo=4, routed)           0.596     5.391    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out[31]_i_5_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.515 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6/O
                         net (fo=1, routed)           0.821     6.336    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.460 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.460    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/S[0]
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.973 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.973    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.090    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.207    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.325    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.442    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.559 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.559    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.676 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.676    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.895 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__6/O[0]
                         net (fo=1, routed)           1.001     8.896    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__6_n_7
    SLICE_X17Y52         LUT3 (Prop_lut3_I2_O)        0.323     9.219 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[29]_i_1/O
                         net (fo=1, routed)           0.000     9.219    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[29]_i_1_n_0
    SLICE_X17Y52         FDRE                                         r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.491    22.683    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X17Y52         FDRE                                         r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/C
                         clock pessimism              0.116    22.799    
                         clock uncertainty           -0.302    22.497    
    SLICE_X17Y52         FDRE (Setup_fdre_C_D)        0.075    22.572    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]
  -------------------------------------------------------------------
                         required time                         22.572    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                 13.353    

Slack (MET) :             13.386ns  (required time - arrival time)
  Source:                 Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 2.843ns (45.838%)  route 3.359ns (54.162%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.681     2.989    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X11Y46         FDRE                                         r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/Q
                         net (fo=9, routed)           1.635     5.080    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/counter_TC[0]
    SLICE_X17Y44         LUT4 (Prop_lut4_I0_O)        0.150     5.230 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.454     5.683    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[32]_0
    SLICE_X17Y45         LUT5 (Prop_lut5_I3_O)        0.326     6.009 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.438     6.447    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X14Y46         LUT3 (Prop_lut3_I1_O)        0.124     6.571 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.571    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.103 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.331    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.445 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.446    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.560    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.674    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.788    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.027 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6/O[2]
                         net (fo=1, routed)           0.832     8.859    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6_n_5
    SLICE_X13Y53         LUT3 (Prop_lut3_I2_O)        0.332     9.191 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[31]_i_2__0/O
                         net (fo=1, routed)           0.000     9.191    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[31]
    SLICE_X13Y53         FDRE                                         r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.497    22.689    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X13Y53         FDRE                                         r  Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)        0.075    22.578    Block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]
  -------------------------------------------------------------------
                         required time                         22.578    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                 13.386    

Slack (MET) :             13.400ns  (required time - arrival time)
  Source:                 Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 2.727ns (43.277%)  route 3.574ns (56.723%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.675     2.983    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X16Y47         FDRE                                         r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/Q
                         net (fo=12, routed)          1.171     4.672    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/read_Mux_In[2]
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.796 f  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out[31]_i_5/O
                         net (fo=4, routed)           0.596     5.391    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out[31]_i_5_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.515 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6/O
                         net (fo=1, routed)           0.821     6.336    Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.460 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.460    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/S[0]
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.973 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.973    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.090    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.207    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.325    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.442    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.559 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.559    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.676 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.676    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.991 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__6/O[3]
                         net (fo=1, routed)           0.986     8.977    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__6_n_4
    SLICE_X17Y43         LUT5 (Prop_lut5_I0_O)        0.307     9.284 r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[32]_i_1/O
                         net (fo=1, routed)           0.000     9.284    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[32]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.500    22.693    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X17Y43         FDRE                                         r  Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                         clock pessimism              0.265    22.957    
                         clock uncertainty           -0.302    22.655    
    SLICE_X17Y43         FDRE (Setup_fdre_C_D)        0.029    22.684    Block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]
  -------------------------------------------------------------------
                         required time                         22.684    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                 13.400    

Slack (MET) :             13.432ns  (required time - arrival time)
  Source:                 Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 0.828ns (13.827%)  route 5.160ns (86.173%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.718     3.026    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X3Y51          FDRE                                         r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=20, routed)          1.984     5.466    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X10Y55         LUT4 (Prop_lut4_I2_O)        0.124     5.590 f  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_2/O
                         net (fo=32, routed)          2.100     7.690    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_2_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.814 r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2/O
                         net (fo=1, routed)           0.404     8.219    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     8.343 r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=2, routed)           0.672     9.014    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X13Y43         FDRE                                         r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.507    22.700    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y43         FDRE                                         r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/C
                         clock pessimism              0.116    22.815    
                         clock uncertainty           -0.302    22.513    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)       -0.067    22.446    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         22.446    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                 13.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[26].reg3_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/counterIn_counterOut/U0/ip2bus_data_i_D1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.226ns (60.022%)  route 0.151ns (39.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.560     0.901    Block_design_i/counterIn_counterOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y46         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[26].reg3_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[26].reg3_reg[26]/Q
                         net (fo=1, routed)           0.151     1.179    Block_design_i/counterIn_counterOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[26].reg3_reg
    SLICE_X21Y47         LUT5 (Prop_lut5_I3_O)        0.098     1.277 r  Block_design_i/counterIn_counterOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[26]_i_1/O
                         net (fo=1, routed)           0.000     1.277    Block_design_i/counterIn_counterOut/U0/ip2bus_data[26]
    SLICE_X21Y47         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/ip2bus_data_i_D1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.831     1.201    Block_design_i/counterIn_counterOut/U0/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/ip2bus_data_i_D1_reg[26]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.092     1.259    Block_design_i/counterIn_counterOut/U0/ip2bus_data_i_D1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Block_design_i/counterIn_counterOut/U0/ip2bus_data_i_D1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/counterIn_counterOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.118%)  route 0.219ns (60.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.558     0.899    Block_design_i/counterIn_counterOut/U0/s_axi_aclk
    SLICE_X22Y55         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/ip2bus_data_i_D1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  Block_design_i/counterIn_counterOut/U0/ip2bus_data_i_D1_reg[4]/Q
                         net (fo=1, routed)           0.219     1.259    Block_design_i/counterIn_counterOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0][27]
    SLICE_X17Y54         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.830     1.200    Block_design_i/counterIn_counterOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y54         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X17Y54         FDRE (Hold_fdre_C_D)         0.072     1.238    Block_design_i/counterIn_counterOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio_Data_In_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.262%)  route 0.208ns (52.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.557     0.898    Block_design_i/counterIn_counterOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y57         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio_Data_In_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y57         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio_Data_In_reg[4]/Q
                         net (fo=1, routed)           0.208     1.246    Block_design_i/counterIn_counterOut/U0/gpio_core_1/gpio_Data_In[4]
    SLICE_X21Y55         LUT5 (Prop_lut5_I0_O)        0.045     1.291 r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.291    Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1[4]_i_1_n_0
    SLICE_X21Y55         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.829     1.199    Block_design_i/counterIn_counterOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y55         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y55         FDRE (Hold_fdre_C_D)         0.092     1.257    Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Block_design_i/counter_0/U0/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/counter_0/U0/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.367ns (82.123%)  route 0.080ns (17.877%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.561     0.902    Block_design_i/counter_0/U0/Clk
    SLICE_X24Y49         FDCE                                         r  Block_design_i/counter_0/U0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDCE (Prop_fdce_C_Q)         0.164     1.066 r  Block_design_i/counter_0/U0/count_reg[9]/Q
                         net (fo=3, routed)           0.079     1.145    Block_design_i/counter_0/U0/data_out[9]
    SLICE_X24Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.295 r  Block_design_i/counter_0/U0/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.295    Block_design_i/counter_0/U0/count_reg[11]_i_1_n_0
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.348 r  Block_design_i/counter_0/U0/count_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.348    Block_design_i/counter_0/U0/count_reg[15]_i_1_n_7
    SLICE_X24Y50         FDCE                                         r  Block_design_i/counter_0/U0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.828     1.198    Block_design_i/counter_0/U0/Clk
    SLICE_X24Y50         FDCE                                         r  Block_design_i/counter_0/U0/count_reg[12]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X24Y50         FDCE (Hold_fdce_C_D)         0.134     1.303    Block_design_i/counter_0/U0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.634%)  route 0.225ns (60.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.565     0.906    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y50         FDRE                                         r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.148     1.054 r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.225     1.279    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X8Y47          SRLC32E                                      r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.835     1.205    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y47          SRLC32E                                      r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056     1.232    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.917%)  route 0.228ns (55.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.558     0.899    Block_design_i/counterIn_counterOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y54         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/Q
                         net (fo=1, routed)           0.228     1.268    Block_design_i/counterIn_counterOut/U0/gpio_core_1/gpio_Data_In[2]
    SLICE_X18Y54         LUT5 (Prop_lut5_I0_O)        0.045     1.313 r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.313    Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1[2]_i_1_n_0
    SLICE_X18Y54         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.830     1.200    Block_design_i/counterIn_counterOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y54         FDRE                                         r  Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X18Y54         FDRE (Hold_fdre_C_D)         0.092     1.258    Block_design_i/counterIn_counterOut/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.009%)  route 0.279ns (62.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.565     0.906    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y50         FDRE                                         r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.279     1.349    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X8Y47          SRLC32E                                      r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.835     1.205    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y47          SRLC32E                                      r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.291    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Block_design_i/counter_0/U0/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/counter_0/U0/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.380ns (82.628%)  route 0.080ns (17.372%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.561     0.902    Block_design_i/counter_0/U0/Clk
    SLICE_X24Y49         FDCE                                         r  Block_design_i/counter_0/U0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDCE (Prop_fdce_C_Q)         0.164     1.066 r  Block_design_i/counter_0/U0/count_reg[9]/Q
                         net (fo=3, routed)           0.079     1.145    Block_design_i/counter_0/U0/data_out[9]
    SLICE_X24Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.295 r  Block_design_i/counter_0/U0/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.295    Block_design_i/counter_0/U0/count_reg[11]_i_1_n_0
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.361 r  Block_design_i/counter_0/U0/count_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.361    Block_design_i/counter_0/U0/count_reg[15]_i_1_n_5
    SLICE_X24Y50         FDCE                                         r  Block_design_i/counter_0/U0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.828     1.198    Block_design_i/counter_0/U0/Clk
    SLICE_X24Y50         FDCE                                         r  Block_design_i/counter_0/U0/count_reg[14]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X24Y50         FDCE (Hold_fdce_C_D)         0.134     1.303    Block_design_i/counter_0/U0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.246ns (58.394%)  route 0.175ns (41.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.584     0.925    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y47          FDRE                                         r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.175     1.248    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[24]
    SLICE_X3Y50          LUT4 (Prop_lut4_I0_O)        0.098     1.346 r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.346    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X3Y50          FDRE                                         r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.853     1.223    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y50          FDRE                                         r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091     1.285    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.227ns (49.761%)  route 0.229ns (50.239%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.582     0.923    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.229     1.280    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[30]
    SLICE_X0Y48          LUT4 (Prop_lut4_I3_O)        0.099     1.379 r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.379    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[31]
    SLICE_X0Y48          FDRE                                         r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.852     1.222    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y48          FDRE                                         r  Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y48          FDRE (Hold_fdre_C_D)         0.121     1.314    Block_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK       n/a            4.000         20.000      16.000     XADC_X0Y0      Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     FIFO18E1/RDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y28   Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y28   Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/WRCLK
Min Period        n/a     BUFG/I          n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C          n/a            1.000         20.000      19.000     SLICE_X4Y57    Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X6Y57    Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X6Y57    Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X6Y57    Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X6Y58    Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X6Y58    Block_design_i/adcIn_adcOut/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X8Y44    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X8Y46    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X8Y44    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X8Y44    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X8Y41    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X8Y41    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X8Y45    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X8Y45    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X8Y45    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X8Y46    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X8Y44    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X8Y44    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X8Y46    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X8Y46    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X8Y44    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X8Y44    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X8Y44    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X8Y44    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X8Y41    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X8Y41    Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.615ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.568ns  (required time - arrival time)
  Source:                 Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.580ns (16.121%)  route 3.018ns (83.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 22.666 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.715     3.023    Block_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y60          FDRE                                         r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.481     4.960    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X8Y69          LUT1 (Prop_lut1_I0_O)        0.124     5.084 f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.536     6.621    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y75         FDCE                                         f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.474    22.666    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y75         FDCE                                         r  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.230    22.896    
                         clock uncertainty           -0.302    22.594    
    SLICE_X14Y75         FDCE (Recov_fdce_C_CLR)     -0.405    22.189    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.189    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                 15.568    

Slack (MET) :             15.568ns  (required time - arrival time)
  Source:                 Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.580ns (16.121%)  route 3.018ns (83.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 22.666 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.715     3.023    Block_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y60          FDRE                                         r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.481     4.960    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X8Y69          LUT1 (Prop_lut1_I0_O)        0.124     5.084 f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.536     6.621    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y75         FDCE                                         f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.474    22.666    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y75         FDCE                                         r  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.230    22.896    
                         clock uncertainty           -0.302    22.594    
    SLICE_X14Y75         FDCE (Recov_fdce_C_CLR)     -0.405    22.189    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.189    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                 15.568    

Slack (MET) :             15.568ns  (required time - arrival time)
  Source:                 Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.580ns (16.121%)  route 3.018ns (83.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 22.666 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.715     3.023    Block_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y60          FDRE                                         r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.481     4.960    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X8Y69          LUT1 (Prop_lut1_I0_O)        0.124     5.084 f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.536     6.621    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y75         FDCE                                         f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.474    22.666    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y75         FDCE                                         r  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.230    22.896    
                         clock uncertainty           -0.302    22.594    
    SLICE_X14Y75         FDCE (Recov_fdce_C_CLR)     -0.405    22.189    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         22.189    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                 15.568    

Slack (MET) :             15.572ns  (required time - arrival time)
  Source:                 Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.580ns (16.140%)  route 3.014ns (83.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 22.666 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.715     3.023    Block_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y60          FDRE                                         r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.481     4.960    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X8Y69          LUT1 (Prop_lut1_I0_O)        0.124     5.084 f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.532     6.617    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X15Y75         FDCE                                         f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.474    22.666    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X15Y75         FDCE                                         r  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.230    22.896    
                         clock uncertainty           -0.302    22.594    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    22.189    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         22.189    
                         arrival time                          -6.617    
  -------------------------------------------------------------------
                         slack                                 15.572    

Slack (MET) :             15.575ns  (required time - arrival time)
  Source:                 Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.580ns (16.141%)  route 3.013ns (83.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 22.668 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.715     3.023    Block_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y60          FDRE                                         r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.481     4.960    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X8Y69          LUT1 (Prop_lut1_I0_O)        0.124     5.084 f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.532     6.616    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y76         FDCE                                         f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.476    22.668    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y76         FDCE                                         r  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/C
                         clock pessimism              0.230    22.898    
                         clock uncertainty           -0.302    22.596    
    SLICE_X14Y76         FDCE (Recov_fdce_C_CLR)     -0.405    22.191    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg
  -------------------------------------------------------------------
                         required time                         22.191    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                 15.575    

Slack (MET) :             15.575ns  (required time - arrival time)
  Source:                 Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.580ns (16.141%)  route 3.013ns (83.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 22.668 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.715     3.023    Block_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y60          FDRE                                         r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.481     4.960    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X8Y69          LUT1 (Prop_lut1_I0_O)        0.124     5.084 f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.532     6.616    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y76         FDCE                                         f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.476    22.668    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y76         FDCE                                         r  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/C
                         clock pessimism              0.230    22.898    
                         clock uncertainty           -0.302    22.596    
    SLICE_X14Y76         FDCE (Recov_fdce_C_CLR)     -0.405    22.191    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg
  -------------------------------------------------------------------
                         required time                         22.191    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                 15.575    

Slack (MET) :             15.579ns  (required time - arrival time)
  Source:                 Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.580ns (16.161%)  route 3.009ns (83.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 22.668 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.715     3.023    Block_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y60          FDRE                                         r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.481     4.960    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X8Y69          LUT1 (Prop_lut1_I0_O)        0.124     5.084 f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.527     6.612    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X15Y76         FDCE                                         f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.476    22.668    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X15Y76         FDCE                                         r  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/C
                         clock pessimism              0.230    22.898    
                         clock uncertainty           -0.302    22.596    
    SLICE_X15Y76         FDCE (Recov_fdce_C_CLR)     -0.405    22.191    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]
  -------------------------------------------------------------------
                         required time                         22.191    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                 15.579    

Slack (MET) :             15.579ns  (required time - arrival time)
  Source:                 Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.580ns (16.161%)  route 3.009ns (83.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 22.668 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.715     3.023    Block_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y60          FDRE                                         r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.481     4.960    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X8Y69          LUT1 (Prop_lut1_I0_O)        0.124     5.084 f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.527     6.612    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X15Y76         FDCE                                         f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.476    22.668    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X15Y76         FDCE                                         r  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/C
                         clock pessimism              0.230    22.898    
                         clock uncertainty           -0.302    22.596    
    SLICE_X15Y76         FDCE (Recov_fdce_C_CLR)     -0.405    22.191    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]
  -------------------------------------------------------------------
                         required time                         22.191    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                 15.579    

Slack (MET) :             15.579ns  (required time - arrival time)
  Source:                 Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.580ns (16.161%)  route 3.009ns (83.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 22.668 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.715     3.023    Block_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y60          FDRE                                         r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.481     4.960    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X8Y69          LUT1 (Prop_lut1_I0_O)        0.124     5.084 f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.527     6.612    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X15Y76         FDCE                                         f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.476    22.668    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X15Y76         FDCE                                         r  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/C
                         clock pessimism              0.230    22.898    
                         clock uncertainty           -0.302    22.596    
    SLICE_X15Y76         FDCE (Recov_fdce_C_CLR)     -0.405    22.191    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]
  -------------------------------------------------------------------
                         required time                         22.191    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                 15.579    

Slack (MET) :             15.579ns  (required time - arrival time)
  Source:                 Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.580ns (16.161%)  route 3.009ns (83.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 22.668 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.715     3.023    Block_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y60          FDRE                                         r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  Block_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.481     4.960    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X8Y69          LUT1 (Prop_lut1_I0_O)        0.124     5.084 f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.527     6.612    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X15Y76         FDCE                                         f  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        1.476    22.668    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X15Y76         FDCE                                         r  Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/C
                         clock pessimism              0.230    22.898    
                         clock uncertainty           -0.302    22.596    
    SLICE_X15Y76         FDCE (Recov_fdce_C_CLR)     -0.405    22.191    Block_design_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]
  -------------------------------------------------------------------
                         required time                         22.191    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                 15.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/counter_0/U0/count_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.941%)  route 0.625ns (77.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.560     0.901    Block_design_i/muxOut_resetOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y58         FDRE                                         r  Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.381     1.423    Block_design_i/counter_0/U0/Reset
    SLICE_X22Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  Block_design_i/counter_0/U0/count[31]_i_2/O
                         net (fo=36, routed)          0.244     1.711    Block_design_i/counter_0/U0/count[31]_i_2_n_0
    SLICE_X24Y54         FDCE                                         f  Block_design_i/counter_0/U0/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.827     1.197    Block_design_i/counter_0/U0/Clk
    SLICE_X24Y54         FDCE                                         r  Block_design_i/counter_0/U0/count_reg[28]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.096    Block_design_i/counter_0/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/counter_0/U0/count_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.941%)  route 0.625ns (77.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.560     0.901    Block_design_i/muxOut_resetOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y58         FDRE                                         r  Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.381     1.423    Block_design_i/counter_0/U0/Reset
    SLICE_X22Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  Block_design_i/counter_0/U0/count[31]_i_2/O
                         net (fo=36, routed)          0.244     1.711    Block_design_i/counter_0/U0/count[31]_i_2_n_0
    SLICE_X24Y54         FDCE                                         f  Block_design_i/counter_0/U0/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.827     1.197    Block_design_i/counter_0/U0/Clk
    SLICE_X24Y54         FDCE                                         r  Block_design_i/counter_0/U0/count_reg[29]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.096    Block_design_i/counter_0/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/counter_0/U0/count_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.941%)  route 0.625ns (77.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.560     0.901    Block_design_i/muxOut_resetOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y58         FDRE                                         r  Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.381     1.423    Block_design_i/counter_0/U0/Reset
    SLICE_X22Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  Block_design_i/counter_0/U0/count[31]_i_2/O
                         net (fo=36, routed)          0.244     1.711    Block_design_i/counter_0/U0/count[31]_i_2_n_0
    SLICE_X24Y54         FDCE                                         f  Block_design_i/counter_0/U0/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.827     1.197    Block_design_i/counter_0/U0/Clk
    SLICE_X24Y54         FDCE                                         r  Block_design_i/counter_0/U0/count_reg[30]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.096    Block_design_i/counter_0/U0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/counter_0/U0/count_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.941%)  route 0.625ns (77.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.560     0.901    Block_design_i/muxOut_resetOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y58         FDRE                                         r  Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.381     1.423    Block_design_i/counter_0/U0/Reset
    SLICE_X22Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  Block_design_i/counter_0/U0/count[31]_i_2/O
                         net (fo=36, routed)          0.244     1.711    Block_design_i/counter_0/U0/count[31]_i_2_n_0
    SLICE_X24Y54         FDCE                                         f  Block_design_i/counter_0/U0/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.827     1.197    Block_design_i/counter_0/U0/Clk
    SLICE_X24Y54         FDCE                                         r  Block_design_i/counter_0/U0/count_reg[31]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.096    Block_design_i/counter_0/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/counter_0/U0/count_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.186ns (21.269%)  route 0.689ns (78.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.560     0.901    Block_design_i/muxOut_resetOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y58         FDRE                                         r  Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.381     1.423    Block_design_i/counter_0/U0/Reset
    SLICE_X22Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  Block_design_i/counter_0/U0/count[31]_i_2/O
                         net (fo=36, routed)          0.307     1.775    Block_design_i/counter_0/U0/count[31]_i_2_n_0
    SLICE_X24Y53         FDCE                                         f  Block_design_i/counter_0/U0/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.827     1.197    Block_design_i/counter_0/U0/Clk
    SLICE_X24Y53         FDCE                                         r  Block_design_i/counter_0/U0/count_reg[24]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.096    Block_design_i/counter_0/U0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/counter_0/U0/count_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.186ns (21.269%)  route 0.689ns (78.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.560     0.901    Block_design_i/muxOut_resetOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y58         FDRE                                         r  Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.381     1.423    Block_design_i/counter_0/U0/Reset
    SLICE_X22Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  Block_design_i/counter_0/U0/count[31]_i_2/O
                         net (fo=36, routed)          0.307     1.775    Block_design_i/counter_0/U0/count[31]_i_2_n_0
    SLICE_X24Y53         FDCE                                         f  Block_design_i/counter_0/U0/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.827     1.197    Block_design_i/counter_0/U0/Clk
    SLICE_X24Y53         FDCE                                         r  Block_design_i/counter_0/U0/count_reg[25]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.096    Block_design_i/counter_0/U0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/counter_0/U0/count_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.186ns (21.269%)  route 0.689ns (78.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.560     0.901    Block_design_i/muxOut_resetOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y58         FDRE                                         r  Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.381     1.423    Block_design_i/counter_0/U0/Reset
    SLICE_X22Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  Block_design_i/counter_0/U0/count[31]_i_2/O
                         net (fo=36, routed)          0.307     1.775    Block_design_i/counter_0/U0/count[31]_i_2_n_0
    SLICE_X24Y53         FDCE                                         f  Block_design_i/counter_0/U0/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.827     1.197    Block_design_i/counter_0/U0/Clk
    SLICE_X24Y53         FDCE                                         r  Block_design_i/counter_0/U0/count_reg[26]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.096    Block_design_i/counter_0/U0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/counter_0/U0/count_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.186ns (21.269%)  route 0.689ns (78.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.560     0.901    Block_design_i/muxOut_resetOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y58         FDRE                                         r  Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.381     1.423    Block_design_i/counter_0/U0/Reset
    SLICE_X22Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  Block_design_i/counter_0/U0/count[31]_i_2/O
                         net (fo=36, routed)          0.307     1.775    Block_design_i/counter_0/U0/count[31]_i_2_n_0
    SLICE_X24Y53         FDCE                                         f  Block_design_i/counter_0/U0/count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.827     1.197    Block_design_i/counter_0/U0/Clk
    SLICE_X24Y53         FDCE                                         r  Block_design_i/counter_0/U0/count_reg[27]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.096    Block_design_i/counter_0/U0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/counter_0/U0/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.289%)  route 0.731ns (79.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.560     0.901    Block_design_i/muxOut_resetOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y58         FDRE                                         r  Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.381     1.423    Block_design_i/counter_0/U0/Reset
    SLICE_X22Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  Block_design_i/counter_0/U0/count[31]_i_2/O
                         net (fo=36, routed)          0.350     1.817    Block_design_i/counter_0/U0/count[31]_i_2_n_0
    SLICE_X24Y48         FDCE                                         f  Block_design_i/counter_0/U0/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.829     1.199    Block_design_i/counter_0/U0/Clk
    SLICE_X24Y48         FDCE                                         r  Block_design_i/counter_0/U0/count_reg[4]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X24Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.103    Block_design_i/counter_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_design_i/counter_0/U0/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.289%)  route 0.731ns (79.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.560     0.901    Block_design_i/muxOut_resetOut/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y58         FDRE                                         r  Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  Block_design_i/muxOut_resetOut/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.381     1.423    Block_design_i/counter_0/U0/Reset
    SLICE_X22Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  Block_design_i/counter_0/U0/count[31]_i_2/O
                         net (fo=36, routed)          0.350     1.817    Block_design_i/counter_0/U0/count[31]_i_2_n_0
    SLICE_X24Y48         FDCE                                         f  Block_design_i/counter_0/U0/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1755, routed)        0.829     1.199    Block_design_i/counter_0/U0/Clk
    SLICE_X24Y48         FDCE                                         r  Block_design_i/counter_0/U0/count_reg[5]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X24Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.103    Block_design_i/counter_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.714    





