# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do sha1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Michael/Documents/ECE_111/Assignment4 {C:/Users/Michael/Documents/ECE_111/Assignment4/sha1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:30 on May 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Michael/Documents/ECE_111/Assignment4" C:/Users/Michael/Documents/ECE_111/Assignment4/sha1.sv 
# -- Compiling module sha1
# 
# Top level modules:
# 	sha1
# End time: 11:49:31 on May 02,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/Michael/Documents/ECE_111/Assignment4/sha1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:56 on May 02,2017
# vlog -reportprogress 300 -work work C:/Users/Michael/Documents/ECE_111/Assignment4/sha1.sv 
# -- Compiling module sha1
# 
# Top level modules:
# 	sha1
# End time: 11:49:56 on May 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Michael/Documents/ECE_111/Assignment4/tb_sha1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:56 on May 02,2017
# vlog -reportprogress 300 -work work C:/Users/Michael/Documents/ECE_111/Assignment4/tb_sha1.sv 
# -- Compiling module tb_sha1
# 
# Top level modules:
# 	tb_sha1
# End time: 11:49:57 on May 02,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_sha1
# vsim work.tb_sha1 
# Start time: 11:50:02 on May 02,2017
# Loading sv_std.std
# Loading work.tb_sha1
# Loading work.sha1
add wave sim:/tb_sha1/*
quit -sim
# End time: 12:02:18 on May 02,2017, Elapsed time: 0:12:16
# Errors: 0, Warnings: 0
cd C:/Users/Michael/Documents/ECE_111/Assignment2/simulation/modelsim
# reading modelsim.ini
vlog -reportprogress 300 -work work C:/Users/Michael/Documents/ECE_111/Assignment2/byte_rotation.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:08 on May 02,2017
# vlog -reportprogress 300 -work work C:/Users/Michael/Documents/ECE_111/Assignment2/byte_rotation.sv 
# -- Compiling module byte_rotation
# 
# Top level modules:
# 	byte_rotation
# End time: 12:04:08 on May 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Michael/Documents/ECE_111/Assignment2/tb_byte_rotation.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:08 on May 02,2017
# vlog -reportprogress 300 -work work C:/Users/Michael/Documents/ECE_111/Assignment2/tb_byte_rotation.sv 
# -- Compiling module tb_byte_rotation
# 
# Top level modules:
# 	tb_byte_rotation
# End time: 12:04:08 on May 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_byte_rotation
# vsim work.tb_byte_rotation 
# Start time: 12:04:13 on May 02,2017
# Loading sv_std.std
# Loading work.tb_byte_rotation
# Loading work.byte_rotation
restart
run -all
# -------
# 
# Message
# 
# -------
# 
# 01234567
# 
# 02468ace
# 
# 048d159c
# 
# 091a2b38
# 
# 12345670
# 
# 2468ace0
# 
# 48d159c0
# 
# 91a2b380
# 
# 23456701
# 
# 468ace02
# 
# 8d159c04
# 
# 1a2b3809
# 
# 34567012
# 
# 68ace024
# 
# d159c048
# 
# a2b38091
# 
# --------------------------
# 
# correct converted message:
# 
# --------------------------
# 
# 23456701
# 
# 468ace02
# 
# 8d159c04
# 
# 1a2b3809
# 
# 34567012
# 
# 68ace024
# 
# d159c048
# 
# a2b38091
# 
# 45670123
# 
# 8ace0246
# 
# 159c048d
# 
# 2b38091a
# 
# 56701234
# 
# ace02468
# 
# 59c048d1
# 
# b38091a2
# 
# -----------------------
# 
# your converted message:
# 
# -----------------------
# 
# 23456701
# 
# 468ace02
# 
# 8d159c04
# 
# 1a2b3809
# 
# 34567012
# 
# 68ace024
# 
# d159c048
# 
# a2b38091
# 
# 45670123
# 
# 8ace0246
# 
# 159c048d
# 
# 2b38091a
# 
# 56701234
# 
# ace02468
# 
# 59c048d1
# 
# b38091a2
# 
# Congratulations! You have the correct converted results!
# 
# Total number of cycles:          35
# 
# 
# ** Note: $stop    : C:/Users/Michael/Documents/ECE_111/Assignment2/tb_byte_rotation.sv(108)
#    Time: 750 ps  Iteration: 2  Instance: /tb_byte_rotation
# Break in Module tb_byte_rotation at C:/Users/Michael/Documents/ECE_111/Assignment2/tb_byte_rotation.sv line 108
# End time: 17:36:56 on May 02,2017, Elapsed time: 5:32:43
# Errors: 0, Warnings: 0
