(kicad_pcb (version 20171130) (host pcbnew "(5.1.6-0-10_14)")

  (general
    (thickness 1.6)
    (drawings 10)
    (tracks 0)
    (zones 0)
    (modules 29)
    (nets 286)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.15)
    (trace_clearance 0.08)
    (zone_clearance 0.15)
    (zone_45_only no)
    (trace_min 0.15)
    (via_size 0.8)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (edge_width 0.15)
    (segment_width 0.2)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.2)
    (aux_axis_origin 0 0)
    (visible_elements 7FFFFFFF)
    (pcbplotparams
      (layerselection 0x310fc_ffffffff)
      (usegerberextensions false)
      (usegerberattributes false)
      (usegerberadvancedattributes false)
      (creategerberjobfile false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 0)
      (scaleselection 1)
      (outputdirectory "fab/"))
  )

  (net 0 "")
  (net 1 GND)
  (net 2 VIO)
  (net 3 "Net-(U1-PadV17)")
  (net 4 "Net-(U1-PadV12)")
  (net 5 "Net-(U1-PadV11)")
  (net 6 "Net-(U1-PadB16)")
  (net 7 "Net-(U1-PadV9)")
  (net 8 "Net-(U1-PadV8)")
  (net 9 "Net-(U1-PadV6)")
  (net 10 "Net-(U1-PadV5)")
  (net 11 "Net-(U1-PadV3)")
  (net 12 "Net-(U1-PadV2)")
  (net 13 "Net-(U1-PadU17)")
  (net 14 "Net-(U1-PadU12)")
  (net 15 "Net-(U1-PadU8)")
  (net 16 "Net-(U1-PadU6)")
  (net 17 "Net-(U1-PadU1)")
  (net 18 "Net-(U1-PadT17)")
  (net 19 "Net-(U1-PadT5)")
  (net 20 "Net-(U1-PadT1)")
  (net 21 "Net-(U1-PadR18)")
  (net 22 "Net-(U1-PadR17)")
  (net 23 "Net-(U1-PadR16)")
  (net 24 "Net-(U1-PadP10)")
  (net 25 "Net-(U1-PadP5)")
  (net 26 "Net-(U1-PadE13)")
  (net 27 "Net-(U1-PadD10)")
  (net 28 "Net-(U1-PadN18)")
  (net 29 "Net-(U1-PadN17)")
  (net 30 "Net-(U1-PadN16)")
  (net 31 "Net-(U1-PadM18)")
  (net 32 "Net-(U2-Pad48)")
  (net 33 "Net-(U2-Pad47)")
  (net 34 "Net-(U2-Pad1)")
  (net 35 "Net-(U2-Pad45)")
  (net 36 "Net-(U2-Pad44)")
  (net 37 "Net-(U2-Pad37)")
  (net 38 "Net-(U2-Pad33)")
  (net 39 "Net-(U2-Pad32)")
  (net 40 "Net-(U2-Pad31)")
  (net 41 "Net-(U2-Pad30)")
  (net 42 "Net-(U2-Pad27)")
  (net 43 "Net-(U2-Pad26)")
  (net 44 "Net-(U2-Pad25)")
  (net 45 "Net-(U2-Pad19)")
  (net 46 "Net-(U2-Pad9)")
  (net 47 "Net-(U2-Pad3)")
  (net 48 "Net-(U2-Pad2)")
  (net 49 /FPGA/CSI_I2C_SDA)
  (net 50 /FPGA/CSI_I2C_SCL)
  (net 51 /FPGA/~CSI_RST)
  (net 52 /FPGA/CSI_VSYNC)
  (net 53 /FPGA/CSI_PWDN)
  (net 54 /FPGA/CSI_HSYNC)
  (net 55 "Net-(J2-Pad10)")
  (net 56 /FPGA/CSI_Y9)
  (net 57 "Net-(J2-Pad13)")
  (net 58 /FPGA/CSI_Y8)
  (net 59 /FPGA/CSI_Y7)
  (net 60 /FPGA/CSI_PCLK)
  (net 61 /FPGA/CSI_Y6)
  (net 62 /FPGA/CSI_Y2)
  (net 63 /FPGA/CSI_Y3)
  (net 64 /FPGA/CSI_Y5)
  (net 65 /FPGA/CSI_Y4)
  (net 66 /FPGA/ADCREF)
  (net 67 /FPGA/ADCREFOUT)
  (net 68 /FPGA/INITN)
  (net 69 /FPGA/FLASH_MOSI)
  (net 70 /FPGA/DONE)
  (net 71 /FPGA/FLASH_MISO)
  (net 72 +1V8)
  (net 73 IO18)
  (net 74 IO17)
  (net 75 IO16)
  (net 76 IO15)
  (net 77 IO14)
  (net 78 IO13)
  (net 79 IO12)
  (net 80 IO11)
  (net 81 IO10)
  (net 82 IO9)
  (net 83 IO8)
  (net 84 IO7)
  (net 85 IO6)
  (net 86 IO5)
  (net 87 IO4)
  (net 88 IO3)
  (net 89 IO2)
  (net 90 IO1)
  (net 91 IO0)
  (net 92 VIN)
  (net 93 +2V8)
  (net 94 "Net-(J2-Pad1)")
  (net 95 "Net-(J2-Pad23)")
  (net 96 "Net-(J2-Pad24)")
  (net 97 IO37)
  (net 98 IO36)
  (net 99 IO35)
  (net 100 IO34)
  (net 101 IO33)
  (net 102 IO32)
  (net 103 IO31)
  (net 104 IO30)
  (net 105 IO29)
  (net 106 IO28)
  (net 107 IO27)
  (net 108 IO26)
  (net 109 IO25)
  (net 110 IO24)
  (net 111 IO23)
  (net 112 IO22)
  (net 113 IO21)
  (net 114 IO20)
  (net 115 IO19)
  (net 116 "/WIFI, BT, RT/IO2_PULL")
  (net 117 /FPGA/SDIO1_DAT0)
  (net 118 /FPGA/SDIO1_DAT1)
  (net 119 /FPGA/SDIO1_DAT2)
  (net 120 /FPGA/SDIO1_DAT3)
  (net 121 /FPGA/SDIO1_CMD)
  (net 122 "Net-(R14-Pad1)")
  (net 123 /FPGA/SDIO1_CLK)
  (net 124 /FPGA/CSI_MCLK)
  (net 125 "/WIFI, BT, RT/FPGA_PROGRAMN")
  (net 126 "/WIFI, BT, RT/FLASH_CLK")
  (net 127 "/WIFI, BT, RT/CS")
  (net 128 "/WIFI, BT, RT/HOLD")
  (net 129 "/WIFI, BT, RT/WP")
  (net 130 "Net-(U1-PadN15)")
  (net 131 "Net-(U1-PadN1)")
  (net 132 "Net-(U1-PadM1)")
  (net 133 "Net-(U2-Pad13)")
  (net 134 "Net-(U2-Pad12)")
  (net 135 "Net-(U2-Pad10)")
  (net 136 "Net-(C1-Pad2)")
  (net 137 "Net-(C1-Pad1)")
  (net 138 /FPGA/RAM1_ADQ3)
  (net 139 /FPGA/RAM1_ADQ2)
  (net 140 /FPGA/RAM0_ADQ11)
  (net 141 /FPGA/RAM0_ADQ13)
  (net 142 /FPGA/RAM0_ADQ12)
  (net 143 /FPGA/RAM0_ADQ7)
  (net 144 /FPGA/RAM0_ADQ10)
  (net 145 /FPGA/RAM0_ADQ8)
  (net 146 /FPGA/RAM0_ADQ9)
  (net 147 /FPGA/RAM0_ADQ6)
  (net 148 /FPGA/RAM1_ADQ0)
  (net 149 /FPGA/RAM0_ADQ5)
  (net 150 /FPGA/RAM1_ADQ1)
  (net 151 /FPGA/RAM0_ADQ1)
  (net 152 /FPGA/RAM0_ADQ4)
  (net 153 /FPGA/RAM0_ADQ3)
  (net 154 /FPGA/RAM0_ADQ0)
  (net 155 /FPGA/RAM0_A21)
  (net 156 /FPGA/RAM0_ADQ2)
  (net 157 /FPGA/RAM0_A17)
  (net 158 /FPGA/RAM0_A18)
  (net 159 /FPGA/RAM0_A19)
  (net 160 /FPGA/RAM0_A20)
  (net 161 /FPGA/RAM0_A16)
  (net 162 /FPGA/RAM0_ADQ14)
  (net 163 /FPGA/RAM1_ADQ8)
  (net 164 /FPGA/RAM1_A21)
  (net 165 /FPGA/RAM1_ADQ12)
  (net 166 /FPGA/RAM1_A17)
  (net 167 /FPGA/RAM1_A20)
  (net 168 /FPGA/RAM0_ADQ15)
  (net 169 /FPGA/RAM2_ADQ11)
  (net 170 /FPGA/RAM2_ADQ9)
  (net 171 /FPGA/RAM1_ADQ10)
  (net 172 /FPGA/RAM1_ADQ9)
  (net 173 "Net-(U1-PadC3)")
  (net 174 /FPGA/RAM1_ADQ13)
  (net 175 /FPGA/RAM1_A19)
  (net 176 /FPGA/RAM2_ADQ10)
  (net 177 /FPGA/RAM2_ADQ8)
  (net 178 /FPGA/RAM1_ADQ11)
  (net 179 /FPGA/RAM1_ADQ6)
  (net 180 "Net-(U1-PadB4)")
  (net 181 /FPGA/RAM1_ADQ15)
  (net 182 /FPGA/RAM1_A18)
  (net 183 /FPGA/RAM2_ADQ12)
  (net 184 /FPGA/RAM2_ADQ13)
  (net 185 /FPGA/RAM1_ADQ7)
  (net 186 /FPGA/RAM1_ADQ4)
  (net 187 /FPGA/RAM1_ADQ5)
  (net 188 /FPGA/RAM1_ADQ14)
  (net 189 /FPGA/RAM1_A16)
  (net 190 "Net-(U4-PadA7)")
  (net 191 "Net-(U4-PadG6)")
  (net 192 "Net-(U4-PadF6)")
  (net 193 "Net-(U4-PadE6)")
  (net 194 "Net-(U4-PadD6)")
  (net 195 "Net-(U4-PadA6)")
  (net 196 "Net-(U4-PadG5)")
  (net 197 "Net-(U4-PadF5)")
  (net 198 "Net-(U4-PadE5)")
  (net 199 "Net-(U4-PadA5)")
  (net 200 "Net-(U4-PadG4)")
  (net 201 "Net-(U4-PadF4)")
  (net 202 "Net-(U4-PadE4)")
  (net 203 "Net-(U4-PadC4)")
  (net 204 "Net-(U4-PadB4)")
  (net 205 "Net-(U4-PadA4)")
  (net 206 "Net-(U4-PadG3)")
  (net 207 "Net-(U4-PadF3)")
  (net 208 "Net-(U4-PadE3)")
  (net 209 "Net-(U4-PadA3)")
  (net 210 "Net-(U4-PadG2)")
  (net 211 "Net-(U4-PadF2)")
  (net 212 "Net-(U4-PadE2)")
  (net 213 "Net-(U4-PadD2)")
  (net 214 "Net-(U4-PadA2)")
  (net 215 /FPGA/RAM_WAIT)
  (net 216 "Net-(U4-PadA1)")
  (net 217 "Net-(U6-PadA7)")
  (net 218 "Net-(U6-PadG6)")
  (net 219 "Net-(U6-PadF6)")
  (net 220 "Net-(U6-PadE6)")
  (net 221 "Net-(U6-PadD6)")
  (net 222 "Net-(U6-PadA6)")
  (net 223 "Net-(U6-PadG5)")
  (net 224 "Net-(U6-PadF5)")
  (net 225 "Net-(U6-PadE5)")
  (net 226 "Net-(U6-PadA5)")
  (net 227 "Net-(U6-PadG4)")
  (net 228 "Net-(U6-PadF4)")
  (net 229 "Net-(U6-PadE4)")
  (net 230 "Net-(U6-PadC4)")
  (net 231 "Net-(U6-PadB4)")
  (net 232 "Net-(U6-PadA4)")
  (net 233 "Net-(U6-PadG3)")
  (net 234 "Net-(U6-PadF3)")
  (net 235 "Net-(U6-PadE3)")
  (net 236 "Net-(U6-PadA3)")
  (net 237 "Net-(U6-PadG2)")
  (net 238 "Net-(U6-PadF2)")
  (net 239 "Net-(U6-PadE2)")
  (net 240 "Net-(U6-PadD2)")
  (net 241 "Net-(U6-PadA2)")
  (net 242 "Net-(U6-PadA1)")
  (net 243 "Net-(ANT1-Pad1)")
  (net 244 "Net-(ANT2-Pad1)")
  (net 245 "Net-(U7-Pad21)")
  (net 246 "Net-(U7-Pad20)")
  (net 247 "Net-(U7-Pad19)")
  (net 248 "Net-(U7-Pad18)")
  (net 249 "Net-(U7-Pad17)")
  (net 250 "Net-(U7-Pad16)")
  (net 251 "Net-(U7-Pad15)")
  (net 252 "Net-(U7-Pad14)")
  (net 253 "Net-(U7-Pad13)")
  (net 254 "Net-(U7-Pad12)")
  (net 255 "Net-(U7-Pad11)")
  (net 256 "Net-(U7-Pad10)")
  (net 257 "Net-(U7-Pad9)")
  (net 258 "Net-(U7-Pad8)")
  (net 259 "Net-(U7-Pad7)")
  (net 260 "Net-(U7-Pad6)")
  (net 261 "Net-(U7-Pad5)")
  (net 262 "Net-(U7-Pad4)")
  (net 263 "Net-(U7-Pad3)")
  (net 264 "Net-(U7-Pad2)")
  (net 265 "Net-(U7-Pad1)")
  (net 266 "Net-(U1-PadH4)")
  (net 267 "Net-(U1-PadG4)")
  (net 268 "Net-(U1-PadF4)")
  (net 269 "Net-(U1-PadF3)")
  (net 270 "Net-(U3-Pad16)")
  (net 271 "Net-(U3-Pad15)")
  (net 272 "Net-(U3-Pad14)")
  (net 273 "Net-(U3-Pad13)")
  (net 274 "Net-(U3-Pad12)")
  (net 275 "Net-(U3-Pad11)")
  (net 276 "Net-(U3-Pad10)")
  (net 277 "Net-(U3-Pad9)")
  (net 278 "Net-(U3-Pad8)")
  (net 279 "Net-(U3-Pad7)")
  (net 280 "Net-(U3-Pad6)")
  (net 281 "Net-(U3-Pad5)")
  (net 282 "Net-(U3-Pad4)")
  (net 283 "Net-(U3-Pad3)")
  (net 284 "Net-(U3-Pad2)")
  (net 285 "Net-(U3-Pad1)")

  (net_class Default "This is the default net class."
    (clearance 0.08)
    (trace_width 0.15)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net +1V8)
    (add_net +2V8)
    (add_net /FPGA/ADCREF)
    (add_net /FPGA/ADCREFOUT)
    (add_net /FPGA/CSI_HSYNC)
    (add_net /FPGA/CSI_I2C_SCL)
    (add_net /FPGA/CSI_I2C_SDA)
    (add_net /FPGA/CSI_MCLK)
    (add_net /FPGA/CSI_PCLK)
    (add_net /FPGA/CSI_PWDN)
    (add_net /FPGA/CSI_VSYNC)
    (add_net /FPGA/CSI_Y2)
    (add_net /FPGA/CSI_Y3)
    (add_net /FPGA/CSI_Y4)
    (add_net /FPGA/CSI_Y5)
    (add_net /FPGA/CSI_Y6)
    (add_net /FPGA/CSI_Y7)
    (add_net /FPGA/CSI_Y8)
    (add_net /FPGA/CSI_Y9)
    (add_net /FPGA/DONE)
    (add_net /FPGA/FLASH_MISO)
    (add_net /FPGA/FLASH_MOSI)
    (add_net /FPGA/INITN)
    (add_net /FPGA/RAM0_A16)
    (add_net /FPGA/RAM0_A17)
    (add_net /FPGA/RAM0_A18)
    (add_net /FPGA/RAM0_A19)
    (add_net /FPGA/RAM0_A20)
    (add_net /FPGA/RAM0_A21)
    (add_net /FPGA/RAM0_ADQ0)
    (add_net /FPGA/RAM0_ADQ1)
    (add_net /FPGA/RAM0_ADQ10)
    (add_net /FPGA/RAM0_ADQ11)
    (add_net /FPGA/RAM0_ADQ12)
    (add_net /FPGA/RAM0_ADQ13)
    (add_net /FPGA/RAM0_ADQ14)
    (add_net /FPGA/RAM0_ADQ15)
    (add_net /FPGA/RAM0_ADQ2)
    (add_net /FPGA/RAM0_ADQ3)
    (add_net /FPGA/RAM0_ADQ4)
    (add_net /FPGA/RAM0_ADQ5)
    (add_net /FPGA/RAM0_ADQ6)
    (add_net /FPGA/RAM0_ADQ7)
    (add_net /FPGA/RAM0_ADQ8)
    (add_net /FPGA/RAM0_ADQ9)
    (add_net /FPGA/RAM1_A16)
    (add_net /FPGA/RAM1_A17)
    (add_net /FPGA/RAM1_A18)
    (add_net /FPGA/RAM1_A19)
    (add_net /FPGA/RAM1_A20)
    (add_net /FPGA/RAM1_A21)
    (add_net /FPGA/RAM1_ADQ0)
    (add_net /FPGA/RAM1_ADQ1)
    (add_net /FPGA/RAM1_ADQ10)
    (add_net /FPGA/RAM1_ADQ11)
    (add_net /FPGA/RAM1_ADQ12)
    (add_net /FPGA/RAM1_ADQ13)
    (add_net /FPGA/RAM1_ADQ14)
    (add_net /FPGA/RAM1_ADQ15)
    (add_net /FPGA/RAM1_ADQ2)
    (add_net /FPGA/RAM1_ADQ3)
    (add_net /FPGA/RAM1_ADQ4)
    (add_net /FPGA/RAM1_ADQ5)
    (add_net /FPGA/RAM1_ADQ6)
    (add_net /FPGA/RAM1_ADQ7)
    (add_net /FPGA/RAM1_ADQ8)
    (add_net /FPGA/RAM1_ADQ9)
    (add_net /FPGA/RAM2_ADQ10)
    (add_net /FPGA/RAM2_ADQ11)
    (add_net /FPGA/RAM2_ADQ12)
    (add_net /FPGA/RAM2_ADQ13)
    (add_net /FPGA/RAM2_ADQ8)
    (add_net /FPGA/RAM2_ADQ9)
    (add_net /FPGA/RAM_WAIT)
    (add_net /FPGA/SDIO1_CLK)
    (add_net /FPGA/SDIO1_CMD)
    (add_net /FPGA/SDIO1_DAT0)
    (add_net /FPGA/SDIO1_DAT1)
    (add_net /FPGA/SDIO1_DAT2)
    (add_net /FPGA/SDIO1_DAT3)
    (add_net /FPGA/~CSI_RST)
    (add_net "/WIFI, BT, RT/CS")
    (add_net "/WIFI, BT, RT/FLASH_CLK")
    (add_net "/WIFI, BT, RT/FPGA_PROGRAMN")
    (add_net "/WIFI, BT, RT/HOLD")
    (add_net "/WIFI, BT, RT/IO2_PULL")
    (add_net "/WIFI, BT, RT/WP")
    (add_net GND)
    (add_net IO0)
    (add_net IO1)
    (add_net IO10)
    (add_net IO11)
    (add_net IO12)
    (add_net IO13)
    (add_net IO14)
    (add_net IO15)
    (add_net IO16)
    (add_net IO17)
    (add_net IO18)
    (add_net IO19)
    (add_net IO2)
    (add_net IO20)
    (add_net IO21)
    (add_net IO22)
    (add_net IO23)
    (add_net IO24)
    (add_net IO25)
    (add_net IO26)
    (add_net IO27)
    (add_net IO28)
    (add_net IO29)
    (add_net IO3)
    (add_net IO30)
    (add_net IO31)
    (add_net IO32)
    (add_net IO33)
    (add_net IO34)
    (add_net IO35)
    (add_net IO36)
    (add_net IO37)
    (add_net IO4)
    (add_net IO5)
    (add_net IO6)
    (add_net IO7)
    (add_net IO8)
    (add_net IO9)
    (add_net "Net-(ANT1-Pad1)")
    (add_net "Net-(ANT2-Pad1)")
    (add_net "Net-(C1-Pad1)")
    (add_net "Net-(C1-Pad2)")
    (add_net "Net-(J2-Pad1)")
    (add_net "Net-(J2-Pad10)")
    (add_net "Net-(J2-Pad13)")
    (add_net "Net-(J2-Pad23)")
    (add_net "Net-(J2-Pad24)")
    (add_net "Net-(R14-Pad1)")
    (add_net "Net-(U1-PadB16)")
    (add_net "Net-(U1-PadB4)")
    (add_net "Net-(U1-PadC3)")
    (add_net "Net-(U1-PadD10)")
    (add_net "Net-(U1-PadE13)")
    (add_net "Net-(U1-PadF3)")
    (add_net "Net-(U1-PadF4)")
    (add_net "Net-(U1-PadG4)")
    (add_net "Net-(U1-PadH4)")
    (add_net "Net-(U1-PadM1)")
    (add_net "Net-(U1-PadM18)")
    (add_net "Net-(U1-PadN1)")
    (add_net "Net-(U1-PadN15)")
    (add_net "Net-(U1-PadN16)")
    (add_net "Net-(U1-PadN17)")
    (add_net "Net-(U1-PadN18)")
    (add_net "Net-(U1-PadP10)")
    (add_net "Net-(U1-PadP5)")
    (add_net "Net-(U1-PadR16)")
    (add_net "Net-(U1-PadR17)")
    (add_net "Net-(U1-PadR18)")
    (add_net "Net-(U1-PadT1)")
    (add_net "Net-(U1-PadT17)")
    (add_net "Net-(U1-PadT5)")
    (add_net "Net-(U1-PadU1)")
    (add_net "Net-(U1-PadU12)")
    (add_net "Net-(U1-PadU17)")
    (add_net "Net-(U1-PadU6)")
    (add_net "Net-(U1-PadU8)")
    (add_net "Net-(U1-PadV11)")
    (add_net "Net-(U1-PadV12)")
    (add_net "Net-(U1-PadV17)")
    (add_net "Net-(U1-PadV2)")
    (add_net "Net-(U1-PadV3)")
    (add_net "Net-(U1-PadV5)")
    (add_net "Net-(U1-PadV6)")
    (add_net "Net-(U1-PadV8)")
    (add_net "Net-(U1-PadV9)")
    (add_net "Net-(U2-Pad1)")
    (add_net "Net-(U2-Pad10)")
    (add_net "Net-(U2-Pad12)")
    (add_net "Net-(U2-Pad13)")
    (add_net "Net-(U2-Pad19)")
    (add_net "Net-(U2-Pad2)")
    (add_net "Net-(U2-Pad25)")
    (add_net "Net-(U2-Pad26)")
    (add_net "Net-(U2-Pad27)")
    (add_net "Net-(U2-Pad3)")
    (add_net "Net-(U2-Pad30)")
    (add_net "Net-(U2-Pad31)")
    (add_net "Net-(U2-Pad32)")
    (add_net "Net-(U2-Pad33)")
    (add_net "Net-(U2-Pad37)")
    (add_net "Net-(U2-Pad44)")
    (add_net "Net-(U2-Pad45)")
    (add_net "Net-(U2-Pad47)")
    (add_net "Net-(U2-Pad48)")
    (add_net "Net-(U2-Pad9)")
    (add_net "Net-(U3-Pad1)")
    (add_net "Net-(U3-Pad10)")
    (add_net "Net-(U3-Pad11)")
    (add_net "Net-(U3-Pad12)")
    (add_net "Net-(U3-Pad13)")
    (add_net "Net-(U3-Pad14)")
    (add_net "Net-(U3-Pad15)")
    (add_net "Net-(U3-Pad16)")
    (add_net "Net-(U3-Pad2)")
    (add_net "Net-(U3-Pad3)")
    (add_net "Net-(U3-Pad4)")
    (add_net "Net-(U3-Pad5)")
    (add_net "Net-(U3-Pad6)")
    (add_net "Net-(U3-Pad7)")
    (add_net "Net-(U3-Pad8)")
    (add_net "Net-(U3-Pad9)")
    (add_net "Net-(U4-PadA1)")
    (add_net "Net-(U4-PadA2)")
    (add_net "Net-(U4-PadA3)")
    (add_net "Net-(U4-PadA4)")
    (add_net "Net-(U4-PadA5)")
    (add_net "Net-(U4-PadA6)")
    (add_net "Net-(U4-PadA7)")
    (add_net "Net-(U4-PadB4)")
    (add_net "Net-(U4-PadC4)")
    (add_net "Net-(U4-PadD2)")
    (add_net "Net-(U4-PadD6)")
    (add_net "Net-(U4-PadE2)")
    (add_net "Net-(U4-PadE3)")
    (add_net "Net-(U4-PadE4)")
    (add_net "Net-(U4-PadE5)")
    (add_net "Net-(U4-PadE6)")
    (add_net "Net-(U4-PadF2)")
    (add_net "Net-(U4-PadF3)")
    (add_net "Net-(U4-PadF4)")
    (add_net "Net-(U4-PadF5)")
    (add_net "Net-(U4-PadF6)")
    (add_net "Net-(U4-PadG2)")
    (add_net "Net-(U4-PadG3)")
    (add_net "Net-(U4-PadG4)")
    (add_net "Net-(U4-PadG5)")
    (add_net "Net-(U4-PadG6)")
    (add_net "Net-(U6-PadA1)")
    (add_net "Net-(U6-PadA2)")
    (add_net "Net-(U6-PadA3)")
    (add_net "Net-(U6-PadA4)")
    (add_net "Net-(U6-PadA5)")
    (add_net "Net-(U6-PadA6)")
    (add_net "Net-(U6-PadA7)")
    (add_net "Net-(U6-PadB4)")
    (add_net "Net-(U6-PadC4)")
    (add_net "Net-(U6-PadD2)")
    (add_net "Net-(U6-PadD6)")
    (add_net "Net-(U6-PadE2)")
    (add_net "Net-(U6-PadE3)")
    (add_net "Net-(U6-PadE4)")
    (add_net "Net-(U6-PadE5)")
    (add_net "Net-(U6-PadE6)")
    (add_net "Net-(U6-PadF2)")
    (add_net "Net-(U6-PadF3)")
    (add_net "Net-(U6-PadF4)")
    (add_net "Net-(U6-PadF5)")
    (add_net "Net-(U6-PadF6)")
    (add_net "Net-(U6-PadG2)")
    (add_net "Net-(U6-PadG3)")
    (add_net "Net-(U6-PadG4)")
    (add_net "Net-(U6-PadG5)")
    (add_net "Net-(U6-PadG6)")
    (add_net "Net-(U7-Pad1)")
    (add_net "Net-(U7-Pad10)")
    (add_net "Net-(U7-Pad11)")
    (add_net "Net-(U7-Pad12)")
    (add_net "Net-(U7-Pad13)")
    (add_net "Net-(U7-Pad14)")
    (add_net "Net-(U7-Pad15)")
    (add_net "Net-(U7-Pad16)")
    (add_net "Net-(U7-Pad17)")
    (add_net "Net-(U7-Pad18)")
    (add_net "Net-(U7-Pad19)")
    (add_net "Net-(U7-Pad2)")
    (add_net "Net-(U7-Pad20)")
    (add_net "Net-(U7-Pad21)")
    (add_net "Net-(U7-Pad3)")
    (add_net "Net-(U7-Pad4)")
    (add_net "Net-(U7-Pad5)")
    (add_net "Net-(U7-Pad6)")
    (add_net "Net-(U7-Pad7)")
    (add_net "Net-(U7-Pad8)")
    (add_net "Net-(U7-Pad9)")
    (add_net VIN)
    (add_net VIO)
  )

  (net_class Power ""
    (clearance 0.08)
    (trace_width 0.5)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
  )

  (module footprints:QFP-16_1.85x2.65_Pitch0.4mm (layer F.Cu) (tedit 5EE762E4) (tstamp 5EE82C99)
    (at 68.5 33)
    (path /5C7A02C5/5EF70941)
    (attr smd)
    (fp_text reference U3 (at 0 -2.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value TMUX1574 (at 0 2.5) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0 -1.325) (end -0.925 -0.4) (layer F.Fab) (width 0.1))
    (fp_line (start -0.925 -0.4) (end -0.925 1.325) (layer F.Fab) (width 0.1))
    (fp_line (start -0.925 1.325) (end 0.925 1.325) (layer F.Fab) (width 0.1))
    (fp_line (start 0.925 1.325) (end 0.925 -1.325) (layer F.Fab) (width 0.1))
    (fp_line (start 0.925 -1.325) (end 0 -1.325) (layer F.Fab) (width 0.1))
    (fp_line (start -1 -1.475) (end -1.075 -1.475) (layer F.SilkS) (width 0.12))
    (fp_line (start -1.075 -1.475) (end -1.075 -1) (layer F.SilkS) (width 0.12))
    (fp_line (start -1.075 -1) (end -1.1 -1) (layer F.SilkS) (width 0.12))
    (fp_line (start 1 -1.475) (end 1.075 -1.475) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.075 -1.475) (end 1.075 -1) (layer F.SilkS) (width 0.12))
    (fp_line (start -1 1.475) (end -1.075 1.475) (layer F.SilkS) (width 0.12))
    (fp_line (start -1.075 1.475) (end -1.075 1) (layer F.SilkS) (width 0.12))
    (fp_line (start 1 1.475) (end 1.075 1.475) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.075 1.475) (end 1.075 1) (layer F.SilkS) (width 0.12))
    (fp_line (start -1.35 -1.75) (end 1.35 -1.75) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.35 -1.75) (end 1.35 1.75) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.35 1.75) (end -1.35 1.75) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.35 1.75) (end -1.35 -1.75) (layer F.CrtYd) (width 0.05))
    (pad 16 smd oval (at -0.6 -1.2) (size 0.2 0.6) (layers F.Cu F.Paste F.Mask)
      (net 270 "Net-(U3-Pad16)"))
    (pad 15 smd oval (at -0.2 -1.2) (size 0.2 0.6) (layers F.Cu F.Paste F.Mask)
      (net 271 "Net-(U3-Pad15)"))
    (pad 14 smd oval (at 0.2 -1.2) (size 0.2 0.6) (layers F.Cu F.Paste F.Mask)
      (net 272 "Net-(U3-Pad14)"))
    (pad 13 smd oval (at 0.6 -1.2) (size 0.2 0.6) (layers F.Cu F.Paste F.Mask)
      (net 273 "Net-(U3-Pad13)"))
    (pad 12 smd oval (at 0.8 -0.6 90) (size 0.2 0.6) (layers F.Cu F.Paste F.Mask)
      (net 274 "Net-(U3-Pad12)"))
    (pad 11 smd oval (at 0.8 -0.2 90) (size 0.2 0.6) (layers F.Cu F.Paste F.Mask)
      (net 275 "Net-(U3-Pad11)"))
    (pad 10 smd oval (at 0.8 0.2 90) (size 0.2 0.6) (layers F.Cu F.Paste F.Mask)
      (net 276 "Net-(U3-Pad10)"))
    (pad 9 smd oval (at 0.8 0.6 90) (size 0.2 0.6) (layers F.Cu F.Paste F.Mask)
      (net 277 "Net-(U3-Pad9)"))
    (pad 8 smd oval (at 0.6 1.2) (size 0.2 0.6) (layers F.Cu F.Paste F.Mask)
      (net 278 "Net-(U3-Pad8)"))
    (pad 7 smd oval (at 0.2 1.2) (size 0.2 0.6) (layers F.Cu F.Paste F.Mask)
      (net 279 "Net-(U3-Pad7)"))
    (pad 6 smd oval (at -0.2 1.2) (size 0.2 0.6) (layers F.Cu F.Paste F.Mask)
      (net 280 "Net-(U3-Pad6)"))
    (pad 5 smd oval (at -0.6 1.2) (size 0.2 0.6) (layers F.Cu F.Paste F.Mask)
      (net 281 "Net-(U3-Pad5)"))
    (pad 4 smd oval (at -0.8 0.6 90) (size 0.2 0.6) (layers F.Cu F.Paste F.Mask)
      (net 282 "Net-(U3-Pad4)"))
    (pad 3 smd oval (at -0.8 0.2 90) (size 0.2 0.6) (layers F.Cu F.Paste F.Mask)
      (net 283 "Net-(U3-Pad3)"))
    (pad 2 smd oval (at -0.8 -0.2 90) (size 0.2 0.6) (layers F.Cu F.Paste F.Mask)
      (net 284 "Net-(U3-Pad2)"))
    (pad 1 smd oval (at -0.76 -0.6 90) (size 0.2 0.7) (layers F.Cu F.Paste F.Mask)
      (net 285 "Net-(U3-Pad1)"))
  )

  (module TestPoint:TestPoint_Pad_D1.0mm (layer F.Cu) (tedit 5A0F774F) (tstamp 5EE76864)
    (at 79 29)
    (descr "SMD pad as test Point, diameter 1.0mm")
    (tags "test point SMD pad")
    (path /5C7A02C5/5EF38F43)
    (attr virtual)
    (fp_text reference ANT2 (at 0 -1.448) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Antenna (at 0 1.55) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_circle (center 0 0) (end 0 0.7) (layer F.SilkS) (width 0.12))
    (fp_circle (center 0 0) (end 1 0) (layer F.CrtYd) (width 0.05))
    (fp_text user %R (at 0 -1.45) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 1 1) (layers F.Cu F.Mask)
      (net 244 "Net-(ANT2-Pad1)"))
  )

  (module TestPoint:TestPoint_Pad_D1.0mm (layer F.Cu) (tedit 5A0F774F) (tstamp 5EE53A30)
    (at 79 22)
    (descr "SMD pad as test Point, diameter 1.0mm")
    (tags "test point SMD pad")
    (path /5C7A02C5/5F0A52BA)
    (attr virtual)
    (fp_text reference ANT1 (at 0 -1.448) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Antenna (at 0 1.55) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_circle (center 0 0) (end 0 0.7) (layer F.SilkS) (width 0.12))
    (fp_circle (center 0 0) (end 1 0) (layer F.CrtYd) (width 0.05))
    (fp_text user %R (at 0 -1.45) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 1 1) (layers F.Cu F.Mask)
      (net 243 "Net-(ANT1-Pad1)"))
  )

  (module Resistor_SMD:R_0201_0603Metric (layer F.Cu) (tedit 5B301BBD) (tstamp 5EE78895)
    (at 63.5 44)
    (descr "Resistor SMD 0201 (0603 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://www.vishay.com/docs/20052/crcw0201e3.pdf), generated with kicad-footprint-generator")
    (tags resistor)
    (path /5BC231CE/5EF4E7D3)
    (attr smd)
    (fp_text reference R15 (at 0 -1.05) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value R (at 0 1.05) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0.7 0.35) (end -0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.7 -0.35) (end 0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 -0.35) (end 0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 0.35) (end -0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.3 0.15) (end -0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start 0.3 -0.15) (end 0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 -0.15) (end 0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 0.15) (end -0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_text user %R (at 0 -0.68) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (pad 2 smd roundrect (at 0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 124 /FPGA/CSI_MCLK))
    (pad 1 smd roundrect (at -0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 57 "Net-(J2-Pad13)"))
    (pad "" smd roundrect (at 0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (pad "" smd roundrect (at -0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (model ${KISYS3DMOD}/Resistor_SMD.3dshapes/R_0201_0603Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module footprints:QFN-20_EP_3x3_Pitch0.4mm (layer F.Cu) (tedit 0) (tstamp 5EE77152)
    (at 77.5 25.5)
    (path /5C7A02C5/5EF3C8E7)
    (attr smd)
    (fp_text reference U7 (at 0 -3.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value RFX2411 (at 0 3.1) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.1 2.1) (end -2.1 -2.1) (layer F.CrtYd) (width 0.05))
    (fp_line (start 2.1 2.1) (end -2.1 2.1) (layer F.CrtYd) (width 0.05))
    (fp_line (start 2.1 -2.1) (end 2.1 2.1) (layer F.CrtYd) (width 0.05))
    (fp_line (start -2.1 -2.1) (end 2.1 -2.1) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.2 -1.65) (end -1.825 -1.65) (layer F.SilkS) (width 0.12))
    (fp_line (start -1.65 1.65) (end -1.65 1.2) (layer F.SilkS) (width 0.12))
    (fp_line (start -1.2 1.65) (end -1.65 1.65) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.65 1.65) (end 1.65 1.2) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.2 1.65) (end 1.65 1.65) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.65 -1.65) (end 1.65 -1.2) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.2 -1.65) (end 1.65 -1.65) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.5 -1.5) (end -0.5 -1.5) (layer F.Fab) (width 0.15))
    (fp_line (start 1.5 1.5) (end 1.5 -1.5) (layer F.Fab) (width 0.15))
    (fp_line (start -1.5 1.5) (end 1.5 1.5) (layer F.Fab) (width 0.15))
    (fp_line (start -1.5 -0.5) (end -1.5 1.5) (layer F.Fab) (width 0.15))
    (fp_line (start -0.5 -1.5) (end -1.5 -0.5) (layer F.Fab) (width 0.15))
    (pad 21 smd rect (at 0.6375 0.6375) (size 0.425 0.425) (layers F.Cu F.Paste F.Mask)
      (net 245 "Net-(U7-Pad21)") (solder_paste_margin -0.75))
    (pad 21 smd rect (at 0.6375 0.2125) (size 0.425 0.425) (layers F.Cu F.Paste F.Mask)
      (net 245 "Net-(U7-Pad21)") (solder_paste_margin -0.75))
    (pad 21 smd rect (at 0.6375 -0.2125) (size 0.425 0.425) (layers F.Cu F.Paste F.Mask)
      (net 245 "Net-(U7-Pad21)") (solder_paste_margin -0.75))
    (pad 21 smd rect (at 0.6375 -0.6375) (size 0.425 0.425) (layers F.Cu F.Paste F.Mask)
      (net 245 "Net-(U7-Pad21)") (solder_paste_margin -0.75))
    (pad 21 smd rect (at 0.2125 0.6375) (size 0.425 0.425) (layers F.Cu F.Paste F.Mask)
      (net 245 "Net-(U7-Pad21)") (solder_paste_margin -0.75))
    (pad 21 smd rect (at 0.2125 0.2125) (size 0.425 0.425) (layers F.Cu F.Paste F.Mask)
      (net 245 "Net-(U7-Pad21)") (solder_paste_margin -0.75))
    (pad 21 smd rect (at 0.2125 -0.2125) (size 0.425 0.425) (layers F.Cu F.Paste F.Mask)
      (net 245 "Net-(U7-Pad21)") (solder_paste_margin -0.75))
    (pad 21 smd rect (at 0.2125 -0.6375) (size 0.425 0.425) (layers F.Cu F.Paste F.Mask)
      (net 245 "Net-(U7-Pad21)") (solder_paste_margin -0.75))
    (pad 21 smd rect (at -0.2125 0.6375) (size 0.425 0.425) (layers F.Cu F.Paste F.Mask)
      (net 245 "Net-(U7-Pad21)") (solder_paste_margin -0.75))
    (pad 21 smd rect (at -0.2125 0.2125) (size 0.425 0.425) (layers F.Cu F.Paste F.Mask)
      (net 245 "Net-(U7-Pad21)") (solder_paste_margin -0.75))
    (pad 21 smd rect (at -0.2125 -0.2125) (size 0.425 0.425) (layers F.Cu F.Paste F.Mask)
      (net 245 "Net-(U7-Pad21)") (solder_paste_margin -0.75))
    (pad 21 smd rect (at -0.2125 -0.6375) (size 0.425 0.425) (layers F.Cu F.Paste F.Mask)
      (net 245 "Net-(U7-Pad21)") (solder_paste_margin -0.75))
    (pad 21 smd rect (at -0.6375 0.6375) (size 0.425 0.425) (layers F.Cu F.Paste F.Mask)
      (net 245 "Net-(U7-Pad21)") (solder_paste_margin -0.75))
    (pad 21 smd rect (at -0.6375 0.2125) (size 0.425 0.425) (layers F.Cu F.Paste F.Mask)
      (net 245 "Net-(U7-Pad21)") (solder_paste_margin -0.75))
    (pad 21 smd rect (at -0.6375 -0.2125) (size 0.425 0.425) (layers F.Cu F.Paste F.Mask)
      (net 245 "Net-(U7-Pad21)") (solder_paste_margin -0.75))
    (pad 21 smd rect (at -0.6375 -0.6375) (size 0.425 0.425) (layers F.Cu F.Paste F.Mask)
      (net 245 "Net-(U7-Pad21)") (solder_paste_margin -0.75))
    (pad 20 smd oval (at -0.8 -1.425) (size 0.2 0.65) (layers F.Cu F.Paste F.Mask)
      (net 246 "Net-(U7-Pad20)"))
    (pad 19 smd oval (at -0.4 -1.425) (size 0.2 0.65) (layers F.Cu F.Paste F.Mask)
      (net 247 "Net-(U7-Pad19)"))
    (pad 18 smd oval (at 0 -1.425) (size 0.2 0.65) (layers F.Cu F.Paste F.Mask)
      (net 248 "Net-(U7-Pad18)"))
    (pad 17 smd oval (at 0.4 -1.425) (size 0.2 0.65) (layers F.Cu F.Paste F.Mask)
      (net 249 "Net-(U7-Pad17)"))
    (pad 16 smd oval (at 0.8 -1.425) (size 0.2 0.65) (layers F.Cu F.Paste F.Mask)
      (net 250 "Net-(U7-Pad16)"))
    (pad 15 smd oval (at 1.425 -0.8 90) (size 0.2 0.65) (layers F.Cu F.Paste F.Mask)
      (net 251 "Net-(U7-Pad15)"))
    (pad 14 smd oval (at 1.425 -0.4 90) (size 0.2 0.65) (layers F.Cu F.Paste F.Mask)
      (net 252 "Net-(U7-Pad14)"))
    (pad 13 smd oval (at 1.425 0 90) (size 0.2 0.65) (layers F.Cu F.Paste F.Mask)
      (net 253 "Net-(U7-Pad13)"))
    (pad 12 smd oval (at 1.425 0.4 90) (size 0.2 0.65) (layers F.Cu F.Paste F.Mask)
      (net 254 "Net-(U7-Pad12)"))
    (pad 11 smd oval (at 1.425 0.8 90) (size 0.2 0.65) (layers F.Cu F.Paste F.Mask)
      (net 255 "Net-(U7-Pad11)"))
    (pad 10 smd oval (at 0.8 1.425) (size 0.2 0.65) (layers F.Cu F.Paste F.Mask)
      (net 256 "Net-(U7-Pad10)"))
    (pad 9 smd oval (at 0.4 1.425) (size 0.2 0.65) (layers F.Cu F.Paste F.Mask)
      (net 257 "Net-(U7-Pad9)"))
    (pad 8 smd oval (at 0 1.425) (size 0.2 0.65) (layers F.Cu F.Paste F.Mask)
      (net 258 "Net-(U7-Pad8)"))
    (pad 7 smd oval (at -0.4 1.425) (size 0.2 0.65) (layers F.Cu F.Paste F.Mask)
      (net 259 "Net-(U7-Pad7)"))
    (pad 6 smd oval (at -0.8 1.425) (size 0.2 0.65) (layers F.Cu F.Paste F.Mask)
      (net 260 "Net-(U7-Pad6)"))
    (pad 5 smd oval (at -1.425 0.8 90) (size 0.2 0.65) (layers F.Cu F.Paste F.Mask)
      (net 261 "Net-(U7-Pad5)"))
    (pad 4 smd oval (at -1.425 0.4 90) (size 0.2 0.65) (layers F.Cu F.Paste F.Mask)
      (net 262 "Net-(U7-Pad4)"))
    (pad 3 smd oval (at -1.425 0 90) (size 0.2 0.65) (layers F.Cu F.Paste F.Mask)
      (net 263 "Net-(U7-Pad3)"))
    (pad 2 smd oval (at -1.425 -0.4 90) (size 0.2 0.65) (layers F.Cu F.Paste F.Mask)
      (net 264 "Net-(U7-Pad2)"))
    (pad 1 smd oval (at -1.425 -0.8 90) (size 0.2 0.65) (layers F.Cu F.Paste F.Mask)
      (net 265 "Net-(U7-Pad1)"))
  )

  (module footprints:BGA-49_7x7_4.0x4.0mm (layer F.Cu) (tedit 0) (tstamp 5EE722A9)
    (at 63.5 36.5)
    (path /5BC231CE/5EEA1F7D)
    (attr smd)
    (fp_text reference U6 (at 0 -3) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value W956D6KBKX (at 0 3) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.25 2.25) (end -2.25 -2.25) (layer F.CrtYd) (width 0.05))
    (fp_line (start 2.25 2.25) (end -2.25 2.25) (layer F.CrtYd) (width 0.05))
    (fp_line (start 2.25 -2.25) (end 2.25 2.25) (layer F.CrtYd) (width 0.05))
    (fp_line (start -2.25 -2.25) (end 2.25 -2.25) (layer F.CrtYd) (width 0.05))
    (fp_circle (center -2 -2) (end -2 -1.9) (layer F.SilkS) (width 0.2))
    (fp_line (start -1 -2.12) (end -2.12 -1) (layer F.SilkS) (width 0.12))
    (fp_line (start -2.12 2.12) (end -2.12 1.12) (layer F.SilkS) (width 0.12))
    (fp_line (start -1.12 2.12) (end -2.12 2.12) (layer F.SilkS) (width 0.12))
    (fp_line (start 2.12 -2.12) (end 2.12 -1.12) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.12 -2.12) (end 2.12 -2.12) (layer F.SilkS) (width 0.12))
    (fp_line (start 2.12 2.12) (end 2.12 1.12) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.12 2.12) (end 2.12 2.12) (layer F.SilkS) (width 0.12))
    (fp_line (start 2.12 -2.12) (end 2.12 -1.12) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.12 -2.12) (end 2.12 -2.12) (layer F.SilkS) (width 0.12))
    (fp_line (start 2.12 -2.12) (end 2.12 -1.12) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.12 -2.12) (end 2.12 -2.12) (layer F.SilkS) (width 0.12))
    (fp_line (start 2 -2) (end -1 -2) (layer F.Fab) (width 0.1))
    (fp_line (start 2 2) (end 2 -2) (layer F.Fab) (width 0.1))
    (fp_line (start -2 2) (end 2 2) (layer F.Fab) (width 0.1))
    (fp_line (start -2 -1) (end -2 2) (layer F.Fab) (width 0.1))
    (fp_line (start -1 -2) (end -2 -1) (layer F.Fab) (width 0.1))
    (pad G7 smd circle (at 1.5 1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 166 /FPGA/RAM1_A17))
    (pad F7 smd circle (at 1.5 1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 182 /FPGA/RAM1_A18))
    (pad E7 smd circle (at 1.5 0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 175 /FPGA/RAM1_A19))
    (pad D7 smd circle (at 1.5 0) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 150 /FPGA/RAM1_ADQ1))
    (pad C7 smd circle (at 1.5 -0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 163 /FPGA/RAM1_ADQ8))
    (pad B7 smd circle (at 1.5 -1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 148 /FPGA/RAM1_ADQ0))
    (pad A7 smd circle (at 1.5 -1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 217 "Net-(U6-PadA7)"))
    (pad G6 smd circle (at 1 1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 218 "Net-(U6-PadG6)"))
    (pad F6 smd circle (at 1 1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 219 "Net-(U6-PadF6)"))
    (pad E6 smd circle (at 1 0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 220 "Net-(U6-PadE6)"))
    (pad D6 smd circle (at 1 0) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 221 "Net-(U6-PadD6)"))
    (pad C6 smd circle (at 1 -0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 139 /FPGA/RAM1_ADQ2))
    (pad B6 smd circle (at 1 -1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 172 /FPGA/RAM1_ADQ9))
    (pad A6 smd circle (at 1 -1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 222 "Net-(U6-PadA6)"))
    (pad G5 smd circle (at 0.5 1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 223 "Net-(U6-PadG5)"))
    (pad F5 smd circle (at 0.5 1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 224 "Net-(U6-PadF5)"))
    (pad E5 smd circle (at 0.5 0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 225 "Net-(U6-PadE5)"))
    (pad D5 smd circle (at 0.5 0) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 178 /FPGA/RAM1_ADQ11))
    (pad C5 smd circle (at 0.5 -0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 138 /FPGA/RAM1_ADQ3))
    (pad B5 smd circle (at 0.5 -1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 171 /FPGA/RAM1_ADQ10))
    (pad A5 smd circle (at 0.5 -1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 226 "Net-(U6-PadA5)"))
    (pad G4 smd circle (at 0 1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 227 "Net-(U6-PadG4)"))
    (pad F4 smd circle (at 0 1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 228 "Net-(U6-PadF4)"))
    (pad E4 smd circle (at 0 0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 229 "Net-(U6-PadE4)"))
    (pad D4 smd circle (at 0 0) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 186 /FPGA/RAM1_ADQ4))
    (pad C4 smd circle (at 0 -0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 230 "Net-(U6-PadC4)"))
    (pad B4 smd circle (at 0 -1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 231 "Net-(U6-PadB4)"))
    (pad A4 smd circle (at 0 -1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 232 "Net-(U6-PadA4)"))
    (pad G3 smd circle (at -0.5 1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 233 "Net-(U6-PadG3)"))
    (pad F3 smd circle (at -0.5 1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 234 "Net-(U6-PadF3)"))
    (pad E3 smd circle (at -0.5 0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 235 "Net-(U6-PadE3)"))
    (pad D3 smd circle (at -0.5 0) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 165 /FPGA/RAM1_ADQ12))
    (pad C3 smd circle (at -0.5 -0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 174 /FPGA/RAM1_ADQ13))
    (pad B3 smd circle (at -0.5 -1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 187 /FPGA/RAM1_ADQ5))
    (pad A3 smd circle (at -0.5 -1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 236 "Net-(U6-PadA3)"))
    (pad G2 smd circle (at -1 1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 237 "Net-(U6-PadG2)"))
    (pad F2 smd circle (at -1 1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 238 "Net-(U6-PadF2)"))
    (pad E2 smd circle (at -1 0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 239 "Net-(U6-PadE2)"))
    (pad D2 smd circle (at -1 0) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 240 "Net-(U6-PadD2)"))
    (pad C2 smd circle (at -1 -0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 179 /FPGA/RAM1_ADQ6))
    (pad B2 smd circle (at -1 -1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 188 /FPGA/RAM1_ADQ14))
    (pad A2 smd circle (at -1 -1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 241 "Net-(U6-PadA2)"))
    (pad G1 smd circle (at -1.5 1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 189 /FPGA/RAM1_A16))
    (pad F1 smd circle (at -1.5 1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 164 /FPGA/RAM1_A21))
    (pad E1 smd circle (at -1.5 0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 167 /FPGA/RAM1_A20))
    (pad D1 smd circle (at -1.5 0) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 185 /FPGA/RAM1_ADQ7))
    (pad C1 smd circle (at -1.5 -0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 181 /FPGA/RAM1_ADQ15))
    (pad B1 smd circle (at -1.5 -1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 215 /FPGA/RAM_WAIT))
    (pad A1 smd circle (at -1.5 -1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 242 "Net-(U6-PadA1)"))
  )

  (module footprints:BGA-49_7x7_4.0x4.0mm (layer F.Cu) (tedit 0) (tstamp 5EE721EB)
    (at 57.5 36.5)
    (path /5BC231CE/5EE99FF2)
    (attr smd)
    (fp_text reference U4 (at 0 -3) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value W956D6KBKX (at 0 3) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.25 2.25) (end -2.25 -2.25) (layer F.CrtYd) (width 0.05))
    (fp_line (start 2.25 2.25) (end -2.25 2.25) (layer F.CrtYd) (width 0.05))
    (fp_line (start 2.25 -2.25) (end 2.25 2.25) (layer F.CrtYd) (width 0.05))
    (fp_line (start -2.25 -2.25) (end 2.25 -2.25) (layer F.CrtYd) (width 0.05))
    (fp_circle (center -2 -2) (end -2 -1.9) (layer F.SilkS) (width 0.2))
    (fp_line (start -1 -2.12) (end -2.12 -1) (layer F.SilkS) (width 0.12))
    (fp_line (start -2.12 2.12) (end -2.12 1.12) (layer F.SilkS) (width 0.12))
    (fp_line (start -1.12 2.12) (end -2.12 2.12) (layer F.SilkS) (width 0.12))
    (fp_line (start 2.12 -2.12) (end 2.12 -1.12) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.12 -2.12) (end 2.12 -2.12) (layer F.SilkS) (width 0.12))
    (fp_line (start 2.12 2.12) (end 2.12 1.12) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.12 2.12) (end 2.12 2.12) (layer F.SilkS) (width 0.12))
    (fp_line (start 2.12 -2.12) (end 2.12 -1.12) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.12 -2.12) (end 2.12 -2.12) (layer F.SilkS) (width 0.12))
    (fp_line (start 2.12 -2.12) (end 2.12 -1.12) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.12 -2.12) (end 2.12 -2.12) (layer F.SilkS) (width 0.12))
    (fp_line (start 2 -2) (end -1 -2) (layer F.Fab) (width 0.1))
    (fp_line (start 2 2) (end 2 -2) (layer F.Fab) (width 0.1))
    (fp_line (start -2 2) (end 2 2) (layer F.Fab) (width 0.1))
    (fp_line (start -2 -1) (end -2 2) (layer F.Fab) (width 0.1))
    (fp_line (start -1 -2) (end -2 -1) (layer F.Fab) (width 0.1))
    (pad G7 smd circle (at 1.5 1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 157 /FPGA/RAM0_A17))
    (pad F7 smd circle (at 1.5 1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 158 /FPGA/RAM0_A18))
    (pad E7 smd circle (at 1.5 0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 159 /FPGA/RAM0_A19))
    (pad D7 smd circle (at 1.5 0) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 151 /FPGA/RAM0_ADQ1))
    (pad C7 smd circle (at 1.5 -0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 145 /FPGA/RAM0_ADQ8))
    (pad B7 smd circle (at 1.5 -1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 154 /FPGA/RAM0_ADQ0))
    (pad A7 smd circle (at 1.5 -1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 190 "Net-(U4-PadA7)"))
    (pad G6 smd circle (at 1 1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 191 "Net-(U4-PadG6)"))
    (pad F6 smd circle (at 1 1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 192 "Net-(U4-PadF6)"))
    (pad E6 smd circle (at 1 0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 193 "Net-(U4-PadE6)"))
    (pad D6 smd circle (at 1 0) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 194 "Net-(U4-PadD6)"))
    (pad C6 smd circle (at 1 -0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 156 /FPGA/RAM0_ADQ2))
    (pad B6 smd circle (at 1 -1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 146 /FPGA/RAM0_ADQ9))
    (pad A6 smd circle (at 1 -1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 195 "Net-(U4-PadA6)"))
    (pad G5 smd circle (at 0.5 1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 196 "Net-(U4-PadG5)"))
    (pad F5 smd circle (at 0.5 1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 197 "Net-(U4-PadF5)"))
    (pad E5 smd circle (at 0.5 0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 198 "Net-(U4-PadE5)"))
    (pad D5 smd circle (at 0.5 0) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 140 /FPGA/RAM0_ADQ11))
    (pad C5 smd circle (at 0.5 -0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 153 /FPGA/RAM0_ADQ3))
    (pad B5 smd circle (at 0.5 -1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 144 /FPGA/RAM0_ADQ10))
    (pad A5 smd circle (at 0.5 -1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 199 "Net-(U4-PadA5)"))
    (pad G4 smd circle (at 0 1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 200 "Net-(U4-PadG4)"))
    (pad F4 smd circle (at 0 1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 201 "Net-(U4-PadF4)"))
    (pad E4 smd circle (at 0 0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 202 "Net-(U4-PadE4)"))
    (pad D4 smd circle (at 0 0) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 152 /FPGA/RAM0_ADQ4))
    (pad C4 smd circle (at 0 -0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 203 "Net-(U4-PadC4)"))
    (pad B4 smd circle (at 0 -1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 204 "Net-(U4-PadB4)"))
    (pad A4 smd circle (at 0 -1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 205 "Net-(U4-PadA4)"))
    (pad G3 smd circle (at -0.5 1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 206 "Net-(U4-PadG3)"))
    (pad F3 smd circle (at -0.5 1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 207 "Net-(U4-PadF3)"))
    (pad E3 smd circle (at -0.5 0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 208 "Net-(U4-PadE3)"))
    (pad D3 smd circle (at -0.5 0) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 142 /FPGA/RAM0_ADQ12))
    (pad C3 smd circle (at -0.5 -0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 141 /FPGA/RAM0_ADQ13))
    (pad B3 smd circle (at -0.5 -1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 149 /FPGA/RAM0_ADQ5))
    (pad A3 smd circle (at -0.5 -1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 209 "Net-(U4-PadA3)"))
    (pad G2 smd circle (at -1 1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 210 "Net-(U4-PadG2)"))
    (pad F2 smd circle (at -1 1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 211 "Net-(U4-PadF2)"))
    (pad E2 smd circle (at -1 0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 212 "Net-(U4-PadE2)"))
    (pad D2 smd circle (at -1 0) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 213 "Net-(U4-PadD2)"))
    (pad C2 smd circle (at -1 -0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 147 /FPGA/RAM0_ADQ6))
    (pad B2 smd circle (at -1 -1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 162 /FPGA/RAM0_ADQ14))
    (pad A2 smd circle (at -1 -1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 214 "Net-(U4-PadA2)"))
    (pad G1 smd circle (at -1.5 1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 161 /FPGA/RAM0_A16))
    (pad F1 smd circle (at -1.5 1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 155 /FPGA/RAM0_A21))
    (pad E1 smd circle (at -1.5 0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 160 /FPGA/RAM0_A20))
    (pad D1 smd circle (at -1.5 0) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 143 /FPGA/RAM0_ADQ7))
    (pad C1 smd circle (at -1.5 -0.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 168 /FPGA/RAM0_ADQ15))
    (pad B1 smd circle (at -1.5 -1) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 215 /FPGA/RAM_WAIT))
    (pad A1 smd circle (at -1.5 -1.5) (size 0.34 0.34) (layers F.Cu F.Paste F.Mask)
      (net 216 "Net-(U4-PadA1)"))
  )

  (module footprints:PSON50P200X300X50-9N (layer F.Cu) (tedit 5EE6105F) (tstamp 5EE75A54)
    (at 72 33 270)
    (path /5C7A02C5/5EE69D48)
    (fp_text reference U10 (at 0.04 -2.008 270) (layer F.SilkS)
      (effects (font (size 0.8 0.8) (thickness 0.015)))
    )
    (fp_text value GD25Q16CEIGR (at 7.66 2.008 270) (layer F.Fab)
      (effects (font (size 0.8 0.8) (thickness 0.015)))
    )
    (fp_line (start 1.75 -1.25) (end 1.75 1.25) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.75 -1.25) (end -1.75 1.25) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.75 1.25) (end 1.75 1.25) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.75 -1.25) (end 1.75 -1.25) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.5 -1) (end 1.5 1) (layer F.Fab) (width 0.127))
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.Fab) (width 0.127))
    (fp_line (start -1.5 1.239) (end 1.5 1.239) (layer F.SilkS) (width 0.127))
    (fp_line (start -1.5 -1.239) (end 1.5 -1.239) (layer F.SilkS) (width 0.127))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.Fab) (width 0.127))
    (fp_line (start -1.5 -1) (end 1.5 -1) (layer F.Fab) (width 0.127))
    (fp_circle (center -2 -0.75) (end -1.9 -0.75) (layer F.Fab) (width 0.2))
    (fp_circle (center -2 -0.75) (end -1.9 -0.75) (layer F.SilkS) (width 0.2))
    (fp_poly (pts (xy -0.06 -0.51) (xy 0.06 -0.51) (xy 0.06 0.51) (xy -0.06 0.51)) (layer F.Paste) (width 0.01))
    (pad 9 smd rect (at 0 0 270) (size 0.2 1.6) (layers F.Cu F.Mask))
    (pad 8 smd rect (at 1.22 -0.75 270) (size 0.49 0.35) (layers F.Cu F.Paste F.Mask)
      (net 2 VIO))
    (pad 7 smd rect (at 1.22 -0.25 270) (size 0.49 0.35) (layers F.Cu F.Paste F.Mask)
      (net 128 "/WIFI, BT, RT/HOLD"))
    (pad 6 smd rect (at 1.22 0.25 270) (size 0.49 0.35) (layers F.Cu F.Paste F.Mask)
      (net 126 "/WIFI, BT, RT/FLASH_CLK"))
    (pad 5 smd rect (at 1.22 0.75 270) (size 0.49 0.35) (layers F.Cu F.Paste F.Mask)
      (net 69 /FPGA/FLASH_MOSI))
    (pad 4 smd rect (at -1.22 0.75 270) (size 0.49 0.35) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 3 smd rect (at -1.22 0.25 270) (size 0.49 0.35) (layers F.Cu F.Paste F.Mask)
      (net 129 "/WIFI, BT, RT/WP"))
    (pad 2 smd rect (at -1.22 -0.25 270) (size 0.49 0.35) (layers F.Cu F.Paste F.Mask)
      (net 71 /FPGA/FLASH_MISO))
    (pad 1 smd rect (at -1.22 -0.75 270) (size 0.49 0.35) (layers F.Cu F.Paste F.Mask)
      (net 127 "/WIFI, BT, RT/CS"))
  )

  (module Resistor_SMD:R_0201_0603Metric (layer F.Cu) (tedit 5B301BBD) (tstamp 5EE6B0C3)
    (at 93.035001 42.375001)
    (descr "Resistor SMD 0201 (0603 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://www.vishay.com/docs/20052/crcw0201e3.pdf), generated with kicad-footprint-generator")
    (tags resistor)
    (path /5BC231CE/5F0C7712)
    (attr smd)
    (fp_text reference R14 (at 0 -1.05) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 4K7 (at 0 1.05) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0.7 0.35) (end -0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.7 -0.35) (end 0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 -0.35) (end 0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 0.35) (end -0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.3 0.15) (end -0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start 0.3 -0.15) (end 0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 -0.15) (end 0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 0.15) (end -0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_text user %R (at 0 -0.68) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (pad 2 smd roundrect (at 0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 2 VIO))
    (pad 1 smd roundrect (at -0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 122 "Net-(R14-Pad1)"))
    (pad "" smd roundrect (at 0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (pad "" smd roundrect (at -0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (model ${KISYS3DMOD}/Resistor_SMD.3dshapes/R_0201_0603Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Resistor_SMD:R_0201_0603Metric (layer F.Cu) (tedit 5B301BBD) (tstamp 5EE6B0B2)
    (at 93.495001 40.625001)
    (descr "Resistor SMD 0201 (0603 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://www.vishay.com/docs/20052/crcw0201e3.pdf), generated with kicad-footprint-generator")
    (tags resistor)
    (path /5BC231CE/5F17AA86)
    (attr smd)
    (fp_text reference R13 (at 0 -1.05) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 4K7 (at 0 1.05) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0.7 0.35) (end -0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.7 -0.35) (end 0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 -0.35) (end 0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 0.35) (end -0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.3 0.15) (end -0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start 0.3 -0.15) (end 0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 -0.15) (end 0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 0.15) (end -0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_text user %R (at 0 -0.68) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (pad 2 smd roundrect (at 0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 72 +1V8))
    (pad 1 smd roundrect (at -0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 50 /FPGA/CSI_I2C_SCL))
    (pad "" smd roundrect (at 0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (pad "" smd roundrect (at -0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (model ${KISYS3DMOD}/Resistor_SMD.3dshapes/R_0201_0603Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Resistor_SMD:R_0201_0603Metric (layer F.Cu) (tedit 5B301BBD) (tstamp 5EE6B0A1)
    (at 90.585001 42.855001)
    (descr "Resistor SMD 0201 (0603 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://www.vishay.com/docs/20052/crcw0201e3.pdf), generated with kicad-footprint-generator")
    (tags resistor)
    (path /5BC231CE/5F1788C0)
    (attr smd)
    (fp_text reference R12 (at 0 -1.05) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 4K7 (at 0 1.05) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0.7 0.35) (end -0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.7 -0.35) (end 0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 -0.35) (end 0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 0.35) (end -0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.3 0.15) (end -0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start 0.3 -0.15) (end 0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 -0.15) (end 0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 0.15) (end -0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_text user %R (at 0 -0.68) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (pad 2 smd roundrect (at 0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 72 +1V8))
    (pad 1 smd roundrect (at -0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 49 /FPGA/CSI_I2C_SDA))
    (pad "" smd roundrect (at 0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (pad "" smd roundrect (at -0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (model ${KISYS3DMOD}/Resistor_SMD.3dshapes/R_0201_0603Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Resistor_SMD:R_0201_0603Metric (layer F.Cu) (tedit 5B301BBD) (tstamp 5EE6B090)
    (at 101.935001 42.615001)
    (descr "Resistor SMD 0201 (0603 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://www.vishay.com/docs/20052/crcw0201e3.pdf), generated with kicad-footprint-generator")
    (tags resistor)
    (path /5C7A02C5/5F21BAF6)
    (attr smd)
    (fp_text reference R11 (at 0 -1.05) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 4K7 (at 0 1.05) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0.7 0.35) (end -0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.7 -0.35) (end 0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 -0.35) (end 0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 0.35) (end -0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.3 0.15) (end -0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start 0.3 -0.15) (end 0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 -0.15) (end 0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 0.15) (end -0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_text user %R (at 0 -0.68) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (pad 2 smd roundrect (at 0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 2 VIO))
    (pad 1 smd roundrect (at -0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 121 /FPGA/SDIO1_CMD))
    (pad "" smd roundrect (at 0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (pad "" smd roundrect (at -0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (model ${KISYS3DMOD}/Resistor_SMD.3dshapes/R_0201_0603Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Resistor_SMD:R_0201_0603Metric (layer F.Cu) (tedit 5B301BBD) (tstamp 5EE6B07F)
    (at 104.845001 38.875001)
    (descr "Resistor SMD 0201 (0603 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://www.vishay.com/docs/20052/crcw0201e3.pdf), generated with kicad-footprint-generator")
    (tags resistor)
    (path /5C7A02C5/5F21B89E)
    (attr smd)
    (fp_text reference R10 (at 0 -1.05) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 4K7 (at 0 1.05) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0.7 0.35) (end -0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.7 -0.35) (end 0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 -0.35) (end 0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 0.35) (end -0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.3 0.15) (end -0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start 0.3 -0.15) (end 0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 -0.15) (end 0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 0.15) (end -0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_text user %R (at 0 -0.68) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (pad 2 smd roundrect (at 0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 2 VIO))
    (pad 1 smd roundrect (at -0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 120 /FPGA/SDIO1_DAT3))
    (pad "" smd roundrect (at 0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (pad "" smd roundrect (at -0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (model ${KISYS3DMOD}/Resistor_SMD.3dshapes/R_0201_0603Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Resistor_SMD:R_0201_0603Metric (layer F.Cu) (tedit 5B301BBD) (tstamp 5EE6B06E)
    (at 101.935001 40.865001)
    (descr "Resistor SMD 0201 (0603 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://www.vishay.com/docs/20052/crcw0201e3.pdf), generated with kicad-footprint-generator")
    (tags resistor)
    (path /5C7A02C5/5F21B520)
    (attr smd)
    (fp_text reference R9 (at 0 -1.05) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 4K7 (at 0 1.05) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0.7 0.35) (end -0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.7 -0.35) (end 0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 -0.35) (end 0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 0.35) (end -0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.3 0.15) (end -0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start 0.3 -0.15) (end 0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 -0.15) (end 0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 0.15) (end -0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_text user %R (at 0 -0.68) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (pad 2 smd roundrect (at 0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 2 VIO))
    (pad 1 smd roundrect (at -0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 119 /FPGA/SDIO1_DAT2))
    (pad "" smd roundrect (at 0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (pad "" smd roundrect (at -0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (model ${KISYS3DMOD}/Resistor_SMD.3dshapes/R_0201_0603Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Resistor_SMD:R_0201_0603Metric (layer F.Cu) (tedit 5B301BBD) (tstamp 5EE6B05D)
    (at 99.485001 42.615001)
    (descr "Resistor SMD 0201 (0603 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://www.vishay.com/docs/20052/crcw0201e3.pdf), generated with kicad-footprint-generator")
    (tags resistor)
    (path /5C7A02C5/5F21B20B)
    (attr smd)
    (fp_text reference R8 (at 0 -1.05) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 4K7 (at 0 1.05) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0.7 0.35) (end -0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.7 -0.35) (end 0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 -0.35) (end 0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 0.35) (end -0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.3 0.15) (end -0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start 0.3 -0.15) (end 0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 -0.15) (end 0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 0.15) (end -0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_text user %R (at 0 -0.68) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (pad 2 smd roundrect (at 0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 2 VIO))
    (pad 1 smd roundrect (at -0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 118 /FPGA/SDIO1_DAT1))
    (pad "" smd roundrect (at 0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (pad "" smd roundrect (at -0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (model ${KISYS3DMOD}/Resistor_SMD.3dshapes/R_0201_0603Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Resistor_SMD:R_0201_0603Metric (layer F.Cu) (tedit 5B301BBD) (tstamp 5EE6B04C)
    (at 102.395001 38.875001)
    (descr "Resistor SMD 0201 (0603 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://www.vishay.com/docs/20052/crcw0201e3.pdf), generated with kicad-footprint-generator")
    (tags resistor)
    (path /5C7A02C5/5F21A72D)
    (attr smd)
    (fp_text reference R7 (at 0 -1.05) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 4K7 (at 0 1.05) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0.7 0.35) (end -0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.7 -0.35) (end 0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 -0.35) (end 0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 0.35) (end -0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.3 0.15) (end -0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start 0.3 -0.15) (end 0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 -0.15) (end 0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 0.15) (end -0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_text user %R (at 0 -0.68) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (pad 2 smd roundrect (at 0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 116 "/WIFI, BT, RT/IO2_PULL"))
    (pad 1 smd roundrect (at -0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 117 /FPGA/SDIO1_DAT0))
    (pad "" smd roundrect (at 0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (pad "" smd roundrect (at -0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (model ${KISYS3DMOD}/Resistor_SMD.3dshapes/R_0201_0603Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Resistor_SMD:R_0201_0603Metric (layer F.Cu) (tedit 5B301BBD) (tstamp 5EE6B02A)
    (at 93.495001 38.875001)
    (descr "Resistor SMD 0201 (0603 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://www.vishay.com/docs/20052/crcw0201e3.pdf), generated with kicad-footprint-generator")
    (tags resistor)
    (path /5BC231CE/5EFE7CE9)
    (attr smd)
    (fp_text reference R5 (at 0 -1.05) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 4K7 (at 0 1.05) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0.7 0.35) (end -0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.7 -0.35) (end 0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 -0.35) (end 0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 0.35) (end -0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.3 0.15) (end -0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start 0.3 -0.15) (end 0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 -0.15) (end 0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 0.15) (end -0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_text user %R (at 0 -0.68) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (pad 2 smd roundrect (at 0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 2 VIO))
    (pad 1 smd roundrect (at -0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 102 IO32))
    (pad "" smd roundrect (at 0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (pad "" smd roundrect (at -0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (model ${KISYS3DMOD}/Resistor_SMD.3dshapes/R_0201_0603Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Resistor_SMD:R_0201_0603Metric (layer F.Cu) (tedit 5B301BBD) (tstamp 5EE6B019)
    (at 91.045001 40.625001)
    (descr "Resistor SMD 0201 (0603 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://www.vishay.com/docs/20052/crcw0201e3.pdf), generated with kicad-footprint-generator")
    (tags resistor)
    (path /5BC231CE/5EFE1CF4)
    (attr smd)
    (fp_text reference R4 (at 0 -1.05) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 4K7 (at 0 1.05) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0.7 0.35) (end -0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.7 -0.35) (end 0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 -0.35) (end 0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 0.35) (end -0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.3 0.15) (end -0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start 0.3 -0.15) (end 0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 -0.15) (end 0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 0.15) (end -0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_text user %R (at 0 -0.68) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (pad 2 smd roundrect (at 0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 98 IO36))
    (pad 1 smd roundrect (at -0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 2 VIO))
    (pad "" smd roundrect (at 0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (pad "" smd roundrect (at -0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (model ${KISYS3DMOD}/Resistor_SMD.3dshapes/R_0201_0603Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Resistor_SMD:R_0201_0603Metric (layer F.Cu) (tedit 5B301BBD) (tstamp 5EE6B008)
    (at 88.135001 42.855001)
    (descr "Resistor SMD 0201 (0603 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://www.vishay.com/docs/20052/crcw0201e3.pdf), generated with kicad-footprint-generator")
    (tags resistor)
    (path /5BC231CE/5EFE7989)
    (attr smd)
    (fp_text reference R3 (at 0 -1.05) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 4K7 (at 0 1.05) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0.7 0.35) (end -0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.7 -0.35) (end 0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 -0.35) (end 0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 0.35) (end -0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.3 0.15) (end -0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start 0.3 -0.15) (end 0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 -0.15) (end 0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 0.15) (end -0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_text user %R (at 0 -0.68) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (pad 2 smd roundrect (at 0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 2 VIO))
    (pad 1 smd roundrect (at -0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 103 IO31))
    (pad "" smd roundrect (at 0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (pad "" smd roundrect (at -0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (model ${KISYS3DMOD}/Resistor_SMD.3dshapes/R_0201_0603Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Resistor_SMD:R_0201_0603Metric (layer F.Cu) (tedit 5B301BBD) (tstamp 5EE6AFF7)
    (at 91.045001 38.875001)
    (descr "Resistor SMD 0201 (0603 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://www.vishay.com/docs/20052/crcw0201e3.pdf), generated with kicad-footprint-generator")
    (tags resistor)
    (path /5BC231CE/5EFE7263)
    (attr smd)
    (fp_text reference R2 (at 0 -1.05) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 4K7 (at 0 1.05) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0.7 0.35) (end -0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.7 -0.35) (end 0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 -0.35) (end 0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 0.35) (end -0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.3 0.15) (end -0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start 0.3 -0.15) (end 0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 -0.15) (end 0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 0.15) (end -0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_text user %R (at 0 -0.68) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (pad 2 smd roundrect (at 0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 97 IO37))
    (pad 1 smd roundrect (at -0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 2 VIO))
    (pad "" smd roundrect (at 0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (pad "" smd roundrect (at -0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (model ${KISYS3DMOD}/Resistor_SMD.3dshapes/R_0201_0603Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Capacitor_SMD:C_0402_1005Metric (layer F.Cu) (tedit 5B301BBE) (tstamp 5EE6AE51)
    (at 99.715001 38.995001)
    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
    (tags capacitor)
    (path /5C7A02C5/5F22BD65)
    (attr smd)
    (fp_text reference C6 (at 0 -1.17) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 100nF (at 0 1.17) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0.93 0.47) (end -0.93 0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.93 -0.47) (end 0.93 0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.93 -0.47) (end 0.93 -0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.93 0.47) (end -0.93 -0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.5 0.25) (end -0.5 0.25) (layer F.Fab) (width 0.1))
    (fp_line (start 0.5 -0.25) (end 0.5 0.25) (layer F.Fab) (width 0.1))
    (fp_line (start -0.5 -0.25) (end 0.5 -0.25) (layer F.Fab) (width 0.1))
    (fp_line (start -0.5 0.25) (end -0.5 -0.25) (layer F.Fab) (width 0.1))
    (fp_text user %R (at 0 0) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (pad 2 smd roundrect (at 0.485 0) (size 0.59 0.64) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 2 VIO))
    (pad 1 smd roundrect (at -0.485 0) (size 0.59 0.64) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 1 GND))
    (model ${KISYS3DMOD}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Resistor_SMD:R_0201_0603Metric (layer F.Cu) (tedit 5B301BBD) (tstamp 5EE6344F)
    (at 72.68 43.88)
    (descr "Resistor SMD 0201 (0603 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://www.vishay.com/docs/20052/crcw0201e3.pdf), generated with kicad-footprint-generator")
    (tags resistor)
    (path /5BC231CE/5EFC29C1)
    (attr smd)
    (fp_text reference R1 (at 0 -1.05) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 1K (at 0 1.05) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -0.3 0.15) (end -0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 -0.15) (end 0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_line (start 0.3 -0.15) (end 0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start 0.3 0.15) (end -0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.7 0.35) (end -0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 -0.35) (end 0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.7 -0.35) (end 0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.7 0.35) (end -0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_text user %R (at 0 -0.68) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (pad 2 smd roundrect (at 0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 67 /FPGA/ADCREFOUT))
    (pad 1 smd roundrect (at -0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 66 /FPGA/ADCREF))
    (pad "" smd roundrect (at 0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (pad "" smd roundrect (at -0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (model ${KISYS3DMOD}/Resistor_SMD.3dshapes/R_0201_0603Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Capacitor_SMD:C_0402_1005Metric (layer F.Cu) (tedit 5B301BBE) (tstamp 5EE63330)
    (at 70 44)
    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
    (tags capacitor)
    (path /5BC231CE/5EFC58B7)
    (attr smd)
    (fp_text reference C7 (at 0 -1.17) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 10nF (at 0 1.17) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -0.5 0.25) (end -0.5 -0.25) (layer F.Fab) (width 0.1))
    (fp_line (start -0.5 -0.25) (end 0.5 -0.25) (layer F.Fab) (width 0.1))
    (fp_line (start 0.5 -0.25) (end 0.5 0.25) (layer F.Fab) (width 0.1))
    (fp_line (start 0.5 0.25) (end -0.5 0.25) (layer F.Fab) (width 0.1))
    (fp_line (start -0.93 0.47) (end -0.93 -0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.93 -0.47) (end 0.93 -0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.93 -0.47) (end 0.93 0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.93 0.47) (end -0.93 0.47) (layer F.CrtYd) (width 0.05))
    (fp_text user %R (at 0 0) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (pad 2 smd roundrect (at 0.485 0) (size 0.59 0.64) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 1 GND))
    (pad 1 smd roundrect (at -0.485 0) (size 0.59 0.64) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 66 /FPGA/ADCREF))
    (model ${KISYS3DMOD}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Connector_PinHeader_1.00mm:PinHeader_1x24_P1.00mm_Vertical (layer F.Cu) (tedit 59FED738) (tstamp 5EE5FC58)
    (at 54 20 90)
    (descr "Through hole straight pin header, 1x24, 1.00mm pitch, single row")
    (tags "Through hole pin header THT 1x24 1.00mm single row")
    (path /5EF7DB79)
    (fp_text reference J3 (at 0 -1.56 90) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Conn_01x24_Female (at 0 24.56 90) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -0.3175 -0.5) (end 0.635 -0.5) (layer F.Fab) (width 0.1))
    (fp_line (start 0.635 -0.5) (end 0.635 23.5) (layer F.Fab) (width 0.1))
    (fp_line (start 0.635 23.5) (end -0.635 23.5) (layer F.Fab) (width 0.1))
    (fp_line (start -0.635 23.5) (end -0.635 -0.1825) (layer F.Fab) (width 0.1))
    (fp_line (start -0.635 -0.1825) (end -0.3175 -0.5) (layer F.Fab) (width 0.1))
    (fp_line (start -0.695 23.56) (end -0.394493 23.56) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.394493 23.56) (end 0.695 23.56) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 0.685) (end -0.695 23.56) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.695 0.685) (end 0.695 23.56) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 0.685) (end -0.608276 0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.608276 0.685) (end 0.695 0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 0) (end -0.695 -0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 -0.685) (end 0 -0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start -1.15 -1) (end -1.15 24) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.15 24) (end 1.15 24) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.15 24) (end 1.15 -1) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.15 -1) (end -1.15 -1) (layer F.CrtYd) (width 0.05))
    (fp_text user %R (at 0 11.5) (layer F.Fab)
      (effects (font (size 0.76 0.76) (thickness 0.114)))
    )
    (pad 24 thru_hole oval (at 0 23 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 97 IO37))
    (pad 23 thru_hole oval (at 0 22 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 98 IO36))
    (pad 22 thru_hole oval (at 0 21 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 99 IO35))
    (pad 21 thru_hole oval (at 0 20 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 100 IO34))
    (pad 20 thru_hole oval (at 0 19 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 101 IO33))
    (pad 19 thru_hole oval (at 0 18 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 102 IO32))
    (pad 18 thru_hole oval (at 0 17 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 103 IO31))
    (pad 17 thru_hole oval (at 0 16 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 104 IO30))
    (pad 16 thru_hole oval (at 0 15 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 105 IO29))
    (pad 15 thru_hole oval (at 0 14 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 106 IO28))
    (pad 14 thru_hole oval (at 0 13 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 107 IO27))
    (pad 13 thru_hole oval (at 0 12 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 108 IO26))
    (pad 12 thru_hole oval (at 0 11 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 109 IO25))
    (pad 11 thru_hole oval (at 0 10 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 110 IO24))
    (pad 10 thru_hole oval (at 0 9 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 111 IO23))
    (pad 9 thru_hole oval (at 0 8 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 112 IO22))
    (pad 8 thru_hole oval (at 0 7 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 113 IO21))
    (pad 7 thru_hole oval (at 0 6 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 114 IO20))
    (pad 6 thru_hole oval (at 0 5 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 115 IO19))
    (pad 5 thru_hole oval (at 0 4 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 92 VIN))
    (pad 4 thru_hole oval (at 0 3 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 1 GND))
    (pad 3 thru_hole oval (at 0 2 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 93 +2V8))
    (pad 2 thru_hole oval (at 0 1 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 72 +1V8))
    (pad 1 thru_hole rect (at 0 0 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 2 VIO))
    (model ${KISYS3DMOD}/Connector_PinHeader_1.00mm.3dshapes/PinHeader_1x24_P1.00mm_Vertical.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Connector_PinHeader_1.00mm:PinHeader_1x24_P1.00mm_Vertical (layer F.Cu) (tedit 59FED738) (tstamp 5EE5FBD0)
    (at 54 40 90)
    (descr "Through hole straight pin header, 1x24, 1.00mm pitch, single row")
    (tags "Through hole pin header THT 1x24 1.00mm single row")
    (path /5EF79A02)
    (fp_text reference J1 (at 0 -1.56 90) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Conn_01x24_Female (at 0 24.56 90) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -0.3175 -0.5) (end 0.635 -0.5) (layer F.Fab) (width 0.1))
    (fp_line (start 0.635 -0.5) (end 0.635 23.5) (layer F.Fab) (width 0.1))
    (fp_line (start 0.635 23.5) (end -0.635 23.5) (layer F.Fab) (width 0.1))
    (fp_line (start -0.635 23.5) (end -0.635 -0.1825) (layer F.Fab) (width 0.1))
    (fp_line (start -0.635 -0.1825) (end -0.3175 -0.5) (layer F.Fab) (width 0.1))
    (fp_line (start -0.695 23.56) (end -0.394493 23.56) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.394493 23.56) (end 0.695 23.56) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 0.685) (end -0.695 23.56) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.695 0.685) (end 0.695 23.56) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 0.685) (end -0.608276 0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.608276 0.685) (end 0.695 0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 0) (end -0.695 -0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 -0.685) (end 0 -0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start -1.15 -1) (end -1.15 24) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.15 24) (end 1.15 24) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.15 24) (end 1.15 -1) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.15 -1) (end -1.15 -1) (layer F.CrtYd) (width 0.05))
    (fp_text user %R (at 0 11.5) (layer F.Fab)
      (effects (font (size 0.76 0.76) (thickness 0.114)))
    )
    (pad 24 thru_hole oval (at 0 23 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 73 IO18))
    (pad 23 thru_hole oval (at 0 22 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 74 IO17))
    (pad 22 thru_hole oval (at 0 21 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 75 IO16))
    (pad 21 thru_hole oval (at 0 20 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 76 IO15))
    (pad 20 thru_hole oval (at 0 19 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 77 IO14))
    (pad 19 thru_hole oval (at 0 18 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 78 IO13))
    (pad 18 thru_hole oval (at 0 17 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 79 IO12))
    (pad 17 thru_hole oval (at 0 16 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 80 IO11))
    (pad 16 thru_hole oval (at 0 15 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 81 IO10))
    (pad 15 thru_hole oval (at 0 14 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 82 IO9))
    (pad 14 thru_hole oval (at 0 13 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 83 IO8))
    (pad 13 thru_hole oval (at 0 12 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 84 IO7))
    (pad 12 thru_hole oval (at 0 11 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 85 IO6))
    (pad 11 thru_hole oval (at 0 10 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 86 IO5))
    (pad 10 thru_hole oval (at 0 9 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 87 IO4))
    (pad 9 thru_hole oval (at 0 8 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 88 IO3))
    (pad 8 thru_hole oval (at 0 7 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 89 IO2))
    (pad 7 thru_hole oval (at 0 6 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 90 IO1))
    (pad 6 thru_hole oval (at 0 5 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 91 IO0))
    (pad 5 thru_hole oval (at 0 4 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 92 VIN))
    (pad 4 thru_hole oval (at 0 3 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 1 GND))
    (pad 3 thru_hole oval (at 0 2 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 93 +2V8))
    (pad 2 thru_hole oval (at 0 1 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 72 +1V8))
    (pad 1 thru_hole rect (at 0 0 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 2 VIO))
    (model ${KISYS3DMOD}/Connector_PinHeader_1.00mm.3dshapes/PinHeader_1x24_P1.00mm_Vertical.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module fpc_cam24:FPC_24_CAM (layer F.Cu) (tedit 0) (tstamp 5EE5BB85)
    (at 53 30 270)
    (path /5BC231CE/5EEDB738)
    (attr smd)
    (fp_text reference J2 (at 0 2.45 90) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value CAM (at 0 3.6 90) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -8.7 -1.7) (end -8.7 2.65) (layer F.CrtYd) (width 0.05))
    (fp_line (start -8.7 2.65) (end 8.7 2.65) (layer F.CrtYd) (width 0.05))
    (fp_line (start 8.7 -1.7) (end 8.7 2.65) (layer F.CrtYd) (width 0.05))
    (fp_line (start -8.7 -1.7) (end 8.7 -1.7) (layer F.CrtYd) (width 0.05))
    (fp_line (start 6 0.06) (end 6 -1.48) (layer F.SilkS) (width 0.12))
    (fp_line (start -6 0.06) (end -6 -1.48) (layer F.SilkS) (width 0.12))
    (fp_line (start 8.46 0.06) (end 6 0.06) (layer F.SilkS) (width 0.12))
    (fp_line (start -8.46 0.06) (end -6 0.06) (layer F.SilkS) (width 0.12))
    (fp_line (start 8.46 2.42) (end 8.46 0.06) (layer F.SilkS) (width 0.12))
    (fp_line (start -8.46 2.42) (end -8.46 0.06) (layer F.SilkS) (width 0.12))
    (fp_line (start 6 2.42) (end 8.46 2.42) (layer F.SilkS) (width 0.12))
    (fp_line (start -6 2.42) (end -8.46 2.42) (layer F.SilkS) (width 0.12))
    (fp_line (start 6 1.48) (end 6 2.42) (layer F.SilkS) (width 0.12))
    (fp_line (start -6 1.48) (end -6 2.42) (layer F.SilkS) (width 0.12))
    (fp_line (start -6 1.48) (end 6 1.48) (layer F.SilkS) (width 0.12))
    (fp_line (start -6 -1.48) (end 6 -1.48) (layer F.SilkS) (width 0.12))
    (pad 1 smd rect (at -5.75 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 94 "Net-(J2-Pad1)"))
    (pad 2 smd rect (at -5.25 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 3 smd rect (at -4.75 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 107 IO27))
    (pad 4 smd rect (at -4.25 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 93 +2V8))
    (pad 5 smd rect (at -3.75 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 106 IO28))
    (pad 6 smd rect (at -3.25 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 51 /FPGA/~CSI_RST))
    (pad 7 smd rect (at -2.75 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 52 /FPGA/CSI_VSYNC))
    (pad 8 smd rect (at -2.25 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 53 /FPGA/CSI_PWDN))
    (pad 9 smd rect (at -1.75 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 54 /FPGA/CSI_HSYNC))
    (pad 10 smd rect (at -1.25 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 55 "Net-(J2-Pad10)"))
    (pad 11 smd rect (at -0.75 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 72 +1V8))
    (pad 12 smd rect (at -0.25 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 56 /FPGA/CSI_Y9))
    (pad 13 smd rect (at 0.25 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 57 "Net-(J2-Pad13)"))
    (pad 14 smd rect (at 0.75 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 58 /FPGA/CSI_Y8))
    (pad 15 smd rect (at 1.25 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 16 smd rect (at 1.75 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 59 /FPGA/CSI_Y7))
    (pad 17 smd rect (at 2.25 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 60 /FPGA/CSI_PCLK))
    (pad 18 smd rect (at 2.75 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 61 /FPGA/CSI_Y6))
    (pad 19 smd rect (at 3.25 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 62 /FPGA/CSI_Y2))
    (pad 20 smd rect (at 3.75 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 63 /FPGA/CSI_Y3))
    (pad 21 smd rect (at 4.25 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 64 /FPGA/CSI_Y5))
    (pad 22 smd rect (at 4.75 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 65 /FPGA/CSI_Y4))
    (pad 23 smd rect (at 5.25 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 95 "Net-(J2-Pad23)"))
    (pad 24 smd rect (at 5.75 0 270) (size 0.3 2.6) (layers F.Cu F.Paste F.Mask)
      (net 96 "Net-(J2-Pad24)"))
    (pad 0 smd rect (at -7.35 1.3 270) (size 1.5 2) (layers F.Cu F.Paste F.Mask))
    (pad 0 smd rect (at 7.35 1.3 270) (size 1.5 2) (layers F.Cu F.Paste F.Mask))
  )

  (module Package_DFN_QFN:QFN-48-1EP_7x7mm_P0.5mm_EP5.3x5.3mm (layer F.Cu) (tedit 5DC5F6A5) (tstamp 5EE53BB9)
    (at 70.5 26)
    (descr "QFN, 48 Pin (https://www.trinamic.com/fileadmin/assets/Products/ICs_Documents/TMC2041_datasheet.pdf#page=62), generated with kicad-footprint-generator ipc_noLead_generator.py")
    (tags "QFN NoLead")
    (path /5C7A02C5/5F09FA24)
    (attr smd)
    (fp_text reference U2 (at 0 -4.8) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value ESP32-PICO-D4 (at 0 4.8) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 3.135 -3.61) (end 3.61 -3.61) (layer F.SilkS) (width 0.12))
    (fp_line (start 3.61 -3.61) (end 3.61 -3.135) (layer F.SilkS) (width 0.12))
    (fp_line (start -3.135 3.61) (end -3.61 3.61) (layer F.SilkS) (width 0.12))
    (fp_line (start -3.61 3.61) (end -3.61 3.135) (layer F.SilkS) (width 0.12))
    (fp_line (start 3.135 3.61) (end 3.61 3.61) (layer F.SilkS) (width 0.12))
    (fp_line (start 3.61 3.61) (end 3.61 3.135) (layer F.SilkS) (width 0.12))
    (fp_line (start -3.135 -3.61) (end -3.61 -3.61) (layer F.SilkS) (width 0.12))
    (fp_line (start -2.5 -3.5) (end 3.5 -3.5) (layer F.Fab) (width 0.1))
    (fp_line (start 3.5 -3.5) (end 3.5 3.5) (layer F.Fab) (width 0.1))
    (fp_line (start 3.5 3.5) (end -3.5 3.5) (layer F.Fab) (width 0.1))
    (fp_line (start -3.5 3.5) (end -3.5 -2.5) (layer F.Fab) (width 0.1))
    (fp_line (start -3.5 -2.5) (end -2.5 -3.5) (layer F.Fab) (width 0.1))
    (fp_line (start -4.1 -4.1) (end -4.1 4.1) (layer F.CrtYd) (width 0.05))
    (fp_line (start -4.1 4.1) (end 4.1 4.1) (layer F.CrtYd) (width 0.05))
    (fp_line (start 4.1 4.1) (end 4.1 -4.1) (layer F.CrtYd) (width 0.05))
    (fp_line (start 4.1 -4.1) (end -4.1 -4.1) (layer F.CrtYd) (width 0.05))
    (fp_text user %R (at 0 0) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad "" smd roundrect (at 1.98 1.98) (size 1.07 1.07) (layers F.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at 1.98 0.66) (size 1.07 1.07) (layers F.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at 1.98 -0.66) (size 1.07 1.07) (layers F.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at 1.98 -1.98) (size 1.07 1.07) (layers F.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at 0.66 1.98) (size 1.07 1.07) (layers F.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at 0.66 0.66) (size 1.07 1.07) (layers F.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at 0.66 -0.66) (size 1.07 1.07) (layers F.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at 0.66 -1.98) (size 1.07 1.07) (layers F.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at -0.66 1.98) (size 1.07 1.07) (layers F.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at -0.66 0.66) (size 1.07 1.07) (layers F.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at -0.66 -0.66) (size 1.07 1.07) (layers F.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at -0.66 -1.98) (size 1.07 1.07) (layers F.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at -1.98 1.98) (size 1.07 1.07) (layers F.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at -1.98 0.66) (size 1.07 1.07) (layers F.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at -1.98 -0.66) (size 1.07 1.07) (layers F.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at -1.98 -1.98) (size 1.07 1.07) (layers F.Paste) (roundrect_rratio 0.233645))
    (pad 49 smd rect (at 0 0) (size 5.3 5.3) (layers F.Cu F.Mask)
      (net 1 GND))
    (pad 48 smd roundrect (at -2.75 -3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 32 "Net-(U2-Pad48)"))
    (pad 47 smd roundrect (at -2.25 -3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 33 "Net-(U2-Pad47)"))
    (pad 46 smd roundrect (at -1.75 -3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 34 "Net-(U2-Pad1)"))
    (pad 45 smd roundrect (at -1.25 -3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 35 "Net-(U2-Pad45)"))
    (pad 44 smd roundrect (at -0.75 -3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 36 "Net-(U2-Pad44)"))
    (pad 43 smd roundrect (at -0.25 -3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 34 "Net-(U2-Pad1)"))
    (pad 42 smd roundrect (at 0.25 -3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 125 "/WIFI, BT, RT/FPGA_PROGRAMN"))
    (pad 41 smd roundrect (at 0.75 -3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 78 IO13))
    (pad 40 smd roundrect (at 1.25 -3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 77 IO14))
    (pad 39 smd roundrect (at 1.75 -3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 116 "/WIFI, BT, RT/IO2_PULL"))
    (pad 38 smd roundrect (at 2.25 -3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 71 /FPGA/FLASH_MISO))
    (pad 37 smd roundrect (at 2.75 -3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 37 "Net-(U2-Pad37)"))
    (pad 36 smd roundrect (at 3.45 -2.75) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 69 /FPGA/FLASH_MOSI))
    (pad 35 smd roundrect (at 3.45 -2.25) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 126 "/WIFI, BT, RT/FLASH_CLK"))
    (pad 34 smd roundrect (at 3.45 -1.75) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 68 /FPGA/INITN))
    (pad 33 smd roundrect (at 3.45 -1.25) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 38 "Net-(U2-Pad33)"))
    (pad 32 smd roundrect (at 3.45 -0.75) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 39 "Net-(U2-Pad32)"))
    (pad 31 smd roundrect (at 3.45 -0.25) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 40 "Net-(U2-Pad31)"))
    (pad 30 smd roundrect (at 3.45 0.25) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 41 "Net-(U2-Pad30)"))
    (pad 29 smd roundrect (at 3.45 0.75) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 75 IO16))
    (pad 28 smd roundrect (at 3.45 1.25) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 76 IO15))
    (pad 27 smd roundrect (at 3.45 1.75) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 42 "Net-(U2-Pad27)"))
    (pad 26 smd roundrect (at 3.45 2.25) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 43 "Net-(U2-Pad26)"))
    (pad 25 smd roundrect (at 3.45 2.75) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 44 "Net-(U2-Pad25)"))
    (pad 24 smd roundrect (at 2.75 3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 118 /FPGA/SDIO1_DAT1))
    (pad 23 smd roundrect (at 2.25 3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 99 IO35))
    (pad 22 smd roundrect (at 1.75 3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 117 /FPGA/SDIO1_DAT0))
    (pad 21 smd roundrect (at 1.25 3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 121 /FPGA/SDIO1_CMD))
    (pad 20 smd roundrect (at 0.75 3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 120 /FPGA/SDIO1_DAT3))
    (pad 19 smd roundrect (at 0.25 3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 45 "Net-(U2-Pad19)"))
    (pad 18 smd roundrect (at -0.25 3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 119 /FPGA/SDIO1_DAT2))
    (pad 17 smd roundrect (at -0.75 3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 123 /FPGA/SDIO1_CLK))
    (pad 16 smd roundrect (at -1.25 3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 129 "/WIFI, BT, RT/WP"))
    (pad 15 smd roundrect (at -1.75 3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 127 "/WIFI, BT, RT/CS"))
    (pad 14 smd roundrect (at -2.25 3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 128 "/WIFI, BT, RT/HOLD"))
    (pad 13 smd roundrect (at -2.75 3.45) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 133 "Net-(U2-Pad13)"))
    (pad 12 smd roundrect (at -3.45 2.75) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 134 "Net-(U2-Pad12)"))
    (pad 11 smd roundrect (at -3.45 2.25) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 74 IO17))
    (pad 10 smd roundrect (at -3.45 1.75) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 135 "Net-(U2-Pad10)"))
    (pad 9 smd roundrect (at -3.45 1.25) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 46 "Net-(U2-Pad9)"))
    (pad 8 smd roundrect (at -3.45 0.75) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 100 IO34))
    (pad 7 smd roundrect (at -3.45 0.25) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 101 IO33))
    (pad 6 smd roundrect (at -3.45 -0.25) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 70 /FPGA/DONE))
    (pad 5 smd roundrect (at -3.45 -0.75) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 73 IO18))
    (pad 4 smd roundrect (at -3.45 -1.25) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 47 "Net-(U2-Pad3)"))
    (pad 3 smd roundrect (at -3.45 -1.75) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 47 "Net-(U2-Pad3)"))
    (pad 2 smd roundrect (at -3.45 -2.25) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 48 "Net-(U2-Pad2)"))
    (pad 1 smd roundrect (at -3.45 -2.75) (size 0.8 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 34 "Net-(U2-Pad1)"))
    (model ${KISYS3DMOD}/Package_DFN_QFN.3dshapes/QFN-48-1EP_7x7mm_P0.5mm_EP5.3x5.3mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module footprints:BGA285N50P18X18_1000X1000X130N (layer F.Cu) (tedit 5EE4D810) (tstamp 5EE53B63)
    (at 60.5 26.5)
    (path /5BC231CB/5EED90AF)
    (fp_text reference U1 (at -2.825 -7.635) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.015)))
    )
    (fp_text value LFE5UM-25F-7MG285C (at 13.05 6.635) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.015)))
    )
    (fp_circle (center -5.5 -4.25) (end -5.4 -4.25) (layer F.SilkS) (width 0.2))
    (fp_circle (center -5.5 -4.25) (end -5.4 -4.25) (layer F.Fab) (width 0.2))
    (fp_line (start 5 5) (end -5 5) (layer F.Fab) (width 0.127))
    (fp_line (start 5 -5) (end -5 -5) (layer F.Fab) (width 0.127))
    (fp_line (start 5 5) (end 5 -5) (layer F.Fab) (width 0.127))
    (fp_line (start -5 5) (end -5 -5) (layer F.Fab) (width 0.127))
    (fp_line (start 5 5) (end 2.5 5) (layer F.SilkS) (width 0.127))
    (fp_line (start 5 5) (end 5 2.5) (layer F.SilkS) (width 0.127))
    (fp_line (start -5 5) (end -2.5 5) (layer F.SilkS) (width 0.127))
    (fp_line (start -5 5) (end -5 2.5) (layer F.SilkS) (width 0.127))
    (fp_line (start -5 -5) (end -2.5 -5) (layer F.SilkS) (width 0.127))
    (fp_line (start -5 -5) (end -5 -2.5) (layer F.SilkS) (width 0.127))
    (fp_line (start 5 -5) (end 2.5 -5) (layer F.SilkS) (width 0.127))
    (fp_line (start 5 -5) (end 5 -2.5) (layer F.SilkS) (width 0.127))
    (fp_line (start -6 6) (end 6 6) (layer F.CrtYd) (width 0.05))
    (fp_line (start -6 -6) (end 6 -6) (layer F.CrtYd) (width 0.05))
    (fp_line (start -6 6) (end -6 -6) (layer F.CrtYd) (width 0.05))
    (fp_line (start 6 6) (end 6 -6) (layer F.CrtYd) (width 0.05))
    (pad V17 smd circle (at 3.75 4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 3 "Net-(U1-PadV17)"))
    (pad V16 smd circle (at 3.25 4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 68 /FPGA/INITN))
    (pad V15 smd circle (at 2.75 4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad V14 smd circle (at 2.25 4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 102 IO32))
    (pad V13 smd circle (at 1.75 4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 103 IO31))
    (pad V12 smd circle (at 1.25 4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 4 "Net-(U1-PadV12)"))
    (pad V11 smd circle (at 0.75 4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 5 "Net-(U1-PadV11)"))
    (pad V10 smd circle (at 0.25 4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad V9 smd circle (at -0.25 4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 7 "Net-(U1-PadV9)"))
    (pad V8 smd circle (at -0.75 4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 8 "Net-(U1-PadV8)"))
    (pad V7 smd circle (at -1.25 4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad V6 smd circle (at -1.75 4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 9 "Net-(U1-PadV6)"))
    (pad V5 smd circle (at -2.25 4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 10 "Net-(U1-PadV5)"))
    (pad V4 smd circle (at -2.75 4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad V3 smd circle (at -3.25 4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 11 "Net-(U1-PadV3)"))
    (pad V2 smd circle (at -3.75 4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 12 "Net-(U1-PadV2)"))
    (pad U18 smd circle (at 4.25 3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 69 /FPGA/FLASH_MOSI))
    (pad U17 smd circle (at 3.75 3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 13 "Net-(U1-PadU17)"))
    (pad U16 smd circle (at 3.25 3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 126 "/WIFI, BT, RT/FLASH_CLK"))
    (pad U15 smd circle (at 2.75 3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 70 /FPGA/DONE))
    (pad U14 smd circle (at 2.25 3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad U13 smd circle (at 1.75 3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 97 IO37))
    (pad U12 smd circle (at 1.25 3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 14 "Net-(U1-PadU12)"))
    (pad U11 smd circle (at 0.75 3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad U10 smd circle (at 0.25 3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad U9 smd circle (at -0.25 3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad U8 smd circle (at -0.75 3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 15 "Net-(U1-PadU8)"))
    (pad U7 smd circle (at -1.25 3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad U6 smd circle (at -1.75 3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 16 "Net-(U1-PadU6)"))
    (pad U5 smd circle (at -2.25 3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad U4 smd circle (at -2.75 3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad U3 smd circle (at -3.25 3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad U2 smd circle (at -3.75 3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad U1 smd circle (at -4.25 3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 17 "Net-(U1-PadU1)"))
    (pad T18 smd circle (at 4.25 3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 71 /FPGA/FLASH_MISO))
    (pad T17 smd circle (at 3.75 3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 18 "Net-(U1-PadT17)"))
    (pad T16 smd circle (at 3.25 3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad T15 smd circle (at 2.75 3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 125 "/WIFI, BT, RT/FPGA_PROGRAMN"))
    (pad T14 smd circle (at 2.25 3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 122 "Net-(R14-Pad1)"))
    (pad T13 smd circle (at 1.75 3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 98 IO36))
    (pad T12 smd circle (at 1.25 3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad T11 smd circle (at 0.75 3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad T10 smd circle (at 0.25 3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad T9 smd circle (at -0.25 3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad T8 smd circle (at -0.75 3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad T7 smd circle (at -1.25 3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad T6 smd circle (at -1.75 3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad T5 smd circle (at -2.25 3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 19 "Net-(U1-PadT5)"))
    (pad T4 smd circle (at -2.75 3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad T3 smd circle (at -3.25 3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad T2 smd circle (at -3.75 3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad T1 smd circle (at -4.25 3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 20 "Net-(U1-PadT1)"))
    (pad R18 smd circle (at 4.25 2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 21 "Net-(U1-PadR18)"))
    (pad R17 smd circle (at 3.75 2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 22 "Net-(U1-PadR17)"))
    (pad R16 smd circle (at 3.25 2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 23 "Net-(U1-PadR16)"))
    (pad R10 smd circle (at 0.25 2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 24 "Net-(U1-PadP10)"))
    (pad R3 smd circle (at -3.25 2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 25 "Net-(U1-PadP5)"))
    (pad R2 smd circle (at -3.75 2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad R1 smd circle (at -4.25 2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad P14 smd circle (at 2.25 2.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 2 VIO))
    (pad P13 smd circle (at 1.75 2.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 26 "Net-(U1-PadE13)"))
    (pad P12 smd circle (at 1.25 2.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad P11 smd circle (at 0.75 2.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 27 "Net-(U1-PadD10)"))
    (pad P10 smd circle (at 0.25 2.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 24 "Net-(U1-PadP10)"))
    (pad P9 smd circle (at -0.25 2.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 27 "Net-(U1-PadD10)"))
    (pad P8 smd circle (at -0.75 2.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad P7 smd circle (at -1.25 2.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 27 "Net-(U1-PadD10)"))
    (pad P6 smd circle (at -1.75 2.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad P5 smd circle (at -2.25 2.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 25 "Net-(U1-PadP5)"))
    (pad N18 smd circle (at 4.25 1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 28 "Net-(U1-PadN18)"))
    (pad N17 smd circle (at 3.75 1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 29 "Net-(U1-PadN17)"))
    (pad N16 smd circle (at 3.25 1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 30 "Net-(U1-PadN16)"))
    (pad N15 smd circle (at 2.75 1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 130 "Net-(U1-PadN15)"))
    (pad N14 smd circle (at 2.25 1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 2 VIO))
    (pad N13 smd circle (at 1.75 1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 2 VIO))
    (pad N12 smd circle (at 1.25 1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad N11 smd circle (at 0.75 1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad N10 smd circle (at 0.25 1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad N9 smd circle (at -0.25 1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad N8 smd circle (at -0.75 1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad N7 smd circle (at -1.25 1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad N6 smd circle (at -1.75 1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 26 "Net-(U1-PadE13)"))
    (pad N5 smd circle (at -2.25 1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 2 VIO))
    (pad N4 smd circle (at -2.75 1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 83 IO8))
    (pad N3 smd circle (at -3.25 1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 82 IO9))
    (pad N2 smd circle (at -3.75 1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 115 IO19))
    (pad N1 smd circle (at -4.25 1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 131 "Net-(U1-PadN1)"))
    (pad M18 smd circle (at 4.25 1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 31 "Net-(U1-PadM18)"))
    (pad M17 smd circle (at 3.75 1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 138 /FPGA/RAM1_ADQ3))
    (pad M16 smd circle (at 3.25 1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 139 /FPGA/RAM1_ADQ2))
    (pad M15 smd circle (at 2.75 1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 27 "Net-(U1-PadD10)"))
    (pad M14 smd circle (at 2.25 1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 2 VIO))
    (pad M13 smd circle (at 1.75 1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad M12 smd circle (at 1.25 1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad M11 smd circle (at 0.75 1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad M10 smd circle (at 0.25 1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad M9 smd circle (at -0.25 1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad M8 smd circle (at -0.75 1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad M7 smd circle (at -1.25 1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad M6 smd circle (at -1.75 1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad M5 smd circle (at -2.25 1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 2 VIO))
    (pad M4 smd circle (at -2.75 1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 27 "Net-(U1-PadD10)"))
    (pad M3 smd circle (at -3.25 1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 89 IO2))
    (pad M2 smd circle (at -3.75 1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 79 IO12))
    (pad M1 smd circle (at -4.25 1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 132 "Net-(U1-PadM1)"))
    (pad L18 smd circle (at 4.25 0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 140 /FPGA/RAM0_ADQ11))
    (pad L17 smd circle (at 3.75 0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad L16 smd circle (at 3.25 0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 141 /FPGA/RAM0_ADQ13))
    (pad L15 smd circle (at 2.75 0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 142 /FPGA/RAM0_ADQ12))
    (pad L14 smd circle (at 2.25 0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad L13 smd circle (at 1.75 0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad L12 smd circle (at 1.25 0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad L11 smd circle (at 0.75 0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad L10 smd circle (at 0.25 0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad L9 smd circle (at -0.25 0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad L8 smd circle (at -0.75 0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad L7 smd circle (at -1.25 0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad L6 smd circle (at -1.75 0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad L5 smd circle (at -2.25 0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad L4 smd circle (at -2.75 0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 84 IO7))
    (pad L3 smd circle (at -3.25 0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 88 IO3))
    (pad L2 smd circle (at -3.75 0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad L1 smd circle (at -4.25 0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 80 IO11))
    (pad K18 smd circle (at 4.25 0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 143 /FPGA/RAM0_ADQ7))
    (pad K17 smd circle (at 3.75 0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 144 /FPGA/RAM0_ADQ10))
    (pad K16 smd circle (at 3.25 0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 145 /FPGA/RAM0_ADQ8))
    (pad K15 smd circle (at 2.75 0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 146 /FPGA/RAM0_ADQ9))
    (pad K14 smd circle (at 2.25 0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad K13 smd circle (at 1.75 0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad K12 smd circle (at 1.25 0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad K11 smd circle (at 0.75 0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad K10 smd circle (at 0.25 0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad K9 smd circle (at -0.25 0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad K8 smd circle (at -0.75 0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad K7 smd circle (at -1.25 0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad K6 smd circle (at -1.75 0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad K5 smd circle (at -2.25 0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad K4 smd circle (at -2.75 0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 85 IO6))
    (pad K3 smd circle (at -3.25 0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 87 IO4))
    (pad K2 smd circle (at -3.75 0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 81 IO10))
    (pad K1 smd circle (at -4.25 0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 86 IO5))
    (pad J18 smd circle (at 4.25 -0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 147 /FPGA/RAM0_ADQ6))
    (pad J17 smd circle (at 3.75 -0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 148 /FPGA/RAM1_ADQ0))
    (pad J16 smd circle (at 3.25 -0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 149 /FPGA/RAM0_ADQ5))
    (pad J15 smd circle (at 2.75 -0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 27 "Net-(U1-PadD10)"))
    (pad J14 smd circle (at 2.25 -0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 27 "Net-(U1-PadD10)"))
    (pad J13 smd circle (at 1.75 -0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad J12 smd circle (at 1.25 -0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad J11 smd circle (at 0.75 -0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad J10 smd circle (at 0.25 -0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad J9 smd circle (at -0.25 -0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad J8 smd circle (at -0.75 -0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad J7 smd circle (at -1.25 -0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad J6 smd circle (at -1.75 -0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad J5 smd circle (at -2.25 -0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 27 "Net-(U1-PadD10)"))
    (pad J4 smd circle (at -2.75 -0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 27 "Net-(U1-PadD10)"))
    (pad J3 smd circle (at -3.25 -0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 109 IO25))
    (pad J2 smd circle (at -3.75 -0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 66 /FPGA/ADCREF))
    (pad J1 smd circle (at -4.25 -0.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 114 IO20))
    (pad H18 smd circle (at 4.25 -0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 150 /FPGA/RAM1_ADQ1))
    (pad H17 smd circle (at 3.75 -0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 151 /FPGA/RAM0_ADQ1))
    (pad H16 smd circle (at 3.25 -0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 152 /FPGA/RAM0_ADQ4))
    (pad H15 smd circle (at 2.75 -0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 153 /FPGA/RAM0_ADQ3))
    (pad H14 smd circle (at 2.25 -0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 72 +1V8))
    (pad H13 smd circle (at 1.75 -0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad H12 smd circle (at 1.25 -0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad H11 smd circle (at 0.75 -0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad H10 smd circle (at 0.25 -0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad H9 smd circle (at -0.25 -0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad H8 smd circle (at -0.75 -0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad H7 smd circle (at -1.25 -0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad H6 smd circle (at -1.75 -0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad H5 smd circle (at -2.25 -0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 2 VIO))
    (pad H4 smd circle (at -2.75 -0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 266 "Net-(U1-PadH4)"))
    (pad H3 smd circle (at -3.25 -0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 111 IO23))
    (pad H2 smd circle (at -3.75 -0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 108 IO26))
    (pad H1 smd circle (at -4.25 -0.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 112 IO22))
    (pad G18 smd circle (at 4.25 -1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 154 /FPGA/RAM0_ADQ0))
    (pad G17 smd circle (at 3.75 -1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad G16 smd circle (at 3.25 -1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 155 /FPGA/RAM0_A21))
    (pad G15 smd circle (at 2.75 -1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 156 /FPGA/RAM0_ADQ2))
    (pad G14 smd circle (at 2.25 -1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 72 +1V8))
    (pad G13 smd circle (at 1.75 -1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad G12 smd circle (at 1.25 -1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad G11 smd circle (at 0.75 -1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad G10 smd circle (at 0.25 -1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad G9 smd circle (at -0.25 -1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad G8 smd circle (at -0.75 -1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad G7 smd circle (at -1.25 -1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad G6 smd circle (at -1.75 -1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad G5 smd circle (at -2.25 -1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 2 VIO))
    (pad G4 smd circle (at -2.75 -1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 267 "Net-(U1-PadG4)"))
    (pad G3 smd circle (at -3.25 -1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 110 IO24))
    (pad G2 smd circle (at -3.75 -1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad G1 smd circle (at -4.25 -1.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 90 IO1))
    (pad F18 smd circle (at 4.25 -1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 157 /FPGA/RAM0_A17))
    (pad F17 smd circle (at 3.75 -1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 158 /FPGA/RAM0_A18))
    (pad F16 smd circle (at 3.25 -1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 159 /FPGA/RAM0_A19))
    (pad F15 smd circle (at 2.75 -1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 160 /FPGA/RAM0_A20))
    (pad F14 smd circle (at 2.25 -1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad F13 smd circle (at 1.75 -1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad F12 smd circle (at 1.25 -1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad F11 smd circle (at 0.75 -1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad F10 smd circle (at 0.25 -1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad F9 smd circle (at -0.25 -1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad F8 smd circle (at -0.75 -1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad F7 smd circle (at -1.25 -1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad F6 smd circle (at -1.75 -1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad F5 smd circle (at -2.25 -1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad F4 smd circle (at -2.75 -1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 268 "Net-(U1-PadF4)"))
    (pad F3 smd circle (at -3.25 -1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 269 "Net-(U1-PadF3)"))
    (pad F2 smd circle (at -3.75 -1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 91 IO0))
    (pad F1 smd circle (at -4.25 -1.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 113 IO21))
    (pad E14 smd circle (at 2.25 -2.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad E13 smd circle (at 1.75 -2.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 26 "Net-(U1-PadE13)"))
    (pad E12 smd circle (at 1.25 -2.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad E11 smd circle (at 0.75 -2.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad E10 smd circle (at 0.25 -2.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad E9 smd circle (at -0.25 -2.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad E8 smd circle (at -0.75 -2.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad E7 smd circle (at -1.25 -2.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad E6 smd circle (at -1.75 -2.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 26 "Net-(U1-PadE13)"))
    (pad E5 smd circle (at -2.25 -2.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad D18 smd circle (at 4.25 -2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 161 /FPGA/RAM0_A16))
    (pad D17 smd circle (at 3.75 -2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 162 /FPGA/RAM0_ADQ14))
    (pad D16 smd circle (at 3.25 -2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 63 /FPGA/CSI_Y3))
    (pad D15 smd circle (at 2.75 -2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 65 /FPGA/CSI_Y4))
    (pad D13 smd circle (at 1.75 -2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 61 /FPGA/CSI_Y6))
    (pad D12 smd circle (at 1.25 -2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 2 VIO))
    (pad D11 smd circle (at 0.75 -2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 27 "Net-(U1-PadD10)"))
    (pad D10 smd circle (at 0.25 -2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 27 "Net-(U1-PadD10)"))
    (pad D9 smd circle (at -0.25 -2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 27 "Net-(U1-PadD10)"))
    (pad D8 smd circle (at -0.75 -2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 27 "Net-(U1-PadD10)"))
    (pad D7 smd circle (at -1.25 -2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 2 VIO))
    (pad D6 smd circle (at -1.75 -2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 163 /FPGA/RAM1_ADQ8))
    (pad D4 smd circle (at -2.75 -2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 164 /FPGA/RAM1_A21))
    (pad D3 smd circle (at -3.25 -2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 165 /FPGA/RAM1_ADQ12))
    (pad D2 smd circle (at -3.75 -2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 166 /FPGA/RAM1_A17))
    (pad D1 smd circle (at -4.25 -2.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 167 /FPGA/RAM1_A20))
    (pad C18 smd circle (at 4.25 -3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 168 /FPGA/RAM0_ADQ15))
    (pad C17 smd circle (at 3.75 -3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 104 IO30))
    (pad C16 smd circle (at 3.25 -3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 60 /FPGA/CSI_PCLK))
    (pad C15 smd circle (at 2.75 -3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 53 /FPGA/CSI_PWDN))
    (pad C13 smd circle (at 1.75 -3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 64 /FPGA/CSI_Y5))
    (pad C12 smd circle (at 1.25 -3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 58 /FPGA/CSI_Y8))
    (pad C11 smd circle (at 0.75 -3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 121 /FPGA/SDIO1_CMD))
    (pad C10 smd circle (at 0.25 -3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 120 /FPGA/SDIO1_DAT3))
    (pad C9 smd circle (at -0.25 -3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 169 /FPGA/RAM2_ADQ11))
    (pad C8 smd circle (at -0.75 -3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 170 /FPGA/RAM2_ADQ9))
    (pad C7 smd circle (at -1.25 -3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 171 /FPGA/RAM1_ADQ10))
    (pad C6 smd circle (at -1.75 -3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 172 /FPGA/RAM1_ADQ9))
    (pad C4 smd circle (at -2.75 -3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 67 /FPGA/ADCREFOUT))
    (pad C3 smd circle (at -3.25 -3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 173 "Net-(U1-PadC3)"))
    (pad C2 smd circle (at -3.75 -3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 174 /FPGA/RAM1_ADQ13))
    (pad C1 smd circle (at -4.25 -3.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 175 /FPGA/RAM1_A19))
    (pad B18 smd circle (at 4.25 -3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 105 IO29))
    (pad B17 smd circle (at 3.75 -3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 106 IO28))
    (pad B16 smd circle (at 3.25 -3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad B15 smd circle (at 2.75 -3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 54 /FPGA/CSI_HSYNC))
    (pad B13 smd circle (at 1.75 -3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 62 /FPGA/CSI_Y2))
    (pad B12 smd circle (at 1.25 -3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 59 /FPGA/CSI_Y7))
    (pad B11 smd circle (at 0.75 -3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 123 /FPGA/SDIO1_CLK))
    (pad B10 smd circle (at 0.25 -3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 119 /FPGA/SDIO1_DAT2))
    (pad B9 smd circle (at -0.25 -3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 176 /FPGA/RAM2_ADQ10))
    (pad B8 smd circle (at -0.75 -3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 177 /FPGA/RAM2_ADQ8))
    (pad B7 smd circle (at -1.25 -3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 178 /FPGA/RAM1_ADQ11))
    (pad B6 smd circle (at -1.75 -3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 179 /FPGA/RAM1_ADQ6))
    (pad B4 smd circle (at -2.75 -3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 180 "Net-(U1-PadB4)"))
    (pad B3 smd circle (at -3.25 -3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(U1-PadB16)"))
    (pad B2 smd circle (at -3.75 -3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 181 /FPGA/RAM1_ADQ15))
    (pad B1 smd circle (at -4.25 -3.75) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 182 /FPGA/RAM1_A18))
    (pad A17 smd circle (at 3.75 -4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 107 IO27))
    (pad A16 smd circle (at 3.25 -4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 124 /FPGA/CSI_MCLK))
    (pad A15 smd circle (at 2.75 -4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 52 /FPGA/CSI_VSYNC))
    (pad A13 smd circle (at 1.75 -4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 51 /FPGA/~CSI_RST))
    (pad A12 smd circle (at 1.25 -4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 56 /FPGA/CSI_Y9))
    (pad A11 smd circle (at 0.75 -4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 117 /FPGA/SDIO1_DAT0))
    (pad A10 smd circle (at 0.25 -4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 118 /FPGA/SDIO1_DAT1))
    (pad A9 smd circle (at -0.25 -4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 183 /FPGA/RAM2_ADQ12))
    (pad A8 smd circle (at -0.75 -4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 184 /FPGA/RAM2_ADQ13))
    (pad A7 smd circle (at -1.25 -4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 185 /FPGA/RAM1_ADQ7))
    (pad A6 smd circle (at -1.75 -4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 186 /FPGA/RAM1_ADQ4))
    (pad A4 smd circle (at -2.75 -4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 187 /FPGA/RAM1_ADQ5))
    (pad A3 smd circle (at -3.25 -4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 188 /FPGA/RAM1_ADQ14))
    (pad A2 smd circle (at -3.75 -4.25) (size 0.35 0.35) (layers F.Cu F.Paste F.Mask)
      (net 189 /FPGA/RAM1_A16))
  )

  (module Capacitor_SMD:C_0402_1005Metric (layer F.Cu) (tedit 5B301BBE) (tstamp 5EE539BF)
    (at 67 44)
    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
    (tags capacitor)
    (path /5BC231CE/5F084D07)
    (attr smd)
    (fp_text reference C1 (at 0 -1.17) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 100nF (at 0 1.17) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -0.5 0.25) (end -0.5 -0.25) (layer F.Fab) (width 0.1))
    (fp_line (start -0.5 -0.25) (end 0.5 -0.25) (layer F.Fab) (width 0.1))
    (fp_line (start 0.5 -0.25) (end 0.5 0.25) (layer F.Fab) (width 0.1))
    (fp_line (start 0.5 0.25) (end -0.5 0.25) (layer F.Fab) (width 0.1))
    (fp_line (start -0.93 0.47) (end -0.93 -0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.93 -0.47) (end 0.93 -0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.93 -0.47) (end 0.93 0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.93 0.47) (end -0.93 0.47) (layer F.CrtYd) (width 0.05))
    (fp_text user %R (at 0 0) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (pad 2 smd roundrect (at 0.485 0) (size 0.59 0.64) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 136 "Net-(C1-Pad2)"))
    (pad 1 smd roundrect (at -0.485 0) (size 0.59 0.64) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 137 "Net-(C1-Pad1)"))
    (model ${KISYS3DMOD}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (dimension 30 (width 0.15) (layer Dwgs.User)
    (gr_text "30.000 mm" (at 65 15.7) (layer Dwgs.User)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 80 20) (xy 80 16.413579)))
    (feature2 (pts (xy 50 20) (xy 50 16.413579)))
    (crossbar (pts (xy 50 17) (xy 80 17)))
    (arrow1a (pts (xy 80 17) (xy 78.873496 17.586421)))
    (arrow1b (pts (xy 80 17) (xy 78.873496 16.413579)))
    (arrow2a (pts (xy 50 17) (xy 51.126504 17.586421)))
    (arrow2b (pts (xy 50 17) (xy 51.126504 16.413579)))
  )
  (dimension 20 (width 0.15) (layer Dwgs.User)
    (gr_text "20.000 mm" (at 41.7 30 270) (layer Dwgs.User)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 50 40) (xy 42.413579 40)))
    (feature2 (pts (xy 50 20) (xy 42.413579 20)))
    (crossbar (pts (xy 43 20) (xy 43 40)))
    (arrow1a (pts (xy 43 40) (xy 42.413579 38.873496)))
    (arrow1b (pts (xy 43 40) (xy 43.586421 38.873496)))
    (arrow2a (pts (xy 43 20) (xy 42.413579 21.126504)))
    (arrow2b (pts (xy 43 20) (xy 43.586421 21.126504)))
  )
  (gr_line (start 52 40) (end 78 40) (layer Edge.Cuts) (width 0.15) (tstamp 5EE615D4))
  (gr_line (start 50 22) (end 50 38) (layer Edge.Cuts) (width 0.15) (tstamp 5EE615D3))
  (gr_line (start 78 20) (end 52 20) (layer Edge.Cuts) (width 0.15) (tstamp 5EE615D2))
  (gr_line (start 80 22) (end 80 38) (layer Edge.Cuts) (width 0.15) (tstamp 5EE615CE))
  (gr_arc (start 78 22) (end 80 22) (angle -90) (layer Edge.Cuts) (width 0.15))
  (gr_arc (start 78 38) (end 78 40) (angle -90) (layer Edge.Cuts) (width 0.15))
  (gr_arc (start 52 38) (end 50 38) (angle -90) (layer Edge.Cuts) (width 0.15))
  (gr_arc (start 52 22) (end 52 20) (angle -90) (layer Edge.Cuts) (width 0.15))

)
