{"vcs1":{"timestamp_begin":1677613407.420003580, "rt":0.39, "ut":0.15, "st":0.09}}
{"vcselab":{"timestamp_begin":1677613407.874816650, "rt":0.45, "ut":0.25, "st":0.09}}
{"link":{"timestamp_begin":1677613408.375959190, "rt":0.21, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677613407.109685357}
{"VCS_COMP_START_TIME": 1677613407.109685357}
{"VCS_COMP_END_TIME": 1677613408.652339759}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338076}}
{"stitch_vcselab": {"peak_mem": 238952}}
