// Seed: 4023079487
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wor  id_11 = 1'b0;
  wire id_12;
  reg  id_13;
  wire id_14;
  always @(1'b0) begin : LABEL_0
    if ((1)) begin : LABEL_0
      id_13 <= 1;
    end
  end
  assign id_6[1'b0] = 1 ? 1 == 1 : 1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_10,
      id_12
  );
  wire id_15, id_16, id_17;
  wire id_18;
endmodule
