[submodule "ip/clk_divider"]
	path = ip/clk_divider
	url = https://github.com/niiichtsy/verilog_misc_modules.git
