
MotionControl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ad00  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000055c  0800aed0  0800aed0  0001aed0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b42c  0800b42c  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800b42c  0800b42c  0001b42c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b434  0800b434  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b434  0800b434  0001b434  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b438  0800b438  0001b438  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800b43c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012d4  200001ec  0800b628  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200014c0  0800b628  000214c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000190fb  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000425a  00000000  00000000  00039317  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010c8  00000000  00000000  0003d578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e40  00000000  00000000  0003e640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025d6c  00000000  00000000  0003f480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bf21  00000000  00000000  000651ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dad5c  00000000  00000000  0008110d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015be69  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005258  00000000  00000000  0015bebc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001ec 	.word	0x200001ec
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800aeb8 	.word	0x0800aeb8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f0 	.word	0x200001f0
 800020c:	0800aeb8 	.word	0x0800aeb8

08000210 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 8000210:	b672      	cpsid	i
    STR     r1, [r0]                                @ Setup first unused memory pointer
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 8000212:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000216:	491a      	ldr	r1, [pc, #104]	; (8000280 <__tx_DBGHandler+0x6>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 8000218:	f8c0 1d08 	str.w	r1, [r0, #3336]	; 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 800021c:	4819      	ldr	r0, [pc, #100]	; (8000284 <__tx_DBGHandler+0xa>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800021e:	4918      	ldr	r1, [pc, #96]	; (8000280 <__tx_DBGHandler+0x6>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 8000220:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 8000222:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000224:	4818      	ldr	r0, [pc, #96]	; (8000288 <__tx_DBGHandler+0xe>)
    LDR     r1, [r0]                                @ Pickup the current value
 8000226:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 8000228:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 800022c:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 800022e:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 8000232:	f240 5177 	movw	r1, #1399	; 0x577
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 8000236:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000238:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 800023c:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 800023e:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 8000242:	f8c0 1d18 	str.w	r1, [r0, #3352]	; 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 8000246:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 800024a:	f8c0 1d1c 	str.w	r1, [r0, #3356]	; 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800024e:	490f      	ldr	r1, [pc, #60]	; (800028c <__tx_DBGHandler+0x12>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 8000250:	f8c0 1d20 	str.w	r1, [r0, #3360]	; 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 8000254:	4770      	bx	lr

08000256 <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 8000256:	f7ff bffe 	b.w	8000256 <__tx_BadHandler>

0800025a <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 800025a:	f7ff bffe 	b.w	800025a <__tx_HardfaultHandler>

0800025e <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 800025e:	f7ff bffe 	b.w	800025e <__tx_SVCallHandler>

08000262 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 8000262:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000264:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000268:	4770      	bx	lr

0800026a <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 800026a:	b501      	push	{r0, lr}
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800026c:	f000 f890 	bl	8000390 <_tx_timer_interrupt>
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000270:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000274:	4770      	bx	lr

08000276 <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000276:	f7ff bffe 	b.w	8000276 <__tx_NMIHandler>

0800027a <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 800027a:	f7ff bffe 	b.w	800027a <__tx_DBGHandler>
 800027e:	0000      	.short	0x0000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000280:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000284:	20000e78 	.word	0x20000e78
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000288:	e0001000 	.word	0xe0001000
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800028c:	40ff0000 	.word	0x40ff0000

08000290 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 8000290:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000294:	4a2a      	ldr	r2, [pc, #168]	; (8000340 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 8000296:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 8000298:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 800029c:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 80002a0:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 80002a4:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 80002a6:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 80002aa:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 80002ae:	f8c1 0d04 	str.w	r0, [r1, #3332]	; 0xd04
    DSB                                             // Complete all memory accesses
 80002b2:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 80002b6:	f3bf 8f6f 	isb	sy

080002ba <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 80002ba:	e7fe      	b.n	80002ba <__tx_wait_here>

080002bc <PendSV_Handler>:
    BL      _tx_execution_thread_exit               // Call the thread exit function
    POP     {r0, lr}                                // Recover LR
    CPSIE   i                                       // Enable interrupts
#endif

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80002bc:	4821      	ldr	r0, [pc, #132]	; (8000344 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80002be:	4a22      	ldr	r2, [pc, #136]	; (8000348 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 80002c0:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 80002c4:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 80002c6:	b191      	cbz	r1, 80002ee <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 80002c8:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 80002ca:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 80002ce:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80002d2:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 80002d6:	d101      	bne.n	80002dc <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 80002d8:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

080002dc <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002dc:	4c1b      	ldr	r4, [pc, #108]	; (800034c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 80002de:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80002e2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80002e4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80002e8:	b10d      	cbz	r5, 80002ee <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80002ea:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80002ec:	6023      	str	r3, [r4, #0]

080002ee <__tx_ts_new>:

__tx_ts_new:

    /* Now we are looking for a new thread to execute!  */

    CPSID   i                                       // Disable interrupts
 80002ee:	b672      	cpsid	i
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 80002f0:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 80002f2:	b1b1      	cbz	r1, 8000322 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 80002f4:	6001      	str	r1, [r0, #0]
    CPSIE   i                                       // Enable interrupts
 80002f6:	b662      	cpsie	i

080002f8 <__tx_ts_restore>:

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 80002f8:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002fa:	4c14      	ldr	r4, [pc, #80]	; (800034c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 80002fc:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 80002fe:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000302:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000304:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 8000306:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 800030a:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 800030e:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 8000312:	d101      	bne.n	8000318 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 8000314:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000318 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000318:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 800031c:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 8000320:	4770      	bx	lr

08000322 <__tx_ts_wait>:
    /* The following is the idle wait processing... in this case, no threads are ready for execution and the
       system will simply be idle until an interrupt occurs that makes a thread ready. Note that interrupts
       are disabled to allow use of WFI for waiting for a thread to arrive.  */

__tx_ts_wait:
    CPSID   i                                       // Disable interrupts
 8000322:	b672      	cpsid	i
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 8000324:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 8000326:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000328:	b909      	cbnz	r1, 800032e <__tx_ts_ready>
    PUSH    {r0-r3}
    BL      tx_low_power_exit                       // Exit low power mode
    POP     {r0-r3}
#endif

    CPSIE   i                                       // Enable interrupts
 800032a:	b662      	cpsie	i
    B       __tx_ts_wait                            // Loop to continue waiting
 800032c:	e7f9      	b.n	8000322 <__tx_ts_wait>

0800032e <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 800032e:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000332:	f04f 28e0 	mov.w	r8, #3758153728	; 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 8000336:	f8c8 7d04 	str.w	r7, [r8, #3332]	; 0xd04

    /* Re-enable interrupts and restore new thread.  */

    CPSIE   i                                       // Enable interrupts
 800033a:	b662      	cpsie	i
    B       __tx_ts_restore                         // Restore the thread
 800033c:	e7dc      	b.n	80002f8 <__tx_ts_restore>

0800033e <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 800033e:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000340:	20000f14 	.word	0x20000f14
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000344:	20000e7c 	.word	0x20000e7c
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000348:	20000e80 	.word	0x20000e80
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800034c:	20001480 	.word	0x20001480

08000350 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000350:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000352:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000356:	f1a2 0244 	sub.w	r2, r2, #68	; 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800035a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800035e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000360:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000364:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000366:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000368:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800036a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800036c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800036e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000370:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000372:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000374:	6253      	str	r3, [r2, #36]	; 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000376:	6293      	str	r3, [r2, #40]	; 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000378:	62d3      	str	r3, [r2, #44]	; 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800037a:	6313      	str	r3, [r2, #48]	; 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800037c:	6353      	str	r3, [r2, #52]	; 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800037e:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 8000382:	6393      	str	r3, [r2, #56]	; 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000384:	63d1      	str	r1, [r2, #60]	; 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000386:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800038a:	6413      	str	r3, [r2, #64]	; 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800038c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800038e:	4770      	bx	lr

08000390 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 8000390:	4922      	ldr	r1, [pc, #136]	; (800041c <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 8000392:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 8000394:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000398:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 800039a:	4b21      	ldr	r3, [pc, #132]	; (8000420 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 800039c:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 800039e:	b13a      	cbz	r2, 80003b0 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 80003a0:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 80003a4:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 80003a6:	b91a      	cbnz	r2, 80003b0 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80003a8:	4b1e      	ldr	r3, [pc, #120]	; (8000424 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 80003aa:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 80003ae:	6018      	str	r0, [r3, #0]

080003b0 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80003b0:	491d      	ldr	r1, [pc, #116]	; (8000428 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 80003b2:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 80003b4:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 80003b6:	b122      	cbz	r2, 80003c2 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80003b8:	4b1c      	ldr	r3, [pc, #112]	; (800042c <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 80003ba:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 80003be:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 80003c0:	e008      	b.n	80003d4 <__tx_timer_done>

080003c2 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 80003c2:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80003c6:	4b1a      	ldr	r3, [pc, #104]	; (8000430 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 80003c8:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 80003ca:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 80003cc:	d101      	bne.n	80003d2 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80003ce:	4b19      	ldr	r3, [pc, #100]	; (8000434 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 80003d0:	6818      	ldr	r0, [r3, #0]

080003d2 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 80003d2:	6008      	str	r0, [r1, #0]

080003d4 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 80003d4:	4b13      	ldr	r3, [pc, #76]	; (8000424 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 80003d6:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 80003d8:	b912      	cbnz	r2, 80003e0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 80003da:	4914      	ldr	r1, [pc, #80]	; (800042c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003dc:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 80003de:	b1d0      	cbz	r0, 8000416 <__tx_timer_nothing_expired>

080003e0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80003e0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80003e4:	4911      	ldr	r1, [pc, #68]	; (800042c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003e6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80003e8:	b108      	cbz	r0, 80003ee <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80003ea:	f005 fbe7 	bl	8005bbc <_tx_timer_expiration_process>

080003ee <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80003ee:	4b0d      	ldr	r3, [pc, #52]	; (8000424 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 80003f0:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 80003f2:	b172      	cbz	r2, 8000412 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 80003f4:	f005 fac6 	bl	8005984 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80003f8:	480f      	ldr	r0, [pc, #60]	; (8000438 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 80003fa:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 80003fc:	b949      	cbnz	r1, 8000412 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80003fe:	480f      	ldr	r0, [pc, #60]	; (800043c <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 8000400:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000402:	4a0f      	ldr	r2, [pc, #60]	; (8000440 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 8000404:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000406:	480f      	ldr	r0, [pc, #60]	; (8000444 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000408:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    CMP     r1, r3                                  // Are they the same?
 800040c:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 800040e:	d000      	beq.n	8000412 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 8000410:	6002      	str	r2, [r0, #0]

08000412 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 8000412:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000416 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000416:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 800041a:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 800041c:	20000f20 	.word	0x20000f20
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000420:	20001480 	.word	0x20001480
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000424:	20000f24 	.word	0x20000f24
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000428:	20000fb0 	.word	0x20000fb0
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 800042c:	20000fb4 	.word	0x20000fb4
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000430:	20000fac 	.word	0x20000fac
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000434:	20000fa8 	.word	0x20000fa8
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000438:	20000f14 	.word	0x20000f14
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800043c:	20000e7c 	.word	0x20000e7c
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000440:	20000e80 	.word	0x20000e80
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000444:	e000ed04 	.word	0xe000ed04

08000448 <strlen>:
 8000448:	4603      	mov	r3, r0
 800044a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800044e:	2a00      	cmp	r2, #0
 8000450:	d1fb      	bne.n	800044a <strlen+0x2>
 8000452:	1a18      	subs	r0, r3, r0
 8000454:	3801      	subs	r0, #1
 8000456:	4770      	bx	lr
	...

08000460 <memchr>:
 8000460:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000464:	2a10      	cmp	r2, #16
 8000466:	db2b      	blt.n	80004c0 <memchr+0x60>
 8000468:	f010 0f07 	tst.w	r0, #7
 800046c:	d008      	beq.n	8000480 <memchr+0x20>
 800046e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000472:	3a01      	subs	r2, #1
 8000474:	428b      	cmp	r3, r1
 8000476:	d02d      	beq.n	80004d4 <memchr+0x74>
 8000478:	f010 0f07 	tst.w	r0, #7
 800047c:	b342      	cbz	r2, 80004d0 <memchr+0x70>
 800047e:	d1f6      	bne.n	800046e <memchr+0xe>
 8000480:	b4f0      	push	{r4, r5, r6, r7}
 8000482:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000486:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800048a:	f022 0407 	bic.w	r4, r2, #7
 800048e:	f07f 0700 	mvns.w	r7, #0
 8000492:	2300      	movs	r3, #0
 8000494:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000498:	3c08      	subs	r4, #8
 800049a:	ea85 0501 	eor.w	r5, r5, r1
 800049e:	ea86 0601 	eor.w	r6, r6, r1
 80004a2:	fa85 f547 	uadd8	r5, r5, r7
 80004a6:	faa3 f587 	sel	r5, r3, r7
 80004aa:	fa86 f647 	uadd8	r6, r6, r7
 80004ae:	faa5 f687 	sel	r6, r5, r7
 80004b2:	b98e      	cbnz	r6, 80004d8 <memchr+0x78>
 80004b4:	d1ee      	bne.n	8000494 <memchr+0x34>
 80004b6:	bcf0      	pop	{r4, r5, r6, r7}
 80004b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80004bc:	f002 0207 	and.w	r2, r2, #7
 80004c0:	b132      	cbz	r2, 80004d0 <memchr+0x70>
 80004c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80004c6:	3a01      	subs	r2, #1
 80004c8:	ea83 0301 	eor.w	r3, r3, r1
 80004cc:	b113      	cbz	r3, 80004d4 <memchr+0x74>
 80004ce:	d1f8      	bne.n	80004c2 <memchr+0x62>
 80004d0:	2000      	movs	r0, #0
 80004d2:	4770      	bx	lr
 80004d4:	3801      	subs	r0, #1
 80004d6:	4770      	bx	lr
 80004d8:	2d00      	cmp	r5, #0
 80004da:	bf06      	itte	eq
 80004dc:	4635      	moveq	r5, r6
 80004de:	3803      	subeq	r0, #3
 80004e0:	3807      	subne	r0, #7
 80004e2:	f015 0f01 	tst.w	r5, #1
 80004e6:	d107      	bne.n	80004f8 <memchr+0x98>
 80004e8:	3001      	adds	r0, #1
 80004ea:	f415 7f80 	tst.w	r5, #256	; 0x100
 80004ee:	bf02      	ittt	eq
 80004f0:	3001      	addeq	r0, #1
 80004f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80004f6:	3001      	addeq	r0, #1
 80004f8:	bcf0      	pop	{r4, r5, r6, r7}
 80004fa:	3801      	subs	r0, #1
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <__aeabi_drsub>:
 8000500:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000504:	e002      	b.n	800050c <__adddf3>
 8000506:	bf00      	nop

08000508 <__aeabi_dsub>:
 8000508:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800050c <__adddf3>:
 800050c:	b530      	push	{r4, r5, lr}
 800050e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000512:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000516:	ea94 0f05 	teq	r4, r5
 800051a:	bf08      	it	eq
 800051c:	ea90 0f02 	teqeq	r0, r2
 8000520:	bf1f      	itttt	ne
 8000522:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000526:	ea55 0c02 	orrsne.w	ip, r5, r2
 800052a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800052e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000532:	f000 80e2 	beq.w	80006fa <__adddf3+0x1ee>
 8000536:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800053a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800053e:	bfb8      	it	lt
 8000540:	426d      	neglt	r5, r5
 8000542:	dd0c      	ble.n	800055e <__adddf3+0x52>
 8000544:	442c      	add	r4, r5
 8000546:	ea80 0202 	eor.w	r2, r0, r2
 800054a:	ea81 0303 	eor.w	r3, r1, r3
 800054e:	ea82 0000 	eor.w	r0, r2, r0
 8000552:	ea83 0101 	eor.w	r1, r3, r1
 8000556:	ea80 0202 	eor.w	r2, r0, r2
 800055a:	ea81 0303 	eor.w	r3, r1, r3
 800055e:	2d36      	cmp	r5, #54	; 0x36
 8000560:	bf88      	it	hi
 8000562:	bd30      	pophi	{r4, r5, pc}
 8000564:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000568:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800056c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000570:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000574:	d002      	beq.n	800057c <__adddf3+0x70>
 8000576:	4240      	negs	r0, r0
 8000578:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800057c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000580:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000584:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000588:	d002      	beq.n	8000590 <__adddf3+0x84>
 800058a:	4252      	negs	r2, r2
 800058c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000590:	ea94 0f05 	teq	r4, r5
 8000594:	f000 80a7 	beq.w	80006e6 <__adddf3+0x1da>
 8000598:	f1a4 0401 	sub.w	r4, r4, #1
 800059c:	f1d5 0e20 	rsbs	lr, r5, #32
 80005a0:	db0d      	blt.n	80005be <__adddf3+0xb2>
 80005a2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005a6:	fa22 f205 	lsr.w	r2, r2, r5
 80005aa:	1880      	adds	r0, r0, r2
 80005ac:	f141 0100 	adc.w	r1, r1, #0
 80005b0:	fa03 f20e 	lsl.w	r2, r3, lr
 80005b4:	1880      	adds	r0, r0, r2
 80005b6:	fa43 f305 	asr.w	r3, r3, r5
 80005ba:	4159      	adcs	r1, r3
 80005bc:	e00e      	b.n	80005dc <__adddf3+0xd0>
 80005be:	f1a5 0520 	sub.w	r5, r5, #32
 80005c2:	f10e 0e20 	add.w	lr, lr, #32
 80005c6:	2a01      	cmp	r2, #1
 80005c8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005cc:	bf28      	it	cs
 80005ce:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005d2:	fa43 f305 	asr.w	r3, r3, r5
 80005d6:	18c0      	adds	r0, r0, r3
 80005d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e0:	d507      	bpl.n	80005f2 <__adddf3+0xe6>
 80005e2:	f04f 0e00 	mov.w	lr, #0
 80005e6:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ea:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005ee:	eb6e 0101 	sbc.w	r1, lr, r1
 80005f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005f6:	d31b      	bcc.n	8000630 <__adddf3+0x124>
 80005f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005fc:	d30c      	bcc.n	8000618 <__adddf3+0x10c>
 80005fe:	0849      	lsrs	r1, r1, #1
 8000600:	ea5f 0030 	movs.w	r0, r0, rrx
 8000604:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000608:	f104 0401 	add.w	r4, r4, #1
 800060c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000610:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000614:	f080 809a 	bcs.w	800074c <__adddf3+0x240>
 8000618:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	ea41 0105 	orr.w	r1, r1, r5
 800062e:	bd30      	pop	{r4, r5, pc}
 8000630:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000634:	4140      	adcs	r0, r0
 8000636:	eb41 0101 	adc.w	r1, r1, r1
 800063a:	3c01      	subs	r4, #1
 800063c:	bf28      	it	cs
 800063e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000642:	d2e9      	bcs.n	8000618 <__adddf3+0x10c>
 8000644:	f091 0f00 	teq	r1, #0
 8000648:	bf04      	itt	eq
 800064a:	4601      	moveq	r1, r0
 800064c:	2000      	moveq	r0, #0
 800064e:	fab1 f381 	clz	r3, r1
 8000652:	bf08      	it	eq
 8000654:	3320      	addeq	r3, #32
 8000656:	f1a3 030b 	sub.w	r3, r3, #11
 800065a:	f1b3 0220 	subs.w	r2, r3, #32
 800065e:	da0c      	bge.n	800067a <__adddf3+0x16e>
 8000660:	320c      	adds	r2, #12
 8000662:	dd08      	ble.n	8000676 <__adddf3+0x16a>
 8000664:	f102 0c14 	add.w	ip, r2, #20
 8000668:	f1c2 020c 	rsb	r2, r2, #12
 800066c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000670:	fa21 f102 	lsr.w	r1, r1, r2
 8000674:	e00c      	b.n	8000690 <__adddf3+0x184>
 8000676:	f102 0214 	add.w	r2, r2, #20
 800067a:	bfd8      	it	le
 800067c:	f1c2 0c20 	rsble	ip, r2, #32
 8000680:	fa01 f102 	lsl.w	r1, r1, r2
 8000684:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000688:	bfdc      	itt	le
 800068a:	ea41 010c 	orrle.w	r1, r1, ip
 800068e:	4090      	lslle	r0, r2
 8000690:	1ae4      	subs	r4, r4, r3
 8000692:	bfa2      	ittt	ge
 8000694:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000698:	4329      	orrge	r1, r5
 800069a:	bd30      	popge	{r4, r5, pc}
 800069c:	ea6f 0404 	mvn.w	r4, r4
 80006a0:	3c1f      	subs	r4, #31
 80006a2:	da1c      	bge.n	80006de <__adddf3+0x1d2>
 80006a4:	340c      	adds	r4, #12
 80006a6:	dc0e      	bgt.n	80006c6 <__adddf3+0x1ba>
 80006a8:	f104 0414 	add.w	r4, r4, #20
 80006ac:	f1c4 0220 	rsb	r2, r4, #32
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f302 	lsl.w	r3, r1, r2
 80006b8:	ea40 0003 	orr.w	r0, r0, r3
 80006bc:	fa21 f304 	lsr.w	r3, r1, r4
 80006c0:	ea45 0103 	orr.w	r1, r5, r3
 80006c4:	bd30      	pop	{r4, r5, pc}
 80006c6:	f1c4 040c 	rsb	r4, r4, #12
 80006ca:	f1c4 0220 	rsb	r2, r4, #32
 80006ce:	fa20 f002 	lsr.w	r0, r0, r2
 80006d2:	fa01 f304 	lsl.w	r3, r1, r4
 80006d6:	ea40 0003 	orr.w	r0, r0, r3
 80006da:	4629      	mov	r1, r5
 80006dc:	bd30      	pop	{r4, r5, pc}
 80006de:	fa21 f004 	lsr.w	r0, r1, r4
 80006e2:	4629      	mov	r1, r5
 80006e4:	bd30      	pop	{r4, r5, pc}
 80006e6:	f094 0f00 	teq	r4, #0
 80006ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006ee:	bf06      	itte	eq
 80006f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006f4:	3401      	addeq	r4, #1
 80006f6:	3d01      	subne	r5, #1
 80006f8:	e74e      	b.n	8000598 <__adddf3+0x8c>
 80006fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006fe:	bf18      	it	ne
 8000700:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000704:	d029      	beq.n	800075a <__adddf3+0x24e>
 8000706:	ea94 0f05 	teq	r4, r5
 800070a:	bf08      	it	eq
 800070c:	ea90 0f02 	teqeq	r0, r2
 8000710:	d005      	beq.n	800071e <__adddf3+0x212>
 8000712:	ea54 0c00 	orrs.w	ip, r4, r0
 8000716:	bf04      	itt	eq
 8000718:	4619      	moveq	r1, r3
 800071a:	4610      	moveq	r0, r2
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea91 0f03 	teq	r1, r3
 8000722:	bf1e      	ittt	ne
 8000724:	2100      	movne	r1, #0
 8000726:	2000      	movne	r0, #0
 8000728:	bd30      	popne	{r4, r5, pc}
 800072a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800072e:	d105      	bne.n	800073c <__adddf3+0x230>
 8000730:	0040      	lsls	r0, r0, #1
 8000732:	4149      	adcs	r1, r1
 8000734:	bf28      	it	cs
 8000736:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800073a:	bd30      	pop	{r4, r5, pc}
 800073c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000740:	bf3c      	itt	cc
 8000742:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000746:	bd30      	popcc	{r4, r5, pc}
 8000748:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800074c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000750:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000754:	f04f 0000 	mov.w	r0, #0
 8000758:	bd30      	pop	{r4, r5, pc}
 800075a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800075e:	bf1a      	itte	ne
 8000760:	4619      	movne	r1, r3
 8000762:	4610      	movne	r0, r2
 8000764:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000768:	bf1c      	itt	ne
 800076a:	460b      	movne	r3, r1
 800076c:	4602      	movne	r2, r0
 800076e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000772:	bf06      	itte	eq
 8000774:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000778:	ea91 0f03 	teqeq	r1, r3
 800077c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000780:	bd30      	pop	{r4, r5, pc}
 8000782:	bf00      	nop

08000784 <__aeabi_ui2d>:
 8000784:	f090 0f00 	teq	r0, #0
 8000788:	bf04      	itt	eq
 800078a:	2100      	moveq	r1, #0
 800078c:	4770      	bxeq	lr
 800078e:	b530      	push	{r4, r5, lr}
 8000790:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000794:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000798:	f04f 0500 	mov.w	r5, #0
 800079c:	f04f 0100 	mov.w	r1, #0
 80007a0:	e750      	b.n	8000644 <__adddf3+0x138>
 80007a2:	bf00      	nop

080007a4 <__aeabi_i2d>:
 80007a4:	f090 0f00 	teq	r0, #0
 80007a8:	bf04      	itt	eq
 80007aa:	2100      	moveq	r1, #0
 80007ac:	4770      	bxeq	lr
 80007ae:	b530      	push	{r4, r5, lr}
 80007b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007bc:	bf48      	it	mi
 80007be:	4240      	negmi	r0, r0
 80007c0:	f04f 0100 	mov.w	r1, #0
 80007c4:	e73e      	b.n	8000644 <__adddf3+0x138>
 80007c6:	bf00      	nop

080007c8 <__aeabi_f2d>:
 80007c8:	0042      	lsls	r2, r0, #1
 80007ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007ce:	ea4f 0131 	mov.w	r1, r1, rrx
 80007d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007d6:	bf1f      	itttt	ne
 80007d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007e4:	4770      	bxne	lr
 80007e6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007ea:	bf08      	it	eq
 80007ec:	4770      	bxeq	lr
 80007ee:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007f2:	bf04      	itt	eq
 80007f4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007f8:	4770      	bxeq	lr
 80007fa:	b530      	push	{r4, r5, lr}
 80007fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000800:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000804:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000808:	e71c      	b.n	8000644 <__adddf3+0x138>
 800080a:	bf00      	nop

0800080c <__aeabi_ul2d>:
 800080c:	ea50 0201 	orrs.w	r2, r0, r1
 8000810:	bf08      	it	eq
 8000812:	4770      	bxeq	lr
 8000814:	b530      	push	{r4, r5, lr}
 8000816:	f04f 0500 	mov.w	r5, #0
 800081a:	e00a      	b.n	8000832 <__aeabi_l2d+0x16>

0800081c <__aeabi_l2d>:
 800081c:	ea50 0201 	orrs.w	r2, r0, r1
 8000820:	bf08      	it	eq
 8000822:	4770      	bxeq	lr
 8000824:	b530      	push	{r4, r5, lr}
 8000826:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800082a:	d502      	bpl.n	8000832 <__aeabi_l2d+0x16>
 800082c:	4240      	negs	r0, r0
 800082e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000832:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000836:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800083a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800083e:	f43f aed8 	beq.w	80005f2 <__adddf3+0xe6>
 8000842:	f04f 0203 	mov.w	r2, #3
 8000846:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800084a:	bf18      	it	ne
 800084c:	3203      	addne	r2, #3
 800084e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000852:	bf18      	it	ne
 8000854:	3203      	addne	r2, #3
 8000856:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800085a:	f1c2 0320 	rsb	r3, r2, #32
 800085e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000862:	fa20 f002 	lsr.w	r0, r0, r2
 8000866:	fa01 fe03 	lsl.w	lr, r1, r3
 800086a:	ea40 000e 	orr.w	r0, r0, lr
 800086e:	fa21 f102 	lsr.w	r1, r1, r2
 8000872:	4414      	add	r4, r2
 8000874:	e6bd      	b.n	80005f2 <__adddf3+0xe6>
 8000876:	bf00      	nop

08000878 <__aeabi_dmul>:
 8000878:	b570      	push	{r4, r5, r6, lr}
 800087a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800087e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000882:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000886:	bf1d      	ittte	ne
 8000888:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800088c:	ea94 0f0c 	teqne	r4, ip
 8000890:	ea95 0f0c 	teqne	r5, ip
 8000894:	f000 f8de 	bleq	8000a54 <__aeabi_dmul+0x1dc>
 8000898:	442c      	add	r4, r5
 800089a:	ea81 0603 	eor.w	r6, r1, r3
 800089e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80008a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80008a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80008aa:	bf18      	it	ne
 80008ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80008b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80008b8:	d038      	beq.n	800092c <__aeabi_dmul+0xb4>
 80008ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80008be:	f04f 0500 	mov.w	r5, #0
 80008c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80008c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80008ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80008ce:	f04f 0600 	mov.w	r6, #0
 80008d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80008d6:	f09c 0f00 	teq	ip, #0
 80008da:	bf18      	it	ne
 80008dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80008e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80008e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80008e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80008ec:	d204      	bcs.n	80008f8 <__aeabi_dmul+0x80>
 80008ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80008f2:	416d      	adcs	r5, r5
 80008f4:	eb46 0606 	adc.w	r6, r6, r6
 80008f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80008fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000900:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000904:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000908:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800090c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000910:	bf88      	it	hi
 8000912:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000916:	d81e      	bhi.n	8000956 <__aeabi_dmul+0xde>
 8000918:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800091c:	bf08      	it	eq
 800091e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000922:	f150 0000 	adcs.w	r0, r0, #0
 8000926:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092a:	bd70      	pop	{r4, r5, r6, pc}
 800092c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000930:	ea46 0101 	orr.w	r1, r6, r1
 8000934:	ea40 0002 	orr.w	r0, r0, r2
 8000938:	ea81 0103 	eor.w	r1, r1, r3
 800093c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000940:	bfc2      	ittt	gt
 8000942:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000946:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094a:	bd70      	popgt	{r4, r5, r6, pc}
 800094c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000950:	f04f 0e00 	mov.w	lr, #0
 8000954:	3c01      	subs	r4, #1
 8000956:	f300 80ab 	bgt.w	8000ab0 <__aeabi_dmul+0x238>
 800095a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800095e:	bfde      	ittt	le
 8000960:	2000      	movle	r0, #0
 8000962:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000966:	bd70      	pople	{r4, r5, r6, pc}
 8000968:	f1c4 0400 	rsb	r4, r4, #0
 800096c:	3c20      	subs	r4, #32
 800096e:	da35      	bge.n	80009dc <__aeabi_dmul+0x164>
 8000970:	340c      	adds	r4, #12
 8000972:	dc1b      	bgt.n	80009ac <__aeabi_dmul+0x134>
 8000974:	f104 0414 	add.w	r4, r4, #20
 8000978:	f1c4 0520 	rsb	r5, r4, #32
 800097c:	fa00 f305 	lsl.w	r3, r0, r5
 8000980:	fa20 f004 	lsr.w	r0, r0, r4
 8000984:	fa01 f205 	lsl.w	r2, r1, r5
 8000988:	ea40 0002 	orr.w	r0, r0, r2
 800098c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000990:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000994:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000998:	fa21 f604 	lsr.w	r6, r1, r4
 800099c:	eb42 0106 	adc.w	r1, r2, r6
 80009a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80009a4:	bf08      	it	eq
 80009a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80009aa:	bd70      	pop	{r4, r5, r6, pc}
 80009ac:	f1c4 040c 	rsb	r4, r4, #12
 80009b0:	f1c4 0520 	rsb	r5, r4, #32
 80009b4:	fa00 f304 	lsl.w	r3, r0, r4
 80009b8:	fa20 f005 	lsr.w	r0, r0, r5
 80009bc:	fa01 f204 	lsl.w	r2, r1, r4
 80009c0:	ea40 0002 	orr.w	r0, r0, r2
 80009c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80009c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80009cc:	f141 0100 	adc.w	r1, r1, #0
 80009d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80009d4:	bf08      	it	eq
 80009d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80009da:	bd70      	pop	{r4, r5, r6, pc}
 80009dc:	f1c4 0520 	rsb	r5, r4, #32
 80009e0:	fa00 f205 	lsl.w	r2, r0, r5
 80009e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80009e8:	fa20 f304 	lsr.w	r3, r0, r4
 80009ec:	fa01 f205 	lsl.w	r2, r1, r5
 80009f0:	ea43 0302 	orr.w	r3, r3, r2
 80009f4:	fa21 f004 	lsr.w	r0, r1, r4
 80009f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80009fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000a00:	ea20 0002 	bic.w	r0, r0, r2
 8000a04:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000a08:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000a0c:	bf08      	it	eq
 8000a0e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000a12:	bd70      	pop	{r4, r5, r6, pc}
 8000a14:	f094 0f00 	teq	r4, #0
 8000a18:	d10f      	bne.n	8000a3a <__aeabi_dmul+0x1c2>
 8000a1a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000a1e:	0040      	lsls	r0, r0, #1
 8000a20:	eb41 0101 	adc.w	r1, r1, r1
 8000a24:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a28:	bf08      	it	eq
 8000a2a:	3c01      	subeq	r4, #1
 8000a2c:	d0f7      	beq.n	8000a1e <__aeabi_dmul+0x1a6>
 8000a2e:	ea41 0106 	orr.w	r1, r1, r6
 8000a32:	f095 0f00 	teq	r5, #0
 8000a36:	bf18      	it	ne
 8000a38:	4770      	bxne	lr
 8000a3a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000a3e:	0052      	lsls	r2, r2, #1
 8000a40:	eb43 0303 	adc.w	r3, r3, r3
 8000a44:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000a48:	bf08      	it	eq
 8000a4a:	3d01      	subeq	r5, #1
 8000a4c:	d0f7      	beq.n	8000a3e <__aeabi_dmul+0x1c6>
 8000a4e:	ea43 0306 	orr.w	r3, r3, r6
 8000a52:	4770      	bx	lr
 8000a54:	ea94 0f0c 	teq	r4, ip
 8000a58:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a5c:	bf18      	it	ne
 8000a5e:	ea95 0f0c 	teqne	r5, ip
 8000a62:	d00c      	beq.n	8000a7e <__aeabi_dmul+0x206>
 8000a64:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a68:	bf18      	it	ne
 8000a6a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a6e:	d1d1      	bne.n	8000a14 <__aeabi_dmul+0x19c>
 8000a70:	ea81 0103 	eor.w	r1, r1, r3
 8000a74:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000a78:	f04f 0000 	mov.w	r0, #0
 8000a7c:	bd70      	pop	{r4, r5, r6, pc}
 8000a7e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a82:	bf06      	itte	eq
 8000a84:	4610      	moveq	r0, r2
 8000a86:	4619      	moveq	r1, r3
 8000a88:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a8c:	d019      	beq.n	8000ac2 <__aeabi_dmul+0x24a>
 8000a8e:	ea94 0f0c 	teq	r4, ip
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dmul+0x222>
 8000a94:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000a98:	d113      	bne.n	8000ac2 <__aeabi_dmul+0x24a>
 8000a9a:	ea95 0f0c 	teq	r5, ip
 8000a9e:	d105      	bne.n	8000aac <__aeabi_dmul+0x234>
 8000aa0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000aa4:	bf1c      	itt	ne
 8000aa6:	4610      	movne	r0, r2
 8000aa8:	4619      	movne	r1, r3
 8000aaa:	d10a      	bne.n	8000ac2 <__aeabi_dmul+0x24a>
 8000aac:	ea81 0103 	eor.w	r1, r1, r3
 8000ab0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000ab4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000ab8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	bd70      	pop	{r4, r5, r6, pc}
 8000ac2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000ac6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000aca:	bd70      	pop	{r4, r5, r6, pc}

08000acc <__aeabi_ddiv>:
 8000acc:	b570      	push	{r4, r5, r6, lr}
 8000ace:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ad2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000ad6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000ada:	bf1d      	ittte	ne
 8000adc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000ae0:	ea94 0f0c 	teqne	r4, ip
 8000ae4:	ea95 0f0c 	teqne	r5, ip
 8000ae8:	f000 f8a7 	bleq	8000c3a <__aeabi_ddiv+0x16e>
 8000aec:	eba4 0405 	sub.w	r4, r4, r5
 8000af0:	ea81 0e03 	eor.w	lr, r1, r3
 8000af4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000af8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000afc:	f000 8088 	beq.w	8000c10 <__aeabi_ddiv+0x144>
 8000b00:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000b04:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000b08:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000b0c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000b10:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000b14:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000b18:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000b1c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000b20:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000b24:	429d      	cmp	r5, r3
 8000b26:	bf08      	it	eq
 8000b28:	4296      	cmpeq	r6, r2
 8000b2a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000b2e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000b32:	d202      	bcs.n	8000b3a <__aeabi_ddiv+0x6e>
 8000b34:	085b      	lsrs	r3, r3, #1
 8000b36:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b3a:	1ab6      	subs	r6, r6, r2
 8000b3c:	eb65 0503 	sbc.w	r5, r5, r3
 8000b40:	085b      	lsrs	r3, r3, #1
 8000b42:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b46:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000b4a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000b4e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b52:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b56:	bf22      	ittt	cs
 8000b58:	1ab6      	subcs	r6, r6, r2
 8000b5a:	4675      	movcs	r5, lr
 8000b5c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000b60:	085b      	lsrs	r3, r3, #1
 8000b62:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b66:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b6a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b6e:	bf22      	ittt	cs
 8000b70:	1ab6      	subcs	r6, r6, r2
 8000b72:	4675      	movcs	r5, lr
 8000b74:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000b78:	085b      	lsrs	r3, r3, #1
 8000b7a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b7e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b82:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b86:	bf22      	ittt	cs
 8000b88:	1ab6      	subcs	r6, r6, r2
 8000b8a:	4675      	movcs	r5, lr
 8000b8c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000b90:	085b      	lsrs	r3, r3, #1
 8000b92:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b96:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b9a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b9e:	bf22      	ittt	cs
 8000ba0:	1ab6      	subcs	r6, r6, r2
 8000ba2:	4675      	movcs	r5, lr
 8000ba4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ba8:	ea55 0e06 	orrs.w	lr, r5, r6
 8000bac:	d018      	beq.n	8000be0 <__aeabi_ddiv+0x114>
 8000bae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000bb2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000bb6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000bba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000bbe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000bc2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000bc6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000bca:	d1c0      	bne.n	8000b4e <__aeabi_ddiv+0x82>
 8000bcc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000bd0:	d10b      	bne.n	8000bea <__aeabi_ddiv+0x11e>
 8000bd2:	ea41 0100 	orr.w	r1, r1, r0
 8000bd6:	f04f 0000 	mov.w	r0, #0
 8000bda:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000bde:	e7b6      	b.n	8000b4e <__aeabi_ddiv+0x82>
 8000be0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000be4:	bf04      	itt	eq
 8000be6:	4301      	orreq	r1, r0
 8000be8:	2000      	moveq	r0, #0
 8000bea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000bee:	bf88      	it	hi
 8000bf0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000bf4:	f63f aeaf 	bhi.w	8000956 <__aeabi_dmul+0xde>
 8000bf8:	ebb5 0c03 	subs.w	ip, r5, r3
 8000bfc:	bf04      	itt	eq
 8000bfe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000c02:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000c06:	f150 0000 	adcs.w	r0, r0, #0
 8000c0a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000c0e:	bd70      	pop	{r4, r5, r6, pc}
 8000c10:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000c14:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000c18:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000c1c:	bfc2      	ittt	gt
 8000c1e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000c22:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000c26:	bd70      	popgt	{r4, r5, r6, pc}
 8000c28:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2c:	f04f 0e00 	mov.w	lr, #0
 8000c30:	3c01      	subs	r4, #1
 8000c32:	e690      	b.n	8000956 <__aeabi_dmul+0xde>
 8000c34:	ea45 0e06 	orr.w	lr, r5, r6
 8000c38:	e68d      	b.n	8000956 <__aeabi_dmul+0xde>
 8000c3a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000c3e:	ea94 0f0c 	teq	r4, ip
 8000c42:	bf08      	it	eq
 8000c44:	ea95 0f0c 	teqeq	r5, ip
 8000c48:	f43f af3b 	beq.w	8000ac2 <__aeabi_dmul+0x24a>
 8000c4c:	ea94 0f0c 	teq	r4, ip
 8000c50:	d10a      	bne.n	8000c68 <__aeabi_ddiv+0x19c>
 8000c52:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000c56:	f47f af34 	bne.w	8000ac2 <__aeabi_dmul+0x24a>
 8000c5a:	ea95 0f0c 	teq	r5, ip
 8000c5e:	f47f af25 	bne.w	8000aac <__aeabi_dmul+0x234>
 8000c62:	4610      	mov	r0, r2
 8000c64:	4619      	mov	r1, r3
 8000c66:	e72c      	b.n	8000ac2 <__aeabi_dmul+0x24a>
 8000c68:	ea95 0f0c 	teq	r5, ip
 8000c6c:	d106      	bne.n	8000c7c <__aeabi_ddiv+0x1b0>
 8000c6e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000c72:	f43f aefd 	beq.w	8000a70 <__aeabi_dmul+0x1f8>
 8000c76:	4610      	mov	r0, r2
 8000c78:	4619      	mov	r1, r3
 8000c7a:	e722      	b.n	8000ac2 <__aeabi_dmul+0x24a>
 8000c7c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c80:	bf18      	it	ne
 8000c82:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c86:	f47f aec5 	bne.w	8000a14 <__aeabi_dmul+0x19c>
 8000c8a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000c8e:	f47f af0d 	bne.w	8000aac <__aeabi_dmul+0x234>
 8000c92:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000c96:	f47f aeeb 	bne.w	8000a70 <__aeabi_dmul+0x1f8>
 8000c9a:	e712      	b.n	8000ac2 <__aeabi_dmul+0x24a>

08000c9c <__gedf2>:
 8000c9c:	f04f 3cff 	mov.w	ip, #4294967295
 8000ca0:	e006      	b.n	8000cb0 <__cmpdf2+0x4>
 8000ca2:	bf00      	nop

08000ca4 <__ledf2>:
 8000ca4:	f04f 0c01 	mov.w	ip, #1
 8000ca8:	e002      	b.n	8000cb0 <__cmpdf2+0x4>
 8000caa:	bf00      	nop

08000cac <__cmpdf2>:
 8000cac:	f04f 0c01 	mov.w	ip, #1
 8000cb0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000cb4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000cb8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000cbc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000cc0:	bf18      	it	ne
 8000cc2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000cc6:	d01b      	beq.n	8000d00 <__cmpdf2+0x54>
 8000cc8:	b001      	add	sp, #4
 8000cca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000cce:	bf0c      	ite	eq
 8000cd0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000cd4:	ea91 0f03 	teqne	r1, r3
 8000cd8:	bf02      	ittt	eq
 8000cda:	ea90 0f02 	teqeq	r0, r2
 8000cde:	2000      	moveq	r0, #0
 8000ce0:	4770      	bxeq	lr
 8000ce2:	f110 0f00 	cmn.w	r0, #0
 8000ce6:	ea91 0f03 	teq	r1, r3
 8000cea:	bf58      	it	pl
 8000cec:	4299      	cmppl	r1, r3
 8000cee:	bf08      	it	eq
 8000cf0:	4290      	cmpeq	r0, r2
 8000cf2:	bf2c      	ite	cs
 8000cf4:	17d8      	asrcs	r0, r3, #31
 8000cf6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000cfa:	f040 0001 	orr.w	r0, r0, #1
 8000cfe:	4770      	bx	lr
 8000d00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000d04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000d08:	d102      	bne.n	8000d10 <__cmpdf2+0x64>
 8000d0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000d0e:	d107      	bne.n	8000d20 <__cmpdf2+0x74>
 8000d10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000d14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000d18:	d1d6      	bne.n	8000cc8 <__cmpdf2+0x1c>
 8000d1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000d1e:	d0d3      	beq.n	8000cc8 <__cmpdf2+0x1c>
 8000d20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop

08000d28 <__aeabi_cdrcmple>:
 8000d28:	4684      	mov	ip, r0
 8000d2a:	4610      	mov	r0, r2
 8000d2c:	4662      	mov	r2, ip
 8000d2e:	468c      	mov	ip, r1
 8000d30:	4619      	mov	r1, r3
 8000d32:	4663      	mov	r3, ip
 8000d34:	e000      	b.n	8000d38 <__aeabi_cdcmpeq>
 8000d36:	bf00      	nop

08000d38 <__aeabi_cdcmpeq>:
 8000d38:	b501      	push	{r0, lr}
 8000d3a:	f7ff ffb7 	bl	8000cac <__cmpdf2>
 8000d3e:	2800      	cmp	r0, #0
 8000d40:	bf48      	it	mi
 8000d42:	f110 0f00 	cmnmi.w	r0, #0
 8000d46:	bd01      	pop	{r0, pc}

08000d48 <__aeabi_dcmpeq>:
 8000d48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d4c:	f7ff fff4 	bl	8000d38 <__aeabi_cdcmpeq>
 8000d50:	bf0c      	ite	eq
 8000d52:	2001      	moveq	r0, #1
 8000d54:	2000      	movne	r0, #0
 8000d56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d5a:	bf00      	nop

08000d5c <__aeabi_dcmplt>:
 8000d5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d60:	f7ff ffea 	bl	8000d38 <__aeabi_cdcmpeq>
 8000d64:	bf34      	ite	cc
 8000d66:	2001      	movcc	r0, #1
 8000d68:	2000      	movcs	r0, #0
 8000d6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d6e:	bf00      	nop

08000d70 <__aeabi_dcmple>:
 8000d70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d74:	f7ff ffe0 	bl	8000d38 <__aeabi_cdcmpeq>
 8000d78:	bf94      	ite	ls
 8000d7a:	2001      	movls	r0, #1
 8000d7c:	2000      	movhi	r0, #0
 8000d7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d82:	bf00      	nop

08000d84 <__aeabi_dcmpge>:
 8000d84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d88:	f7ff ffce 	bl	8000d28 <__aeabi_cdrcmple>
 8000d8c:	bf94      	ite	ls
 8000d8e:	2001      	movls	r0, #1
 8000d90:	2000      	movhi	r0, #0
 8000d92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d96:	bf00      	nop

08000d98 <__aeabi_dcmpgt>:
 8000d98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d9c:	f7ff ffc4 	bl	8000d28 <__aeabi_cdrcmple>
 8000da0:	bf34      	ite	cc
 8000da2:	2001      	movcc	r0, #1
 8000da4:	2000      	movcs	r0, #0
 8000da6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000daa:	bf00      	nop

08000dac <__aeabi_dcmpun>:
 8000dac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000db0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000db4:	d102      	bne.n	8000dbc <__aeabi_dcmpun+0x10>
 8000db6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000dba:	d10a      	bne.n	8000dd2 <__aeabi_dcmpun+0x26>
 8000dbc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000dc0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000dc4:	d102      	bne.n	8000dcc <__aeabi_dcmpun+0x20>
 8000dc6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000dca:	d102      	bne.n	8000dd2 <__aeabi_dcmpun+0x26>
 8000dcc:	f04f 0000 	mov.w	r0, #0
 8000dd0:	4770      	bx	lr
 8000dd2:	f04f 0001 	mov.w	r0, #1
 8000dd6:	4770      	bx	lr

08000dd8 <__aeabi_d2iz>:
 8000dd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ddc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000de0:	d215      	bcs.n	8000e0e <__aeabi_d2iz+0x36>
 8000de2:	d511      	bpl.n	8000e08 <__aeabi_d2iz+0x30>
 8000de4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000de8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000dec:	d912      	bls.n	8000e14 <__aeabi_d2iz+0x3c>
 8000dee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000df2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000df6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000dfa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000dfe:	fa23 f002 	lsr.w	r0, r3, r2
 8000e02:	bf18      	it	ne
 8000e04:	4240      	negne	r0, r0
 8000e06:	4770      	bx	lr
 8000e08:	f04f 0000 	mov.w	r0, #0
 8000e0c:	4770      	bx	lr
 8000e0e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000e12:	d105      	bne.n	8000e20 <__aeabi_d2iz+0x48>
 8000e14:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000e18:	bf08      	it	eq
 8000e1a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000e1e:	4770      	bx	lr
 8000e20:	f04f 0000 	mov.w	r0, #0
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop

08000e28 <__aeabi_d2uiz>:
 8000e28:	004a      	lsls	r2, r1, #1
 8000e2a:	d211      	bcs.n	8000e50 <__aeabi_d2uiz+0x28>
 8000e2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000e30:	d211      	bcs.n	8000e56 <__aeabi_d2uiz+0x2e>
 8000e32:	d50d      	bpl.n	8000e50 <__aeabi_d2uiz+0x28>
 8000e34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000e38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000e3c:	d40e      	bmi.n	8000e5c <__aeabi_d2uiz+0x34>
 8000e3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000e42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000e4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000e4e:	4770      	bx	lr
 8000e50:	f04f 0000 	mov.w	r0, #0
 8000e54:	4770      	bx	lr
 8000e56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000e5a:	d102      	bne.n	8000e62 <__aeabi_d2uiz+0x3a>
 8000e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e60:	4770      	bx	lr
 8000e62:	f04f 0000 	mov.w	r0, #0
 8000e66:	4770      	bx	lr

08000e68 <__aeabi_d2f>:
 8000e68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000e6c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000e70:	bf24      	itt	cs
 8000e72:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000e76:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000e7a:	d90d      	bls.n	8000e98 <__aeabi_d2f+0x30>
 8000e7c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e80:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000e84:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000e88:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000e8c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000e90:	bf08      	it	eq
 8000e92:	f020 0001 	biceq.w	r0, r0, #1
 8000e96:	4770      	bx	lr
 8000e98:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000e9c:	d121      	bne.n	8000ee2 <__aeabi_d2f+0x7a>
 8000e9e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ea2:	bfbc      	itt	lt
 8000ea4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ea8:	4770      	bxlt	lr
 8000eaa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000eae:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000eb2:	f1c2 0218 	rsb	r2, r2, #24
 8000eb6:	f1c2 0c20 	rsb	ip, r2, #32
 8000eba:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ebe:	fa20 f002 	lsr.w	r0, r0, r2
 8000ec2:	bf18      	it	ne
 8000ec4:	f040 0001 	orrne.w	r0, r0, #1
 8000ec8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ecc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ed0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ed4:	ea40 000c 	orr.w	r0, r0, ip
 8000ed8:	fa23 f302 	lsr.w	r3, r3, r2
 8000edc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ee0:	e7cc      	b.n	8000e7c <__aeabi_d2f+0x14>
 8000ee2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ee6:	d107      	bne.n	8000ef8 <__aeabi_d2f+0x90>
 8000ee8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000eec:	bf1e      	ittt	ne
 8000eee:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ef2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ef6:	4770      	bxne	lr
 8000ef8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000efc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop

08000f08 <__aeabi_uldivmod>:
 8000f08:	b953      	cbnz	r3, 8000f20 <__aeabi_uldivmod+0x18>
 8000f0a:	b94a      	cbnz	r2, 8000f20 <__aeabi_uldivmod+0x18>
 8000f0c:	2900      	cmp	r1, #0
 8000f0e:	bf08      	it	eq
 8000f10:	2800      	cmpeq	r0, #0
 8000f12:	bf1c      	itt	ne
 8000f14:	f04f 31ff 	movne.w	r1, #4294967295
 8000f18:	f04f 30ff 	movne.w	r0, #4294967295
 8000f1c:	f000 b9aa 	b.w	8001274 <__aeabi_idiv0>
 8000f20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f28:	f000 f83c 	bl	8000fa4 <__udivmoddi4>
 8000f2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f34:	b004      	add	sp, #16
 8000f36:	4770      	bx	lr

08000f38 <__aeabi_d2lz>:
 8000f38:	b538      	push	{r3, r4, r5, lr}
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	4604      	mov	r4, r0
 8000f40:	460d      	mov	r5, r1
 8000f42:	f7ff ff0b 	bl	8000d5c <__aeabi_dcmplt>
 8000f46:	b928      	cbnz	r0, 8000f54 <__aeabi_d2lz+0x1c>
 8000f48:	4620      	mov	r0, r4
 8000f4a:	4629      	mov	r1, r5
 8000f4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f50:	f000 b80a 	b.w	8000f68 <__aeabi_d2ulz>
 8000f54:	4620      	mov	r0, r4
 8000f56:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000f5a:	f000 f805 	bl	8000f68 <__aeabi_d2ulz>
 8000f5e:	4240      	negs	r0, r0
 8000f60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f64:	bd38      	pop	{r3, r4, r5, pc}
 8000f66:	bf00      	nop

08000f68 <__aeabi_d2ulz>:
 8000f68:	b5d0      	push	{r4, r6, r7, lr}
 8000f6a:	4b0c      	ldr	r3, [pc, #48]	; (8000f9c <__aeabi_d2ulz+0x34>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	4606      	mov	r6, r0
 8000f70:	460f      	mov	r7, r1
 8000f72:	f7ff fc81 	bl	8000878 <__aeabi_dmul>
 8000f76:	f7ff ff57 	bl	8000e28 <__aeabi_d2uiz>
 8000f7a:	4604      	mov	r4, r0
 8000f7c:	f7ff fc02 	bl	8000784 <__aeabi_ui2d>
 8000f80:	4b07      	ldr	r3, [pc, #28]	; (8000fa0 <__aeabi_d2ulz+0x38>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	f7ff fc78 	bl	8000878 <__aeabi_dmul>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	460b      	mov	r3, r1
 8000f8c:	4630      	mov	r0, r6
 8000f8e:	4639      	mov	r1, r7
 8000f90:	f7ff faba 	bl	8000508 <__aeabi_dsub>
 8000f94:	f7ff ff48 	bl	8000e28 <__aeabi_d2uiz>
 8000f98:	4621      	mov	r1, r4
 8000f9a:	bdd0      	pop	{r4, r6, r7, pc}
 8000f9c:	3df00000 	.word	0x3df00000
 8000fa0:	41f00000 	.word	0x41f00000

08000fa4 <__udivmoddi4>:
 8000fa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000fa8:	9d08      	ldr	r5, [sp, #32]
 8000faa:	4604      	mov	r4, r0
 8000fac:	468e      	mov	lr, r1
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d14d      	bne.n	800104e <__udivmoddi4+0xaa>
 8000fb2:	428a      	cmp	r2, r1
 8000fb4:	4694      	mov	ip, r2
 8000fb6:	d969      	bls.n	800108c <__udivmoddi4+0xe8>
 8000fb8:	fab2 f282 	clz	r2, r2
 8000fbc:	b152      	cbz	r2, 8000fd4 <__udivmoddi4+0x30>
 8000fbe:	fa01 f302 	lsl.w	r3, r1, r2
 8000fc2:	f1c2 0120 	rsb	r1, r2, #32
 8000fc6:	fa20 f101 	lsr.w	r1, r0, r1
 8000fca:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fce:	ea41 0e03 	orr.w	lr, r1, r3
 8000fd2:	4094      	lsls	r4, r2
 8000fd4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000fd8:	0c21      	lsrs	r1, r4, #16
 8000fda:	fbbe f6f8 	udiv	r6, lr, r8
 8000fde:	fa1f f78c 	uxth.w	r7, ip
 8000fe2:	fb08 e316 	mls	r3, r8, r6, lr
 8000fe6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000fea:	fb06 f107 	mul.w	r1, r6, r7
 8000fee:	4299      	cmp	r1, r3
 8000ff0:	d90a      	bls.n	8001008 <__udivmoddi4+0x64>
 8000ff2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ff6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000ffa:	f080 811f 	bcs.w	800123c <__udivmoddi4+0x298>
 8000ffe:	4299      	cmp	r1, r3
 8001000:	f240 811c 	bls.w	800123c <__udivmoddi4+0x298>
 8001004:	3e02      	subs	r6, #2
 8001006:	4463      	add	r3, ip
 8001008:	1a5b      	subs	r3, r3, r1
 800100a:	b2a4      	uxth	r4, r4
 800100c:	fbb3 f0f8 	udiv	r0, r3, r8
 8001010:	fb08 3310 	mls	r3, r8, r0, r3
 8001014:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001018:	fb00 f707 	mul.w	r7, r0, r7
 800101c:	42a7      	cmp	r7, r4
 800101e:	d90a      	bls.n	8001036 <__udivmoddi4+0x92>
 8001020:	eb1c 0404 	adds.w	r4, ip, r4
 8001024:	f100 33ff 	add.w	r3, r0, #4294967295
 8001028:	f080 810a 	bcs.w	8001240 <__udivmoddi4+0x29c>
 800102c:	42a7      	cmp	r7, r4
 800102e:	f240 8107 	bls.w	8001240 <__udivmoddi4+0x29c>
 8001032:	4464      	add	r4, ip
 8001034:	3802      	subs	r0, #2
 8001036:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800103a:	1be4      	subs	r4, r4, r7
 800103c:	2600      	movs	r6, #0
 800103e:	b11d      	cbz	r5, 8001048 <__udivmoddi4+0xa4>
 8001040:	40d4      	lsrs	r4, r2
 8001042:	2300      	movs	r3, #0
 8001044:	e9c5 4300 	strd	r4, r3, [r5]
 8001048:	4631      	mov	r1, r6
 800104a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800104e:	428b      	cmp	r3, r1
 8001050:	d909      	bls.n	8001066 <__udivmoddi4+0xc2>
 8001052:	2d00      	cmp	r5, #0
 8001054:	f000 80ef 	beq.w	8001236 <__udivmoddi4+0x292>
 8001058:	2600      	movs	r6, #0
 800105a:	e9c5 0100 	strd	r0, r1, [r5]
 800105e:	4630      	mov	r0, r6
 8001060:	4631      	mov	r1, r6
 8001062:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001066:	fab3 f683 	clz	r6, r3
 800106a:	2e00      	cmp	r6, #0
 800106c:	d14a      	bne.n	8001104 <__udivmoddi4+0x160>
 800106e:	428b      	cmp	r3, r1
 8001070:	d302      	bcc.n	8001078 <__udivmoddi4+0xd4>
 8001072:	4282      	cmp	r2, r0
 8001074:	f200 80f9 	bhi.w	800126a <__udivmoddi4+0x2c6>
 8001078:	1a84      	subs	r4, r0, r2
 800107a:	eb61 0303 	sbc.w	r3, r1, r3
 800107e:	2001      	movs	r0, #1
 8001080:	469e      	mov	lr, r3
 8001082:	2d00      	cmp	r5, #0
 8001084:	d0e0      	beq.n	8001048 <__udivmoddi4+0xa4>
 8001086:	e9c5 4e00 	strd	r4, lr, [r5]
 800108a:	e7dd      	b.n	8001048 <__udivmoddi4+0xa4>
 800108c:	b902      	cbnz	r2, 8001090 <__udivmoddi4+0xec>
 800108e:	deff      	udf	#255	; 0xff
 8001090:	fab2 f282 	clz	r2, r2
 8001094:	2a00      	cmp	r2, #0
 8001096:	f040 8092 	bne.w	80011be <__udivmoddi4+0x21a>
 800109a:	eba1 010c 	sub.w	r1, r1, ip
 800109e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80010a2:	fa1f fe8c 	uxth.w	lr, ip
 80010a6:	2601      	movs	r6, #1
 80010a8:	0c20      	lsrs	r0, r4, #16
 80010aa:	fbb1 f3f7 	udiv	r3, r1, r7
 80010ae:	fb07 1113 	mls	r1, r7, r3, r1
 80010b2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80010b6:	fb0e f003 	mul.w	r0, lr, r3
 80010ba:	4288      	cmp	r0, r1
 80010bc:	d908      	bls.n	80010d0 <__udivmoddi4+0x12c>
 80010be:	eb1c 0101 	adds.w	r1, ip, r1
 80010c2:	f103 38ff 	add.w	r8, r3, #4294967295
 80010c6:	d202      	bcs.n	80010ce <__udivmoddi4+0x12a>
 80010c8:	4288      	cmp	r0, r1
 80010ca:	f200 80cb 	bhi.w	8001264 <__udivmoddi4+0x2c0>
 80010ce:	4643      	mov	r3, r8
 80010d0:	1a09      	subs	r1, r1, r0
 80010d2:	b2a4      	uxth	r4, r4
 80010d4:	fbb1 f0f7 	udiv	r0, r1, r7
 80010d8:	fb07 1110 	mls	r1, r7, r0, r1
 80010dc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80010e0:	fb0e fe00 	mul.w	lr, lr, r0
 80010e4:	45a6      	cmp	lr, r4
 80010e6:	d908      	bls.n	80010fa <__udivmoddi4+0x156>
 80010e8:	eb1c 0404 	adds.w	r4, ip, r4
 80010ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80010f0:	d202      	bcs.n	80010f8 <__udivmoddi4+0x154>
 80010f2:	45a6      	cmp	lr, r4
 80010f4:	f200 80bb 	bhi.w	800126e <__udivmoddi4+0x2ca>
 80010f8:	4608      	mov	r0, r1
 80010fa:	eba4 040e 	sub.w	r4, r4, lr
 80010fe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001102:	e79c      	b.n	800103e <__udivmoddi4+0x9a>
 8001104:	f1c6 0720 	rsb	r7, r6, #32
 8001108:	40b3      	lsls	r3, r6
 800110a:	fa22 fc07 	lsr.w	ip, r2, r7
 800110e:	ea4c 0c03 	orr.w	ip, ip, r3
 8001112:	fa20 f407 	lsr.w	r4, r0, r7
 8001116:	fa01 f306 	lsl.w	r3, r1, r6
 800111a:	431c      	orrs	r4, r3
 800111c:	40f9      	lsrs	r1, r7
 800111e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8001122:	fa00 f306 	lsl.w	r3, r0, r6
 8001126:	fbb1 f8f9 	udiv	r8, r1, r9
 800112a:	0c20      	lsrs	r0, r4, #16
 800112c:	fa1f fe8c 	uxth.w	lr, ip
 8001130:	fb09 1118 	mls	r1, r9, r8, r1
 8001134:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001138:	fb08 f00e 	mul.w	r0, r8, lr
 800113c:	4288      	cmp	r0, r1
 800113e:	fa02 f206 	lsl.w	r2, r2, r6
 8001142:	d90b      	bls.n	800115c <__udivmoddi4+0x1b8>
 8001144:	eb1c 0101 	adds.w	r1, ip, r1
 8001148:	f108 3aff 	add.w	sl, r8, #4294967295
 800114c:	f080 8088 	bcs.w	8001260 <__udivmoddi4+0x2bc>
 8001150:	4288      	cmp	r0, r1
 8001152:	f240 8085 	bls.w	8001260 <__udivmoddi4+0x2bc>
 8001156:	f1a8 0802 	sub.w	r8, r8, #2
 800115a:	4461      	add	r1, ip
 800115c:	1a09      	subs	r1, r1, r0
 800115e:	b2a4      	uxth	r4, r4
 8001160:	fbb1 f0f9 	udiv	r0, r1, r9
 8001164:	fb09 1110 	mls	r1, r9, r0, r1
 8001168:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 800116c:	fb00 fe0e 	mul.w	lr, r0, lr
 8001170:	458e      	cmp	lr, r1
 8001172:	d908      	bls.n	8001186 <__udivmoddi4+0x1e2>
 8001174:	eb1c 0101 	adds.w	r1, ip, r1
 8001178:	f100 34ff 	add.w	r4, r0, #4294967295
 800117c:	d26c      	bcs.n	8001258 <__udivmoddi4+0x2b4>
 800117e:	458e      	cmp	lr, r1
 8001180:	d96a      	bls.n	8001258 <__udivmoddi4+0x2b4>
 8001182:	3802      	subs	r0, #2
 8001184:	4461      	add	r1, ip
 8001186:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800118a:	fba0 9402 	umull	r9, r4, r0, r2
 800118e:	eba1 010e 	sub.w	r1, r1, lr
 8001192:	42a1      	cmp	r1, r4
 8001194:	46c8      	mov	r8, r9
 8001196:	46a6      	mov	lr, r4
 8001198:	d356      	bcc.n	8001248 <__udivmoddi4+0x2a4>
 800119a:	d053      	beq.n	8001244 <__udivmoddi4+0x2a0>
 800119c:	b15d      	cbz	r5, 80011b6 <__udivmoddi4+0x212>
 800119e:	ebb3 0208 	subs.w	r2, r3, r8
 80011a2:	eb61 010e 	sbc.w	r1, r1, lr
 80011a6:	fa01 f707 	lsl.w	r7, r1, r7
 80011aa:	fa22 f306 	lsr.w	r3, r2, r6
 80011ae:	40f1      	lsrs	r1, r6
 80011b0:	431f      	orrs	r7, r3
 80011b2:	e9c5 7100 	strd	r7, r1, [r5]
 80011b6:	2600      	movs	r6, #0
 80011b8:	4631      	mov	r1, r6
 80011ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011be:	f1c2 0320 	rsb	r3, r2, #32
 80011c2:	40d8      	lsrs	r0, r3
 80011c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80011c8:	fa21 f303 	lsr.w	r3, r1, r3
 80011cc:	4091      	lsls	r1, r2
 80011ce:	4301      	orrs	r1, r0
 80011d0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80011d4:	fa1f fe8c 	uxth.w	lr, ip
 80011d8:	fbb3 f0f7 	udiv	r0, r3, r7
 80011dc:	fb07 3610 	mls	r6, r7, r0, r3
 80011e0:	0c0b      	lsrs	r3, r1, #16
 80011e2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80011e6:	fb00 f60e 	mul.w	r6, r0, lr
 80011ea:	429e      	cmp	r6, r3
 80011ec:	fa04 f402 	lsl.w	r4, r4, r2
 80011f0:	d908      	bls.n	8001204 <__udivmoddi4+0x260>
 80011f2:	eb1c 0303 	adds.w	r3, ip, r3
 80011f6:	f100 38ff 	add.w	r8, r0, #4294967295
 80011fa:	d22f      	bcs.n	800125c <__udivmoddi4+0x2b8>
 80011fc:	429e      	cmp	r6, r3
 80011fe:	d92d      	bls.n	800125c <__udivmoddi4+0x2b8>
 8001200:	3802      	subs	r0, #2
 8001202:	4463      	add	r3, ip
 8001204:	1b9b      	subs	r3, r3, r6
 8001206:	b289      	uxth	r1, r1
 8001208:	fbb3 f6f7 	udiv	r6, r3, r7
 800120c:	fb07 3316 	mls	r3, r7, r6, r3
 8001210:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001214:	fb06 f30e 	mul.w	r3, r6, lr
 8001218:	428b      	cmp	r3, r1
 800121a:	d908      	bls.n	800122e <__udivmoddi4+0x28a>
 800121c:	eb1c 0101 	adds.w	r1, ip, r1
 8001220:	f106 38ff 	add.w	r8, r6, #4294967295
 8001224:	d216      	bcs.n	8001254 <__udivmoddi4+0x2b0>
 8001226:	428b      	cmp	r3, r1
 8001228:	d914      	bls.n	8001254 <__udivmoddi4+0x2b0>
 800122a:	3e02      	subs	r6, #2
 800122c:	4461      	add	r1, ip
 800122e:	1ac9      	subs	r1, r1, r3
 8001230:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001234:	e738      	b.n	80010a8 <__udivmoddi4+0x104>
 8001236:	462e      	mov	r6, r5
 8001238:	4628      	mov	r0, r5
 800123a:	e705      	b.n	8001048 <__udivmoddi4+0xa4>
 800123c:	4606      	mov	r6, r0
 800123e:	e6e3      	b.n	8001008 <__udivmoddi4+0x64>
 8001240:	4618      	mov	r0, r3
 8001242:	e6f8      	b.n	8001036 <__udivmoddi4+0x92>
 8001244:	454b      	cmp	r3, r9
 8001246:	d2a9      	bcs.n	800119c <__udivmoddi4+0x1f8>
 8001248:	ebb9 0802 	subs.w	r8, r9, r2
 800124c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001250:	3801      	subs	r0, #1
 8001252:	e7a3      	b.n	800119c <__udivmoddi4+0x1f8>
 8001254:	4646      	mov	r6, r8
 8001256:	e7ea      	b.n	800122e <__udivmoddi4+0x28a>
 8001258:	4620      	mov	r0, r4
 800125a:	e794      	b.n	8001186 <__udivmoddi4+0x1e2>
 800125c:	4640      	mov	r0, r8
 800125e:	e7d1      	b.n	8001204 <__udivmoddi4+0x260>
 8001260:	46d0      	mov	r8, sl
 8001262:	e77b      	b.n	800115c <__udivmoddi4+0x1b8>
 8001264:	3b02      	subs	r3, #2
 8001266:	4461      	add	r1, ip
 8001268:	e732      	b.n	80010d0 <__udivmoddi4+0x12c>
 800126a:	4630      	mov	r0, r6
 800126c:	e709      	b.n	8001082 <__udivmoddi4+0xde>
 800126e:	4464      	add	r4, ip
 8001270:	3802      	subs	r0, #2
 8001272:	e742      	b.n	80010fa <__udivmoddi4+0x156>

08001274 <__aeabi_idiv0>:
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop

08001278 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b086      	sub	sp, #24
 800127c:	af02      	add	r7, sp, #8
 800127e:	6078      	str	r0, [r7, #4]

  /* USER CODE END  tx_application_define */

  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8001280:	2334      	movs	r3, #52	; 0x34
 8001282:	9300      	str	r3, [sp, #0]
 8001284:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001288:	4a08      	ldr	r2, [pc, #32]	; (80012ac <tx_application_define+0x34>)
 800128a:	4909      	ldr	r1, [pc, #36]	; (80012b0 <tx_application_define+0x38>)
 800128c:	4809      	ldr	r0, [pc, #36]	; (80012b4 <tx_application_define+0x3c>)
 800128e:	f004 ffdd 	bl	800624c <_txe_byte_pool_create>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d104      	bne.n	80012a2 <tx_application_define+0x2a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8001298:	4b06      	ldr	r3, [pc, #24]	; (80012b4 <tx_application_define+0x3c>)
 800129a:	60fb      	str	r3, [r7, #12]

    if (App_ThreadX_Init(memory_ptr) != TX_SUCCESS)
 800129c:	68f8      	ldr	r0, [r7, #12]
 800129e:	f000 f80b 	bl	80012b8 <App_ThreadX_Init>

    /* USER CODE END  App_ThreadX_Init_Success */

  }

}
 80012a2:	bf00      	nop
 80012a4:	3710      	adds	r7, #16
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	20000208 	.word	0x20000208
 80012b0:	0800aed0 	.word	0x0800aed0
 80012b4:	20000608 	.word	0x20000608

080012b8 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b08c      	sub	sp, #48	; 0x30
 80012bc:	af08      	add	r7, sp, #32
 80012be:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 80012c0:	2300      	movs	r3, #0
 80012c2:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN App_ThreadX_Init */
  tx_thread_create(&thread_ptr1,"my_First_trade",my_Thread_entry_1,0x1234,thread_stack1,THREAD_STACK_SIZE,
 80012c8:	23b0      	movs	r3, #176	; 0xb0
 80012ca:	9306      	str	r3, [sp, #24]
 80012cc:	2301      	movs	r3, #1
 80012ce:	9305      	str	r3, [sp, #20]
 80012d0:	2301      	movs	r3, #1
 80012d2:	9304      	str	r3, [sp, #16]
 80012d4:	2303      	movs	r3, #3
 80012d6:	9303      	str	r3, [sp, #12]
 80012d8:	2303      	movs	r3, #3
 80012da:	9302      	str	r3, [sp, #8]
 80012dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012e0:	9301      	str	r3, [sp, #4]
 80012e2:	4b07      	ldr	r3, [pc, #28]	; (8001300 <App_ThreadX_Init+0x48>)
 80012e4:	9300      	str	r3, [sp, #0]
 80012e6:	f241 2334 	movw	r3, #4660	; 0x1234
 80012ea:	4a06      	ldr	r2, [pc, #24]	; (8001304 <App_ThreadX_Init+0x4c>)
 80012ec:	4906      	ldr	r1, [pc, #24]	; (8001308 <App_ThreadX_Init+0x50>)
 80012ee:	4807      	ldr	r0, [pc, #28]	; (800130c <App_ThreadX_Init+0x54>)
 80012f0:	f005 f84c 	bl	800638c <_txe_thread_create>
     	  */
  (void)byte_pool;

  /* USER CODE END App_ThreadX_Init */

  return ret;
 80012f4:	68fb      	ldr	r3, [r7, #12]
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	2000063c 	.word	0x2000063c
 8001304:	0800133d 	.word	0x0800133d
 8001308:	0800aee4 	.word	0x0800aee4
 800130c:	20000a3c 	.word	0x20000a3c

08001310 <MX_ThreadX_Init>:
  * @brief  MX_ThreadX_Init
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */
  sprintf(HEADER2, "Init ThreadX");
 8001314:	4906      	ldr	r1, [pc, #24]	; (8001330 <MX_ThreadX_Init+0x20>)
 8001316:	4807      	ldr	r0, [pc, #28]	; (8001334 <MX_ThreadX_Init+0x24>)
 8001318:	f005 ffdc 	bl	80072d4 <siprintf>
  HAL_UART_Transmit(&huart2, HEADER2, sizeof(HEADER2), 100);
 800131c:	2364      	movs	r3, #100	; 0x64
 800131e:	220e      	movs	r2, #14
 8001320:	4904      	ldr	r1, [pc, #16]	; (8001334 <MX_ThreadX_Init+0x24>)
 8001322:	4805      	ldr	r0, [pc, #20]	; (8001338 <MX_ThreadX_Init+0x28>)
 8001324:	f003 f835 	bl	8004392 <HAL_UART_Transmit>
  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 8001328:	f003 fd12 	bl	8004d50 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 800132c:	bf00      	nop
 800132e:	bd80      	pop	{r7, pc}
 8001330:	0800aef4 	.word	0x0800aef4
 8001334:	20000aec 	.word	0x20000aec
 8001338:	20000d18 	.word	0x20000d18

0800133c <my_Thread_entry_1>:

/* USER CODE BEGIN 1 */
void my_Thread_entry_1(ULONG initial_input)
{
 800133c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001340:	b089      	sub	sp, #36	; 0x24
 8001342:	af06      	add	r7, sp, #24
 8001344:	6078      	str	r0, [r7, #4]
	while(1)
	{
		if(TickSerial == true)
 8001346:	4b2a      	ldr	r3, [pc, #168]	; (80013f0 <my_Thread_entry_1+0xb4>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d0fb      	beq.n	8001346 <my_Thread_entry_1+0xa>
					{
					  TickSerial = false;
 800134e:	4b28      	ldr	r3, [pc, #160]	; (80013f0 <my_Thread_entry_1+0xb4>)
 8001350:	2200      	movs	r2, #0
 8001352:	701a      	strb	r2, [r3, #0]
					  if (SerialTX >= ThransholdSerialTX)
 8001354:	4b27      	ldr	r3, [pc, #156]	; (80013f4 <my_Thread_entry_1+0xb8>)
 8001356:	681a      	ldr	r2, [r3, #0]
 8001358:	4b27      	ldr	r3, [pc, #156]	; (80013f8 <my_Thread_entry_1+0xbc>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	429a      	cmp	r2, r3
 800135e:	d308      	bcc.n	8001372 <my_Thread_entry_1+0x36>
					  {
						  SerialTX = 0;
 8001360:	4b24      	ldr	r3, [pc, #144]	; (80013f4 <my_Thread_entry_1+0xb8>)
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
						  SerialTX++;
 8001366:	4b23      	ldr	r3, [pc, #140]	; (80013f4 <my_Thread_entry_1+0xb8>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	3301      	adds	r3, #1
 800136c:	4a21      	ldr	r2, [pc, #132]	; (80013f4 <my_Thread_entry_1+0xb8>)
 800136e:	6013      	str	r3, [r2, #0]
 8001370:	e004      	b.n	800137c <my_Thread_entry_1+0x40>
					  }
					  else
					  {
						  SerialTX++;
 8001372:	4b20      	ldr	r3, [pc, #128]	; (80013f4 <my_Thread_entry_1+0xb8>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	3301      	adds	r3, #1
 8001378:	4a1e      	ldr	r2, [pc, #120]	; (80013f4 <my_Thread_entry_1+0xb8>)
 800137a:	6013      	str	r3, [r2, #0]
					  }
						  sprintf(MSG,"Px,%d;%d;%.3f;%.3f;%.3f;Sx",SerialTX,Counter,
 800137c:	4b1d      	ldr	r3, [pc, #116]	; (80013f4 <my_Thread_entry_1+0xb8>)
 800137e:	681e      	ldr	r6, [r3, #0]
 8001380:	4b1e      	ldr	r3, [pc, #120]	; (80013fc <my_Thread_entry_1+0xc0>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	603b      	str	r3, [r7, #0]
 8001386:	4b1e      	ldr	r3, [pc, #120]	; (8001400 <my_Thread_entry_1+0xc4>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff fa1c 	bl	80007c8 <__aeabi_f2d>
 8001390:	4604      	mov	r4, r0
 8001392:	460d      	mov	r5, r1
 8001394:	4b1b      	ldr	r3, [pc, #108]	; (8001404 <my_Thread_entry_1+0xc8>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff fa15 	bl	80007c8 <__aeabi_f2d>
 800139e:	4680      	mov	r8, r0
 80013a0:	4689      	mov	r9, r1
 80013a2:	4b19      	ldr	r3, [pc, #100]	; (8001408 <my_Thread_entry_1+0xcc>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff fa0e 	bl	80007c8 <__aeabi_f2d>
 80013ac:	4602      	mov	r2, r0
 80013ae:	460b      	mov	r3, r1
 80013b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80013b4:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80013b8:	e9cd 4500 	strd	r4, r5, [sp]
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	4632      	mov	r2, r6
 80013c0:	4912      	ldr	r1, [pc, #72]	; (800140c <my_Thread_entry_1+0xd0>)
 80013c2:	4813      	ldr	r0, [pc, #76]	; (8001410 <my_Thread_entry_1+0xd4>)
 80013c4:	f005 ff86 	bl	80072d4 <siprintf>
								  ActualPosition,ActualSpeedRPM,ActualSpeed);
						  HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 0xFFFF);
 80013c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013cc:	2256      	movs	r2, #86	; 0x56
 80013ce:	4910      	ldr	r1, [pc, #64]	; (8001410 <my_Thread_entry_1+0xd4>)
 80013d0:	4810      	ldr	r0, [pc, #64]	; (8001414 <my_Thread_entry_1+0xd8>)
 80013d2:	f002 ffde 	bl	8004392 <HAL_UART_Transmit>
						  sprintf(CR,"\r\n");   // sprintf(CR,"\r\n"); 	//Ritorno a capo e a destra
 80013d6:	4910      	ldr	r1, [pc, #64]	; (8001418 <my_Thread_entry_1+0xdc>)
 80013d8:	4810      	ldr	r0, [pc, #64]	; (800141c <my_Thread_entry_1+0xe0>)
 80013da:	f005 ff7b 	bl	80072d4 <siprintf>
						  HAL_UART_Transmit(&huart2, CR, sizeof(CR), 0xFFFF);
 80013de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013e2:	2204      	movs	r2, #4
 80013e4:	490d      	ldr	r1, [pc, #52]	; (800141c <my_Thread_entry_1+0xe0>)
 80013e6:	480b      	ldr	r0, [pc, #44]	; (8001414 <my_Thread_entry_1+0xd8>)
 80013e8:	f002 ffd3 	bl	8004392 <HAL_UART_Transmit>
		if(TickSerial == true)
 80013ec:	e7ab      	b.n	8001346 <my_Thread_entry_1+0xa>
 80013ee:	bf00      	nop
 80013f0:	20000d90 	.word	0x20000d90
 80013f4:	20000b64 	.word	0x20000b64
 80013f8:	20000000 	.word	0x20000000
 80013fc:	20000b58 	.word	0x20000b58
 8001400:	20000dd8 	.word	0x20000dd8
 8001404:	20000ddc 	.word	0x20000ddc
 8001408:	20000de0 	.word	0x20000de0
 800140c:	0800af04 	.word	0x0800af04
 8001410:	20000afc 	.word	0x20000afc
 8001414:	20000d18 	.word	0x20000d18
 8001418:	0800af20 	.word	0x0800af20
 800141c:	20000b54 	.word	0x20000b54

08001420 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001424:	f001 f84c 	bl	80024c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001428:	f000 f826 	bl	8001478 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800142c:	f000 fa62 	bl	80018f4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001430:	f000 fa36 	bl	80018a0 <MX_USART2_UART_Init>
  MX_TIM7_Init();
 8001434:	f000 f9ae 	bl	8001794 <MX_TIM7_Init>
  MX_TIM10_Init();
 8001438:	f000 f9e4 	bl	8001804 <MX_TIM10_Init>
  MX_TIM11_Init();
 800143c:	f000 fa0a 	bl	8001854 <MX_TIM11_Init>
  MX_TIM1_Init();
 8001440:	f000 f8ac 	bl	800159c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001444:	f000 f8fe 	bl	8001644 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001448:	f000 f954 	bl	80016f4 <MX_TIM3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800144c:	f000 f882 	bl	8001554 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  sprintf(HEADER1, "Initialized Serial Comunication \n");
 8001450:	4906      	ldr	r1, [pc, #24]	; (800146c <main+0x4c>)
 8001452:	4807      	ldr	r0, [pc, #28]	; (8001470 <main+0x50>)
 8001454:	f005 ff3e 	bl	80072d4 <siprintf>
  HAL_UART_Transmit(&huart2, HEADER1, sizeof(HEADER1), 100);
 8001458:	2364      	movs	r3, #100	; 0x64
 800145a:	2223      	movs	r2, #35	; 0x23
 800145c:	4904      	ldr	r1, [pc, #16]	; (8001470 <main+0x50>)
 800145e:	4805      	ldr	r0, [pc, #20]	; (8001474 <main+0x54>)
 8001460:	f002 ff97 	bl	8004392 <HAL_UART_Transmit>
  /* USER CODE END 2 */

  MX_ThreadX_Init();
 8001464:	f7ff ff54 	bl	8001310 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001468:	e7fe      	b.n	8001468 <main+0x48>
 800146a:	bf00      	nop
 800146c:	0800af24 	.word	0x0800af24
 8001470:	20000d5c 	.word	0x20000d5c
 8001474:	20000d18 	.word	0x20000d18

08001478 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b094      	sub	sp, #80	; 0x50
 800147c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800147e:	f107 031c 	add.w	r3, r7, #28
 8001482:	2234      	movs	r2, #52	; 0x34
 8001484:	2100      	movs	r1, #0
 8001486:	4618      	mov	r0, r3
 8001488:	f005 f89c 	bl	80065c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800148c:	f107 0308 	add.w	r3, r7, #8
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	605a      	str	r2, [r3, #4]
 8001496:	609a      	str	r2, [r3, #8]
 8001498:	60da      	str	r2, [r3, #12]
 800149a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800149c:	2300      	movs	r3, #0
 800149e:	607b      	str	r3, [r7, #4]
 80014a0:	4b2a      	ldr	r3, [pc, #168]	; (800154c <SystemClock_Config+0xd4>)
 80014a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a4:	4a29      	ldr	r2, [pc, #164]	; (800154c <SystemClock_Config+0xd4>)
 80014a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014aa:	6413      	str	r3, [r2, #64]	; 0x40
 80014ac:	4b27      	ldr	r3, [pc, #156]	; (800154c <SystemClock_Config+0xd4>)
 80014ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014b4:	607b      	str	r3, [r7, #4]
 80014b6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80014b8:	2300      	movs	r3, #0
 80014ba:	603b      	str	r3, [r7, #0]
 80014bc:	4b24      	ldr	r3, [pc, #144]	; (8001550 <SystemClock_Config+0xd8>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80014c4:	4a22      	ldr	r2, [pc, #136]	; (8001550 <SystemClock_Config+0xd8>)
 80014c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014ca:	6013      	str	r3, [r2, #0]
 80014cc:	4b20      	ldr	r3, [pc, #128]	; (8001550 <SystemClock_Config+0xd8>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014d4:	603b      	str	r3, [r7, #0]
 80014d6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014d8:	2302      	movs	r3, #2
 80014da:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014dc:	2301      	movs	r3, #1
 80014de:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014e0:	2310      	movs	r3, #16
 80014e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014e4:	2302      	movs	r3, #2
 80014e6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014e8:	2300      	movs	r3, #0
 80014ea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80014ec:	2310      	movs	r3, #16
 80014ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80014f0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80014f4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80014f6:	2304      	movs	r3, #4
 80014f8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80014fa:	2302      	movs	r3, #2
 80014fc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80014fe:	2302      	movs	r3, #2
 8001500:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001502:	f107 031c 	add.w	r3, r7, #28
 8001506:	4618      	mov	r0, r3
 8001508:	f001 fe66 	bl	80031d8 <HAL_RCC_OscConfig>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001512:	f000 fad9 	bl	8001ac8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001516:	230f      	movs	r3, #15
 8001518:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800151a:	2302      	movs	r3, #2
 800151c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800151e:	2300      	movs	r3, #0
 8001520:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001522:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001526:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001528:	2300      	movs	r3, #0
 800152a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800152c:	f107 0308 	add.w	r3, r7, #8
 8001530:	2102      	movs	r1, #2
 8001532:	4618      	mov	r0, r3
 8001534:	f001 fad4 	bl	8002ae0 <HAL_RCC_ClockConfig>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800153e:	f000 fac3 	bl	8001ac8 <Error_Handler>
  }
}
 8001542:	bf00      	nop
 8001544:	3750      	adds	r7, #80	; 0x50
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40023800 	.word	0x40023800
 8001550:	40007000 	.word	0x40007000

08001554 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* TIM1_UP_TIM10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001558:	2200      	movs	r2, #0
 800155a:	2100      	movs	r1, #0
 800155c:	2019      	movs	r0, #25
 800155e:	f001 f8a9 	bl	80026b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001562:	2019      	movs	r0, #25
 8001564:	f001 f8c2 	bl	80026ec <HAL_NVIC_EnableIRQ>
  /* TIM1_TRG_COM_TIM11_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001568:	2200      	movs	r2, #0
 800156a:	2100      	movs	r1, #0
 800156c:	201a      	movs	r0, #26
 800156e:	f001 f8a1 	bl	80026b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001572:	201a      	movs	r0, #26
 8001574:	f001 f8ba 	bl	80026ec <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001578:	2200      	movs	r2, #0
 800157a:	2100      	movs	r1, #0
 800157c:	2028      	movs	r0, #40	; 0x28
 800157e:	f001 f899 	bl	80026b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001582:	2028      	movs	r0, #40	; 0x28
 8001584:	f001 f8b2 	bl	80026ec <HAL_NVIC_EnableIRQ>
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001588:	2200      	movs	r2, #0
 800158a:	2100      	movs	r1, #0
 800158c:	2037      	movs	r0, #55	; 0x37
 800158e:	f001 f891 	bl	80026b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001592:	2037      	movs	r0, #55	; 0x37
 8001594:	f001 f8aa 	bl	80026ec <HAL_NVIC_EnableIRQ>
}
 8001598:	bf00      	nop
 800159a:	bd80      	pop	{r7, pc}

0800159c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015a2:	f107 0308 	add.w	r3, r7, #8
 80015a6:	2200      	movs	r2, #0
 80015a8:	601a      	str	r2, [r3, #0]
 80015aa:	605a      	str	r2, [r3, #4]
 80015ac:	609a      	str	r2, [r3, #8]
 80015ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015b0:	463b      	mov	r3, r7
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015b8:	4b20      	ldr	r3, [pc, #128]	; (800163c <MX_TIM1_Init+0xa0>)
 80015ba:	4a21      	ldr	r2, [pc, #132]	; (8001640 <MX_TIM1_Init+0xa4>)
 80015bc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 80015be:	4b1f      	ldr	r3, [pc, #124]	; (800163c <MX_TIM1_Init+0xa0>)
 80015c0:	2201      	movs	r2, #1
 80015c2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015c4:	4b1d      	ldr	r3, [pc, #116]	; (800163c <MX_TIM1_Init+0xa0>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2099;
 80015ca:	4b1c      	ldr	r3, [pc, #112]	; (800163c <MX_TIM1_Init+0xa0>)
 80015cc:	f640 0233 	movw	r2, #2099	; 0x833
 80015d0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015d2:	4b1a      	ldr	r3, [pc, #104]	; (800163c <MX_TIM1_Init+0xa0>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015d8:	4b18      	ldr	r3, [pc, #96]	; (800163c <MX_TIM1_Init+0xa0>)
 80015da:	2200      	movs	r2, #0
 80015dc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015de:	4b17      	ldr	r3, [pc, #92]	; (800163c <MX_TIM1_Init+0xa0>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015e4:	4815      	ldr	r0, [pc, #84]	; (800163c <MX_TIM1_Init+0xa0>)
 80015e6:	f002 f895 	bl	8003714 <HAL_TIM_Base_Init>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80015f0:	f000 fa6a 	bl	8001ac8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015f8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015fa:	f107 0308 	add.w	r3, r7, #8
 80015fe:	4619      	mov	r1, r3
 8001600:	480e      	ldr	r0, [pc, #56]	; (800163c <MX_TIM1_Init+0xa0>)
 8001602:	f002 fba3 	bl	8003d4c <HAL_TIM_ConfigClockSource>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800160c:	f000 fa5c 	bl	8001ac8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001610:	2300      	movs	r3, #0
 8001612:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001614:	2300      	movs	r3, #0
 8001616:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001618:	463b      	mov	r3, r7
 800161a:	4619      	mov	r1, r3
 800161c:	4807      	ldr	r0, [pc, #28]	; (800163c <MX_TIM1_Init+0xa0>)
 800161e:	f002 fddb 	bl	80041d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001628:	f000 fa4e 	bl	8001ac8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  HAL_TIM_Base_Start_IT(&htim1); // Start Timer
 800162c:	4803      	ldr	r0, [pc, #12]	; (800163c <MX_TIM1_Init+0xa0>)
 800162e:	f002 f8c1 	bl	80037b4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM1_Init 2 */

}
 8001632:	bf00      	nop
 8001634:	3718      	adds	r7, #24
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	20000b68 	.word	0x20000b68
 8001640:	40010000 	.word	0x40010000

08001644 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b08c      	sub	sp, #48	; 0x30
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800164a:	f107 030c 	add.w	r3, r7, #12
 800164e:	2224      	movs	r2, #36	; 0x24
 8001650:	2100      	movs	r1, #0
 8001652:	4618      	mov	r0, r3
 8001654:	f004 ffb6 	bl	80065c4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001658:	1d3b      	adds	r3, r7, #4
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
 800165e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001660:	4b23      	ldr	r3, [pc, #140]	; (80016f0 <MX_TIM2_Init+0xac>)
 8001662:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001666:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8001668:	4b21      	ldr	r3, [pc, #132]	; (80016f0 <MX_TIM2_Init+0xac>)
 800166a:	2201      	movs	r2, #1
 800166c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800166e:	4b20      	ldr	r3, [pc, #128]	; (80016f0 <MX_TIM2_Init+0xac>)
 8001670:	2200      	movs	r2, #0
 8001672:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001674:	4b1e      	ldr	r3, [pc, #120]	; (80016f0 <MX_TIM2_Init+0xac>)
 8001676:	f04f 32ff 	mov.w	r2, #4294967295
 800167a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800167c:	4b1c      	ldr	r3, [pc, #112]	; (80016f0 <MX_TIM2_Init+0xac>)
 800167e:	2200      	movs	r2, #0
 8001680:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001682:	4b1b      	ldr	r3, [pc, #108]	; (80016f0 <MX_TIM2_Init+0xac>)
 8001684:	2200      	movs	r2, #0
 8001686:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001688:	2303      	movs	r3, #3
 800168a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800168c:	2302      	movs	r3, #2
 800168e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001690:	2301      	movs	r3, #1
 8001692:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001694:	2300      	movs	r3, #0
 8001696:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001698:	2300      	movs	r3, #0
 800169a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 800169c:	2302      	movs	r3, #2
 800169e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80016a0:	2301      	movs	r3, #1
 80016a2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80016a4:	2300      	movs	r3, #0
 80016a6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80016a8:	2300      	movs	r3, #0
 80016aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80016ac:	f107 030c 	add.w	r3, r7, #12
 80016b0:	4619      	mov	r1, r3
 80016b2:	480f      	ldr	r0, [pc, #60]	; (80016f0 <MX_TIM2_Init+0xac>)
 80016b4:	f002 f8ee 	bl	8003894 <HAL_TIM_Encoder_Init>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80016be:	f000 fa03 	bl	8001ac8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016c2:	2300      	movs	r3, #0
 80016c4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016c6:	2300      	movs	r3, #0
 80016c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016ca:	1d3b      	adds	r3, r7, #4
 80016cc:	4619      	mov	r1, r3
 80016ce:	4808      	ldr	r0, [pc, #32]	; (80016f0 <MX_TIM2_Init+0xac>)
 80016d0:	f002 fd82 	bl	80041d8 <HAL_TIMEx_MasterConfigSynchronization>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80016da:	f000 f9f5 	bl	8001ac8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 80016de:	213c      	movs	r1, #60	; 0x3c
 80016e0:	4803      	ldr	r0, [pc, #12]	; (80016f0 <MX_TIM2_Init+0xac>)
 80016e2:	f002 f97d 	bl	80039e0 <HAL_TIM_Encoder_Start_IT>
  /* USER CODE END TIM2_Init 2 */

}
 80016e6:	bf00      	nop
 80016e8:	3730      	adds	r7, #48	; 0x30
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	20000bb0 	.word	0x20000bb0

080016f4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b086      	sub	sp, #24
 80016f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016fa:	f107 0308 	add.w	r3, r7, #8
 80016fe:	2200      	movs	r2, #0
 8001700:	601a      	str	r2, [r3, #0]
 8001702:	605a      	str	r2, [r3, #4]
 8001704:	609a      	str	r2, [r3, #8]
 8001706:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001708:	463b      	mov	r3, r7
 800170a:	2200      	movs	r2, #0
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001710:	4b1e      	ldr	r3, [pc, #120]	; (800178c <MX_TIM3_Init+0x98>)
 8001712:	4a1f      	ldr	r2, [pc, #124]	; (8001790 <MX_TIM3_Init+0x9c>)
 8001714:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8001716:	4b1d      	ldr	r3, [pc, #116]	; (800178c <MX_TIM3_Init+0x98>)
 8001718:	2201      	movs	r2, #1
 800171a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800171c:	4b1b      	ldr	r3, [pc, #108]	; (800178c <MX_TIM3_Init+0x98>)
 800171e:	2200      	movs	r2, #0
 8001720:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 419;
 8001722:	4b1a      	ldr	r3, [pc, #104]	; (800178c <MX_TIM3_Init+0x98>)
 8001724:	f240 12a3 	movw	r2, #419	; 0x1a3
 8001728:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800172a:	4b18      	ldr	r3, [pc, #96]	; (800178c <MX_TIM3_Init+0x98>)
 800172c:	2200      	movs	r2, #0
 800172e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001730:	4b16      	ldr	r3, [pc, #88]	; (800178c <MX_TIM3_Init+0x98>)
 8001732:	2280      	movs	r2, #128	; 0x80
 8001734:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001736:	4815      	ldr	r0, [pc, #84]	; (800178c <MX_TIM3_Init+0x98>)
 8001738:	f001 ffec 	bl	8003714 <HAL_TIM_Base_Init>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001742:	f000 f9c1 	bl	8001ac8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001746:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800174a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800174c:	f107 0308 	add.w	r3, r7, #8
 8001750:	4619      	mov	r1, r3
 8001752:	480e      	ldr	r0, [pc, #56]	; (800178c <MX_TIM3_Init+0x98>)
 8001754:	f002 fafa 	bl	8003d4c <HAL_TIM_ConfigClockSource>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800175e:	f000 f9b3 	bl	8001ac8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001762:	2300      	movs	r3, #0
 8001764:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001766:	2300      	movs	r3, #0
 8001768:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800176a:	463b      	mov	r3, r7
 800176c:	4619      	mov	r1, r3
 800176e:	4807      	ldr	r0, [pc, #28]	; (800178c <MX_TIM3_Init+0x98>)
 8001770:	f002 fd32 	bl	80041d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800177a:	f000 f9a5 	bl	8001ac8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  HAL_TIM_Base_Start_IT(&htim3); // Start Timer
 800177e:	4803      	ldr	r0, [pc, #12]	; (800178c <MX_TIM3_Init+0x98>)
 8001780:	f002 f818 	bl	80037b4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM3_Init 2 */

}
 8001784:	bf00      	nop
 8001786:	3718      	adds	r7, #24
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	20000bf8 	.word	0x20000bf8
 8001790:	40000400 	.word	0x40000400

08001794 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800179a:	463b      	mov	r3, r7
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80017a2:	4b16      	ldr	r3, [pc, #88]	; (80017fc <MX_TIM7_Init+0x68>)
 80017a4:	4a16      	ldr	r2, [pc, #88]	; (8001800 <MX_TIM7_Init+0x6c>)
 80017a6:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 1;
 80017a8:	4b14      	ldr	r3, [pc, #80]	; (80017fc <MX_TIM7_Init+0x68>)
 80017aa:	2201      	movs	r2, #1
 80017ac:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ae:	4b13      	ldr	r3, [pc, #76]	; (80017fc <MX_TIM7_Init+0x68>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 2099;
 80017b4:	4b11      	ldr	r3, [pc, #68]	; (80017fc <MX_TIM7_Init+0x68>)
 80017b6:	f640 0233 	movw	r2, #2099	; 0x833
 80017ba:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80017bc:	4b0f      	ldr	r3, [pc, #60]	; (80017fc <MX_TIM7_Init+0x68>)
 80017be:	2280      	movs	r2, #128	; 0x80
 80017c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80017c2:	480e      	ldr	r0, [pc, #56]	; (80017fc <MX_TIM7_Init+0x68>)
 80017c4:	f001 ffa6 	bl	8003714 <HAL_TIM_Base_Init>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80017ce:	f000 f97b 	bl	8001ac8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017d2:	2300      	movs	r3, #0
 80017d4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017d6:	2300      	movs	r3, #0
 80017d8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80017da:	463b      	mov	r3, r7
 80017dc:	4619      	mov	r1, r3
 80017de:	4807      	ldr	r0, [pc, #28]	; (80017fc <MX_TIM7_Init+0x68>)
 80017e0:	f002 fcfa 	bl	80041d8 <HAL_TIMEx_MasterConfigSynchronization>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80017ea:	f000 f96d 	bl	8001ac8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */
  HAL_TIM_Base_Start_IT(&htim7); // Start Timer
 80017ee:	4803      	ldr	r0, [pc, #12]	; (80017fc <MX_TIM7_Init+0x68>)
 80017f0:	f001 ffe0 	bl	80037b4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM7_Init 2 */

}
 80017f4:	bf00      	nop
 80017f6:	3708      	adds	r7, #8
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	20000c40 	.word	0x20000c40
 8001800:	40001400 	.word	0x40001400

08001804 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001808:	4b10      	ldr	r3, [pc, #64]	; (800184c <MX_TIM10_Init+0x48>)
 800180a:	4a11      	ldr	r2, [pc, #68]	; (8001850 <MX_TIM10_Init+0x4c>)
 800180c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 1000;
 800180e:	4b0f      	ldr	r3, [pc, #60]	; (800184c <MX_TIM10_Init+0x48>)
 8001810:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001814:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001816:	4b0d      	ldr	r3, [pc, #52]	; (800184c <MX_TIM10_Init+0x48>)
 8001818:	2200      	movs	r2, #0
 800181a:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 839;
 800181c:	4b0b      	ldr	r3, [pc, #44]	; (800184c <MX_TIM10_Init+0x48>)
 800181e:	f240 3247 	movw	r2, #839	; 0x347
 8001822:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001824:	4b09      	ldr	r3, [pc, #36]	; (800184c <MX_TIM10_Init+0x48>)
 8001826:	2200      	movs	r2, #0
 8001828:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800182a:	4b08      	ldr	r3, [pc, #32]	; (800184c <MX_TIM10_Init+0x48>)
 800182c:	2280      	movs	r2, #128	; 0x80
 800182e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001830:	4806      	ldr	r0, [pc, #24]	; (800184c <MX_TIM10_Init+0x48>)
 8001832:	f001 ff6f 	bl	8003714 <HAL_TIM_Base_Init>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 800183c:	f000 f944 	bl	8001ac8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */
  HAL_TIM_Base_Start_IT(&htim10); // Start Timer
 8001840:	4802      	ldr	r0, [pc, #8]	; (800184c <MX_TIM10_Init+0x48>)
 8001842:	f001 ffb7 	bl	80037b4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM10_Init 2 */

}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	20000c88 	.word	0x20000c88
 8001850:	40014400 	.word	0x40014400

08001854 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001858:	4b0f      	ldr	r3, [pc, #60]	; (8001898 <MX_TIM11_Init+0x44>)
 800185a:	4a10      	ldr	r2, [pc, #64]	; (800189c <MX_TIM11_Init+0x48>)
 800185c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 1000;
 800185e:	4b0e      	ldr	r3, [pc, #56]	; (8001898 <MX_TIM11_Init+0x44>)
 8001860:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001864:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001866:	4b0c      	ldr	r3, [pc, #48]	; (8001898 <MX_TIM11_Init+0x44>)
 8001868:	2200      	movs	r2, #0
 800186a:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 83;
 800186c:	4b0a      	ldr	r3, [pc, #40]	; (8001898 <MX_TIM11_Init+0x44>)
 800186e:	2253      	movs	r2, #83	; 0x53
 8001870:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001872:	4b09      	ldr	r3, [pc, #36]	; (8001898 <MX_TIM11_Init+0x44>)
 8001874:	2200      	movs	r2, #0
 8001876:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001878:	4b07      	ldr	r3, [pc, #28]	; (8001898 <MX_TIM11_Init+0x44>)
 800187a:	2280      	movs	r2, #128	; 0x80
 800187c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800187e:	4806      	ldr	r0, [pc, #24]	; (8001898 <MX_TIM11_Init+0x44>)
 8001880:	f001 ff48 	bl	8003714 <HAL_TIM_Base_Init>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800188a:	f000 f91d 	bl	8001ac8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */
  HAL_TIM_Base_Start_IT(&htim11); // Start Timer
 800188e:	4802      	ldr	r0, [pc, #8]	; (8001898 <MX_TIM11_Init+0x44>)
 8001890:	f001 ff90 	bl	80037b4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM11_Init 2 */

}
 8001894:	bf00      	nop
 8001896:	bd80      	pop	{r7, pc}
 8001898:	20000cd0 	.word	0x20000cd0
 800189c:	40014800 	.word	0x40014800

080018a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80018a4:	4b11      	ldr	r3, [pc, #68]	; (80018ec <MX_USART2_UART_Init+0x4c>)
 80018a6:	4a12      	ldr	r2, [pc, #72]	; (80018f0 <MX_USART2_UART_Init+0x50>)
 80018a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80018aa:	4b10      	ldr	r3, [pc, #64]	; (80018ec <MX_USART2_UART_Init+0x4c>)
 80018ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018b2:	4b0e      	ldr	r3, [pc, #56]	; (80018ec <MX_USART2_UART_Init+0x4c>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018b8:	4b0c      	ldr	r3, [pc, #48]	; (80018ec <MX_USART2_UART_Init+0x4c>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80018be:	4b0b      	ldr	r3, [pc, #44]	; (80018ec <MX_USART2_UART_Init+0x4c>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80018c4:	4b09      	ldr	r3, [pc, #36]	; (80018ec <MX_USART2_UART_Init+0x4c>)
 80018c6:	220c      	movs	r2, #12
 80018c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018ca:	4b08      	ldr	r3, [pc, #32]	; (80018ec <MX_USART2_UART_Init+0x4c>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018d0:	4b06      	ldr	r3, [pc, #24]	; (80018ec <MX_USART2_UART_Init+0x4c>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018d6:	4805      	ldr	r0, [pc, #20]	; (80018ec <MX_USART2_UART_Init+0x4c>)
 80018d8:	f002 fd0e 	bl	80042f8 <HAL_UART_Init>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80018e2:	f000 f8f1 	bl	8001ac8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018e6:	bf00      	nop
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	20000d18 	.word	0x20000d18
 80018f0:	40004400 	.word	0x40004400

080018f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b08a      	sub	sp, #40	; 0x28
 80018f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018fa:	f107 0314 	add.w	r3, r7, #20
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
 8001902:	605a      	str	r2, [r3, #4]
 8001904:	609a      	str	r2, [r3, #8]
 8001906:	60da      	str	r2, [r3, #12]
 8001908:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800190a:	2300      	movs	r3, #0
 800190c:	613b      	str	r3, [r7, #16]
 800190e:	4b3e      	ldr	r3, [pc, #248]	; (8001a08 <MX_GPIO_Init+0x114>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001912:	4a3d      	ldr	r2, [pc, #244]	; (8001a08 <MX_GPIO_Init+0x114>)
 8001914:	f043 0304 	orr.w	r3, r3, #4
 8001918:	6313      	str	r3, [r2, #48]	; 0x30
 800191a:	4b3b      	ldr	r3, [pc, #236]	; (8001a08 <MX_GPIO_Init+0x114>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	f003 0304 	and.w	r3, r3, #4
 8001922:	613b      	str	r3, [r7, #16]
 8001924:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001926:	2300      	movs	r3, #0
 8001928:	60fb      	str	r3, [r7, #12]
 800192a:	4b37      	ldr	r3, [pc, #220]	; (8001a08 <MX_GPIO_Init+0x114>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	4a36      	ldr	r2, [pc, #216]	; (8001a08 <MX_GPIO_Init+0x114>)
 8001930:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001934:	6313      	str	r3, [r2, #48]	; 0x30
 8001936:	4b34      	ldr	r3, [pc, #208]	; (8001a08 <MX_GPIO_Init+0x114>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800193e:	60fb      	str	r3, [r7, #12]
 8001940:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	4b30      	ldr	r3, [pc, #192]	; (8001a08 <MX_GPIO_Init+0x114>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194a:	4a2f      	ldr	r2, [pc, #188]	; (8001a08 <MX_GPIO_Init+0x114>)
 800194c:	f043 0301 	orr.w	r3, r3, #1
 8001950:	6313      	str	r3, [r2, #48]	; 0x30
 8001952:	4b2d      	ldr	r3, [pc, #180]	; (8001a08 <MX_GPIO_Init+0x114>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001956:	f003 0301 	and.w	r3, r3, #1
 800195a:	60bb      	str	r3, [r7, #8]
 800195c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	607b      	str	r3, [r7, #4]
 8001962:	4b29      	ldr	r3, [pc, #164]	; (8001a08 <MX_GPIO_Init+0x114>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001966:	4a28      	ldr	r2, [pc, #160]	; (8001a08 <MX_GPIO_Init+0x114>)
 8001968:	f043 0302 	orr.w	r3, r3, #2
 800196c:	6313      	str	r3, [r2, #48]	; 0x30
 800196e:	4b26      	ldr	r3, [pc, #152]	; (8001a08 <MX_GPIO_Init+0x114>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001972:	f003 0302 	and.w	r3, r3, #2
 8001976:	607b      	str	r3, [r7, #4]
 8001978:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_Green_Led_GPIO_Port, LD2_Green_Led_Pin, GPIO_PIN_RESET);
 800197a:	2200      	movs	r2, #0
 800197c:	2120      	movs	r1, #32
 800197e:	4823      	ldr	r0, [pc, #140]	; (8001a0c <MX_GPIO_Init+0x118>)
 8001980:	f001 f856 	bl	8002a30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001984:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001988:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800198a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800198e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001990:	2300      	movs	r3, #0
 8001992:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001994:	f107 0314 	add.w	r3, r7, #20
 8001998:	4619      	mov	r1, r3
 800199a:	481d      	ldr	r0, [pc, #116]	; (8001a10 <MX_GPIO_Init+0x11c>)
 800199c:	f000 feb4 	bl	8002708 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Green_Led_Pin */
  GPIO_InitStruct.Pin = LD2_Green_Led_Pin;
 80019a0:	2320      	movs	r3, #32
 80019a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a4:	2301      	movs	r3, #1
 80019a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ac:	2300      	movs	r3, #0
 80019ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_Green_Led_GPIO_Port, &GPIO_InitStruct);
 80019b0:	f107 0314 	add.w	r3, r7, #20
 80019b4:	4619      	mov	r1, r3
 80019b6:	4815      	ldr	r0, [pc, #84]	; (8001a0c <MX_GPIO_Init+0x118>)
 80019b8:	f000 fea6 	bl	8002708 <HAL_GPIO_Init>

  /*Configure GPIO pin : Encoder_Index_Pin */
  GPIO_InitStruct.Pin = Encoder_Index_Pin;
 80019bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019c2:	2300      	movs	r3, #0
 80019c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c6:	2300      	movs	r3, #0
 80019c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Encoder_Index_GPIO_Port, &GPIO_InitStruct);
 80019ca:	f107 0314 	add.w	r3, r7, #20
 80019ce:	4619      	mov	r1, r3
 80019d0:	480e      	ldr	r0, [pc, #56]	; (8001a0c <MX_GPIO_Init+0x118>)
 80019d2:	f000 fe99 	bl	8002708 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80019d6:	2308      	movs	r3, #8
 80019d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019da:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80019de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e0:	2300      	movs	r3, #0
 80019e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019e4:	f107 0314 	add.w	r3, r7, #20
 80019e8:	4619      	mov	r1, r3
 80019ea:	480a      	ldr	r0, [pc, #40]	; (8001a14 <MX_GPIO_Init+0x120>)
 80019ec:	f000 fe8c 	bl	8002708 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80019f0:	2200      	movs	r2, #0
 80019f2:	2100      	movs	r1, #0
 80019f4:	2009      	movs	r0, #9
 80019f6:	f000 fe5d 	bl	80026b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80019fa:	2009      	movs	r0, #9
 80019fc:	f000 fe76 	bl	80026ec <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001a00:	bf00      	nop
 8001a02:	3728      	adds	r7, #40	; 0x28
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	40020000 	.word	0x40020000
 8001a10:	40020800 	.word	0x40020800
 8001a14:	40020400 	.word	0x40020400

08001a18 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
	timer_counter = __HAL_TIM_GET_COUNTER(htim);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a26:	4a0b      	ldr	r2, [pc, #44]	; (8001a54 <HAL_TIM_IC_CaptureCallback+0x3c>)
 8001a28:	6013      	str	r3, [r2, #0]
	EncoderCount = (int16_t)timer_counter;
 8001a2a:	4b0a      	ldr	r3, [pc, #40]	; (8001a54 <HAL_TIM_IC_CaptureCallback+0x3c>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	b21a      	sxth	r2, r3
 8001a30:	4b09      	ldr	r3, [pc, #36]	; (8001a58 <HAL_TIM_IC_CaptureCallback+0x40>)
 8001a32:	801a      	strh	r2, [r3, #0]
	Calculate_Rotation(EncoderPulse,RevoluctionFactor,EncoderCount);
 8001a34:	4b09      	ldr	r3, [pc, #36]	; (8001a5c <HAL_TIM_IC_CaptureCallback+0x44>)
 8001a36:	881b      	ldrh	r3, [r3, #0]
 8001a38:	4618      	mov	r0, r3
 8001a3a:	4b09      	ldr	r3, [pc, #36]	; (8001a60 <HAL_TIM_IC_CaptureCallback+0x48>)
 8001a3c:	881b      	ldrh	r3, [r3, #0]
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4b05      	ldr	r3, [pc, #20]	; (8001a58 <HAL_TIM_IC_CaptureCallback+0x40>)
 8001a42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a46:	461a      	mov	r2, r3
 8001a48:	f000 f8a2 	bl	8001b90 <Calculate_Rotation>
	//EncoderPosition = EncoderCount/4;
}
 8001a4c:	bf00      	nop
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	20000d94 	.word	0x20000d94
 8001a58:	20000d9c 	.word	0x20000d9c
 8001a5c:	20000004 	.word	0x20000004
 8001a60:	20000006 	.word	0x20000006

08001a64 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a10      	ldr	r2, [pc, #64]	; (8001ab4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d102      	bne.n	8001a7c <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 8001a76:	f000 fd45 	bl	8002504 <HAL_IncTick>
  else if (htim->Instance == TIM11)  // 1KHz 1ms/sample
  {
    DiagnosticMotor();
    }
  /* USER CODE END Callback 1 */
}
 8001a7a:	e017      	b.n	8001aac <HAL_TIM_PeriodElapsedCallback+0x48>
  else if (htim->Instance == TIM7)  //20KHz 20000sample/sec
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a0d      	ldr	r2, [pc, #52]	; (8001ab8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d102      	bne.n	8001a8c <HAL_TIM_PeriodElapsedCallback+0x28>
	  Motion();
 8001a86:	f000 f835 	bl	8001af4 <Motion>
}
 8001a8a:	e00f      	b.n	8001aac <HAL_TIM_PeriodElapsedCallback+0x48>
  else if (htim->Instance == TIM10) //0.1KHz 10ms/sample
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a0a      	ldr	r2, [pc, #40]	; (8001abc <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d103      	bne.n	8001a9e <HAL_TIM_PeriodElapsedCallback+0x3a>
  	TickSerial = true;
 8001a96:	4b0a      	ldr	r3, [pc, #40]	; (8001ac0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001a98:	2201      	movs	r2, #1
 8001a9a:	701a      	strb	r2, [r3, #0]
}
 8001a9c:	e006      	b.n	8001aac <HAL_TIM_PeriodElapsedCallback+0x48>
  else if (htim->Instance == TIM11)  // 1KHz 1ms/sample
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a08      	ldr	r2, [pc, #32]	; (8001ac4 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d101      	bne.n	8001aac <HAL_TIM_PeriodElapsedCallback+0x48>
    DiagnosticMotor();
 8001aa8:	f000 f862 	bl	8001b70 <DiagnosticMotor>
}
 8001aac:	bf00      	nop
 8001aae:	3708      	adds	r7, #8
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	40001000 	.word	0x40001000
 8001ab8:	40001400 	.word	0x40001400
 8001abc:	40014400 	.word	0x40014400
 8001ac0:	20000d90 	.word	0x20000d90
 8001ac4:	40014800 	.word	0x40014800

08001ac8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001acc:	b672      	cpsid	i
}
 8001ace:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  sprintf(HEADER4, "Inside TradeMASTER");
 8001ad0:	4905      	ldr	r1, [pc, #20]	; (8001ae8 <Error_Handler+0x20>)
 8001ad2:	4806      	ldr	r0, [pc, #24]	; (8001aec <Error_Handler+0x24>)
 8001ad4:	f005 fbfe 	bl	80072d4 <siprintf>
	  HAL_UART_Transmit(&huart2, HEADER4, sizeof(HEADER4), 100);
 8001ad8:	2364      	movs	r3, #100	; 0x64
 8001ada:	2210      	movs	r2, #16
 8001adc:	4903      	ldr	r1, [pc, #12]	; (8001aec <Error_Handler+0x24>)
 8001ade:	4804      	ldr	r0, [pc, #16]	; (8001af0 <Error_Handler+0x28>)
 8001ae0:	f002 fc57 	bl	8004392 <HAL_UART_Transmit>
  {
 8001ae4:	e7f4      	b.n	8001ad0 <Error_Handler+0x8>
 8001ae6:	bf00      	nop
 8001ae8:	0800af48 	.word	0x0800af48
 8001aec:	20000d80 	.word	0x20000d80
 8001af0:	20000d18 	.word	0x20000d18

08001af4 <Motion>:
float ActualSpeed = 0;
float OldEncoderSpeedRPM = 0;


void Motion(void)      // THIS VOID RUN AT 20Khz
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0

	  Counter++;
 8001af8:	4b14      	ldr	r3, [pc, #80]	; (8001b4c <Motion+0x58>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	3301      	adds	r3, #1
 8001afe:	4a13      	ldr	r2, [pc, #76]	; (8001b4c <Motion+0x58>)
 8001b00:	6013      	str	r3, [r2, #0]
	  if(TickSerial == true)
 8001b02:	4b13      	ldr	r3, [pc, #76]	; (8001b50 <Motion+0x5c>)
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d003      	beq.n	8001b12 <Motion+0x1e>
	  {
		  CouterSerial = Counter;
 8001b0a:	4b10      	ldr	r3, [pc, #64]	; (8001b4c <Motion+0x58>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a11      	ldr	r2, [pc, #68]	; (8001b54 <Motion+0x60>)
 8001b10:	6013      	str	r3, [r2, #0]
	  }

	  //--------------------GET SENSOR VALUES------------------------------

	  ActualPosition = KinematicPositionUnit;
 8001b12:	4b11      	ldr	r3, [pc, #68]	; (8001b58 <Motion+0x64>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a11      	ldr	r2, [pc, #68]	; (8001b5c <Motion+0x68>)
 8001b18:	6013      	str	r3, [r2, #0]
	  ActualSpeedRPM = EncoderPosition;
 8001b1a:	4b11      	ldr	r3, [pc, #68]	; (8001b60 <Motion+0x6c>)
 8001b1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b20:	ee07 3a90 	vmov	s15, r3
 8001b24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b28:	4b0e      	ldr	r3, [pc, #56]	; (8001b64 <Motion+0x70>)
 8001b2a:	edc3 7a00 	vstr	s15, [r3]
	  ActualSpeed = EncoderSpeed;
 8001b2e:	4b0e      	ldr	r3, [pc, #56]	; (8001b68 <Motion+0x74>)
 8001b30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b34:	ee07 3a90 	vmov	s15, r3
 8001b38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b3c:	4b0b      	ldr	r3, [pc, #44]	; (8001b6c <Motion+0x78>)
 8001b3e:	edc3 7a00 	vstr	s15, [r3]
	  //OldEncoderSpeedRPM = EncoderSpeedRPM;


}
 8001b42:	bf00      	nop
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr
 8001b4c:	20000b58 	.word	0x20000b58
 8001b50:	20000d90 	.word	0x20000d90
 8001b54:	20000b5c 	.word	0x20000b5c
 8001b58:	20000da0 	.word	0x20000da0
 8001b5c:	20000dd8 	.word	0x20000dd8
 8001b60:	20000d98 	.word	0x20000d98
 8001b64:	20000ddc 	.word	0x20000ddc
 8001b68:	20000d9a 	.word	0x20000d9a
 8001b6c:	20000de0 	.word	0x20000de0

08001b70 <DiagnosticMotor>:
void DiagnosticMotor(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
	  CounterDiag++;
 8001b74:	4b04      	ldr	r3, [pc, #16]	; (8001b88 <DiagnosticMotor+0x18>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	4a03      	ldr	r2, [pc, #12]	; (8001b88 <DiagnosticMotor+0x18>)
 8001b7c:	6013      	str	r3, [r2, #0]
}
 8001b7e:	bf00      	nop
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr
 8001b88:	20000b60 	.word	0x20000b60
 8001b8c:	00000000 	.word	0x00000000

08001b90 <Calculate_Rotation>:
// ----------------------------------------CALCULATE REV TO FACTOR --------------------------------------
/* Calculate Revolution to Factor
 *
 */
void Calculate_Rotation(uint16_t EncoderPulseSet,uint16_t RevoluctionFactorSet,int32_t EncoderCountSet)
{
 8001b90:	b5b0      	push	{r4, r5, r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	4603      	mov	r3, r0
 8001b98:	603a      	str	r2, [r7, #0]
 8001b9a:	80fb      	strh	r3, [r7, #6]
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	80bb      	strh	r3, [r7, #4]
	EncoderPosition = EncoderCountSet/4.0;   // Single Event Encoder 1*4 in Single Counter
 8001ba0:	6838      	ldr	r0, [r7, #0]
 8001ba2:	f7fe fdff 	bl	80007a4 <__aeabi_i2d>
 8001ba6:	f04f 0200 	mov.w	r2, #0
 8001baa:	4b7f      	ldr	r3, [pc, #508]	; (8001da8 <Calculate_Rotation+0x218>)
 8001bac:	f7fe ff8e 	bl	8000acc <__aeabi_ddiv>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	4610      	mov	r0, r2
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	f7ff f90e 	bl	8000dd8 <__aeabi_d2iz>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	b21a      	sxth	r2, r3
 8001bc0:	4b7a      	ldr	r3, [pc, #488]	; (8001dac <Calculate_Rotation+0x21c>)
 8001bc2:	801a      	strh	r2, [r3, #0]
	EncoderPositionFloat = EncoderPosition; // Single Counter Encoder
 8001bc4:	4b79      	ldr	r3, [pc, #484]	; (8001dac <Calculate_Rotation+0x21c>)
 8001bc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bca:	ee07 3a90 	vmov	s15, r3
 8001bce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bd2:	4b77      	ldr	r3, [pc, #476]	; (8001db0 <Calculate_Rotation+0x220>)
 8001bd4:	edc3 7a00 	vstr	s15, [r3]
	PositionMotor = EncoderPositionFloat/EncoderPulseSet;
 8001bd8:	4b75      	ldr	r3, [pc, #468]	; (8001db0 <Calculate_Rotation+0x220>)
 8001bda:	edd3 6a00 	vldr	s13, [r3]
 8001bde:	88fb      	ldrh	r3, [r7, #6]
 8001be0:	ee07 3a90 	vmov	s15, r3
 8001be4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001be8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bec:	4b71      	ldr	r3, [pc, #452]	; (8001db4 <Calculate_Rotation+0x224>)
 8001bee:	edc3 7a00 	vstr	s15, [r3]
	KinematicPositionUnit = RevoluctionFactorSet * PositionMotor;
 8001bf2:	88bb      	ldrh	r3, [r7, #4]
 8001bf4:	ee07 3a90 	vmov	s15, r3
 8001bf8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bfc:	4b6d      	ldr	r3, [pc, #436]	; (8001db4 <Calculate_Rotation+0x224>)
 8001bfe:	edd3 7a00 	vldr	s15, [r3]
 8001c02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c06:	4b6c      	ldr	r3, [pc, #432]	; (8001db8 <Calculate_Rotation+0x228>)
 8001c08:	edc3 7a00 	vstr	s15, [r3]

	TickClockMotion = Counter; // Get current time (seconds)
 8001c0c:	4b6b      	ldr	r3, [pc, #428]	; (8001dbc <Calculate_Rotation+0x22c>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	ee07 3a90 	vmov	s15, r3
 8001c14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c18:	4b69      	ldr	r3, [pc, #420]	; (8001dc0 <Calculate_Rotation+0x230>)
 8001c1a:	edc3 7a00 	vstr	s15, [r3]

	DiffTickClockMotion = (TickClockMotion - OldTickClockMotion); // Calculate time from count to count
 8001c1e:	4b68      	ldr	r3, [pc, #416]	; (8001dc0 <Calculate_Rotation+0x230>)
 8001c20:	ed93 7a00 	vldr	s14, [r3]
 8001c24:	4b67      	ldr	r3, [pc, #412]	; (8001dc4 <Calculate_Rotation+0x234>)
 8001c26:	edd3 7a00 	vldr	s15, [r3]
 8001c2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c2e:	4b66      	ldr	r3, [pc, #408]	; (8001dc8 <Calculate_Rotation+0x238>)
 8001c30:	edc3 7a00 	vstr	s15, [r3]


	if (FilterSpeedEnable == 1)  //  CutOff Low-Pass Filter
 8001c34:	4b65      	ldr	r3, [pc, #404]	; (8001dcc <Calculate_Rotation+0x23c>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	d17e      	bne.n	8001d3a <Calculate_Rotation+0x1aa>
	{
		//GetConstantFilter();        DA INSERIRE //////////////////////////////////////////////////////////
		EncoderSpeedRPSToFiler = ((20000.0/DiffTickClockMotion)/(EncoderPulseSet*4)); //Calculate RPS speed From microsecond to second
 8001c3c:	4b62      	ldr	r3, [pc, #392]	; (8001dc8 <Calculate_Rotation+0x238>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7fe fdc1 	bl	80007c8 <__aeabi_f2d>
 8001c46:	4602      	mov	r2, r0
 8001c48:	460b      	mov	r3, r1
 8001c4a:	a155      	add	r1, pc, #340	; (adr r1, 8001da0 <Calculate_Rotation+0x210>)
 8001c4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001c50:	f7fe ff3c 	bl	8000acc <__aeabi_ddiv>
 8001c54:	4602      	mov	r2, r0
 8001c56:	460b      	mov	r3, r1
 8001c58:	4614      	mov	r4, r2
 8001c5a:	461d      	mov	r5, r3
 8001c5c:	88fb      	ldrh	r3, [r7, #6]
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7fe fd9f 	bl	80007a4 <__aeabi_i2d>
 8001c66:	4602      	mov	r2, r0
 8001c68:	460b      	mov	r3, r1
 8001c6a:	4620      	mov	r0, r4
 8001c6c:	4629      	mov	r1, r5
 8001c6e:	f7fe ff2d 	bl	8000acc <__aeabi_ddiv>
 8001c72:	4602      	mov	r2, r0
 8001c74:	460b      	mov	r3, r1
 8001c76:	4610      	mov	r0, r2
 8001c78:	4619      	mov	r1, r3
 8001c7a:	f7ff f8f5 	bl	8000e68 <__aeabi_d2f>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	4a53      	ldr	r2, [pc, #332]	; (8001dd0 <Calculate_Rotation+0x240>)
 8001c82:	6013      	str	r3, [r2, #0]
		EncoderSpeed = ((b_i*RPSSpeedFilter) + (a_i*EncoderSpeedRPSToFiler) + (a_i*RPSSpeedFilterPrev));
 8001c84:	4b53      	ldr	r3, [pc, #332]	; (8001dd4 <Calculate_Rotation+0x244>)
 8001c86:	ed93 7a00 	vldr	s14, [r3]
 8001c8a:	4b53      	ldr	r3, [pc, #332]	; (8001dd8 <Calculate_Rotation+0x248>)
 8001c8c:	edd3 7a00 	vldr	s15, [r3]
 8001c90:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c94:	4b51      	ldr	r3, [pc, #324]	; (8001ddc <Calculate_Rotation+0x24c>)
 8001c96:	edd3 6a00 	vldr	s13, [r3]
 8001c9a:	4b4d      	ldr	r3, [pc, #308]	; (8001dd0 <Calculate_Rotation+0x240>)
 8001c9c:	edd3 7a00 	vldr	s15, [r3]
 8001ca0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ca4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ca8:	4b4c      	ldr	r3, [pc, #304]	; (8001ddc <Calculate_Rotation+0x24c>)
 8001caa:	edd3 6a00 	vldr	s13, [r3]
 8001cae:	4b4c      	ldr	r3, [pc, #304]	; (8001de0 <Calculate_Rotation+0x250>)
 8001cb0:	edd3 7a00 	vldr	s15, [r3]
 8001cb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cbc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cc0:	ee17 3a90 	vmov	r3, s15
 8001cc4:	b21a      	sxth	r2, r3
 8001cc6:	4b47      	ldr	r3, [pc, #284]	; (8001de4 <Calculate_Rotation+0x254>)
 8001cc8:	801a      	strh	r2, [r3, #0]
		EncoderSpeedRPM = (EncoderSpeed* 60.0); //Calculate RPM Speed
 8001cca:	4b46      	ldr	r3, [pc, #280]	; (8001de4 <Calculate_Rotation+0x254>)
 8001ccc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7fe fd67 	bl	80007a4 <__aeabi_i2d>
 8001cd6:	f04f 0200 	mov.w	r2, #0
 8001cda:	4b43      	ldr	r3, [pc, #268]	; (8001de8 <Calculate_Rotation+0x258>)
 8001cdc:	f7fe fdcc 	bl	8000878 <__aeabi_dmul>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	4610      	mov	r0, r2
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	f7ff f8be 	bl	8000e68 <__aeabi_d2f>
 8001cec:	4603      	mov	r3, r0
 8001cee:	4a3f      	ldr	r2, [pc, #252]	; (8001dec <Calculate_Rotation+0x25c>)
 8001cf0:	6013      	str	r3, [r2, #0]
		EncoderSpeedUnit = (EncoderSpeedRPM * RevoluctionFactorSet);
 8001cf2:	88bb      	ldrh	r3, [r7, #4]
 8001cf4:	ee07 3a90 	vmov	s15, r3
 8001cf8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cfc:	4b3b      	ldr	r3, [pc, #236]	; (8001dec <Calculate_Rotation+0x25c>)
 8001cfe:	edd3 7a00 	vldr	s15, [r3]
 8001d02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d06:	4b3a      	ldr	r3, [pc, #232]	; (8001df0 <Calculate_Rotation+0x260>)
 8001d08:	edc3 7a00 	vstr	s15, [r3]
		OldTickClockMotion = TickClockMotion; // Save to old value
 8001d0c:	4b2c      	ldr	r3, [pc, #176]	; (8001dc0 <Calculate_Rotation+0x230>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a2c      	ldr	r2, [pc, #176]	; (8001dc4 <Calculate_Rotation+0x234>)
 8001d12:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin (GPIOA, LD2_Green_Led_Pin);
 8001d14:	2120      	movs	r1, #32
 8001d16:	4837      	ldr	r0, [pc, #220]	; (8001df4 <Calculate_Rotation+0x264>)
 8001d18:	f000 fea3 	bl	8002a62 <HAL_GPIO_TogglePin>
		RPSSpeedFilterPrev = EncoderSpeedRPSToFiler;
 8001d1c:	4b2c      	ldr	r3, [pc, #176]	; (8001dd0 <Calculate_Rotation+0x240>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a2f      	ldr	r2, [pc, #188]	; (8001de0 <Calculate_Rotation+0x250>)
 8001d22:	6013      	str	r3, [r2, #0]
		RPSSpeedFilter = EncoderSpeed;
 8001d24:	4b2f      	ldr	r3, [pc, #188]	; (8001de4 <Calculate_Rotation+0x254>)
 8001d26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d2a:	ee07 3a90 	vmov	s15, r3
 8001d2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d32:	4b29      	ldr	r3, [pc, #164]	; (8001dd8 <Calculate_Rotation+0x248>)
 8001d34:	edc3 7a00 	vstr	s15, [r3]
		//IncrementSpeedCheck++;
		//TM6_Currentvalue = 0; //Reset Current Value Counter
		HAL_GPIO_TogglePin (GPIOA, LD2_Green_Led_Pin);
	}

}
 8001d38:	e02d      	b.n	8001d96 <Calculate_Rotation+0x206>
		EncoderSpeedRPM = ((EncoderSpeed/(EncoderPulseSet*4))*60.0); //Calculate RPM Speed
 8001d3a:	4b2a      	ldr	r3, [pc, #168]	; (8001de4 <Calculate_Rotation+0x254>)
 8001d3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d40:	461a      	mov	r2, r3
 8001d42:	88fb      	ldrh	r3, [r7, #6]
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7fe fd2a 	bl	80007a4 <__aeabi_i2d>
 8001d50:	f04f 0200 	mov.w	r2, #0
 8001d54:	4b24      	ldr	r3, [pc, #144]	; (8001de8 <Calculate_Rotation+0x258>)
 8001d56:	f7fe fd8f 	bl	8000878 <__aeabi_dmul>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	460b      	mov	r3, r1
 8001d5e:	4610      	mov	r0, r2
 8001d60:	4619      	mov	r1, r3
 8001d62:	f7ff f881 	bl	8000e68 <__aeabi_d2f>
 8001d66:	4603      	mov	r3, r0
 8001d68:	4a20      	ldr	r2, [pc, #128]	; (8001dec <Calculate_Rotation+0x25c>)
 8001d6a:	6013      	str	r3, [r2, #0]
		EncoderSpeedUnit = (EncoderSpeedRPM * RevoluctionFactorSet);
 8001d6c:	88bb      	ldrh	r3, [r7, #4]
 8001d6e:	ee07 3a90 	vmov	s15, r3
 8001d72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d76:	4b1d      	ldr	r3, [pc, #116]	; (8001dec <Calculate_Rotation+0x25c>)
 8001d78:	edd3 7a00 	vldr	s15, [r3]
 8001d7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d80:	4b1b      	ldr	r3, [pc, #108]	; (8001df0 <Calculate_Rotation+0x260>)
 8001d82:	edc3 7a00 	vstr	s15, [r3]
		OldTickClockMotion = TickClockMotion; // Save to old value
 8001d86:	4b0e      	ldr	r3, [pc, #56]	; (8001dc0 <Calculate_Rotation+0x230>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a0e      	ldr	r2, [pc, #56]	; (8001dc4 <Calculate_Rotation+0x234>)
 8001d8c:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin (GPIOA, LD2_Green_Led_Pin);
 8001d8e:	2120      	movs	r1, #32
 8001d90:	4818      	ldr	r0, [pc, #96]	; (8001df4 <Calculate_Rotation+0x264>)
 8001d92:	f000 fe66 	bl	8002a62 <HAL_GPIO_TogglePin>
}
 8001d96:	bf00      	nop
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bdb0      	pop	{r4, r5, r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	00000000 	.word	0x00000000
 8001da4:	40d38800 	.word	0x40d38800
 8001da8:	40100000 	.word	0x40100000
 8001dac:	20000d98 	.word	0x20000d98
 8001db0:	20000db4 	.word	0x20000db4
 8001db4:	20000db8 	.word	0x20000db8
 8001db8:	20000da0 	.word	0x20000da0
 8001dbc:	20000b58 	.word	0x20000b58
 8001dc0:	20000dd4 	.word	0x20000dd4
 8001dc4:	20000db0 	.word	0x20000db0
 8001dc8:	20000dac 	.word	0x20000dac
 8001dcc:	20000dbc 	.word	0x20000dbc
 8001dd0:	20000dc8 	.word	0x20000dc8
 8001dd4:	20000dcc 	.word	0x20000dcc
 8001dd8:	20000dc0 	.word	0x20000dc0
 8001ddc:	20000dd0 	.word	0x20000dd0
 8001de0:	20000dc4 	.word	0x20000dc4
 8001de4:	20000d9a 	.word	0x20000d9a
 8001de8:	404e0000 	.word	0x404e0000
 8001dec:	20000da4 	.word	0x20000da4
 8001df0:	20000da8 	.word	0x20000da8
 8001df4:	40020000 	.word	0x40020000

08001df8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dfe:	2300      	movs	r3, #0
 8001e00:	607b      	str	r3, [r7, #4]
 8001e02:	4b10      	ldr	r3, [pc, #64]	; (8001e44 <HAL_MspInit+0x4c>)
 8001e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e06:	4a0f      	ldr	r2, [pc, #60]	; (8001e44 <HAL_MspInit+0x4c>)
 8001e08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e0c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e0e:	4b0d      	ldr	r3, [pc, #52]	; (8001e44 <HAL_MspInit+0x4c>)
 8001e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e16:	607b      	str	r3, [r7, #4]
 8001e18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	603b      	str	r3, [r7, #0]
 8001e1e:	4b09      	ldr	r3, [pc, #36]	; (8001e44 <HAL_MspInit+0x4c>)
 8001e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e22:	4a08      	ldr	r2, [pc, #32]	; (8001e44 <HAL_MspInit+0x4c>)
 8001e24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e28:	6413      	str	r3, [r2, #64]	; 0x40
 8001e2a:	4b06      	ldr	r3, [pc, #24]	; (8001e44 <HAL_MspInit+0x4c>)
 8001e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e32:	603b      	str	r3, [r7, #0]
 8001e34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e36:	bf00      	nop
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	40023800 	.word	0x40023800

08001e48 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b088      	sub	sp, #32
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a36      	ldr	r2, [pc, #216]	; (8001f30 <HAL_TIM_Base_MspInit+0xe8>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d10e      	bne.n	8001e78 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	61fb      	str	r3, [r7, #28]
 8001e5e:	4b35      	ldr	r3, [pc, #212]	; (8001f34 <HAL_TIM_Base_MspInit+0xec>)
 8001e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e62:	4a34      	ldr	r2, [pc, #208]	; (8001f34 <HAL_TIM_Base_MspInit+0xec>)
 8001e64:	f043 0301 	orr.w	r3, r3, #1
 8001e68:	6453      	str	r3, [r2, #68]	; 0x44
 8001e6a:	4b32      	ldr	r3, [pc, #200]	; (8001f34 <HAL_TIM_Base_MspInit+0xec>)
 8001e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e6e:	f003 0301 	and.w	r3, r3, #1
 8001e72:	61fb      	str	r3, [r7, #28]
 8001e74:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001e76:	e056      	b.n	8001f26 <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM3)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a2e      	ldr	r2, [pc, #184]	; (8001f38 <HAL_TIM_Base_MspInit+0xf0>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d116      	bne.n	8001eb0 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e82:	2300      	movs	r3, #0
 8001e84:	61bb      	str	r3, [r7, #24]
 8001e86:	4b2b      	ldr	r3, [pc, #172]	; (8001f34 <HAL_TIM_Base_MspInit+0xec>)
 8001e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8a:	4a2a      	ldr	r2, [pc, #168]	; (8001f34 <HAL_TIM_Base_MspInit+0xec>)
 8001e8c:	f043 0302 	orr.w	r3, r3, #2
 8001e90:	6413      	str	r3, [r2, #64]	; 0x40
 8001e92:	4b28      	ldr	r3, [pc, #160]	; (8001f34 <HAL_TIM_Base_MspInit+0xec>)
 8001e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e96:	f003 0302 	and.w	r3, r3, #2
 8001e9a:	61bb      	str	r3, [r7, #24]
 8001e9c:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	201d      	movs	r0, #29
 8001ea4:	f000 fc06 	bl	80026b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001ea8:	201d      	movs	r0, #29
 8001eaa:	f000 fc1f 	bl	80026ec <HAL_NVIC_EnableIRQ>
}
 8001eae:	e03a      	b.n	8001f26 <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM7)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a21      	ldr	r2, [pc, #132]	; (8001f3c <HAL_TIM_Base_MspInit+0xf4>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d10e      	bne.n	8001ed8 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	617b      	str	r3, [r7, #20]
 8001ebe:	4b1d      	ldr	r3, [pc, #116]	; (8001f34 <HAL_TIM_Base_MspInit+0xec>)
 8001ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec2:	4a1c      	ldr	r2, [pc, #112]	; (8001f34 <HAL_TIM_Base_MspInit+0xec>)
 8001ec4:	f043 0320 	orr.w	r3, r3, #32
 8001ec8:	6413      	str	r3, [r2, #64]	; 0x40
 8001eca:	4b1a      	ldr	r3, [pc, #104]	; (8001f34 <HAL_TIM_Base_MspInit+0xec>)
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ece:	f003 0320 	and.w	r3, r3, #32
 8001ed2:	617b      	str	r3, [r7, #20]
 8001ed4:	697b      	ldr	r3, [r7, #20]
}
 8001ed6:	e026      	b.n	8001f26 <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM10)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a18      	ldr	r2, [pc, #96]	; (8001f40 <HAL_TIM_Base_MspInit+0xf8>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d10e      	bne.n	8001f00 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	613b      	str	r3, [r7, #16]
 8001ee6:	4b13      	ldr	r3, [pc, #76]	; (8001f34 <HAL_TIM_Base_MspInit+0xec>)
 8001ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eea:	4a12      	ldr	r2, [pc, #72]	; (8001f34 <HAL_TIM_Base_MspInit+0xec>)
 8001eec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ef0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ef2:	4b10      	ldr	r3, [pc, #64]	; (8001f34 <HAL_TIM_Base_MspInit+0xec>)
 8001ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001efa:	613b      	str	r3, [r7, #16]
 8001efc:	693b      	ldr	r3, [r7, #16]
}
 8001efe:	e012      	b.n	8001f26 <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM11)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a0f      	ldr	r2, [pc, #60]	; (8001f44 <HAL_TIM_Base_MspInit+0xfc>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d10d      	bne.n	8001f26 <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	60fb      	str	r3, [r7, #12]
 8001f0e:	4b09      	ldr	r3, [pc, #36]	; (8001f34 <HAL_TIM_Base_MspInit+0xec>)
 8001f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f12:	4a08      	ldr	r2, [pc, #32]	; (8001f34 <HAL_TIM_Base_MspInit+0xec>)
 8001f14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f18:	6453      	str	r3, [r2, #68]	; 0x44
 8001f1a:	4b06      	ldr	r3, [pc, #24]	; (8001f34 <HAL_TIM_Base_MspInit+0xec>)
 8001f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f22:	60fb      	str	r3, [r7, #12]
 8001f24:	68fb      	ldr	r3, [r7, #12]
}
 8001f26:	bf00      	nop
 8001f28:	3720      	adds	r7, #32
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	40010000 	.word	0x40010000
 8001f34:	40023800 	.word	0x40023800
 8001f38:	40000400 	.word	0x40000400
 8001f3c:	40001400 	.word	0x40001400
 8001f40:	40014400 	.word	0x40014400
 8001f44:	40014800 	.word	0x40014800

08001f48 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b08a      	sub	sp, #40	; 0x28
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f50:	f107 0314 	add.w	r3, r7, #20
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	605a      	str	r2, [r3, #4]
 8001f5a:	609a      	str	r2, [r3, #8]
 8001f5c:	60da      	str	r2, [r3, #12]
 8001f5e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f68:	d133      	bne.n	8001fd2 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	613b      	str	r3, [r7, #16]
 8001f6e:	4b1b      	ldr	r3, [pc, #108]	; (8001fdc <HAL_TIM_Encoder_MspInit+0x94>)
 8001f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f72:	4a1a      	ldr	r2, [pc, #104]	; (8001fdc <HAL_TIM_Encoder_MspInit+0x94>)
 8001f74:	f043 0301 	orr.w	r3, r3, #1
 8001f78:	6413      	str	r3, [r2, #64]	; 0x40
 8001f7a:	4b18      	ldr	r3, [pc, #96]	; (8001fdc <HAL_TIM_Encoder_MspInit+0x94>)
 8001f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	613b      	str	r3, [r7, #16]
 8001f84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f86:	2300      	movs	r3, #0
 8001f88:	60fb      	str	r3, [r7, #12]
 8001f8a:	4b14      	ldr	r3, [pc, #80]	; (8001fdc <HAL_TIM_Encoder_MspInit+0x94>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8e:	4a13      	ldr	r2, [pc, #76]	; (8001fdc <HAL_TIM_Encoder_MspInit+0x94>)
 8001f90:	f043 0301 	orr.w	r3, r3, #1
 8001f94:	6313      	str	r3, [r2, #48]	; 0x30
 8001f96:	4b11      	ldr	r3, [pc, #68]	; (8001fdc <HAL_TIM_Encoder_MspInit+0x94>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9a:	f003 0301 	and.w	r3, r3, #1
 8001f9e:	60fb      	str	r3, [r7, #12]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa6:	2302      	movs	r3, #2
 8001fa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001faa:	2300      	movs	r3, #0
 8001fac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fb6:	f107 0314 	add.w	r3, r7, #20
 8001fba:	4619      	mov	r1, r3
 8001fbc:	4808      	ldr	r0, [pc, #32]	; (8001fe0 <HAL_TIM_Encoder_MspInit+0x98>)
 8001fbe:	f000 fba3 	bl	8002708 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	2100      	movs	r1, #0
 8001fc6:	201c      	movs	r0, #28
 8001fc8:	f000 fb74 	bl	80026b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001fcc:	201c      	movs	r0, #28
 8001fce:	f000 fb8d 	bl	80026ec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001fd2:	bf00      	nop
 8001fd4:	3728      	adds	r7, #40	; 0x28
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	40023800 	.word	0x40023800
 8001fe0:	40020000 	.word	0x40020000

08001fe4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b08a      	sub	sp, #40	; 0x28
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fec:	f107 0314 	add.w	r3, r7, #20
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	601a      	str	r2, [r3, #0]
 8001ff4:	605a      	str	r2, [r3, #4]
 8001ff6:	609a      	str	r2, [r3, #8]
 8001ff8:	60da      	str	r2, [r3, #12]
 8001ffa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a19      	ldr	r2, [pc, #100]	; (8002068 <HAL_UART_MspInit+0x84>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d12b      	bne.n	800205e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002006:	2300      	movs	r3, #0
 8002008:	613b      	str	r3, [r7, #16]
 800200a:	4b18      	ldr	r3, [pc, #96]	; (800206c <HAL_UART_MspInit+0x88>)
 800200c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200e:	4a17      	ldr	r2, [pc, #92]	; (800206c <HAL_UART_MspInit+0x88>)
 8002010:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002014:	6413      	str	r3, [r2, #64]	; 0x40
 8002016:	4b15      	ldr	r3, [pc, #84]	; (800206c <HAL_UART_MspInit+0x88>)
 8002018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800201e:	613b      	str	r3, [r7, #16]
 8002020:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002022:	2300      	movs	r3, #0
 8002024:	60fb      	str	r3, [r7, #12]
 8002026:	4b11      	ldr	r3, [pc, #68]	; (800206c <HAL_UART_MspInit+0x88>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202a:	4a10      	ldr	r2, [pc, #64]	; (800206c <HAL_UART_MspInit+0x88>)
 800202c:	f043 0301 	orr.w	r3, r3, #1
 8002030:	6313      	str	r3, [r2, #48]	; 0x30
 8002032:	4b0e      	ldr	r3, [pc, #56]	; (800206c <HAL_UART_MspInit+0x88>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002036:	f003 0301 	and.w	r3, r3, #1
 800203a:	60fb      	str	r3, [r7, #12]
 800203c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800203e:	230c      	movs	r3, #12
 8002040:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002042:	2302      	movs	r3, #2
 8002044:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002046:	2300      	movs	r3, #0
 8002048:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800204a:	2303      	movs	r3, #3
 800204c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800204e:	2307      	movs	r3, #7
 8002050:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002052:	f107 0314 	add.w	r3, r7, #20
 8002056:	4619      	mov	r1, r3
 8002058:	4805      	ldr	r0, [pc, #20]	; (8002070 <HAL_UART_MspInit+0x8c>)
 800205a:	f000 fb55 	bl	8002708 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800205e:	bf00      	nop
 8002060:	3728      	adds	r7, #40	; 0x28
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	40004400 	.word	0x40004400
 800206c:	40023800 	.word	0x40023800
 8002070:	40020000 	.word	0x40020000

08002074 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b08e      	sub	sp, #56	; 0x38
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800207c:	2300      	movs	r3, #0
 800207e:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002080:	2300      	movs	r3, #0
 8002082:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002084:	2300      	movs	r3, #0
 8002086:	60fb      	str	r3, [r7, #12]
 8002088:	4b33      	ldr	r3, [pc, #204]	; (8002158 <HAL_InitTick+0xe4>)
 800208a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208c:	4a32      	ldr	r2, [pc, #200]	; (8002158 <HAL_InitTick+0xe4>)
 800208e:	f043 0310 	orr.w	r3, r3, #16
 8002092:	6413      	str	r3, [r2, #64]	; 0x40
 8002094:	4b30      	ldr	r3, [pc, #192]	; (8002158 <HAL_InitTick+0xe4>)
 8002096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002098:	f003 0310 	and.w	r3, r3, #16
 800209c:	60fb      	str	r3, [r7, #12]
 800209e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80020a0:	f107 0210 	add.w	r2, r7, #16
 80020a4:	f107 0314 	add.w	r3, r7, #20
 80020a8:	4611      	mov	r1, r2
 80020aa:	4618      	mov	r0, r3
 80020ac:	f000 fe32 	bl	8002d14 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80020b0:	6a3b      	ldr	r3, [r7, #32]
 80020b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80020b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d103      	bne.n	80020c2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80020ba:	f000 fe03 	bl	8002cc4 <HAL_RCC_GetPCLK1Freq>
 80020be:	6378      	str	r0, [r7, #52]	; 0x34
 80020c0:	e004      	b.n	80020cc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80020c2:	f000 fdff 	bl	8002cc4 <HAL_RCC_GetPCLK1Freq>
 80020c6:	4603      	mov	r3, r0
 80020c8:	005b      	lsls	r3, r3, #1
 80020ca:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80020cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020ce:	4a23      	ldr	r2, [pc, #140]	; (800215c <HAL_InitTick+0xe8>)
 80020d0:	fba2 2303 	umull	r2, r3, r2, r3
 80020d4:	0c9b      	lsrs	r3, r3, #18
 80020d6:	3b01      	subs	r3, #1
 80020d8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80020da:	4b21      	ldr	r3, [pc, #132]	; (8002160 <HAL_InitTick+0xec>)
 80020dc:	4a21      	ldr	r2, [pc, #132]	; (8002164 <HAL_InitTick+0xf0>)
 80020de:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80020e0:	4b1f      	ldr	r3, [pc, #124]	; (8002160 <HAL_InitTick+0xec>)
 80020e2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80020e6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80020e8:	4a1d      	ldr	r2, [pc, #116]	; (8002160 <HAL_InitTick+0xec>)
 80020ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020ec:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80020ee:	4b1c      	ldr	r3, [pc, #112]	; (8002160 <HAL_InitTick+0xec>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020f4:	4b1a      	ldr	r3, [pc, #104]	; (8002160 <HAL_InitTick+0xec>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020fa:	4b19      	ldr	r3, [pc, #100]	; (8002160 <HAL_InitTick+0xec>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002100:	4817      	ldr	r0, [pc, #92]	; (8002160 <HAL_InitTick+0xec>)
 8002102:	f001 fb07 	bl	8003714 <HAL_TIM_Base_Init>
 8002106:	4603      	mov	r3, r0
 8002108:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800210c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002110:	2b00      	cmp	r3, #0
 8002112:	d11b      	bne.n	800214c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002114:	4812      	ldr	r0, [pc, #72]	; (8002160 <HAL_InitTick+0xec>)
 8002116:	f001 fb4d 	bl	80037b4 <HAL_TIM_Base_Start_IT>
 800211a:	4603      	mov	r3, r0
 800211c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002120:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002124:	2b00      	cmp	r3, #0
 8002126:	d111      	bne.n	800214c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002128:	2036      	movs	r0, #54	; 0x36
 800212a:	f000 fadf 	bl	80026ec <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2b0f      	cmp	r3, #15
 8002132:	d808      	bhi.n	8002146 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002134:	2200      	movs	r2, #0
 8002136:	6879      	ldr	r1, [r7, #4]
 8002138:	2036      	movs	r0, #54	; 0x36
 800213a:	f000 fabb 	bl	80026b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800213e:	4a0a      	ldr	r2, [pc, #40]	; (8002168 <HAL_InitTick+0xf4>)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6013      	str	r3, [r2, #0]
 8002144:	e002      	b.n	800214c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800214c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002150:	4618      	mov	r0, r3
 8002152:	3738      	adds	r7, #56	; 0x38
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	40023800 	.word	0x40023800
 800215c:	431bde83 	.word	0x431bde83
 8002160:	20000de4 	.word	0x20000de4
 8002164:	40001000 	.word	0x40001000
 8002168:	2000000c 	.word	0x2000000c

0800216c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002170:	e7fe      	b.n	8002170 <NMI_Handler+0x4>

08002172 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002172:	b480      	push	{r7}
 8002174:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002176:	e7fe      	b.n	8002176 <HardFault_Handler+0x4>

08002178 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800217c:	e7fe      	b.n	800217c <MemManage_Handler+0x4>

0800217e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800217e:	b480      	push	{r7}
 8002180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002182:	e7fe      	b.n	8002182 <BusFault_Handler+0x4>

08002184 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002188:	e7fe      	b.n	8002188 <UsageFault_Handler+0x4>

0800218a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800218a:	b480      	push	{r7}
 800218c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800218e:	bf00      	nop
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800219c:	2008      	movs	r0, #8
 800219e:	f000 fc7b 	bl	8002a98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80021a2:	bf00      	nop
 80021a4:	bd80      	pop	{r7, pc}
	...

080021a8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021ac:	4803      	ldr	r0, [pc, #12]	; (80021bc <TIM1_UP_TIM10_IRQHandler+0x14>)
 80021ae:	f001 fcc5 	bl	8003b3c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 80021b2:	4803      	ldr	r0, [pc, #12]	; (80021c0 <TIM1_UP_TIM10_IRQHandler+0x18>)
 80021b4:	f001 fcc2 	bl	8003b3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80021b8:	bf00      	nop
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	20000b68 	.word	0x20000b68
 80021c0:	20000c88 	.word	0x20000c88

080021c4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021c8:	4803      	ldr	r0, [pc, #12]	; (80021d8 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 80021ca:	f001 fcb7 	bl	8003b3c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 80021ce:	4803      	ldr	r0, [pc, #12]	; (80021dc <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80021d0:	f001 fcb4 	bl	8003b3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80021d4:	bf00      	nop
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	20000b68 	.word	0x20000b68
 80021dc:	20000cd0 	.word	0x20000cd0

080021e0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80021e4:	4802      	ldr	r0, [pc, #8]	; (80021f0 <TIM2_IRQHandler+0x10>)
 80021e6:	f001 fca9 	bl	8003b3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	20000bb0 	.word	0x20000bb0

080021f4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80021f8:	481b      	ldr	r0, [pc, #108]	; (8002268 <TIM3_IRQHandler+0x74>)
 80021fa:	f001 fc9f 	bl	8003b3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  index++;
 80021fe:	4b1b      	ldr	r3, [pc, #108]	; (800226c <TIM3_IRQHandler+0x78>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	3301      	adds	r3, #1
 8002204:	4a19      	ldr	r2, [pc, #100]	; (800226c <TIM3_IRQHandler+0x78>)
 8002206:	6013      	str	r3, [r2, #0]

    if(index == 10000) // 1sec
 8002208:	4b18      	ldr	r3, [pc, #96]	; (800226c <TIM3_IRQHandler+0x78>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f242 7210 	movw	r2, #10000	; 0x2710
 8002210:	4293      	cmp	r3, r2
 8002212:	d119      	bne.n	8002248 <TIM3_IRQHandler+0x54>
    {
  	  EncoderSpeed = ((EncoderPosition-oldEncoderPosition)*1); // Speed in Count/0.001s
 8002214:	4b16      	ldr	r3, [pc, #88]	; (8002270 <TIM3_IRQHandler+0x7c>)
 8002216:	f9b3 3000 	ldrsh.w	r3, [r3]
 800221a:	b29a      	uxth	r2, r3
 800221c:	4b15      	ldr	r3, [pc, #84]	; (8002274 <TIM3_IRQHandler+0x80>)
 800221e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002222:	b29b      	uxth	r3, r3
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	b29b      	uxth	r3, r3
 8002228:	b21a      	sxth	r2, r3
 800222a:	4b13      	ldr	r3, [pc, #76]	; (8002278 <TIM3_IRQHandler+0x84>)
 800222c:	801a      	strh	r2, [r3, #0]
  	  oldEncoderPosition = EncoderPosition;
 800222e:	4b10      	ldr	r3, [pc, #64]	; (8002270 <TIM3_IRQHandler+0x7c>)
 8002230:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002234:	4b0f      	ldr	r3, [pc, #60]	; (8002274 <TIM3_IRQHandler+0x80>)
 8002236:	801a      	strh	r2, [r3, #0]
  	  index = 0;
 8002238:	4b0c      	ldr	r3, [pc, #48]	; (800226c <TIM3_IRQHandler+0x78>)
 800223a:	2200      	movs	r2, #0
 800223c:	601a      	str	r2, [r3, #0]
  	  index2++;
 800223e:	4b0f      	ldr	r3, [pc, #60]	; (800227c <TIM3_IRQHandler+0x88>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	3301      	adds	r3, #1
 8002244:	4a0d      	ldr	r2, [pc, #52]	; (800227c <TIM3_IRQHandler+0x88>)
 8002246:	6013      	str	r3, [r2, #0]
    }
    if (index2 == 1000)
 8002248:	4b0c      	ldr	r3, [pc, #48]	; (800227c <TIM3_IRQHandler+0x88>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002250:	d108      	bne.n	8002264 <TIM3_IRQHandler+0x70>
		{
    		index2 = 0;
 8002252:	4b0a      	ldr	r3, [pc, #40]	; (800227c <TIM3_IRQHandler+0x88>)
 8002254:	2200      	movs	r2, #0
 8002256:	601a      	str	r2, [r3, #0]
			index3++;
 8002258:	4b09      	ldr	r3, [pc, #36]	; (8002280 <TIM3_IRQHandler+0x8c>)
 800225a:	881b      	ldrh	r3, [r3, #0]
 800225c:	3301      	adds	r3, #1
 800225e:	b29a      	uxth	r2, r3
 8002260:	4b07      	ldr	r3, [pc, #28]	; (8002280 <TIM3_IRQHandler+0x8c>)
 8002262:	801a      	strh	r2, [r3, #0]
		}
  /* USER CODE END TIM3_IRQn 1 */
}
 8002264:	bf00      	nop
 8002266:	bd80      	pop	{r7, pc}
 8002268:	20000bf8 	.word	0x20000bf8
 800226c:	20000e30 	.word	0x20000e30
 8002270:	20000d98 	.word	0x20000d98
 8002274:	20000e2c 	.word	0x20000e2c
 8002278:	20000d9a 	.word	0x20000d9a
 800227c:	20000e34 	.word	0x20000e34
 8002280:	20000e38 	.word	0x20000e38

08002284 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002288:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800228c:	f000 fc04 	bl	8002a98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002290:	bf00      	nop
 8002292:	bd80      	pop	{r7, pc}

08002294 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002298:	4802      	ldr	r0, [pc, #8]	; (80022a4 <TIM6_DAC_IRQHandler+0x10>)
 800229a:	f001 fc4f 	bl	8003b3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800229e:	bf00      	nop
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	20000de4 	.word	0x20000de4

080022a8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80022ac:	4802      	ldr	r0, [pc, #8]	; (80022b8 <TIM7_IRQHandler+0x10>)
 80022ae:	f001 fc45 	bl	8003b3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80022b2:	bf00      	nop
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	20000c40 	.word	0x20000c40

080022bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  return 1;
 80022c0:	2301      	movs	r3, #1
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <_kill>:

int _kill(int pid, int sig)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80022d6:	f004 f94b 	bl	8006570 <__errno>
 80022da:	4603      	mov	r3, r0
 80022dc:	2216      	movs	r2, #22
 80022de:	601a      	str	r2, [r3, #0]
  return -1;
 80022e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3708      	adds	r7, #8
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}

080022ec <_exit>:

void _exit (int status)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022f4:	f04f 31ff 	mov.w	r1, #4294967295
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	f7ff ffe7 	bl	80022cc <_kill>
  while (1) {}    /* Make sure we hang here */
 80022fe:	e7fe      	b.n	80022fe <_exit+0x12>

08002300 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af00      	add	r7, sp, #0
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	60b9      	str	r1, [r7, #8]
 800230a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800230c:	2300      	movs	r3, #0
 800230e:	617b      	str	r3, [r7, #20]
 8002310:	e00a      	b.n	8002328 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002312:	f3af 8000 	nop.w
 8002316:	4601      	mov	r1, r0
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	1c5a      	adds	r2, r3, #1
 800231c:	60ba      	str	r2, [r7, #8]
 800231e:	b2ca      	uxtb	r2, r1
 8002320:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	3301      	adds	r3, #1
 8002326:	617b      	str	r3, [r7, #20]
 8002328:	697a      	ldr	r2, [r7, #20]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	429a      	cmp	r2, r3
 800232e:	dbf0      	blt.n	8002312 <_read+0x12>
  }

  return len;
 8002330:	687b      	ldr	r3, [r7, #4]
}
 8002332:	4618      	mov	r0, r3
 8002334:	3718      	adds	r7, #24
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}

0800233a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800233a:	b580      	push	{r7, lr}
 800233c:	b086      	sub	sp, #24
 800233e:	af00      	add	r7, sp, #0
 8002340:	60f8      	str	r0, [r7, #12]
 8002342:	60b9      	str	r1, [r7, #8]
 8002344:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002346:	2300      	movs	r3, #0
 8002348:	617b      	str	r3, [r7, #20]
 800234a:	e009      	b.n	8002360 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	1c5a      	adds	r2, r3, #1
 8002350:	60ba      	str	r2, [r7, #8]
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	4618      	mov	r0, r3
 8002356:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	3301      	adds	r3, #1
 800235e:	617b      	str	r3, [r7, #20]
 8002360:	697a      	ldr	r2, [r7, #20]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	429a      	cmp	r2, r3
 8002366:	dbf1      	blt.n	800234c <_write+0x12>
  }
  return len;
 8002368:	687b      	ldr	r3, [r7, #4]
}
 800236a:	4618      	mov	r0, r3
 800236c:	3718      	adds	r7, #24
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}

08002372 <_close>:

int _close(int file)
{
 8002372:	b480      	push	{r7}
 8002374:	b083      	sub	sp, #12
 8002376:	af00      	add	r7, sp, #0
 8002378:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800237a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800237e:	4618      	mov	r0, r3
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr

0800238a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800238a:	b480      	push	{r7}
 800238c:	b083      	sub	sp, #12
 800238e:	af00      	add	r7, sp, #0
 8002390:	6078      	str	r0, [r7, #4]
 8002392:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800239a:	605a      	str	r2, [r3, #4]
  return 0;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	370c      	adds	r7, #12
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr

080023aa <_isatty>:

int _isatty(int file)
{
 80023aa:	b480      	push	{r7}
 80023ac:	b083      	sub	sp, #12
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023b2:	2301      	movs	r3, #1
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3714      	adds	r7, #20
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr
	...

080023dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b086      	sub	sp, #24
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023e4:	4a14      	ldr	r2, [pc, #80]	; (8002438 <_sbrk+0x5c>)
 80023e6:	4b15      	ldr	r3, [pc, #84]	; (800243c <_sbrk+0x60>)
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023f0:	4b13      	ldr	r3, [pc, #76]	; (8002440 <_sbrk+0x64>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d102      	bne.n	80023fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023f8:	4b11      	ldr	r3, [pc, #68]	; (8002440 <_sbrk+0x64>)
 80023fa:	4a12      	ldr	r2, [pc, #72]	; (8002444 <_sbrk+0x68>)
 80023fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023fe:	4b10      	ldr	r3, [pc, #64]	; (8002440 <_sbrk+0x64>)
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4413      	add	r3, r2
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	429a      	cmp	r2, r3
 800240a:	d207      	bcs.n	800241c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800240c:	f004 f8b0 	bl	8006570 <__errno>
 8002410:	4603      	mov	r3, r0
 8002412:	220c      	movs	r2, #12
 8002414:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002416:	f04f 33ff 	mov.w	r3, #4294967295
 800241a:	e009      	b.n	8002430 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800241c:	4b08      	ldr	r3, [pc, #32]	; (8002440 <_sbrk+0x64>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002422:	4b07      	ldr	r3, [pc, #28]	; (8002440 <_sbrk+0x64>)
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4413      	add	r3, r2
 800242a:	4a05      	ldr	r2, [pc, #20]	; (8002440 <_sbrk+0x64>)
 800242c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800242e:	68fb      	ldr	r3, [r7, #12]
}
 8002430:	4618      	mov	r0, r3
 8002432:	3718      	adds	r7, #24
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	20020000 	.word	0x20020000
 800243c:	00000400 	.word	0x00000400
 8002440:	20000e3c 	.word	0x20000e3c
 8002444:	200014c0 	.word	0x200014c0

08002448 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800244c:	4b06      	ldr	r3, [pc, #24]	; (8002468 <SystemInit+0x20>)
 800244e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002452:	4a05      	ldr	r2, [pc, #20]	; (8002468 <SystemInit+0x20>)
 8002454:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002458:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800245c:	bf00      	nop
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	e000ed00 	.word	0xe000ed00

0800246c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800246c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024a4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002470:	480d      	ldr	r0, [pc, #52]	; (80024a8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002472:	490e      	ldr	r1, [pc, #56]	; (80024ac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002474:	4a0e      	ldr	r2, [pc, #56]	; (80024b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002476:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002478:	e002      	b.n	8002480 <LoopCopyDataInit>

0800247a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800247a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800247c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800247e:	3304      	adds	r3, #4

08002480 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002480:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002482:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002484:	d3f9      	bcc.n	800247a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002486:	4a0b      	ldr	r2, [pc, #44]	; (80024b4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002488:	4c0b      	ldr	r4, [pc, #44]	; (80024b8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800248a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800248c:	e001      	b.n	8002492 <LoopFillZerobss>

0800248e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800248e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002490:	3204      	adds	r2, #4

08002492 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002492:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002494:	d3fb      	bcc.n	800248e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002496:	f7ff ffd7 	bl	8002448 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800249a:	f004 f86f 	bl	800657c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800249e:	f7fe ffbf 	bl	8001420 <main>
  bx  lr    
 80024a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80024a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024ac:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 80024b0:	0800b43c 	.word	0x0800b43c
  ldr r2, =_sbss
 80024b4:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 80024b8:	200014c0 	.word	0x200014c0

080024bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024bc:	e7fe      	b.n	80024bc <ADC_IRQHandler>
	...

080024c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024c4:	4b0e      	ldr	r3, [pc, #56]	; (8002500 <HAL_Init+0x40>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a0d      	ldr	r2, [pc, #52]	; (8002500 <HAL_Init+0x40>)
 80024ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024d0:	4b0b      	ldr	r3, [pc, #44]	; (8002500 <HAL_Init+0x40>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a0a      	ldr	r2, [pc, #40]	; (8002500 <HAL_Init+0x40>)
 80024d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024dc:	4b08      	ldr	r3, [pc, #32]	; (8002500 <HAL_Init+0x40>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a07      	ldr	r2, [pc, #28]	; (8002500 <HAL_Init+0x40>)
 80024e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024e8:	2003      	movs	r0, #3
 80024ea:	f000 f8d8 	bl	800269e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024ee:	200f      	movs	r0, #15
 80024f0:	f7ff fdc0 	bl	8002074 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024f4:	f7ff fc80 	bl	8001df8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	40023c00 	.word	0x40023c00

08002504 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002508:	4b06      	ldr	r3, [pc, #24]	; (8002524 <HAL_IncTick+0x20>)
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	461a      	mov	r2, r3
 800250e:	4b06      	ldr	r3, [pc, #24]	; (8002528 <HAL_IncTick+0x24>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4413      	add	r3, r2
 8002514:	4a04      	ldr	r2, [pc, #16]	; (8002528 <HAL_IncTick+0x24>)
 8002516:	6013      	str	r3, [r2, #0]
}
 8002518:	bf00      	nop
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	20000010 	.word	0x20000010
 8002528:	20000e40 	.word	0x20000e40

0800252c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  return uwTick;
 8002530:	4b03      	ldr	r3, [pc, #12]	; (8002540 <HAL_GetTick+0x14>)
 8002532:	681b      	ldr	r3, [r3, #0]
}
 8002534:	4618      	mov	r0, r3
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	20000e40 	.word	0x20000e40

08002544 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002544:	b480      	push	{r7}
 8002546:	b085      	sub	sp, #20
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f003 0307 	and.w	r3, r3, #7
 8002552:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002554:	4b0c      	ldr	r3, [pc, #48]	; (8002588 <__NVIC_SetPriorityGrouping+0x44>)
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800255a:	68ba      	ldr	r2, [r7, #8]
 800255c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002560:	4013      	ands	r3, r2
 8002562:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800256c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002570:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002574:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002576:	4a04      	ldr	r2, [pc, #16]	; (8002588 <__NVIC_SetPriorityGrouping+0x44>)
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	60d3      	str	r3, [r2, #12]
}
 800257c:	bf00      	nop
 800257e:	3714      	adds	r7, #20
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr
 8002588:	e000ed00 	.word	0xe000ed00

0800258c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002590:	4b04      	ldr	r3, [pc, #16]	; (80025a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	0a1b      	lsrs	r3, r3, #8
 8002596:	f003 0307 	and.w	r3, r3, #7
}
 800259a:	4618      	mov	r0, r3
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr
 80025a4:	e000ed00 	.word	0xe000ed00

080025a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	4603      	mov	r3, r0
 80025b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	db0b      	blt.n	80025d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025ba:	79fb      	ldrb	r3, [r7, #7]
 80025bc:	f003 021f 	and.w	r2, r3, #31
 80025c0:	4907      	ldr	r1, [pc, #28]	; (80025e0 <__NVIC_EnableIRQ+0x38>)
 80025c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c6:	095b      	lsrs	r3, r3, #5
 80025c8:	2001      	movs	r0, #1
 80025ca:	fa00 f202 	lsl.w	r2, r0, r2
 80025ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025d2:	bf00      	nop
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	e000e100 	.word	0xe000e100

080025e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	4603      	mov	r3, r0
 80025ec:	6039      	str	r1, [r7, #0]
 80025ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	db0a      	blt.n	800260e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	b2da      	uxtb	r2, r3
 80025fc:	490c      	ldr	r1, [pc, #48]	; (8002630 <__NVIC_SetPriority+0x4c>)
 80025fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002602:	0112      	lsls	r2, r2, #4
 8002604:	b2d2      	uxtb	r2, r2
 8002606:	440b      	add	r3, r1
 8002608:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800260c:	e00a      	b.n	8002624 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	b2da      	uxtb	r2, r3
 8002612:	4908      	ldr	r1, [pc, #32]	; (8002634 <__NVIC_SetPriority+0x50>)
 8002614:	79fb      	ldrb	r3, [r7, #7]
 8002616:	f003 030f 	and.w	r3, r3, #15
 800261a:	3b04      	subs	r3, #4
 800261c:	0112      	lsls	r2, r2, #4
 800261e:	b2d2      	uxtb	r2, r2
 8002620:	440b      	add	r3, r1
 8002622:	761a      	strb	r2, [r3, #24]
}
 8002624:	bf00      	nop
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr
 8002630:	e000e100 	.word	0xe000e100
 8002634:	e000ed00 	.word	0xe000ed00

08002638 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002638:	b480      	push	{r7}
 800263a:	b089      	sub	sp, #36	; 0x24
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f003 0307 	and.w	r3, r3, #7
 800264a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	f1c3 0307 	rsb	r3, r3, #7
 8002652:	2b04      	cmp	r3, #4
 8002654:	bf28      	it	cs
 8002656:	2304      	movcs	r3, #4
 8002658:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	3304      	adds	r3, #4
 800265e:	2b06      	cmp	r3, #6
 8002660:	d902      	bls.n	8002668 <NVIC_EncodePriority+0x30>
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	3b03      	subs	r3, #3
 8002666:	e000      	b.n	800266a <NVIC_EncodePriority+0x32>
 8002668:	2300      	movs	r3, #0
 800266a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800266c:	f04f 32ff 	mov.w	r2, #4294967295
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	fa02 f303 	lsl.w	r3, r2, r3
 8002676:	43da      	mvns	r2, r3
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	401a      	ands	r2, r3
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002680:	f04f 31ff 	mov.w	r1, #4294967295
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	fa01 f303 	lsl.w	r3, r1, r3
 800268a:	43d9      	mvns	r1, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002690:	4313      	orrs	r3, r2
         );
}
 8002692:	4618      	mov	r0, r3
 8002694:	3724      	adds	r7, #36	; 0x24
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr

0800269e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800269e:	b580      	push	{r7, lr}
 80026a0:	b082      	sub	sp, #8
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f7ff ff4c 	bl	8002544 <__NVIC_SetPriorityGrouping>
}
 80026ac:	bf00      	nop
 80026ae:	3708      	adds	r7, #8
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b086      	sub	sp, #24
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	4603      	mov	r3, r0
 80026bc:	60b9      	str	r1, [r7, #8]
 80026be:	607a      	str	r2, [r7, #4]
 80026c0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026c2:	2300      	movs	r3, #0
 80026c4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026c6:	f7ff ff61 	bl	800258c <__NVIC_GetPriorityGrouping>
 80026ca:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	68b9      	ldr	r1, [r7, #8]
 80026d0:	6978      	ldr	r0, [r7, #20]
 80026d2:	f7ff ffb1 	bl	8002638 <NVIC_EncodePriority>
 80026d6:	4602      	mov	r2, r0
 80026d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026dc:	4611      	mov	r1, r2
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff ff80 	bl	80025e4 <__NVIC_SetPriority>
}
 80026e4:	bf00      	nop
 80026e6:	3718      	adds	r7, #24
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}

080026ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	4603      	mov	r3, r0
 80026f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7ff ff54 	bl	80025a8 <__NVIC_EnableIRQ>
}
 8002700:	bf00      	nop
 8002702:	3708      	adds	r7, #8
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}

08002708 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002708:	b480      	push	{r7}
 800270a:	b089      	sub	sp, #36	; 0x24
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002712:	2300      	movs	r3, #0
 8002714:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002716:	2300      	movs	r3, #0
 8002718:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800271a:	2300      	movs	r3, #0
 800271c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800271e:	2300      	movs	r3, #0
 8002720:	61fb      	str	r3, [r7, #28]
 8002722:	e165      	b.n	80029f0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002724:	2201      	movs	r2, #1
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	697a      	ldr	r2, [r7, #20]
 8002734:	4013      	ands	r3, r2
 8002736:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002738:	693a      	ldr	r2, [r7, #16]
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	429a      	cmp	r2, r3
 800273e:	f040 8154 	bne.w	80029ea <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	f003 0303 	and.w	r3, r3, #3
 800274a:	2b01      	cmp	r3, #1
 800274c:	d005      	beq.n	800275a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002756:	2b02      	cmp	r3, #2
 8002758:	d130      	bne.n	80027bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	005b      	lsls	r3, r3, #1
 8002764:	2203      	movs	r2, #3
 8002766:	fa02 f303 	lsl.w	r3, r2, r3
 800276a:	43db      	mvns	r3, r3
 800276c:	69ba      	ldr	r2, [r7, #24]
 800276e:	4013      	ands	r3, r2
 8002770:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	68da      	ldr	r2, [r3, #12]
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	fa02 f303 	lsl.w	r3, r2, r3
 800277e:	69ba      	ldr	r2, [r7, #24]
 8002780:	4313      	orrs	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	69ba      	ldr	r2, [r7, #24]
 8002788:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002790:	2201      	movs	r2, #1
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	fa02 f303 	lsl.w	r3, r2, r3
 8002798:	43db      	mvns	r3, r3
 800279a:	69ba      	ldr	r2, [r7, #24]
 800279c:	4013      	ands	r3, r2
 800279e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	091b      	lsrs	r3, r3, #4
 80027a6:	f003 0201 	and.w	r2, r3, #1
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	69ba      	ldr	r2, [r7, #24]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f003 0303 	and.w	r3, r3, #3
 80027c4:	2b03      	cmp	r3, #3
 80027c6:	d017      	beq.n	80027f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	68db      	ldr	r3, [r3, #12]
 80027cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	2203      	movs	r2, #3
 80027d4:	fa02 f303 	lsl.w	r3, r2, r3
 80027d8:	43db      	mvns	r3, r3
 80027da:	69ba      	ldr	r2, [r7, #24]
 80027dc:	4013      	ands	r3, r2
 80027de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	689a      	ldr	r2, [r3, #8]
 80027e4:	69fb      	ldr	r3, [r7, #28]
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ec:	69ba      	ldr	r2, [r7, #24]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	69ba      	ldr	r2, [r7, #24]
 80027f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f003 0303 	and.w	r3, r3, #3
 8002800:	2b02      	cmp	r3, #2
 8002802:	d123      	bne.n	800284c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	08da      	lsrs	r2, r3, #3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	3208      	adds	r2, #8
 800280c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002810:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	f003 0307 	and.w	r3, r3, #7
 8002818:	009b      	lsls	r3, r3, #2
 800281a:	220f      	movs	r2, #15
 800281c:	fa02 f303 	lsl.w	r3, r2, r3
 8002820:	43db      	mvns	r3, r3
 8002822:	69ba      	ldr	r2, [r7, #24]
 8002824:	4013      	ands	r3, r2
 8002826:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	691a      	ldr	r2, [r3, #16]
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	f003 0307 	and.w	r3, r3, #7
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	fa02 f303 	lsl.w	r3, r2, r3
 8002838:	69ba      	ldr	r2, [r7, #24]
 800283a:	4313      	orrs	r3, r2
 800283c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	08da      	lsrs	r2, r3, #3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	3208      	adds	r2, #8
 8002846:	69b9      	ldr	r1, [r7, #24]
 8002848:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	005b      	lsls	r3, r3, #1
 8002856:	2203      	movs	r2, #3
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	43db      	mvns	r3, r3
 800285e:	69ba      	ldr	r2, [r7, #24]
 8002860:	4013      	ands	r3, r2
 8002862:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f003 0203 	and.w	r2, r3, #3
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	005b      	lsls	r3, r3, #1
 8002870:	fa02 f303 	lsl.w	r3, r2, r3
 8002874:	69ba      	ldr	r2, [r7, #24]
 8002876:	4313      	orrs	r3, r2
 8002878:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	69ba      	ldr	r2, [r7, #24]
 800287e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002888:	2b00      	cmp	r3, #0
 800288a:	f000 80ae 	beq.w	80029ea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800288e:	2300      	movs	r3, #0
 8002890:	60fb      	str	r3, [r7, #12]
 8002892:	4b5d      	ldr	r3, [pc, #372]	; (8002a08 <HAL_GPIO_Init+0x300>)
 8002894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002896:	4a5c      	ldr	r2, [pc, #368]	; (8002a08 <HAL_GPIO_Init+0x300>)
 8002898:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800289c:	6453      	str	r3, [r2, #68]	; 0x44
 800289e:	4b5a      	ldr	r3, [pc, #360]	; (8002a08 <HAL_GPIO_Init+0x300>)
 80028a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028a6:	60fb      	str	r3, [r7, #12]
 80028a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028aa:	4a58      	ldr	r2, [pc, #352]	; (8002a0c <HAL_GPIO_Init+0x304>)
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	089b      	lsrs	r3, r3, #2
 80028b0:	3302      	adds	r3, #2
 80028b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	f003 0303 	and.w	r3, r3, #3
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	220f      	movs	r2, #15
 80028c2:	fa02 f303 	lsl.w	r3, r2, r3
 80028c6:	43db      	mvns	r3, r3
 80028c8:	69ba      	ldr	r2, [r7, #24]
 80028ca:	4013      	ands	r3, r2
 80028cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a4f      	ldr	r2, [pc, #316]	; (8002a10 <HAL_GPIO_Init+0x308>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d025      	beq.n	8002922 <HAL_GPIO_Init+0x21a>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a4e      	ldr	r2, [pc, #312]	; (8002a14 <HAL_GPIO_Init+0x30c>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d01f      	beq.n	800291e <HAL_GPIO_Init+0x216>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a4d      	ldr	r2, [pc, #308]	; (8002a18 <HAL_GPIO_Init+0x310>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d019      	beq.n	800291a <HAL_GPIO_Init+0x212>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a4c      	ldr	r2, [pc, #304]	; (8002a1c <HAL_GPIO_Init+0x314>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d013      	beq.n	8002916 <HAL_GPIO_Init+0x20e>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4a4b      	ldr	r2, [pc, #300]	; (8002a20 <HAL_GPIO_Init+0x318>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d00d      	beq.n	8002912 <HAL_GPIO_Init+0x20a>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4a4a      	ldr	r2, [pc, #296]	; (8002a24 <HAL_GPIO_Init+0x31c>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d007      	beq.n	800290e <HAL_GPIO_Init+0x206>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a49      	ldr	r2, [pc, #292]	; (8002a28 <HAL_GPIO_Init+0x320>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d101      	bne.n	800290a <HAL_GPIO_Init+0x202>
 8002906:	2306      	movs	r3, #6
 8002908:	e00c      	b.n	8002924 <HAL_GPIO_Init+0x21c>
 800290a:	2307      	movs	r3, #7
 800290c:	e00a      	b.n	8002924 <HAL_GPIO_Init+0x21c>
 800290e:	2305      	movs	r3, #5
 8002910:	e008      	b.n	8002924 <HAL_GPIO_Init+0x21c>
 8002912:	2304      	movs	r3, #4
 8002914:	e006      	b.n	8002924 <HAL_GPIO_Init+0x21c>
 8002916:	2303      	movs	r3, #3
 8002918:	e004      	b.n	8002924 <HAL_GPIO_Init+0x21c>
 800291a:	2302      	movs	r3, #2
 800291c:	e002      	b.n	8002924 <HAL_GPIO_Init+0x21c>
 800291e:	2301      	movs	r3, #1
 8002920:	e000      	b.n	8002924 <HAL_GPIO_Init+0x21c>
 8002922:	2300      	movs	r3, #0
 8002924:	69fa      	ldr	r2, [r7, #28]
 8002926:	f002 0203 	and.w	r2, r2, #3
 800292a:	0092      	lsls	r2, r2, #2
 800292c:	4093      	lsls	r3, r2
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	4313      	orrs	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002934:	4935      	ldr	r1, [pc, #212]	; (8002a0c <HAL_GPIO_Init+0x304>)
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	089b      	lsrs	r3, r3, #2
 800293a:	3302      	adds	r3, #2
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002942:	4b3a      	ldr	r3, [pc, #232]	; (8002a2c <HAL_GPIO_Init+0x324>)
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	43db      	mvns	r3, r3
 800294c:	69ba      	ldr	r2, [r7, #24]
 800294e:	4013      	ands	r3, r2
 8002950:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800295a:	2b00      	cmp	r3, #0
 800295c:	d003      	beq.n	8002966 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800295e:	69ba      	ldr	r2, [r7, #24]
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	4313      	orrs	r3, r2
 8002964:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002966:	4a31      	ldr	r2, [pc, #196]	; (8002a2c <HAL_GPIO_Init+0x324>)
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800296c:	4b2f      	ldr	r3, [pc, #188]	; (8002a2c <HAL_GPIO_Init+0x324>)
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	43db      	mvns	r3, r3
 8002976:	69ba      	ldr	r2, [r7, #24]
 8002978:	4013      	ands	r3, r2
 800297a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d003      	beq.n	8002990 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	4313      	orrs	r3, r2
 800298e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002990:	4a26      	ldr	r2, [pc, #152]	; (8002a2c <HAL_GPIO_Init+0x324>)
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002996:	4b25      	ldr	r3, [pc, #148]	; (8002a2c <HAL_GPIO_Init+0x324>)
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	43db      	mvns	r3, r3
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	4013      	ands	r3, r2
 80029a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d003      	beq.n	80029ba <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80029b2:	69ba      	ldr	r2, [r7, #24]
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029ba:	4a1c      	ldr	r2, [pc, #112]	; (8002a2c <HAL_GPIO_Init+0x324>)
 80029bc:	69bb      	ldr	r3, [r7, #24]
 80029be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029c0:	4b1a      	ldr	r3, [pc, #104]	; (8002a2c <HAL_GPIO_Init+0x324>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	43db      	mvns	r3, r3
 80029ca:	69ba      	ldr	r2, [r7, #24]
 80029cc:	4013      	ands	r3, r2
 80029ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d003      	beq.n	80029e4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80029dc:	69ba      	ldr	r2, [r7, #24]
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029e4:	4a11      	ldr	r2, [pc, #68]	; (8002a2c <HAL_GPIO_Init+0x324>)
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	3301      	adds	r3, #1
 80029ee:	61fb      	str	r3, [r7, #28]
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	2b0f      	cmp	r3, #15
 80029f4:	f67f ae96 	bls.w	8002724 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029f8:	bf00      	nop
 80029fa:	bf00      	nop
 80029fc:	3724      	adds	r7, #36	; 0x24
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	40023800 	.word	0x40023800
 8002a0c:	40013800 	.word	0x40013800
 8002a10:	40020000 	.word	0x40020000
 8002a14:	40020400 	.word	0x40020400
 8002a18:	40020800 	.word	0x40020800
 8002a1c:	40020c00 	.word	0x40020c00
 8002a20:	40021000 	.word	0x40021000
 8002a24:	40021400 	.word	0x40021400
 8002a28:	40021800 	.word	0x40021800
 8002a2c:	40013c00 	.word	0x40013c00

08002a30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	460b      	mov	r3, r1
 8002a3a:	807b      	strh	r3, [r7, #2]
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a40:	787b      	ldrb	r3, [r7, #1]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d003      	beq.n	8002a4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a46:	887a      	ldrh	r2, [r7, #2]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a4c:	e003      	b.n	8002a56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a4e:	887b      	ldrh	r3, [r7, #2]
 8002a50:	041a      	lsls	r2, r3, #16
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	619a      	str	r2, [r3, #24]
}
 8002a56:	bf00      	nop
 8002a58:	370c      	adds	r7, #12
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr

08002a62 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a62:	b480      	push	{r7}
 8002a64:	b085      	sub	sp, #20
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	6078      	str	r0, [r7, #4]
 8002a6a:	460b      	mov	r3, r1
 8002a6c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	695b      	ldr	r3, [r3, #20]
 8002a72:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a74:	887a      	ldrh	r2, [r7, #2]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	4013      	ands	r3, r2
 8002a7a:	041a      	lsls	r2, r3, #16
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	43d9      	mvns	r1, r3
 8002a80:	887b      	ldrh	r3, [r7, #2]
 8002a82:	400b      	ands	r3, r1
 8002a84:	431a      	orrs	r2, r3
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	619a      	str	r2, [r3, #24]
}
 8002a8a:	bf00      	nop
 8002a8c:	3714      	adds	r7, #20
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr
	...

08002a98 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002aa2:	4b08      	ldr	r3, [pc, #32]	; (8002ac4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002aa4:	695a      	ldr	r2, [r3, #20]
 8002aa6:	88fb      	ldrh	r3, [r7, #6]
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d006      	beq.n	8002abc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002aae:	4a05      	ldr	r2, [pc, #20]	; (8002ac4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ab0:	88fb      	ldrh	r3, [r7, #6]
 8002ab2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ab4:	88fb      	ldrh	r3, [r7, #6]
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f000 f806 	bl	8002ac8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002abc:	bf00      	nop
 8002abe:	3708      	adds	r7, #8
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	40013c00 	.word	0x40013c00

08002ac8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	4603      	mov	r3, r0
 8002ad0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002ad2:	bf00      	nop
 8002ad4:	370c      	adds	r7, #12
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002adc:	4770      	bx	lr
	...

08002ae0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b084      	sub	sp, #16
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d101      	bne.n	8002af4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	e0cc      	b.n	8002c8e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002af4:	4b68      	ldr	r3, [pc, #416]	; (8002c98 <HAL_RCC_ClockConfig+0x1b8>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 030f 	and.w	r3, r3, #15
 8002afc:	683a      	ldr	r2, [r7, #0]
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d90c      	bls.n	8002b1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b02:	4b65      	ldr	r3, [pc, #404]	; (8002c98 <HAL_RCC_ClockConfig+0x1b8>)
 8002b04:	683a      	ldr	r2, [r7, #0]
 8002b06:	b2d2      	uxtb	r2, r2
 8002b08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b0a:	4b63      	ldr	r3, [pc, #396]	; (8002c98 <HAL_RCC_ClockConfig+0x1b8>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 030f 	and.w	r3, r3, #15
 8002b12:	683a      	ldr	r2, [r7, #0]
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d001      	beq.n	8002b1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e0b8      	b.n	8002c8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0302 	and.w	r3, r3, #2
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d020      	beq.n	8002b6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0304 	and.w	r3, r3, #4
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d005      	beq.n	8002b40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b34:	4b59      	ldr	r3, [pc, #356]	; (8002c9c <HAL_RCC_ClockConfig+0x1bc>)
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	4a58      	ldr	r2, [pc, #352]	; (8002c9c <HAL_RCC_ClockConfig+0x1bc>)
 8002b3a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002b3e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0308 	and.w	r3, r3, #8
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d005      	beq.n	8002b58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b4c:	4b53      	ldr	r3, [pc, #332]	; (8002c9c <HAL_RCC_ClockConfig+0x1bc>)
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	4a52      	ldr	r2, [pc, #328]	; (8002c9c <HAL_RCC_ClockConfig+0x1bc>)
 8002b52:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002b56:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b58:	4b50      	ldr	r3, [pc, #320]	; (8002c9c <HAL_RCC_ClockConfig+0x1bc>)
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	494d      	ldr	r1, [pc, #308]	; (8002c9c <HAL_RCC_ClockConfig+0x1bc>)
 8002b66:	4313      	orrs	r3, r2
 8002b68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0301 	and.w	r3, r3, #1
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d044      	beq.n	8002c00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d107      	bne.n	8002b8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b7e:	4b47      	ldr	r3, [pc, #284]	; (8002c9c <HAL_RCC_ClockConfig+0x1bc>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d119      	bne.n	8002bbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e07f      	b.n	8002c8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d003      	beq.n	8002b9e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b9a:	2b03      	cmp	r3, #3
 8002b9c:	d107      	bne.n	8002bae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b9e:	4b3f      	ldr	r3, [pc, #252]	; (8002c9c <HAL_RCC_ClockConfig+0x1bc>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d109      	bne.n	8002bbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e06f      	b.n	8002c8e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bae:	4b3b      	ldr	r3, [pc, #236]	; (8002c9c <HAL_RCC_ClockConfig+0x1bc>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0302 	and.w	r3, r3, #2
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d101      	bne.n	8002bbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e067      	b.n	8002c8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bbe:	4b37      	ldr	r3, [pc, #220]	; (8002c9c <HAL_RCC_ClockConfig+0x1bc>)
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	f023 0203 	bic.w	r2, r3, #3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	4934      	ldr	r1, [pc, #208]	; (8002c9c <HAL_RCC_ClockConfig+0x1bc>)
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bd0:	f7ff fcac 	bl	800252c <HAL_GetTick>
 8002bd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bd6:	e00a      	b.n	8002bee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bd8:	f7ff fca8 	bl	800252c <HAL_GetTick>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d901      	bls.n	8002bee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	e04f      	b.n	8002c8e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bee:	4b2b      	ldr	r3, [pc, #172]	; (8002c9c <HAL_RCC_ClockConfig+0x1bc>)
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	f003 020c 	and.w	r2, r3, #12
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d1eb      	bne.n	8002bd8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c00:	4b25      	ldr	r3, [pc, #148]	; (8002c98 <HAL_RCC_ClockConfig+0x1b8>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f003 030f 	and.w	r3, r3, #15
 8002c08:	683a      	ldr	r2, [r7, #0]
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d20c      	bcs.n	8002c28 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c0e:	4b22      	ldr	r3, [pc, #136]	; (8002c98 <HAL_RCC_ClockConfig+0x1b8>)
 8002c10:	683a      	ldr	r2, [r7, #0]
 8002c12:	b2d2      	uxtb	r2, r2
 8002c14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c16:	4b20      	ldr	r3, [pc, #128]	; (8002c98 <HAL_RCC_ClockConfig+0x1b8>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f003 030f 	and.w	r3, r3, #15
 8002c1e:	683a      	ldr	r2, [r7, #0]
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d001      	beq.n	8002c28 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e032      	b.n	8002c8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 0304 	and.w	r3, r3, #4
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d008      	beq.n	8002c46 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c34:	4b19      	ldr	r3, [pc, #100]	; (8002c9c <HAL_RCC_ClockConfig+0x1bc>)
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	4916      	ldr	r1, [pc, #88]	; (8002c9c <HAL_RCC_ClockConfig+0x1bc>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0308 	and.w	r3, r3, #8
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d009      	beq.n	8002c66 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c52:	4b12      	ldr	r3, [pc, #72]	; (8002c9c <HAL_RCC_ClockConfig+0x1bc>)
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	691b      	ldr	r3, [r3, #16]
 8002c5e:	00db      	lsls	r3, r3, #3
 8002c60:	490e      	ldr	r1, [pc, #56]	; (8002c9c <HAL_RCC_ClockConfig+0x1bc>)
 8002c62:	4313      	orrs	r3, r2
 8002c64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002c66:	f000 f887 	bl	8002d78 <HAL_RCC_GetSysClockFreq>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	4b0b      	ldr	r3, [pc, #44]	; (8002c9c <HAL_RCC_ClockConfig+0x1bc>)
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	091b      	lsrs	r3, r3, #4
 8002c72:	f003 030f 	and.w	r3, r3, #15
 8002c76:	490a      	ldr	r1, [pc, #40]	; (8002ca0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c78:	5ccb      	ldrb	r3, [r1, r3]
 8002c7a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c7e:	4a09      	ldr	r2, [pc, #36]	; (8002ca4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002c82:	4b09      	ldr	r3, [pc, #36]	; (8002ca8 <HAL_RCC_ClockConfig+0x1c8>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7ff f9f4 	bl	8002074 <HAL_InitTick>

  return HAL_OK;
 8002c8c:	2300      	movs	r3, #0
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3710      	adds	r7, #16
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	40023c00 	.word	0x40023c00
 8002c9c:	40023800 	.word	0x40023800
 8002ca0:	0800af70 	.word	0x0800af70
 8002ca4:	20000008 	.word	0x20000008
 8002ca8:	2000000c 	.word	0x2000000c

08002cac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cac:	b480      	push	{r7}
 8002cae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cb0:	4b03      	ldr	r3, [pc, #12]	; (8002cc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop
 8002cc0:	20000008 	.word	0x20000008

08002cc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002cc8:	f7ff fff0 	bl	8002cac <HAL_RCC_GetHCLKFreq>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	4b05      	ldr	r3, [pc, #20]	; (8002ce4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	0a9b      	lsrs	r3, r3, #10
 8002cd4:	f003 0307 	and.w	r3, r3, #7
 8002cd8:	4903      	ldr	r1, [pc, #12]	; (8002ce8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002cda:	5ccb      	ldrb	r3, [r1, r3]
 8002cdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	40023800 	.word	0x40023800
 8002ce8:	0800af80 	.word	0x0800af80

08002cec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002cf0:	f7ff ffdc 	bl	8002cac <HAL_RCC_GetHCLKFreq>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	4b05      	ldr	r3, [pc, #20]	; (8002d0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	0b5b      	lsrs	r3, r3, #13
 8002cfc:	f003 0307 	and.w	r3, r3, #7
 8002d00:	4903      	ldr	r1, [pc, #12]	; (8002d10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d02:	5ccb      	ldrb	r3, [r1, r3]
 8002d04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	40023800 	.word	0x40023800
 8002d10:	0800af80 	.word	0x0800af80

08002d14 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	220f      	movs	r2, #15
 8002d22:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002d24:	4b12      	ldr	r3, [pc, #72]	; (8002d70 <HAL_RCC_GetClockConfig+0x5c>)
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	f003 0203 	and.w	r2, r3, #3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002d30:	4b0f      	ldr	r3, [pc, #60]	; (8002d70 <HAL_RCC_GetClockConfig+0x5c>)
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002d3c:	4b0c      	ldr	r3, [pc, #48]	; (8002d70 <HAL_RCC_GetClockConfig+0x5c>)
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002d48:	4b09      	ldr	r3, [pc, #36]	; (8002d70 <HAL_RCC_GetClockConfig+0x5c>)
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	08db      	lsrs	r3, r3, #3
 8002d4e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002d56:	4b07      	ldr	r3, [pc, #28]	; (8002d74 <HAL_RCC_GetClockConfig+0x60>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 020f 	and.w	r2, r3, #15
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	601a      	str	r2, [r3, #0]
}
 8002d62:	bf00      	nop
 8002d64:	370c      	adds	r7, #12
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr
 8002d6e:	bf00      	nop
 8002d70:	40023800 	.word	0x40023800
 8002d74:	40023c00 	.word	0x40023c00

08002d78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d7c:	b0ae      	sub	sp, #184	; 0xb8
 8002d7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002d80:	2300      	movs	r3, #0
 8002d82:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8002d86:	2300      	movs	r3, #0
 8002d88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8002d92:	2300      	movs	r3, #0
 8002d94:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d9e:	4bcb      	ldr	r3, [pc, #812]	; (80030cc <HAL_RCC_GetSysClockFreq+0x354>)
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f003 030c 	and.w	r3, r3, #12
 8002da6:	2b0c      	cmp	r3, #12
 8002da8:	f200 8206 	bhi.w	80031b8 <HAL_RCC_GetSysClockFreq+0x440>
 8002dac:	a201      	add	r2, pc, #4	; (adr r2, 8002db4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002db2:	bf00      	nop
 8002db4:	08002de9 	.word	0x08002de9
 8002db8:	080031b9 	.word	0x080031b9
 8002dbc:	080031b9 	.word	0x080031b9
 8002dc0:	080031b9 	.word	0x080031b9
 8002dc4:	08002df1 	.word	0x08002df1
 8002dc8:	080031b9 	.word	0x080031b9
 8002dcc:	080031b9 	.word	0x080031b9
 8002dd0:	080031b9 	.word	0x080031b9
 8002dd4:	08002df9 	.word	0x08002df9
 8002dd8:	080031b9 	.word	0x080031b9
 8002ddc:	080031b9 	.word	0x080031b9
 8002de0:	080031b9 	.word	0x080031b9
 8002de4:	08002fe9 	.word	0x08002fe9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002de8:	4bb9      	ldr	r3, [pc, #740]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x358>)
 8002dea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8002dee:	e1e7      	b.n	80031c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002df0:	4bb8      	ldr	r3, [pc, #736]	; (80030d4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002df2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002df6:	e1e3      	b.n	80031c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002df8:	4bb4      	ldr	r3, [pc, #720]	; (80030cc <HAL_RCC_GetSysClockFreq+0x354>)
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002e00:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e04:	4bb1      	ldr	r3, [pc, #708]	; (80030cc <HAL_RCC_GetSysClockFreq+0x354>)
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d071      	beq.n	8002ef4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e10:	4bae      	ldr	r3, [pc, #696]	; (80030cc <HAL_RCC_GetSysClockFreq+0x354>)
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	099b      	lsrs	r3, r3, #6
 8002e16:	2200      	movs	r2, #0
 8002e18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002e1c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002e20:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002e24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e28:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002e32:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002e36:	4622      	mov	r2, r4
 8002e38:	462b      	mov	r3, r5
 8002e3a:	f04f 0000 	mov.w	r0, #0
 8002e3e:	f04f 0100 	mov.w	r1, #0
 8002e42:	0159      	lsls	r1, r3, #5
 8002e44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e48:	0150      	lsls	r0, r2, #5
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	460b      	mov	r3, r1
 8002e4e:	4621      	mov	r1, r4
 8002e50:	1a51      	subs	r1, r2, r1
 8002e52:	6439      	str	r1, [r7, #64]	; 0x40
 8002e54:	4629      	mov	r1, r5
 8002e56:	eb63 0301 	sbc.w	r3, r3, r1
 8002e5a:	647b      	str	r3, [r7, #68]	; 0x44
 8002e5c:	f04f 0200 	mov.w	r2, #0
 8002e60:	f04f 0300 	mov.w	r3, #0
 8002e64:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8002e68:	4649      	mov	r1, r9
 8002e6a:	018b      	lsls	r3, r1, #6
 8002e6c:	4641      	mov	r1, r8
 8002e6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e72:	4641      	mov	r1, r8
 8002e74:	018a      	lsls	r2, r1, #6
 8002e76:	4641      	mov	r1, r8
 8002e78:	1a51      	subs	r1, r2, r1
 8002e7a:	63b9      	str	r1, [r7, #56]	; 0x38
 8002e7c:	4649      	mov	r1, r9
 8002e7e:	eb63 0301 	sbc.w	r3, r3, r1
 8002e82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e84:	f04f 0200 	mov.w	r2, #0
 8002e88:	f04f 0300 	mov.w	r3, #0
 8002e8c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8002e90:	4649      	mov	r1, r9
 8002e92:	00cb      	lsls	r3, r1, #3
 8002e94:	4641      	mov	r1, r8
 8002e96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e9a:	4641      	mov	r1, r8
 8002e9c:	00ca      	lsls	r2, r1, #3
 8002e9e:	4610      	mov	r0, r2
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	4622      	mov	r2, r4
 8002ea6:	189b      	adds	r3, r3, r2
 8002ea8:	633b      	str	r3, [r7, #48]	; 0x30
 8002eaa:	462b      	mov	r3, r5
 8002eac:	460a      	mov	r2, r1
 8002eae:	eb42 0303 	adc.w	r3, r2, r3
 8002eb2:	637b      	str	r3, [r7, #52]	; 0x34
 8002eb4:	f04f 0200 	mov.w	r2, #0
 8002eb8:	f04f 0300 	mov.w	r3, #0
 8002ebc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002ec0:	4629      	mov	r1, r5
 8002ec2:	024b      	lsls	r3, r1, #9
 8002ec4:	4621      	mov	r1, r4
 8002ec6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002eca:	4621      	mov	r1, r4
 8002ecc:	024a      	lsls	r2, r1, #9
 8002ece:	4610      	mov	r0, r2
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002edc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002ee0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002ee4:	f7fe f810 	bl	8000f08 <__aeabi_uldivmod>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	460b      	mov	r3, r1
 8002eec:	4613      	mov	r3, r2
 8002eee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002ef2:	e067      	b.n	8002fc4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ef4:	4b75      	ldr	r3, [pc, #468]	; (80030cc <HAL_RCC_GetSysClockFreq+0x354>)
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	099b      	lsrs	r3, r3, #6
 8002efa:	2200      	movs	r2, #0
 8002efc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002f00:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002f04:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002f08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f0c:	67bb      	str	r3, [r7, #120]	; 0x78
 8002f0e:	2300      	movs	r3, #0
 8002f10:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002f12:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8002f16:	4622      	mov	r2, r4
 8002f18:	462b      	mov	r3, r5
 8002f1a:	f04f 0000 	mov.w	r0, #0
 8002f1e:	f04f 0100 	mov.w	r1, #0
 8002f22:	0159      	lsls	r1, r3, #5
 8002f24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f28:	0150      	lsls	r0, r2, #5
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	460b      	mov	r3, r1
 8002f2e:	4621      	mov	r1, r4
 8002f30:	1a51      	subs	r1, r2, r1
 8002f32:	62b9      	str	r1, [r7, #40]	; 0x28
 8002f34:	4629      	mov	r1, r5
 8002f36:	eb63 0301 	sbc.w	r3, r3, r1
 8002f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f3c:	f04f 0200 	mov.w	r2, #0
 8002f40:	f04f 0300 	mov.w	r3, #0
 8002f44:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002f48:	4649      	mov	r1, r9
 8002f4a:	018b      	lsls	r3, r1, #6
 8002f4c:	4641      	mov	r1, r8
 8002f4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f52:	4641      	mov	r1, r8
 8002f54:	018a      	lsls	r2, r1, #6
 8002f56:	4641      	mov	r1, r8
 8002f58:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f5c:	4649      	mov	r1, r9
 8002f5e:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f62:	f04f 0200 	mov.w	r2, #0
 8002f66:	f04f 0300 	mov.w	r3, #0
 8002f6a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002f6e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002f72:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f76:	4692      	mov	sl, r2
 8002f78:	469b      	mov	fp, r3
 8002f7a:	4623      	mov	r3, r4
 8002f7c:	eb1a 0303 	adds.w	r3, sl, r3
 8002f80:	623b      	str	r3, [r7, #32]
 8002f82:	462b      	mov	r3, r5
 8002f84:	eb4b 0303 	adc.w	r3, fp, r3
 8002f88:	627b      	str	r3, [r7, #36]	; 0x24
 8002f8a:	f04f 0200 	mov.w	r2, #0
 8002f8e:	f04f 0300 	mov.w	r3, #0
 8002f92:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002f96:	4629      	mov	r1, r5
 8002f98:	028b      	lsls	r3, r1, #10
 8002f9a:	4621      	mov	r1, r4
 8002f9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002fa0:	4621      	mov	r1, r4
 8002fa2:	028a      	lsls	r2, r1, #10
 8002fa4:	4610      	mov	r0, r2
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002fac:	2200      	movs	r2, #0
 8002fae:	673b      	str	r3, [r7, #112]	; 0x70
 8002fb0:	677a      	str	r2, [r7, #116]	; 0x74
 8002fb2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8002fb6:	f7fd ffa7 	bl	8000f08 <__aeabi_uldivmod>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	460b      	mov	r3, r1
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002fc4:	4b41      	ldr	r3, [pc, #260]	; (80030cc <HAL_RCC_GetSysClockFreq+0x354>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	0c1b      	lsrs	r3, r3, #16
 8002fca:	f003 0303 	and.w	r3, r3, #3
 8002fce:	3301      	adds	r3, #1
 8002fd0:	005b      	lsls	r3, r3, #1
 8002fd2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8002fd6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002fda:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002fde:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fe2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002fe6:	e0eb      	b.n	80031c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002fe8:	4b38      	ldr	r3, [pc, #224]	; (80030cc <HAL_RCC_GetSysClockFreq+0x354>)
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ff0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ff4:	4b35      	ldr	r3, [pc, #212]	; (80030cc <HAL_RCC_GetSysClockFreq+0x354>)
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d06b      	beq.n	80030d8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003000:	4b32      	ldr	r3, [pc, #200]	; (80030cc <HAL_RCC_GetSysClockFreq+0x354>)
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	099b      	lsrs	r3, r3, #6
 8003006:	2200      	movs	r2, #0
 8003008:	66bb      	str	r3, [r7, #104]	; 0x68
 800300a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800300c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800300e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003012:	663b      	str	r3, [r7, #96]	; 0x60
 8003014:	2300      	movs	r3, #0
 8003016:	667b      	str	r3, [r7, #100]	; 0x64
 8003018:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800301c:	4622      	mov	r2, r4
 800301e:	462b      	mov	r3, r5
 8003020:	f04f 0000 	mov.w	r0, #0
 8003024:	f04f 0100 	mov.w	r1, #0
 8003028:	0159      	lsls	r1, r3, #5
 800302a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800302e:	0150      	lsls	r0, r2, #5
 8003030:	4602      	mov	r2, r0
 8003032:	460b      	mov	r3, r1
 8003034:	4621      	mov	r1, r4
 8003036:	1a51      	subs	r1, r2, r1
 8003038:	61b9      	str	r1, [r7, #24]
 800303a:	4629      	mov	r1, r5
 800303c:	eb63 0301 	sbc.w	r3, r3, r1
 8003040:	61fb      	str	r3, [r7, #28]
 8003042:	f04f 0200 	mov.w	r2, #0
 8003046:	f04f 0300 	mov.w	r3, #0
 800304a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800304e:	4659      	mov	r1, fp
 8003050:	018b      	lsls	r3, r1, #6
 8003052:	4651      	mov	r1, sl
 8003054:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003058:	4651      	mov	r1, sl
 800305a:	018a      	lsls	r2, r1, #6
 800305c:	4651      	mov	r1, sl
 800305e:	ebb2 0801 	subs.w	r8, r2, r1
 8003062:	4659      	mov	r1, fp
 8003064:	eb63 0901 	sbc.w	r9, r3, r1
 8003068:	f04f 0200 	mov.w	r2, #0
 800306c:	f04f 0300 	mov.w	r3, #0
 8003070:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003074:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003078:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800307c:	4690      	mov	r8, r2
 800307e:	4699      	mov	r9, r3
 8003080:	4623      	mov	r3, r4
 8003082:	eb18 0303 	adds.w	r3, r8, r3
 8003086:	613b      	str	r3, [r7, #16]
 8003088:	462b      	mov	r3, r5
 800308a:	eb49 0303 	adc.w	r3, r9, r3
 800308e:	617b      	str	r3, [r7, #20]
 8003090:	f04f 0200 	mov.w	r2, #0
 8003094:	f04f 0300 	mov.w	r3, #0
 8003098:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800309c:	4629      	mov	r1, r5
 800309e:	024b      	lsls	r3, r1, #9
 80030a0:	4621      	mov	r1, r4
 80030a2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80030a6:	4621      	mov	r1, r4
 80030a8:	024a      	lsls	r2, r1, #9
 80030aa:	4610      	mov	r0, r2
 80030ac:	4619      	mov	r1, r3
 80030ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80030b2:	2200      	movs	r2, #0
 80030b4:	65bb      	str	r3, [r7, #88]	; 0x58
 80030b6:	65fa      	str	r2, [r7, #92]	; 0x5c
 80030b8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80030bc:	f7fd ff24 	bl	8000f08 <__aeabi_uldivmod>
 80030c0:	4602      	mov	r2, r0
 80030c2:	460b      	mov	r3, r1
 80030c4:	4613      	mov	r3, r2
 80030c6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80030ca:	e065      	b.n	8003198 <HAL_RCC_GetSysClockFreq+0x420>
 80030cc:	40023800 	.word	0x40023800
 80030d0:	00f42400 	.word	0x00f42400
 80030d4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030d8:	4b3d      	ldr	r3, [pc, #244]	; (80031d0 <HAL_RCC_GetSysClockFreq+0x458>)
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	099b      	lsrs	r3, r3, #6
 80030de:	2200      	movs	r2, #0
 80030e0:	4618      	mov	r0, r3
 80030e2:	4611      	mov	r1, r2
 80030e4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80030e8:	653b      	str	r3, [r7, #80]	; 0x50
 80030ea:	2300      	movs	r3, #0
 80030ec:	657b      	str	r3, [r7, #84]	; 0x54
 80030ee:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80030f2:	4642      	mov	r2, r8
 80030f4:	464b      	mov	r3, r9
 80030f6:	f04f 0000 	mov.w	r0, #0
 80030fa:	f04f 0100 	mov.w	r1, #0
 80030fe:	0159      	lsls	r1, r3, #5
 8003100:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003104:	0150      	lsls	r0, r2, #5
 8003106:	4602      	mov	r2, r0
 8003108:	460b      	mov	r3, r1
 800310a:	4641      	mov	r1, r8
 800310c:	1a51      	subs	r1, r2, r1
 800310e:	60b9      	str	r1, [r7, #8]
 8003110:	4649      	mov	r1, r9
 8003112:	eb63 0301 	sbc.w	r3, r3, r1
 8003116:	60fb      	str	r3, [r7, #12]
 8003118:	f04f 0200 	mov.w	r2, #0
 800311c:	f04f 0300 	mov.w	r3, #0
 8003120:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003124:	4659      	mov	r1, fp
 8003126:	018b      	lsls	r3, r1, #6
 8003128:	4651      	mov	r1, sl
 800312a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800312e:	4651      	mov	r1, sl
 8003130:	018a      	lsls	r2, r1, #6
 8003132:	4651      	mov	r1, sl
 8003134:	1a54      	subs	r4, r2, r1
 8003136:	4659      	mov	r1, fp
 8003138:	eb63 0501 	sbc.w	r5, r3, r1
 800313c:	f04f 0200 	mov.w	r2, #0
 8003140:	f04f 0300 	mov.w	r3, #0
 8003144:	00eb      	lsls	r3, r5, #3
 8003146:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800314a:	00e2      	lsls	r2, r4, #3
 800314c:	4614      	mov	r4, r2
 800314e:	461d      	mov	r5, r3
 8003150:	4643      	mov	r3, r8
 8003152:	18e3      	adds	r3, r4, r3
 8003154:	603b      	str	r3, [r7, #0]
 8003156:	464b      	mov	r3, r9
 8003158:	eb45 0303 	adc.w	r3, r5, r3
 800315c:	607b      	str	r3, [r7, #4]
 800315e:	f04f 0200 	mov.w	r2, #0
 8003162:	f04f 0300 	mov.w	r3, #0
 8003166:	e9d7 4500 	ldrd	r4, r5, [r7]
 800316a:	4629      	mov	r1, r5
 800316c:	028b      	lsls	r3, r1, #10
 800316e:	4621      	mov	r1, r4
 8003170:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003174:	4621      	mov	r1, r4
 8003176:	028a      	lsls	r2, r1, #10
 8003178:	4610      	mov	r0, r2
 800317a:	4619      	mov	r1, r3
 800317c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003180:	2200      	movs	r2, #0
 8003182:	64bb      	str	r3, [r7, #72]	; 0x48
 8003184:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003186:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800318a:	f7fd febd 	bl	8000f08 <__aeabi_uldivmod>
 800318e:	4602      	mov	r2, r0
 8003190:	460b      	mov	r3, r1
 8003192:	4613      	mov	r3, r2
 8003194:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003198:	4b0d      	ldr	r3, [pc, #52]	; (80031d0 <HAL_RCC_GetSysClockFreq+0x458>)
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	0f1b      	lsrs	r3, r3, #28
 800319e:	f003 0307 	and.w	r3, r3, #7
 80031a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80031a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80031aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80031ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80031b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80031b6:	e003      	b.n	80031c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80031b8:	4b06      	ldr	r3, [pc, #24]	; (80031d4 <HAL_RCC_GetSysClockFreq+0x45c>)
 80031ba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80031be:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031c0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	37b8      	adds	r7, #184	; 0xb8
 80031c8:	46bd      	mov	sp, r7
 80031ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031ce:	bf00      	nop
 80031d0:	40023800 	.word	0x40023800
 80031d4:	00f42400 	.word	0x00f42400

080031d8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b086      	sub	sp, #24
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d101      	bne.n	80031ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e28d      	b.n	8003706 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0301 	and.w	r3, r3, #1
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	f000 8083 	beq.w	80032fe <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80031f8:	4b94      	ldr	r3, [pc, #592]	; (800344c <HAL_RCC_OscConfig+0x274>)
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	f003 030c 	and.w	r3, r3, #12
 8003200:	2b04      	cmp	r3, #4
 8003202:	d019      	beq.n	8003238 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003204:	4b91      	ldr	r3, [pc, #580]	; (800344c <HAL_RCC_OscConfig+0x274>)
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800320c:	2b08      	cmp	r3, #8
 800320e:	d106      	bne.n	800321e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003210:	4b8e      	ldr	r3, [pc, #568]	; (800344c <HAL_RCC_OscConfig+0x274>)
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003218:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800321c:	d00c      	beq.n	8003238 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800321e:	4b8b      	ldr	r3, [pc, #556]	; (800344c <HAL_RCC_OscConfig+0x274>)
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003226:	2b0c      	cmp	r3, #12
 8003228:	d112      	bne.n	8003250 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800322a:	4b88      	ldr	r3, [pc, #544]	; (800344c <HAL_RCC_OscConfig+0x274>)
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003232:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003236:	d10b      	bne.n	8003250 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003238:	4b84      	ldr	r3, [pc, #528]	; (800344c <HAL_RCC_OscConfig+0x274>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003240:	2b00      	cmp	r3, #0
 8003242:	d05b      	beq.n	80032fc <HAL_RCC_OscConfig+0x124>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d157      	bne.n	80032fc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e25a      	b.n	8003706 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003258:	d106      	bne.n	8003268 <HAL_RCC_OscConfig+0x90>
 800325a:	4b7c      	ldr	r3, [pc, #496]	; (800344c <HAL_RCC_OscConfig+0x274>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a7b      	ldr	r2, [pc, #492]	; (800344c <HAL_RCC_OscConfig+0x274>)
 8003260:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003264:	6013      	str	r3, [r2, #0]
 8003266:	e01d      	b.n	80032a4 <HAL_RCC_OscConfig+0xcc>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003270:	d10c      	bne.n	800328c <HAL_RCC_OscConfig+0xb4>
 8003272:	4b76      	ldr	r3, [pc, #472]	; (800344c <HAL_RCC_OscConfig+0x274>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a75      	ldr	r2, [pc, #468]	; (800344c <HAL_RCC_OscConfig+0x274>)
 8003278:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800327c:	6013      	str	r3, [r2, #0]
 800327e:	4b73      	ldr	r3, [pc, #460]	; (800344c <HAL_RCC_OscConfig+0x274>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a72      	ldr	r2, [pc, #456]	; (800344c <HAL_RCC_OscConfig+0x274>)
 8003284:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003288:	6013      	str	r3, [r2, #0]
 800328a:	e00b      	b.n	80032a4 <HAL_RCC_OscConfig+0xcc>
 800328c:	4b6f      	ldr	r3, [pc, #444]	; (800344c <HAL_RCC_OscConfig+0x274>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a6e      	ldr	r2, [pc, #440]	; (800344c <HAL_RCC_OscConfig+0x274>)
 8003292:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003296:	6013      	str	r3, [r2, #0]
 8003298:	4b6c      	ldr	r3, [pc, #432]	; (800344c <HAL_RCC_OscConfig+0x274>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a6b      	ldr	r2, [pc, #428]	; (800344c <HAL_RCC_OscConfig+0x274>)
 800329e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d013      	beq.n	80032d4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ac:	f7ff f93e 	bl	800252c <HAL_GetTick>
 80032b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032b2:	e008      	b.n	80032c6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032b4:	f7ff f93a 	bl	800252c <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	2b64      	cmp	r3, #100	; 0x64
 80032c0:	d901      	bls.n	80032c6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e21f      	b.n	8003706 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032c6:	4b61      	ldr	r3, [pc, #388]	; (800344c <HAL_RCC_OscConfig+0x274>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d0f0      	beq.n	80032b4 <HAL_RCC_OscConfig+0xdc>
 80032d2:	e014      	b.n	80032fe <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032d4:	f7ff f92a 	bl	800252c <HAL_GetTick>
 80032d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032da:	e008      	b.n	80032ee <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032dc:	f7ff f926 	bl	800252c <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	2b64      	cmp	r3, #100	; 0x64
 80032e8:	d901      	bls.n	80032ee <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80032ea:	2303      	movs	r3, #3
 80032ec:	e20b      	b.n	8003706 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032ee:	4b57      	ldr	r3, [pc, #348]	; (800344c <HAL_RCC_OscConfig+0x274>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d1f0      	bne.n	80032dc <HAL_RCC_OscConfig+0x104>
 80032fa:	e000      	b.n	80032fe <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	2b00      	cmp	r3, #0
 8003308:	d06f      	beq.n	80033ea <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800330a:	4b50      	ldr	r3, [pc, #320]	; (800344c <HAL_RCC_OscConfig+0x274>)
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	f003 030c 	and.w	r3, r3, #12
 8003312:	2b00      	cmp	r3, #0
 8003314:	d017      	beq.n	8003346 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003316:	4b4d      	ldr	r3, [pc, #308]	; (800344c <HAL_RCC_OscConfig+0x274>)
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800331e:	2b08      	cmp	r3, #8
 8003320:	d105      	bne.n	800332e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003322:	4b4a      	ldr	r3, [pc, #296]	; (800344c <HAL_RCC_OscConfig+0x274>)
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d00b      	beq.n	8003346 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800332e:	4b47      	ldr	r3, [pc, #284]	; (800344c <HAL_RCC_OscConfig+0x274>)
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003336:	2b0c      	cmp	r3, #12
 8003338:	d11c      	bne.n	8003374 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800333a:	4b44      	ldr	r3, [pc, #272]	; (800344c <HAL_RCC_OscConfig+0x274>)
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d116      	bne.n	8003374 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003346:	4b41      	ldr	r3, [pc, #260]	; (800344c <HAL_RCC_OscConfig+0x274>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 0302 	and.w	r3, r3, #2
 800334e:	2b00      	cmp	r3, #0
 8003350:	d005      	beq.n	800335e <HAL_RCC_OscConfig+0x186>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	68db      	ldr	r3, [r3, #12]
 8003356:	2b01      	cmp	r3, #1
 8003358:	d001      	beq.n	800335e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e1d3      	b.n	8003706 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800335e:	4b3b      	ldr	r3, [pc, #236]	; (800344c <HAL_RCC_OscConfig+0x274>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	691b      	ldr	r3, [r3, #16]
 800336a:	00db      	lsls	r3, r3, #3
 800336c:	4937      	ldr	r1, [pc, #220]	; (800344c <HAL_RCC_OscConfig+0x274>)
 800336e:	4313      	orrs	r3, r2
 8003370:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003372:	e03a      	b.n	80033ea <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d020      	beq.n	80033be <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800337c:	4b34      	ldr	r3, [pc, #208]	; (8003450 <HAL_RCC_OscConfig+0x278>)
 800337e:	2201      	movs	r2, #1
 8003380:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003382:	f7ff f8d3 	bl	800252c <HAL_GetTick>
 8003386:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003388:	e008      	b.n	800339c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800338a:	f7ff f8cf 	bl	800252c <HAL_GetTick>
 800338e:	4602      	mov	r2, r0
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	2b02      	cmp	r3, #2
 8003396:	d901      	bls.n	800339c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003398:	2303      	movs	r3, #3
 800339a:	e1b4      	b.n	8003706 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800339c:	4b2b      	ldr	r3, [pc, #172]	; (800344c <HAL_RCC_OscConfig+0x274>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0302 	and.w	r3, r3, #2
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d0f0      	beq.n	800338a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033a8:	4b28      	ldr	r3, [pc, #160]	; (800344c <HAL_RCC_OscConfig+0x274>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	691b      	ldr	r3, [r3, #16]
 80033b4:	00db      	lsls	r3, r3, #3
 80033b6:	4925      	ldr	r1, [pc, #148]	; (800344c <HAL_RCC_OscConfig+0x274>)
 80033b8:	4313      	orrs	r3, r2
 80033ba:	600b      	str	r3, [r1, #0]
 80033bc:	e015      	b.n	80033ea <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033be:	4b24      	ldr	r3, [pc, #144]	; (8003450 <HAL_RCC_OscConfig+0x278>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033c4:	f7ff f8b2 	bl	800252c <HAL_GetTick>
 80033c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033ca:	e008      	b.n	80033de <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033cc:	f7ff f8ae 	bl	800252c <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	2b02      	cmp	r3, #2
 80033d8:	d901      	bls.n	80033de <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e193      	b.n	8003706 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033de:	4b1b      	ldr	r3, [pc, #108]	; (800344c <HAL_RCC_OscConfig+0x274>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0302 	and.w	r3, r3, #2
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d1f0      	bne.n	80033cc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0308 	and.w	r3, r3, #8
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d036      	beq.n	8003464 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	695b      	ldr	r3, [r3, #20]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d016      	beq.n	800342c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033fe:	4b15      	ldr	r3, [pc, #84]	; (8003454 <HAL_RCC_OscConfig+0x27c>)
 8003400:	2201      	movs	r2, #1
 8003402:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003404:	f7ff f892 	bl	800252c <HAL_GetTick>
 8003408:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800340a:	e008      	b.n	800341e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800340c:	f7ff f88e 	bl	800252c <HAL_GetTick>
 8003410:	4602      	mov	r2, r0
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	2b02      	cmp	r3, #2
 8003418:	d901      	bls.n	800341e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800341a:	2303      	movs	r3, #3
 800341c:	e173      	b.n	8003706 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800341e:	4b0b      	ldr	r3, [pc, #44]	; (800344c <HAL_RCC_OscConfig+0x274>)
 8003420:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003422:	f003 0302 	and.w	r3, r3, #2
 8003426:	2b00      	cmp	r3, #0
 8003428:	d0f0      	beq.n	800340c <HAL_RCC_OscConfig+0x234>
 800342a:	e01b      	b.n	8003464 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800342c:	4b09      	ldr	r3, [pc, #36]	; (8003454 <HAL_RCC_OscConfig+0x27c>)
 800342e:	2200      	movs	r2, #0
 8003430:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003432:	f7ff f87b 	bl	800252c <HAL_GetTick>
 8003436:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003438:	e00e      	b.n	8003458 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800343a:	f7ff f877 	bl	800252c <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	2b02      	cmp	r3, #2
 8003446:	d907      	bls.n	8003458 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e15c      	b.n	8003706 <HAL_RCC_OscConfig+0x52e>
 800344c:	40023800 	.word	0x40023800
 8003450:	42470000 	.word	0x42470000
 8003454:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003458:	4b8a      	ldr	r3, [pc, #552]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 800345a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800345c:	f003 0302 	and.w	r3, r3, #2
 8003460:	2b00      	cmp	r3, #0
 8003462:	d1ea      	bne.n	800343a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 0304 	and.w	r3, r3, #4
 800346c:	2b00      	cmp	r3, #0
 800346e:	f000 8097 	beq.w	80035a0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003472:	2300      	movs	r3, #0
 8003474:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003476:	4b83      	ldr	r3, [pc, #524]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 8003478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d10f      	bne.n	80034a2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003482:	2300      	movs	r3, #0
 8003484:	60bb      	str	r3, [r7, #8]
 8003486:	4b7f      	ldr	r3, [pc, #508]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 8003488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348a:	4a7e      	ldr	r2, [pc, #504]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 800348c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003490:	6413      	str	r3, [r2, #64]	; 0x40
 8003492:	4b7c      	ldr	r3, [pc, #496]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 8003494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003496:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800349a:	60bb      	str	r3, [r7, #8]
 800349c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800349e:	2301      	movs	r3, #1
 80034a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034a2:	4b79      	ldr	r3, [pc, #484]	; (8003688 <HAL_RCC_OscConfig+0x4b0>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d118      	bne.n	80034e0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034ae:	4b76      	ldr	r3, [pc, #472]	; (8003688 <HAL_RCC_OscConfig+0x4b0>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a75      	ldr	r2, [pc, #468]	; (8003688 <HAL_RCC_OscConfig+0x4b0>)
 80034b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034ba:	f7ff f837 	bl	800252c <HAL_GetTick>
 80034be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034c0:	e008      	b.n	80034d4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034c2:	f7ff f833 	bl	800252c <HAL_GetTick>
 80034c6:	4602      	mov	r2, r0
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	1ad3      	subs	r3, r2, r3
 80034cc:	2b02      	cmp	r3, #2
 80034ce:	d901      	bls.n	80034d4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80034d0:	2303      	movs	r3, #3
 80034d2:	e118      	b.n	8003706 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034d4:	4b6c      	ldr	r3, [pc, #432]	; (8003688 <HAL_RCC_OscConfig+0x4b0>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d0f0      	beq.n	80034c2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d106      	bne.n	80034f6 <HAL_RCC_OscConfig+0x31e>
 80034e8:	4b66      	ldr	r3, [pc, #408]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 80034ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ec:	4a65      	ldr	r2, [pc, #404]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 80034ee:	f043 0301 	orr.w	r3, r3, #1
 80034f2:	6713      	str	r3, [r2, #112]	; 0x70
 80034f4:	e01c      	b.n	8003530 <HAL_RCC_OscConfig+0x358>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	2b05      	cmp	r3, #5
 80034fc:	d10c      	bne.n	8003518 <HAL_RCC_OscConfig+0x340>
 80034fe:	4b61      	ldr	r3, [pc, #388]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 8003500:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003502:	4a60      	ldr	r2, [pc, #384]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 8003504:	f043 0304 	orr.w	r3, r3, #4
 8003508:	6713      	str	r3, [r2, #112]	; 0x70
 800350a:	4b5e      	ldr	r3, [pc, #376]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 800350c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800350e:	4a5d      	ldr	r2, [pc, #372]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 8003510:	f043 0301 	orr.w	r3, r3, #1
 8003514:	6713      	str	r3, [r2, #112]	; 0x70
 8003516:	e00b      	b.n	8003530 <HAL_RCC_OscConfig+0x358>
 8003518:	4b5a      	ldr	r3, [pc, #360]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 800351a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800351c:	4a59      	ldr	r2, [pc, #356]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 800351e:	f023 0301 	bic.w	r3, r3, #1
 8003522:	6713      	str	r3, [r2, #112]	; 0x70
 8003524:	4b57      	ldr	r3, [pc, #348]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 8003526:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003528:	4a56      	ldr	r2, [pc, #344]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 800352a:	f023 0304 	bic.w	r3, r3, #4
 800352e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d015      	beq.n	8003564 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003538:	f7fe fff8 	bl	800252c <HAL_GetTick>
 800353c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800353e:	e00a      	b.n	8003556 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003540:	f7fe fff4 	bl	800252c <HAL_GetTick>
 8003544:	4602      	mov	r2, r0
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	f241 3288 	movw	r2, #5000	; 0x1388
 800354e:	4293      	cmp	r3, r2
 8003550:	d901      	bls.n	8003556 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003552:	2303      	movs	r3, #3
 8003554:	e0d7      	b.n	8003706 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003556:	4b4b      	ldr	r3, [pc, #300]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 8003558:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800355a:	f003 0302 	and.w	r3, r3, #2
 800355e:	2b00      	cmp	r3, #0
 8003560:	d0ee      	beq.n	8003540 <HAL_RCC_OscConfig+0x368>
 8003562:	e014      	b.n	800358e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003564:	f7fe ffe2 	bl	800252c <HAL_GetTick>
 8003568:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800356a:	e00a      	b.n	8003582 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800356c:	f7fe ffde 	bl	800252c <HAL_GetTick>
 8003570:	4602      	mov	r2, r0
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	f241 3288 	movw	r2, #5000	; 0x1388
 800357a:	4293      	cmp	r3, r2
 800357c:	d901      	bls.n	8003582 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e0c1      	b.n	8003706 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003582:	4b40      	ldr	r3, [pc, #256]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 8003584:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003586:	f003 0302 	and.w	r3, r3, #2
 800358a:	2b00      	cmp	r3, #0
 800358c:	d1ee      	bne.n	800356c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800358e:	7dfb      	ldrb	r3, [r7, #23]
 8003590:	2b01      	cmp	r3, #1
 8003592:	d105      	bne.n	80035a0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003594:	4b3b      	ldr	r3, [pc, #236]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 8003596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003598:	4a3a      	ldr	r2, [pc, #232]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 800359a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800359e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	699b      	ldr	r3, [r3, #24]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	f000 80ad 	beq.w	8003704 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80035aa:	4b36      	ldr	r3, [pc, #216]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	f003 030c 	and.w	r3, r3, #12
 80035b2:	2b08      	cmp	r3, #8
 80035b4:	d060      	beq.n	8003678 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	699b      	ldr	r3, [r3, #24]
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d145      	bne.n	800364a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035be:	4b33      	ldr	r3, [pc, #204]	; (800368c <HAL_RCC_OscConfig+0x4b4>)
 80035c0:	2200      	movs	r2, #0
 80035c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035c4:	f7fe ffb2 	bl	800252c <HAL_GetTick>
 80035c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035ca:	e008      	b.n	80035de <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035cc:	f7fe ffae 	bl	800252c <HAL_GetTick>
 80035d0:	4602      	mov	r2, r0
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d901      	bls.n	80035de <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e093      	b.n	8003706 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035de:	4b29      	ldr	r3, [pc, #164]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d1f0      	bne.n	80035cc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	69da      	ldr	r2, [r3, #28]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a1b      	ldr	r3, [r3, #32]
 80035f2:	431a      	orrs	r2, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f8:	019b      	lsls	r3, r3, #6
 80035fa:	431a      	orrs	r2, r3
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003600:	085b      	lsrs	r3, r3, #1
 8003602:	3b01      	subs	r3, #1
 8003604:	041b      	lsls	r3, r3, #16
 8003606:	431a      	orrs	r2, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800360c:	061b      	lsls	r3, r3, #24
 800360e:	431a      	orrs	r2, r3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003614:	071b      	lsls	r3, r3, #28
 8003616:	491b      	ldr	r1, [pc, #108]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 8003618:	4313      	orrs	r3, r2
 800361a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800361c:	4b1b      	ldr	r3, [pc, #108]	; (800368c <HAL_RCC_OscConfig+0x4b4>)
 800361e:	2201      	movs	r2, #1
 8003620:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003622:	f7fe ff83 	bl	800252c <HAL_GetTick>
 8003626:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003628:	e008      	b.n	800363c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800362a:	f7fe ff7f 	bl	800252c <HAL_GetTick>
 800362e:	4602      	mov	r2, r0
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	1ad3      	subs	r3, r2, r3
 8003634:	2b02      	cmp	r3, #2
 8003636:	d901      	bls.n	800363c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003638:	2303      	movs	r3, #3
 800363a:	e064      	b.n	8003706 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800363c:	4b11      	ldr	r3, [pc, #68]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003644:	2b00      	cmp	r3, #0
 8003646:	d0f0      	beq.n	800362a <HAL_RCC_OscConfig+0x452>
 8003648:	e05c      	b.n	8003704 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800364a:	4b10      	ldr	r3, [pc, #64]	; (800368c <HAL_RCC_OscConfig+0x4b4>)
 800364c:	2200      	movs	r2, #0
 800364e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003650:	f7fe ff6c 	bl	800252c <HAL_GetTick>
 8003654:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003656:	e008      	b.n	800366a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003658:	f7fe ff68 	bl	800252c <HAL_GetTick>
 800365c:	4602      	mov	r2, r0
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	2b02      	cmp	r3, #2
 8003664:	d901      	bls.n	800366a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003666:	2303      	movs	r3, #3
 8003668:	e04d      	b.n	8003706 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800366a:	4b06      	ldr	r3, [pc, #24]	; (8003684 <HAL_RCC_OscConfig+0x4ac>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003672:	2b00      	cmp	r3, #0
 8003674:	d1f0      	bne.n	8003658 <HAL_RCC_OscConfig+0x480>
 8003676:	e045      	b.n	8003704 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	699b      	ldr	r3, [r3, #24]
 800367c:	2b01      	cmp	r3, #1
 800367e:	d107      	bne.n	8003690 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e040      	b.n	8003706 <HAL_RCC_OscConfig+0x52e>
 8003684:	40023800 	.word	0x40023800
 8003688:	40007000 	.word	0x40007000
 800368c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003690:	4b1f      	ldr	r3, [pc, #124]	; (8003710 <HAL_RCC_OscConfig+0x538>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	699b      	ldr	r3, [r3, #24]
 800369a:	2b01      	cmp	r3, #1
 800369c:	d030      	beq.n	8003700 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d129      	bne.n	8003700 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d122      	bne.n	8003700 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036ba:	68fa      	ldr	r2, [r7, #12]
 80036bc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80036c0:	4013      	ands	r3, r2
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80036c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d119      	bne.n	8003700 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036d6:	085b      	lsrs	r3, r3, #1
 80036d8:	3b01      	subs	r3, #1
 80036da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036dc:	429a      	cmp	r2, r3
 80036de:	d10f      	bne.n	8003700 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d107      	bne.n	8003700 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036fa:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d001      	beq.n	8003704 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e000      	b.n	8003706 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003704:	2300      	movs	r3, #0
}
 8003706:	4618      	mov	r0, r3
 8003708:	3718      	adds	r7, #24
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	40023800 	.word	0x40023800

08003714 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d101      	bne.n	8003726 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e041      	b.n	80037aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800372c:	b2db      	uxtb	r3, r3
 800372e:	2b00      	cmp	r3, #0
 8003730:	d106      	bne.n	8003740 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f7fe fb84 	bl	8001e48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2202      	movs	r2, #2
 8003744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	3304      	adds	r3, #4
 8003750:	4619      	mov	r1, r3
 8003752:	4610      	mov	r0, r2
 8003754:	f000 fbe0 	bl	8003f18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2201      	movs	r2, #1
 8003764:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2201      	movs	r2, #1
 800376c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2201      	movs	r2, #1
 800377c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2201      	movs	r2, #1
 800378c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2201      	movs	r2, #1
 800379c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3708      	adds	r7, #8
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
	...

080037b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b085      	sub	sp, #20
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d001      	beq.n	80037cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e04e      	b.n	800386a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2202      	movs	r2, #2
 80037d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	68da      	ldr	r2, [r3, #12]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f042 0201 	orr.w	r2, r2, #1
 80037e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a23      	ldr	r2, [pc, #140]	; (8003878 <HAL_TIM_Base_Start_IT+0xc4>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d022      	beq.n	8003834 <HAL_TIM_Base_Start_IT+0x80>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037f6:	d01d      	beq.n	8003834 <HAL_TIM_Base_Start_IT+0x80>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a1f      	ldr	r2, [pc, #124]	; (800387c <HAL_TIM_Base_Start_IT+0xc8>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d018      	beq.n	8003834 <HAL_TIM_Base_Start_IT+0x80>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a1e      	ldr	r2, [pc, #120]	; (8003880 <HAL_TIM_Base_Start_IT+0xcc>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d013      	beq.n	8003834 <HAL_TIM_Base_Start_IT+0x80>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a1c      	ldr	r2, [pc, #112]	; (8003884 <HAL_TIM_Base_Start_IT+0xd0>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d00e      	beq.n	8003834 <HAL_TIM_Base_Start_IT+0x80>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a1b      	ldr	r2, [pc, #108]	; (8003888 <HAL_TIM_Base_Start_IT+0xd4>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d009      	beq.n	8003834 <HAL_TIM_Base_Start_IT+0x80>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a19      	ldr	r2, [pc, #100]	; (800388c <HAL_TIM_Base_Start_IT+0xd8>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d004      	beq.n	8003834 <HAL_TIM_Base_Start_IT+0x80>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a18      	ldr	r2, [pc, #96]	; (8003890 <HAL_TIM_Base_Start_IT+0xdc>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d111      	bne.n	8003858 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	f003 0307 	and.w	r3, r3, #7
 800383e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2b06      	cmp	r3, #6
 8003844:	d010      	beq.n	8003868 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f042 0201 	orr.w	r2, r2, #1
 8003854:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003856:	e007      	b.n	8003868 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f042 0201 	orr.w	r2, r2, #1
 8003866:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003868:	2300      	movs	r3, #0
}
 800386a:	4618      	mov	r0, r3
 800386c:	3714      	adds	r7, #20
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr
 8003876:	bf00      	nop
 8003878:	40010000 	.word	0x40010000
 800387c:	40000400 	.word	0x40000400
 8003880:	40000800 	.word	0x40000800
 8003884:	40000c00 	.word	0x40000c00
 8003888:	40010400 	.word	0x40010400
 800388c:	40014000 	.word	0x40014000
 8003890:	40001800 	.word	0x40001800

08003894 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b086      	sub	sp, #24
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d101      	bne.n	80038a8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e097      	b.n	80039d8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d106      	bne.n	80038c2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	f7fe fb43 	bl	8001f48 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2202      	movs	r2, #2
 80038c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	6812      	ldr	r2, [r2, #0]
 80038d4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80038d8:	f023 0307 	bic.w	r3, r3, #7
 80038dc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	3304      	adds	r3, #4
 80038e6:	4619      	mov	r1, r3
 80038e8:	4610      	mov	r0, r2
 80038ea:	f000 fb15 	bl	8003f18 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	699b      	ldr	r3, [r3, #24]
 80038fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	6a1b      	ldr	r3, [r3, #32]
 8003904:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	697a      	ldr	r2, [r7, #20]
 800390c:	4313      	orrs	r3, r2
 800390e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003916:	f023 0303 	bic.w	r3, r3, #3
 800391a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	689a      	ldr	r2, [r3, #8]
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	699b      	ldr	r3, [r3, #24]
 8003924:	021b      	lsls	r3, r3, #8
 8003926:	4313      	orrs	r3, r2
 8003928:	693a      	ldr	r2, [r7, #16]
 800392a:	4313      	orrs	r3, r2
 800392c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003934:	f023 030c 	bic.w	r3, r3, #12
 8003938:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003940:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003944:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	68da      	ldr	r2, [r3, #12]
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	69db      	ldr	r3, [r3, #28]
 800394e:	021b      	lsls	r3, r3, #8
 8003950:	4313      	orrs	r3, r2
 8003952:	693a      	ldr	r2, [r7, #16]
 8003954:	4313      	orrs	r3, r2
 8003956:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	691b      	ldr	r3, [r3, #16]
 800395c:	011a      	lsls	r2, r3, #4
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	6a1b      	ldr	r3, [r3, #32]
 8003962:	031b      	lsls	r3, r3, #12
 8003964:	4313      	orrs	r3, r2
 8003966:	693a      	ldr	r2, [r7, #16]
 8003968:	4313      	orrs	r3, r2
 800396a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003972:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800397a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	685a      	ldr	r2, [r3, #4]
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	695b      	ldr	r3, [r3, #20]
 8003984:	011b      	lsls	r3, r3, #4
 8003986:	4313      	orrs	r3, r2
 8003988:	68fa      	ldr	r2, [r7, #12]
 800398a:	4313      	orrs	r3, r2
 800398c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	697a      	ldr	r2, [r7, #20]
 8003994:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	693a      	ldr	r2, [r7, #16]
 800399c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	68fa      	ldr	r2, [r7, #12]
 80039a4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2201      	movs	r2, #1
 80039aa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2201      	movs	r2, #1
 80039b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2201      	movs	r2, #1
 80039ba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2201      	movs	r2, #1
 80039c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2201      	movs	r2, #1
 80039ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2201      	movs	r2, #1
 80039d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039d6:	2300      	movs	r3, #0
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3718      	adds	r7, #24
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80039f0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80039f8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003a00:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003a08:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d110      	bne.n	8003a32 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a10:	7bfb      	ldrb	r3, [r7, #15]
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d102      	bne.n	8003a1c <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003a16:	7b7b      	ldrb	r3, [r7, #13]
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d001      	beq.n	8003a20 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e089      	b.n	8003b34 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2202      	movs	r2, #2
 8003a24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2202      	movs	r2, #2
 8003a2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a30:	e031      	b.n	8003a96 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	2b04      	cmp	r3, #4
 8003a36:	d110      	bne.n	8003a5a <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a38:	7bbb      	ldrb	r3, [r7, #14]
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d102      	bne.n	8003a44 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003a3e:	7b3b      	ldrb	r3, [r7, #12]
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d001      	beq.n	8003a48 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e075      	b.n	8003b34 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2202      	movs	r2, #2
 8003a4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2202      	movs	r2, #2
 8003a54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a58:	e01d      	b.n	8003a96 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a5a:	7bfb      	ldrb	r3, [r7, #15]
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d108      	bne.n	8003a72 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a60:	7bbb      	ldrb	r3, [r7, #14]
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	d105      	bne.n	8003a72 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a66:	7b7b      	ldrb	r3, [r7, #13]
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d102      	bne.n	8003a72 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003a6c:	7b3b      	ldrb	r3, [r7, #12]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d001      	beq.n	8003a76 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e05e      	b.n	8003b34 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2202      	movs	r2, #2
 8003a7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2202      	movs	r2, #2
 8003a82:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2202      	movs	r2, #2
 8003a8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2202      	movs	r2, #2
 8003a92:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d003      	beq.n	8003aa4 <HAL_TIM_Encoder_Start_IT+0xc4>
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	2b04      	cmp	r3, #4
 8003aa0:	d010      	beq.n	8003ac4 <HAL_TIM_Encoder_Start_IT+0xe4>
 8003aa2:	e01f      	b.n	8003ae4 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	2100      	movs	r1, #0
 8003aac:	4618      	mov	r0, r3
 8003aae:	f000 fb6d 	bl	800418c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	68da      	ldr	r2, [r3, #12]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f042 0202 	orr.w	r2, r2, #2
 8003ac0:	60da      	str	r2, [r3, #12]
      break;
 8003ac2:	e02e      	b.n	8003b22 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	2104      	movs	r1, #4
 8003acc:	4618      	mov	r0, r3
 8003ace:	f000 fb5d 	bl	800418c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	68da      	ldr	r2, [r3, #12]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f042 0204 	orr.w	r2, r2, #4
 8003ae0:	60da      	str	r2, [r3, #12]
      break;
 8003ae2:	e01e      	b.n	8003b22 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	2201      	movs	r2, #1
 8003aea:	2100      	movs	r1, #0
 8003aec:	4618      	mov	r0, r3
 8003aee:	f000 fb4d 	bl	800418c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	2201      	movs	r2, #1
 8003af8:	2104      	movs	r1, #4
 8003afa:	4618      	mov	r0, r3
 8003afc:	f000 fb46 	bl	800418c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	68da      	ldr	r2, [r3, #12]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f042 0202 	orr.w	r2, r2, #2
 8003b0e:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	68da      	ldr	r2, [r3, #12]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f042 0204 	orr.w	r2, r2, #4
 8003b1e:	60da      	str	r2, [r3, #12]
      break;
 8003b20:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f042 0201 	orr.w	r2, r2, #1
 8003b30:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003b32:	2300      	movs	r3, #0
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3710      	adds	r7, #16
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	f003 0302 	and.w	r3, r3, #2
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d122      	bne.n	8003b98 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	f003 0302 	and.w	r3, r3, #2
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d11b      	bne.n	8003b98 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f06f 0202 	mvn.w	r2, #2
 8003b68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	699b      	ldr	r3, [r3, #24]
 8003b76:	f003 0303 	and.w	r3, r3, #3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d003      	beq.n	8003b86 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f7fd ff4a 	bl	8001a18 <HAL_TIM_IC_CaptureCallback>
 8003b84:	e005      	b.n	8003b92 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f000 f9a7 	bl	8003eda <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f000 f9ae 	bl	8003eee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	691b      	ldr	r3, [r3, #16]
 8003b9e:	f003 0304 	and.w	r3, r3, #4
 8003ba2:	2b04      	cmp	r3, #4
 8003ba4:	d122      	bne.n	8003bec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	f003 0304 	and.w	r3, r3, #4
 8003bb0:	2b04      	cmp	r3, #4
 8003bb2:	d11b      	bne.n	8003bec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f06f 0204 	mvn.w	r2, #4
 8003bbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2202      	movs	r2, #2
 8003bc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d003      	beq.n	8003bda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f7fd ff20 	bl	8001a18 <HAL_TIM_IC_CaptureCallback>
 8003bd8:	e005      	b.n	8003be6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f000 f97d 	bl	8003eda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f000 f984 	bl	8003eee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	691b      	ldr	r3, [r3, #16]
 8003bf2:	f003 0308 	and.w	r3, r3, #8
 8003bf6:	2b08      	cmp	r3, #8
 8003bf8:	d122      	bne.n	8003c40 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	f003 0308 	and.w	r3, r3, #8
 8003c04:	2b08      	cmp	r3, #8
 8003c06:	d11b      	bne.n	8003c40 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f06f 0208 	mvn.w	r2, #8
 8003c10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2204      	movs	r2, #4
 8003c16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	69db      	ldr	r3, [r3, #28]
 8003c1e:	f003 0303 	and.w	r3, r3, #3
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d003      	beq.n	8003c2e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f7fd fef6 	bl	8001a18 <HAL_TIM_IC_CaptureCallback>
 8003c2c:	e005      	b.n	8003c3a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f000 f953 	bl	8003eda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 f95a 	bl	8003eee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	f003 0310 	and.w	r3, r3, #16
 8003c4a:	2b10      	cmp	r3, #16
 8003c4c:	d122      	bne.n	8003c94 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	f003 0310 	and.w	r3, r3, #16
 8003c58:	2b10      	cmp	r3, #16
 8003c5a:	d11b      	bne.n	8003c94 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f06f 0210 	mvn.w	r2, #16
 8003c64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2208      	movs	r2, #8
 8003c6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	69db      	ldr	r3, [r3, #28]
 8003c72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d003      	beq.n	8003c82 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f7fd fecc 	bl	8001a18 <HAL_TIM_IC_CaptureCallback>
 8003c80:	e005      	b.n	8003c8e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f000 f929 	bl	8003eda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	f000 f930 	bl	8003eee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	f003 0301 	and.w	r3, r3, #1
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d10e      	bne.n	8003cc0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	f003 0301 	and.w	r3, r3, #1
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d107      	bne.n	8003cc0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f06f 0201 	mvn.w	r2, #1
 8003cb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f7fd fed2 	bl	8001a64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cca:	2b80      	cmp	r3, #128	; 0x80
 8003ccc:	d10e      	bne.n	8003cec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cd8:	2b80      	cmp	r3, #128	; 0x80
 8003cda:	d107      	bne.n	8003cec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ce4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f000 fafc 	bl	80042e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	691b      	ldr	r3, [r3, #16]
 8003cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cf6:	2b40      	cmp	r3, #64	; 0x40
 8003cf8:	d10e      	bne.n	8003d18 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d04:	2b40      	cmp	r3, #64	; 0x40
 8003d06:	d107      	bne.n	8003d18 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003d10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f000 f8f5 	bl	8003f02 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	691b      	ldr	r3, [r3, #16]
 8003d1e:	f003 0320 	and.w	r3, r3, #32
 8003d22:	2b20      	cmp	r3, #32
 8003d24:	d10e      	bne.n	8003d44 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	f003 0320 	and.w	r3, r3, #32
 8003d30:	2b20      	cmp	r3, #32
 8003d32:	d107      	bne.n	8003d44 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f06f 0220 	mvn.w	r2, #32
 8003d3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f000 fac6 	bl	80042d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003d44:	bf00      	nop
 8003d46:	3708      	adds	r7, #8
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d56:	2300      	movs	r3, #0
 8003d58:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d101      	bne.n	8003d68 <HAL_TIM_ConfigClockSource+0x1c>
 8003d64:	2302      	movs	r3, #2
 8003d66:	e0b4      	b.n	8003ed2 <HAL_TIM_ConfigClockSource+0x186>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2202      	movs	r2, #2
 8003d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003d86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d8e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	68ba      	ldr	r2, [r7, #8]
 8003d96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003da0:	d03e      	beq.n	8003e20 <HAL_TIM_ConfigClockSource+0xd4>
 8003da2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003da6:	f200 8087 	bhi.w	8003eb8 <HAL_TIM_ConfigClockSource+0x16c>
 8003daa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dae:	f000 8086 	beq.w	8003ebe <HAL_TIM_ConfigClockSource+0x172>
 8003db2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003db6:	d87f      	bhi.n	8003eb8 <HAL_TIM_ConfigClockSource+0x16c>
 8003db8:	2b70      	cmp	r3, #112	; 0x70
 8003dba:	d01a      	beq.n	8003df2 <HAL_TIM_ConfigClockSource+0xa6>
 8003dbc:	2b70      	cmp	r3, #112	; 0x70
 8003dbe:	d87b      	bhi.n	8003eb8 <HAL_TIM_ConfigClockSource+0x16c>
 8003dc0:	2b60      	cmp	r3, #96	; 0x60
 8003dc2:	d050      	beq.n	8003e66 <HAL_TIM_ConfigClockSource+0x11a>
 8003dc4:	2b60      	cmp	r3, #96	; 0x60
 8003dc6:	d877      	bhi.n	8003eb8 <HAL_TIM_ConfigClockSource+0x16c>
 8003dc8:	2b50      	cmp	r3, #80	; 0x50
 8003dca:	d03c      	beq.n	8003e46 <HAL_TIM_ConfigClockSource+0xfa>
 8003dcc:	2b50      	cmp	r3, #80	; 0x50
 8003dce:	d873      	bhi.n	8003eb8 <HAL_TIM_ConfigClockSource+0x16c>
 8003dd0:	2b40      	cmp	r3, #64	; 0x40
 8003dd2:	d058      	beq.n	8003e86 <HAL_TIM_ConfigClockSource+0x13a>
 8003dd4:	2b40      	cmp	r3, #64	; 0x40
 8003dd6:	d86f      	bhi.n	8003eb8 <HAL_TIM_ConfigClockSource+0x16c>
 8003dd8:	2b30      	cmp	r3, #48	; 0x30
 8003dda:	d064      	beq.n	8003ea6 <HAL_TIM_ConfigClockSource+0x15a>
 8003ddc:	2b30      	cmp	r3, #48	; 0x30
 8003dde:	d86b      	bhi.n	8003eb8 <HAL_TIM_ConfigClockSource+0x16c>
 8003de0:	2b20      	cmp	r3, #32
 8003de2:	d060      	beq.n	8003ea6 <HAL_TIM_ConfigClockSource+0x15a>
 8003de4:	2b20      	cmp	r3, #32
 8003de6:	d867      	bhi.n	8003eb8 <HAL_TIM_ConfigClockSource+0x16c>
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d05c      	beq.n	8003ea6 <HAL_TIM_ConfigClockSource+0x15a>
 8003dec:	2b10      	cmp	r3, #16
 8003dee:	d05a      	beq.n	8003ea6 <HAL_TIM_ConfigClockSource+0x15a>
 8003df0:	e062      	b.n	8003eb8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6818      	ldr	r0, [r3, #0]
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	6899      	ldr	r1, [r3, #8]
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	685a      	ldr	r2, [r3, #4]
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	68db      	ldr	r3, [r3, #12]
 8003e02:	f000 f9a3 	bl	800414c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003e14:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	68ba      	ldr	r2, [r7, #8]
 8003e1c:	609a      	str	r2, [r3, #8]
      break;
 8003e1e:	e04f      	b.n	8003ec0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6818      	ldr	r0, [r3, #0]
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	6899      	ldr	r1, [r3, #8]
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	685a      	ldr	r2, [r3, #4]
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	f000 f98c 	bl	800414c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	689a      	ldr	r2, [r3, #8]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e42:	609a      	str	r2, [r3, #8]
      break;
 8003e44:	e03c      	b.n	8003ec0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6818      	ldr	r0, [r3, #0]
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	6859      	ldr	r1, [r3, #4]
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	68db      	ldr	r3, [r3, #12]
 8003e52:	461a      	mov	r2, r3
 8003e54:	f000 f900 	bl	8004058 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	2150      	movs	r1, #80	; 0x50
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f000 f959 	bl	8004116 <TIM_ITRx_SetConfig>
      break;
 8003e64:	e02c      	b.n	8003ec0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6818      	ldr	r0, [r3, #0]
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	6859      	ldr	r1, [r3, #4]
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	461a      	mov	r2, r3
 8003e74:	f000 f91f 	bl	80040b6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	2160      	movs	r1, #96	; 0x60
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f000 f949 	bl	8004116 <TIM_ITRx_SetConfig>
      break;
 8003e84:	e01c      	b.n	8003ec0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6818      	ldr	r0, [r3, #0]
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	6859      	ldr	r1, [r3, #4]
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	461a      	mov	r2, r3
 8003e94:	f000 f8e0 	bl	8004058 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2140      	movs	r1, #64	; 0x40
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f000 f939 	bl	8004116 <TIM_ITRx_SetConfig>
      break;
 8003ea4:	e00c      	b.n	8003ec0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4619      	mov	r1, r3
 8003eb0:	4610      	mov	r0, r2
 8003eb2:	f000 f930 	bl	8004116 <TIM_ITRx_SetConfig>
      break;
 8003eb6:	e003      	b.n	8003ec0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	73fb      	strb	r3, [r7, #15]
      break;
 8003ebc:	e000      	b.n	8003ec0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003ebe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3710      	adds	r7, #16
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}

08003eda <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003eda:	b480      	push	{r7}
 8003edc:	b083      	sub	sp, #12
 8003ede:	af00      	add	r7, sp, #0
 8003ee0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ee2:	bf00      	nop
 8003ee4:	370c      	adds	r7, #12
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr

08003eee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003eee:	b480      	push	{r7}
 8003ef0:	b083      	sub	sp, #12
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ef6:	bf00      	nop
 8003ef8:	370c      	adds	r7, #12
 8003efa:	46bd      	mov	sp, r7
 8003efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f00:	4770      	bx	lr

08003f02 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f02:	b480      	push	{r7}
 8003f04:	b083      	sub	sp, #12
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f0a:	bf00      	nop
 8003f0c:	370c      	adds	r7, #12
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr
	...

08003f18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b085      	sub	sp, #20
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	4a40      	ldr	r2, [pc, #256]	; (800402c <TIM_Base_SetConfig+0x114>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d013      	beq.n	8003f58 <TIM_Base_SetConfig+0x40>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f36:	d00f      	beq.n	8003f58 <TIM_Base_SetConfig+0x40>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a3d      	ldr	r2, [pc, #244]	; (8004030 <TIM_Base_SetConfig+0x118>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d00b      	beq.n	8003f58 <TIM_Base_SetConfig+0x40>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	4a3c      	ldr	r2, [pc, #240]	; (8004034 <TIM_Base_SetConfig+0x11c>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d007      	beq.n	8003f58 <TIM_Base_SetConfig+0x40>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a3b      	ldr	r2, [pc, #236]	; (8004038 <TIM_Base_SetConfig+0x120>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d003      	beq.n	8003f58 <TIM_Base_SetConfig+0x40>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a3a      	ldr	r2, [pc, #232]	; (800403c <TIM_Base_SetConfig+0x124>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d108      	bne.n	8003f6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	68fa      	ldr	r2, [r7, #12]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a2f      	ldr	r2, [pc, #188]	; (800402c <TIM_Base_SetConfig+0x114>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d02b      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f78:	d027      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a2c      	ldr	r2, [pc, #176]	; (8004030 <TIM_Base_SetConfig+0x118>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d023      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a2b      	ldr	r2, [pc, #172]	; (8004034 <TIM_Base_SetConfig+0x11c>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d01f      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a2a      	ldr	r2, [pc, #168]	; (8004038 <TIM_Base_SetConfig+0x120>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d01b      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a29      	ldr	r2, [pc, #164]	; (800403c <TIM_Base_SetConfig+0x124>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d017      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a28      	ldr	r2, [pc, #160]	; (8004040 <TIM_Base_SetConfig+0x128>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d013      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4a27      	ldr	r2, [pc, #156]	; (8004044 <TIM_Base_SetConfig+0x12c>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d00f      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a26      	ldr	r2, [pc, #152]	; (8004048 <TIM_Base_SetConfig+0x130>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d00b      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	4a25      	ldr	r2, [pc, #148]	; (800404c <TIM_Base_SetConfig+0x134>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d007      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a24      	ldr	r2, [pc, #144]	; (8004050 <TIM_Base_SetConfig+0x138>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d003      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4a23      	ldr	r2, [pc, #140]	; (8004054 <TIM_Base_SetConfig+0x13c>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d108      	bne.n	8003fdc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fd0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	68db      	ldr	r3, [r3, #12]
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	695b      	ldr	r3, [r3, #20]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	68fa      	ldr	r2, [r7, #12]
 8003fee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	689a      	ldr	r2, [r3, #8]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	4a0a      	ldr	r2, [pc, #40]	; (800402c <TIM_Base_SetConfig+0x114>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d003      	beq.n	8004010 <TIM_Base_SetConfig+0xf8>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	4a0c      	ldr	r2, [pc, #48]	; (800403c <TIM_Base_SetConfig+0x124>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d103      	bne.n	8004018 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	691a      	ldr	r2, [r3, #16]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2201      	movs	r2, #1
 800401c:	615a      	str	r2, [r3, #20]
}
 800401e:	bf00      	nop
 8004020:	3714      	adds	r7, #20
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr
 800402a:	bf00      	nop
 800402c:	40010000 	.word	0x40010000
 8004030:	40000400 	.word	0x40000400
 8004034:	40000800 	.word	0x40000800
 8004038:	40000c00 	.word	0x40000c00
 800403c:	40010400 	.word	0x40010400
 8004040:	40014000 	.word	0x40014000
 8004044:	40014400 	.word	0x40014400
 8004048:	40014800 	.word	0x40014800
 800404c:	40001800 	.word	0x40001800
 8004050:	40001c00 	.word	0x40001c00
 8004054:	40002000 	.word	0x40002000

08004058 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004058:	b480      	push	{r7}
 800405a:	b087      	sub	sp, #28
 800405c:	af00      	add	r7, sp, #0
 800405e:	60f8      	str	r0, [r7, #12]
 8004060:	60b9      	str	r1, [r7, #8]
 8004062:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	6a1b      	ldr	r3, [r3, #32]
 8004068:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6a1b      	ldr	r3, [r3, #32]
 800406e:	f023 0201 	bic.w	r2, r3, #1
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	699b      	ldr	r3, [r3, #24]
 800407a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004082:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	011b      	lsls	r3, r3, #4
 8004088:	693a      	ldr	r2, [r7, #16]
 800408a:	4313      	orrs	r3, r2
 800408c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	f023 030a 	bic.w	r3, r3, #10
 8004094:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004096:	697a      	ldr	r2, [r7, #20]
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	4313      	orrs	r3, r2
 800409c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	693a      	ldr	r2, [r7, #16]
 80040a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	697a      	ldr	r2, [r7, #20]
 80040a8:	621a      	str	r2, [r3, #32]
}
 80040aa:	bf00      	nop
 80040ac:	371c      	adds	r7, #28
 80040ae:	46bd      	mov	sp, r7
 80040b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b4:	4770      	bx	lr

080040b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040b6:	b480      	push	{r7}
 80040b8:	b087      	sub	sp, #28
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	60f8      	str	r0, [r7, #12]
 80040be:	60b9      	str	r1, [r7, #8]
 80040c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6a1b      	ldr	r3, [r3, #32]
 80040c6:	f023 0210 	bic.w	r2, r3, #16
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	699b      	ldr	r3, [r3, #24]
 80040d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6a1b      	ldr	r3, [r3, #32]
 80040d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80040e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	031b      	lsls	r3, r3, #12
 80040e6:	697a      	ldr	r2, [r7, #20]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80040f2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	011b      	lsls	r3, r3, #4
 80040f8:	693a      	ldr	r2, [r7, #16]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	697a      	ldr	r2, [r7, #20]
 8004102:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	693a      	ldr	r2, [r7, #16]
 8004108:	621a      	str	r2, [r3, #32]
}
 800410a:	bf00      	nop
 800410c:	371c      	adds	r7, #28
 800410e:	46bd      	mov	sp, r7
 8004110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004114:	4770      	bx	lr

08004116 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004116:	b480      	push	{r7}
 8004118:	b085      	sub	sp, #20
 800411a:	af00      	add	r7, sp, #0
 800411c:	6078      	str	r0, [r7, #4]
 800411e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800412c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800412e:	683a      	ldr	r2, [r7, #0]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	4313      	orrs	r3, r2
 8004134:	f043 0307 	orr.w	r3, r3, #7
 8004138:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	68fa      	ldr	r2, [r7, #12]
 800413e:	609a      	str	r2, [r3, #8]
}
 8004140:	bf00      	nop
 8004142:	3714      	adds	r7, #20
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr

0800414c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800414c:	b480      	push	{r7}
 800414e:	b087      	sub	sp, #28
 8004150:	af00      	add	r7, sp, #0
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	607a      	str	r2, [r7, #4]
 8004158:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004166:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	021a      	lsls	r2, r3, #8
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	431a      	orrs	r2, r3
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	4313      	orrs	r3, r2
 8004174:	697a      	ldr	r2, [r7, #20]
 8004176:	4313      	orrs	r3, r2
 8004178:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	697a      	ldr	r2, [r7, #20]
 800417e:	609a      	str	r2, [r3, #8]
}
 8004180:	bf00      	nop
 8004182:	371c      	adds	r7, #28
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr

0800418c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800418c:	b480      	push	{r7}
 800418e:	b087      	sub	sp, #28
 8004190:	af00      	add	r7, sp, #0
 8004192:	60f8      	str	r0, [r7, #12]
 8004194:	60b9      	str	r1, [r7, #8]
 8004196:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	f003 031f 	and.w	r3, r3, #31
 800419e:	2201      	movs	r2, #1
 80041a0:	fa02 f303 	lsl.w	r3, r2, r3
 80041a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6a1a      	ldr	r2, [r3, #32]
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	43db      	mvns	r3, r3
 80041ae:	401a      	ands	r2, r3
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6a1a      	ldr	r2, [r3, #32]
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	f003 031f 	and.w	r3, r3, #31
 80041be:	6879      	ldr	r1, [r7, #4]
 80041c0:	fa01 f303 	lsl.w	r3, r1, r3
 80041c4:	431a      	orrs	r2, r3
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	621a      	str	r2, [r3, #32]
}
 80041ca:	bf00      	nop
 80041cc:	371c      	adds	r7, #28
 80041ce:	46bd      	mov	sp, r7
 80041d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d4:	4770      	bx	lr
	...

080041d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80041d8:	b480      	push	{r7}
 80041da:	b085      	sub	sp, #20
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d101      	bne.n	80041f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80041ec:	2302      	movs	r3, #2
 80041ee:	e05a      	b.n	80042a6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2202      	movs	r2, #2
 80041fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	689b      	ldr	r3, [r3, #8]
 800420e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004216:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	68fa      	ldr	r2, [r7, #12]
 800421e:	4313      	orrs	r3, r2
 8004220:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	68fa      	ldr	r2, [r7, #12]
 8004228:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a21      	ldr	r2, [pc, #132]	; (80042b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d022      	beq.n	800427a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800423c:	d01d      	beq.n	800427a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a1d      	ldr	r2, [pc, #116]	; (80042b8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d018      	beq.n	800427a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a1b      	ldr	r2, [pc, #108]	; (80042bc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d013      	beq.n	800427a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a1a      	ldr	r2, [pc, #104]	; (80042c0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d00e      	beq.n	800427a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a18      	ldr	r2, [pc, #96]	; (80042c4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d009      	beq.n	800427a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a17      	ldr	r2, [pc, #92]	; (80042c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d004      	beq.n	800427a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a15      	ldr	r2, [pc, #84]	; (80042cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d10c      	bne.n	8004294 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004280:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	68ba      	ldr	r2, [r7, #8]
 8004288:	4313      	orrs	r3, r2
 800428a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	68ba      	ldr	r2, [r7, #8]
 8004292:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3714      	adds	r7, #20
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr
 80042b2:	bf00      	nop
 80042b4:	40010000 	.word	0x40010000
 80042b8:	40000400 	.word	0x40000400
 80042bc:	40000800 	.word	0x40000800
 80042c0:	40000c00 	.word	0x40000c00
 80042c4:	40010400 	.word	0x40010400
 80042c8:	40014000 	.word	0x40014000
 80042cc:	40001800 	.word	0x40001800

080042d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80042d8:	bf00      	nop
 80042da:	370c      	adds	r7, #12
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr

080042e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b083      	sub	sp, #12
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80042ec:	bf00      	nop
 80042ee:	370c      	adds	r7, #12
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr

080042f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b082      	sub	sp, #8
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d101      	bne.n	800430a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e03f      	b.n	800438a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004310:	b2db      	uxtb	r3, r3
 8004312:	2b00      	cmp	r3, #0
 8004314:	d106      	bne.n	8004324 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f7fd fe60 	bl	8001fe4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2224      	movs	r2, #36	; 0x24
 8004328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	68da      	ldr	r2, [r3, #12]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800433a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800433c:	6878      	ldr	r0, [r7, #4]
 800433e:	f000 f929 	bl	8004594 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	691a      	ldr	r2, [r3, #16]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004350:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	695a      	ldr	r2, [r3, #20]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004360:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	68da      	ldr	r2, [r3, #12]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004370:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2200      	movs	r2, #0
 8004376:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2220      	movs	r2, #32
 800437c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2220      	movs	r2, #32
 8004384:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004388:	2300      	movs	r3, #0
}
 800438a:	4618      	mov	r0, r3
 800438c:	3708      	adds	r7, #8
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}

08004392 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004392:	b580      	push	{r7, lr}
 8004394:	b08a      	sub	sp, #40	; 0x28
 8004396:	af02      	add	r7, sp, #8
 8004398:	60f8      	str	r0, [r7, #12]
 800439a:	60b9      	str	r1, [r7, #8]
 800439c:	603b      	str	r3, [r7, #0]
 800439e:	4613      	mov	r3, r2
 80043a0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80043a2:	2300      	movs	r3, #0
 80043a4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	2b20      	cmp	r3, #32
 80043b0:	d17c      	bne.n	80044ac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d002      	beq.n	80043be <HAL_UART_Transmit+0x2c>
 80043b8:	88fb      	ldrh	r3, [r7, #6]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d101      	bne.n	80043c2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e075      	b.n	80044ae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d101      	bne.n	80043d0 <HAL_UART_Transmit+0x3e>
 80043cc:	2302      	movs	r3, #2
 80043ce:	e06e      	b.n	80044ae <HAL_UART_Transmit+0x11c>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2200      	movs	r2, #0
 80043dc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2221      	movs	r2, #33	; 0x21
 80043e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043e6:	f7fe f8a1 	bl	800252c <HAL_GetTick>
 80043ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	88fa      	ldrh	r2, [r7, #6]
 80043f0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	88fa      	ldrh	r2, [r7, #6]
 80043f6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004400:	d108      	bne.n	8004414 <HAL_UART_Transmit+0x82>
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	691b      	ldr	r3, [r3, #16]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d104      	bne.n	8004414 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800440a:	2300      	movs	r3, #0
 800440c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	61bb      	str	r3, [r7, #24]
 8004412:	e003      	b.n	800441c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004418:	2300      	movs	r3, #0
 800441a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2200      	movs	r2, #0
 8004420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004424:	e02a      	b.n	800447c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	9300      	str	r3, [sp, #0]
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	2200      	movs	r2, #0
 800442e:	2180      	movs	r1, #128	; 0x80
 8004430:	68f8      	ldr	r0, [r7, #12]
 8004432:	f000 f840 	bl	80044b6 <UART_WaitOnFlagUntilTimeout>
 8004436:	4603      	mov	r3, r0
 8004438:	2b00      	cmp	r3, #0
 800443a:	d001      	beq.n	8004440 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800443c:	2303      	movs	r3, #3
 800443e:	e036      	b.n	80044ae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004440:	69fb      	ldr	r3, [r7, #28]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d10b      	bne.n	800445e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004446:	69bb      	ldr	r3, [r7, #24]
 8004448:	881b      	ldrh	r3, [r3, #0]
 800444a:	461a      	mov	r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004454:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004456:	69bb      	ldr	r3, [r7, #24]
 8004458:	3302      	adds	r3, #2
 800445a:	61bb      	str	r3, [r7, #24]
 800445c:	e007      	b.n	800446e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800445e:	69fb      	ldr	r3, [r7, #28]
 8004460:	781a      	ldrb	r2, [r3, #0]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004468:	69fb      	ldr	r3, [r7, #28]
 800446a:	3301      	adds	r3, #1
 800446c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004472:	b29b      	uxth	r3, r3
 8004474:	3b01      	subs	r3, #1
 8004476:	b29a      	uxth	r2, r3
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004480:	b29b      	uxth	r3, r3
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1cf      	bne.n	8004426 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	9300      	str	r3, [sp, #0]
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	2200      	movs	r2, #0
 800448e:	2140      	movs	r1, #64	; 0x40
 8004490:	68f8      	ldr	r0, [r7, #12]
 8004492:	f000 f810 	bl	80044b6 <UART_WaitOnFlagUntilTimeout>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d001      	beq.n	80044a0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800449c:	2303      	movs	r3, #3
 800449e:	e006      	b.n	80044ae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2220      	movs	r2, #32
 80044a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80044a8:	2300      	movs	r3, #0
 80044aa:	e000      	b.n	80044ae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80044ac:	2302      	movs	r3, #2
  }
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3720      	adds	r7, #32
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}

080044b6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80044b6:	b580      	push	{r7, lr}
 80044b8:	b090      	sub	sp, #64	; 0x40
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	60f8      	str	r0, [r7, #12]
 80044be:	60b9      	str	r1, [r7, #8]
 80044c0:	603b      	str	r3, [r7, #0]
 80044c2:	4613      	mov	r3, r2
 80044c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044c6:	e050      	b.n	800456a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ce:	d04c      	beq.n	800456a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80044d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d007      	beq.n	80044e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80044d6:	f7fe f829 	bl	800252c <HAL_GetTick>
 80044da:	4602      	mov	r2, r0
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	1ad3      	subs	r3, r2, r3
 80044e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d241      	bcs.n	800456a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	330c      	adds	r3, #12
 80044ec:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044f0:	e853 3f00 	ldrex	r3, [r3]
 80044f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80044f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80044fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	330c      	adds	r3, #12
 8004504:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004506:	637a      	str	r2, [r7, #52]	; 0x34
 8004508:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800450a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800450c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800450e:	e841 2300 	strex	r3, r2, [r1]
 8004512:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004516:	2b00      	cmp	r3, #0
 8004518:	d1e5      	bne.n	80044e6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	3314      	adds	r3, #20
 8004520:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	e853 3f00 	ldrex	r3, [r3]
 8004528:	613b      	str	r3, [r7, #16]
   return(result);
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	f023 0301 	bic.w	r3, r3, #1
 8004530:	63bb      	str	r3, [r7, #56]	; 0x38
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	3314      	adds	r3, #20
 8004538:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800453a:	623a      	str	r2, [r7, #32]
 800453c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800453e:	69f9      	ldr	r1, [r7, #28]
 8004540:	6a3a      	ldr	r2, [r7, #32]
 8004542:	e841 2300 	strex	r3, r2, [r1]
 8004546:	61bb      	str	r3, [r7, #24]
   return(result);
 8004548:	69bb      	ldr	r3, [r7, #24]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d1e5      	bne.n	800451a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2220      	movs	r2, #32
 8004552:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2220      	movs	r2, #32
 800455a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2200      	movs	r2, #0
 8004562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e00f      	b.n	800458a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	4013      	ands	r3, r2
 8004574:	68ba      	ldr	r2, [r7, #8]
 8004576:	429a      	cmp	r2, r3
 8004578:	bf0c      	ite	eq
 800457a:	2301      	moveq	r3, #1
 800457c:	2300      	movne	r3, #0
 800457e:	b2db      	uxtb	r3, r3
 8004580:	461a      	mov	r2, r3
 8004582:	79fb      	ldrb	r3, [r7, #7]
 8004584:	429a      	cmp	r2, r3
 8004586:	d09f      	beq.n	80044c8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004588:	2300      	movs	r3, #0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3740      	adds	r7, #64	; 0x40
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
	...

08004594 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004594:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004598:	b0c0      	sub	sp, #256	; 0x100
 800459a:	af00      	add	r7, sp, #0
 800459c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	691b      	ldr	r3, [r3, #16]
 80045a8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80045ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045b0:	68d9      	ldr	r1, [r3, #12]
 80045b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	ea40 0301 	orr.w	r3, r0, r1
 80045bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80045be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045c2:	689a      	ldr	r2, [r3, #8]
 80045c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045c8:	691b      	ldr	r3, [r3, #16]
 80045ca:	431a      	orrs	r2, r3
 80045cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045d0:	695b      	ldr	r3, [r3, #20]
 80045d2:	431a      	orrs	r2, r3
 80045d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045d8:	69db      	ldr	r3, [r3, #28]
 80045da:	4313      	orrs	r3, r2
 80045dc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80045e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	68db      	ldr	r3, [r3, #12]
 80045e8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80045ec:	f021 010c 	bic.w	r1, r1, #12
 80045f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045f4:	681a      	ldr	r2, [r3, #0]
 80045f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80045fa:	430b      	orrs	r3, r1
 80045fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80045fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	695b      	ldr	r3, [r3, #20]
 8004606:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800460a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800460e:	6999      	ldr	r1, [r3, #24]
 8004610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	ea40 0301 	orr.w	r3, r0, r1
 800461a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800461c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	4b8f      	ldr	r3, [pc, #572]	; (8004860 <UART_SetConfig+0x2cc>)
 8004624:	429a      	cmp	r2, r3
 8004626:	d005      	beq.n	8004634 <UART_SetConfig+0xa0>
 8004628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	4b8d      	ldr	r3, [pc, #564]	; (8004864 <UART_SetConfig+0x2d0>)
 8004630:	429a      	cmp	r2, r3
 8004632:	d104      	bne.n	800463e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004634:	f7fe fb5a 	bl	8002cec <HAL_RCC_GetPCLK2Freq>
 8004638:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800463c:	e003      	b.n	8004646 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800463e:	f7fe fb41 	bl	8002cc4 <HAL_RCC_GetPCLK1Freq>
 8004642:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004646:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800464a:	69db      	ldr	r3, [r3, #28]
 800464c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004650:	f040 810c 	bne.w	800486c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004654:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004658:	2200      	movs	r2, #0
 800465a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800465e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004662:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004666:	4622      	mov	r2, r4
 8004668:	462b      	mov	r3, r5
 800466a:	1891      	adds	r1, r2, r2
 800466c:	65b9      	str	r1, [r7, #88]	; 0x58
 800466e:	415b      	adcs	r3, r3
 8004670:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004672:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004676:	4621      	mov	r1, r4
 8004678:	eb12 0801 	adds.w	r8, r2, r1
 800467c:	4629      	mov	r1, r5
 800467e:	eb43 0901 	adc.w	r9, r3, r1
 8004682:	f04f 0200 	mov.w	r2, #0
 8004686:	f04f 0300 	mov.w	r3, #0
 800468a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800468e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004692:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004696:	4690      	mov	r8, r2
 8004698:	4699      	mov	r9, r3
 800469a:	4623      	mov	r3, r4
 800469c:	eb18 0303 	adds.w	r3, r8, r3
 80046a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80046a4:	462b      	mov	r3, r5
 80046a6:	eb49 0303 	adc.w	r3, r9, r3
 80046aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80046ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80046ba:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80046be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80046c2:	460b      	mov	r3, r1
 80046c4:	18db      	adds	r3, r3, r3
 80046c6:	653b      	str	r3, [r7, #80]	; 0x50
 80046c8:	4613      	mov	r3, r2
 80046ca:	eb42 0303 	adc.w	r3, r2, r3
 80046ce:	657b      	str	r3, [r7, #84]	; 0x54
 80046d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80046d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80046d8:	f7fc fc16 	bl	8000f08 <__aeabi_uldivmod>
 80046dc:	4602      	mov	r2, r0
 80046de:	460b      	mov	r3, r1
 80046e0:	4b61      	ldr	r3, [pc, #388]	; (8004868 <UART_SetConfig+0x2d4>)
 80046e2:	fba3 2302 	umull	r2, r3, r3, r2
 80046e6:	095b      	lsrs	r3, r3, #5
 80046e8:	011c      	lsls	r4, r3, #4
 80046ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80046ee:	2200      	movs	r2, #0
 80046f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80046f4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80046f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80046fc:	4642      	mov	r2, r8
 80046fe:	464b      	mov	r3, r9
 8004700:	1891      	adds	r1, r2, r2
 8004702:	64b9      	str	r1, [r7, #72]	; 0x48
 8004704:	415b      	adcs	r3, r3
 8004706:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004708:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800470c:	4641      	mov	r1, r8
 800470e:	eb12 0a01 	adds.w	sl, r2, r1
 8004712:	4649      	mov	r1, r9
 8004714:	eb43 0b01 	adc.w	fp, r3, r1
 8004718:	f04f 0200 	mov.w	r2, #0
 800471c:	f04f 0300 	mov.w	r3, #0
 8004720:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004724:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004728:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800472c:	4692      	mov	sl, r2
 800472e:	469b      	mov	fp, r3
 8004730:	4643      	mov	r3, r8
 8004732:	eb1a 0303 	adds.w	r3, sl, r3
 8004736:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800473a:	464b      	mov	r3, r9
 800473c:	eb4b 0303 	adc.w	r3, fp, r3
 8004740:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004750:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004754:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004758:	460b      	mov	r3, r1
 800475a:	18db      	adds	r3, r3, r3
 800475c:	643b      	str	r3, [r7, #64]	; 0x40
 800475e:	4613      	mov	r3, r2
 8004760:	eb42 0303 	adc.w	r3, r2, r3
 8004764:	647b      	str	r3, [r7, #68]	; 0x44
 8004766:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800476a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800476e:	f7fc fbcb 	bl	8000f08 <__aeabi_uldivmod>
 8004772:	4602      	mov	r2, r0
 8004774:	460b      	mov	r3, r1
 8004776:	4611      	mov	r1, r2
 8004778:	4b3b      	ldr	r3, [pc, #236]	; (8004868 <UART_SetConfig+0x2d4>)
 800477a:	fba3 2301 	umull	r2, r3, r3, r1
 800477e:	095b      	lsrs	r3, r3, #5
 8004780:	2264      	movs	r2, #100	; 0x64
 8004782:	fb02 f303 	mul.w	r3, r2, r3
 8004786:	1acb      	subs	r3, r1, r3
 8004788:	00db      	lsls	r3, r3, #3
 800478a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800478e:	4b36      	ldr	r3, [pc, #216]	; (8004868 <UART_SetConfig+0x2d4>)
 8004790:	fba3 2302 	umull	r2, r3, r3, r2
 8004794:	095b      	lsrs	r3, r3, #5
 8004796:	005b      	lsls	r3, r3, #1
 8004798:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800479c:	441c      	add	r4, r3
 800479e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80047a2:	2200      	movs	r2, #0
 80047a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80047a8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80047ac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80047b0:	4642      	mov	r2, r8
 80047b2:	464b      	mov	r3, r9
 80047b4:	1891      	adds	r1, r2, r2
 80047b6:	63b9      	str	r1, [r7, #56]	; 0x38
 80047b8:	415b      	adcs	r3, r3
 80047ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80047bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80047c0:	4641      	mov	r1, r8
 80047c2:	1851      	adds	r1, r2, r1
 80047c4:	6339      	str	r1, [r7, #48]	; 0x30
 80047c6:	4649      	mov	r1, r9
 80047c8:	414b      	adcs	r3, r1
 80047ca:	637b      	str	r3, [r7, #52]	; 0x34
 80047cc:	f04f 0200 	mov.w	r2, #0
 80047d0:	f04f 0300 	mov.w	r3, #0
 80047d4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80047d8:	4659      	mov	r1, fp
 80047da:	00cb      	lsls	r3, r1, #3
 80047dc:	4651      	mov	r1, sl
 80047de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047e2:	4651      	mov	r1, sl
 80047e4:	00ca      	lsls	r2, r1, #3
 80047e6:	4610      	mov	r0, r2
 80047e8:	4619      	mov	r1, r3
 80047ea:	4603      	mov	r3, r0
 80047ec:	4642      	mov	r2, r8
 80047ee:	189b      	adds	r3, r3, r2
 80047f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80047f4:	464b      	mov	r3, r9
 80047f6:	460a      	mov	r2, r1
 80047f8:	eb42 0303 	adc.w	r3, r2, r3
 80047fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	2200      	movs	r2, #0
 8004808:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800480c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004810:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004814:	460b      	mov	r3, r1
 8004816:	18db      	adds	r3, r3, r3
 8004818:	62bb      	str	r3, [r7, #40]	; 0x28
 800481a:	4613      	mov	r3, r2
 800481c:	eb42 0303 	adc.w	r3, r2, r3
 8004820:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004822:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004826:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800482a:	f7fc fb6d 	bl	8000f08 <__aeabi_uldivmod>
 800482e:	4602      	mov	r2, r0
 8004830:	460b      	mov	r3, r1
 8004832:	4b0d      	ldr	r3, [pc, #52]	; (8004868 <UART_SetConfig+0x2d4>)
 8004834:	fba3 1302 	umull	r1, r3, r3, r2
 8004838:	095b      	lsrs	r3, r3, #5
 800483a:	2164      	movs	r1, #100	; 0x64
 800483c:	fb01 f303 	mul.w	r3, r1, r3
 8004840:	1ad3      	subs	r3, r2, r3
 8004842:	00db      	lsls	r3, r3, #3
 8004844:	3332      	adds	r3, #50	; 0x32
 8004846:	4a08      	ldr	r2, [pc, #32]	; (8004868 <UART_SetConfig+0x2d4>)
 8004848:	fba2 2303 	umull	r2, r3, r2, r3
 800484c:	095b      	lsrs	r3, r3, #5
 800484e:	f003 0207 	and.w	r2, r3, #7
 8004852:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4422      	add	r2, r4
 800485a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800485c:	e105      	b.n	8004a6a <UART_SetConfig+0x4d6>
 800485e:	bf00      	nop
 8004860:	40011000 	.word	0x40011000
 8004864:	40011400 	.word	0x40011400
 8004868:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800486c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004870:	2200      	movs	r2, #0
 8004872:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004876:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800487a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800487e:	4642      	mov	r2, r8
 8004880:	464b      	mov	r3, r9
 8004882:	1891      	adds	r1, r2, r2
 8004884:	6239      	str	r1, [r7, #32]
 8004886:	415b      	adcs	r3, r3
 8004888:	627b      	str	r3, [r7, #36]	; 0x24
 800488a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800488e:	4641      	mov	r1, r8
 8004890:	1854      	adds	r4, r2, r1
 8004892:	4649      	mov	r1, r9
 8004894:	eb43 0501 	adc.w	r5, r3, r1
 8004898:	f04f 0200 	mov.w	r2, #0
 800489c:	f04f 0300 	mov.w	r3, #0
 80048a0:	00eb      	lsls	r3, r5, #3
 80048a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048a6:	00e2      	lsls	r2, r4, #3
 80048a8:	4614      	mov	r4, r2
 80048aa:	461d      	mov	r5, r3
 80048ac:	4643      	mov	r3, r8
 80048ae:	18e3      	adds	r3, r4, r3
 80048b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80048b4:	464b      	mov	r3, r9
 80048b6:	eb45 0303 	adc.w	r3, r5, r3
 80048ba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80048be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80048ca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80048ce:	f04f 0200 	mov.w	r2, #0
 80048d2:	f04f 0300 	mov.w	r3, #0
 80048d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80048da:	4629      	mov	r1, r5
 80048dc:	008b      	lsls	r3, r1, #2
 80048de:	4621      	mov	r1, r4
 80048e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048e4:	4621      	mov	r1, r4
 80048e6:	008a      	lsls	r2, r1, #2
 80048e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80048ec:	f7fc fb0c 	bl	8000f08 <__aeabi_uldivmod>
 80048f0:	4602      	mov	r2, r0
 80048f2:	460b      	mov	r3, r1
 80048f4:	4b60      	ldr	r3, [pc, #384]	; (8004a78 <UART_SetConfig+0x4e4>)
 80048f6:	fba3 2302 	umull	r2, r3, r3, r2
 80048fa:	095b      	lsrs	r3, r3, #5
 80048fc:	011c      	lsls	r4, r3, #4
 80048fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004902:	2200      	movs	r2, #0
 8004904:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004908:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800490c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004910:	4642      	mov	r2, r8
 8004912:	464b      	mov	r3, r9
 8004914:	1891      	adds	r1, r2, r2
 8004916:	61b9      	str	r1, [r7, #24]
 8004918:	415b      	adcs	r3, r3
 800491a:	61fb      	str	r3, [r7, #28]
 800491c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004920:	4641      	mov	r1, r8
 8004922:	1851      	adds	r1, r2, r1
 8004924:	6139      	str	r1, [r7, #16]
 8004926:	4649      	mov	r1, r9
 8004928:	414b      	adcs	r3, r1
 800492a:	617b      	str	r3, [r7, #20]
 800492c:	f04f 0200 	mov.w	r2, #0
 8004930:	f04f 0300 	mov.w	r3, #0
 8004934:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004938:	4659      	mov	r1, fp
 800493a:	00cb      	lsls	r3, r1, #3
 800493c:	4651      	mov	r1, sl
 800493e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004942:	4651      	mov	r1, sl
 8004944:	00ca      	lsls	r2, r1, #3
 8004946:	4610      	mov	r0, r2
 8004948:	4619      	mov	r1, r3
 800494a:	4603      	mov	r3, r0
 800494c:	4642      	mov	r2, r8
 800494e:	189b      	adds	r3, r3, r2
 8004950:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004954:	464b      	mov	r3, r9
 8004956:	460a      	mov	r2, r1
 8004958:	eb42 0303 	adc.w	r3, r2, r3
 800495c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	2200      	movs	r2, #0
 8004968:	67bb      	str	r3, [r7, #120]	; 0x78
 800496a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800496c:	f04f 0200 	mov.w	r2, #0
 8004970:	f04f 0300 	mov.w	r3, #0
 8004974:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004978:	4649      	mov	r1, r9
 800497a:	008b      	lsls	r3, r1, #2
 800497c:	4641      	mov	r1, r8
 800497e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004982:	4641      	mov	r1, r8
 8004984:	008a      	lsls	r2, r1, #2
 8004986:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800498a:	f7fc fabd 	bl	8000f08 <__aeabi_uldivmod>
 800498e:	4602      	mov	r2, r0
 8004990:	460b      	mov	r3, r1
 8004992:	4b39      	ldr	r3, [pc, #228]	; (8004a78 <UART_SetConfig+0x4e4>)
 8004994:	fba3 1302 	umull	r1, r3, r3, r2
 8004998:	095b      	lsrs	r3, r3, #5
 800499a:	2164      	movs	r1, #100	; 0x64
 800499c:	fb01 f303 	mul.w	r3, r1, r3
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	011b      	lsls	r3, r3, #4
 80049a4:	3332      	adds	r3, #50	; 0x32
 80049a6:	4a34      	ldr	r2, [pc, #208]	; (8004a78 <UART_SetConfig+0x4e4>)
 80049a8:	fba2 2303 	umull	r2, r3, r2, r3
 80049ac:	095b      	lsrs	r3, r3, #5
 80049ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80049b2:	441c      	add	r4, r3
 80049b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80049b8:	2200      	movs	r2, #0
 80049ba:	673b      	str	r3, [r7, #112]	; 0x70
 80049bc:	677a      	str	r2, [r7, #116]	; 0x74
 80049be:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80049c2:	4642      	mov	r2, r8
 80049c4:	464b      	mov	r3, r9
 80049c6:	1891      	adds	r1, r2, r2
 80049c8:	60b9      	str	r1, [r7, #8]
 80049ca:	415b      	adcs	r3, r3
 80049cc:	60fb      	str	r3, [r7, #12]
 80049ce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80049d2:	4641      	mov	r1, r8
 80049d4:	1851      	adds	r1, r2, r1
 80049d6:	6039      	str	r1, [r7, #0]
 80049d8:	4649      	mov	r1, r9
 80049da:	414b      	adcs	r3, r1
 80049dc:	607b      	str	r3, [r7, #4]
 80049de:	f04f 0200 	mov.w	r2, #0
 80049e2:	f04f 0300 	mov.w	r3, #0
 80049e6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80049ea:	4659      	mov	r1, fp
 80049ec:	00cb      	lsls	r3, r1, #3
 80049ee:	4651      	mov	r1, sl
 80049f0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049f4:	4651      	mov	r1, sl
 80049f6:	00ca      	lsls	r2, r1, #3
 80049f8:	4610      	mov	r0, r2
 80049fa:	4619      	mov	r1, r3
 80049fc:	4603      	mov	r3, r0
 80049fe:	4642      	mov	r2, r8
 8004a00:	189b      	adds	r3, r3, r2
 8004a02:	66bb      	str	r3, [r7, #104]	; 0x68
 8004a04:	464b      	mov	r3, r9
 8004a06:	460a      	mov	r2, r1
 8004a08:	eb42 0303 	adc.w	r3, r2, r3
 8004a0c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004a0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	663b      	str	r3, [r7, #96]	; 0x60
 8004a18:	667a      	str	r2, [r7, #100]	; 0x64
 8004a1a:	f04f 0200 	mov.w	r2, #0
 8004a1e:	f04f 0300 	mov.w	r3, #0
 8004a22:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004a26:	4649      	mov	r1, r9
 8004a28:	008b      	lsls	r3, r1, #2
 8004a2a:	4641      	mov	r1, r8
 8004a2c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a30:	4641      	mov	r1, r8
 8004a32:	008a      	lsls	r2, r1, #2
 8004a34:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004a38:	f7fc fa66 	bl	8000f08 <__aeabi_uldivmod>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	460b      	mov	r3, r1
 8004a40:	4b0d      	ldr	r3, [pc, #52]	; (8004a78 <UART_SetConfig+0x4e4>)
 8004a42:	fba3 1302 	umull	r1, r3, r3, r2
 8004a46:	095b      	lsrs	r3, r3, #5
 8004a48:	2164      	movs	r1, #100	; 0x64
 8004a4a:	fb01 f303 	mul.w	r3, r1, r3
 8004a4e:	1ad3      	subs	r3, r2, r3
 8004a50:	011b      	lsls	r3, r3, #4
 8004a52:	3332      	adds	r3, #50	; 0x32
 8004a54:	4a08      	ldr	r2, [pc, #32]	; (8004a78 <UART_SetConfig+0x4e4>)
 8004a56:	fba2 2303 	umull	r2, r3, r2, r3
 8004a5a:	095b      	lsrs	r3, r3, #5
 8004a5c:	f003 020f 	and.w	r2, r3, #15
 8004a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4422      	add	r2, r4
 8004a68:	609a      	str	r2, [r3, #8]
}
 8004a6a:	bf00      	nop
 8004a6c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004a70:	46bd      	mov	sp, r7
 8004a72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a76:	bf00      	nop
 8004a78:	51eb851f 	.word	0x51eb851f

08004a7c <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b096      	sub	sp, #88	; 0x58
 8004a80:	af02      	add	r7, sp, #8
 8004a82:	60f8      	str	r0, [r7, #12]
 8004a84:	60b9      	str	r1, [r7, #8]
 8004a86:	607a      	str	r2, [r7, #4]
 8004a88:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 8004a8a:	2234      	movs	r2, #52	; 0x34
 8004a8c:	2100      	movs	r1, #0
 8004a8e:	68f8      	ldr	r0, [r7, #12]
 8004a90:	f001 fd98 	bl	80065c4 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	f023 0303 	bic.w	r3, r3, #3
 8004a9a:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	68ba      	ldr	r2, [r7, #8]
 8004aa0:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	687a      	ldr	r2, [r7, #4]
 8004aa6:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	683a      	ldr	r2, [r7, #0]
 8004aac:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	687a      	ldr	r2, [r7, #4]
 8004ab2:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	687a      	ldr	r2, [r7, #4]
 8004ab8:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	f1a3 0208 	sub.w	r2, r3, #8
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2202      	movs	r2, #2
 8004ac8:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	617b      	str	r3, [r7, #20]
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 8004ace:	697a      	ldr	r2, [r7, #20]
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	4413      	add	r3, r2
 8004ad4:	617b      	str	r3, [r7, #20]

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	3b04      	subs	r3, #4
 8004ada:	617b      	str	r3, [r7, #20]

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	647b      	str	r3, [r7, #68]	; 0x44
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	643b      	str	r3, [r7, #64]	; 0x40
    *block_indirect_ptr =  temp_ptr;
 8004ae4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ae6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004ae8:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	3b04      	subs	r3, #4
 8004aee:	617b      	str	r3, [r7, #20]
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	643b      	str	r3, [r7, #64]	; 0x40
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8004af4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004af6:	687a      	ldr	r2, [r7, #4]
 8004af8:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	647b      	str	r3, [r7, #68]	; 0x44
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 8004afe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b00:	643b      	str	r3, [r7, #64]	; 0x40
    *block_indirect_ptr =  block_ptr;
 8004b02:	697a      	ldr	r2, [r7, #20]
 8004b04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b06:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	617b      	str	r3, [r7, #20]
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	3304      	adds	r3, #4
 8004b10:	617b      	str	r3, [r7, #20]
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	63fb      	str	r3, [r7, #60]	; 0x3c
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 8004b16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b18:	4a5d      	ldr	r2, [pc, #372]	; (8004c90 <_tx_byte_pool_create+0x214>)
 8004b1a:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	621a      	str	r2, [r3, #32]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004b22:	f3ef 8310 	mrs	r3, PRIMASK
 8004b26:	627b      	str	r3, [r7, #36]	; 0x24
#endif
    return(posture);
 8004b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 8004b2a:	623b      	str	r3, [r7, #32]

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 8004b2c:	b672      	cpsid	i
#endif
    return(int_posture);
 8004b2e:	6a3b      	ldr	r3, [r7, #32]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 8004b30:	63bb      	str	r3, [r7, #56]	; 0x38

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	4a57      	ldr	r2, [pc, #348]	; (8004c94 <_tx_byte_pool_create+0x218>)
 8004b36:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 8004b38:	4b57      	ldr	r3, [pc, #348]	; (8004c98 <_tx_byte_pool_create+0x21c>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d109      	bne.n	8004b54 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 8004b40:	4a56      	ldr	r2, [pc, #344]	; (8004c9c <_tx_byte_pool_create+0x220>)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	68fa      	ldr	r2, [r7, #12]
 8004b4a:	62da      	str	r2, [r3, #44]	; 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	68fa      	ldr	r2, [r7, #12]
 8004b50:	631a      	str	r2, [r3, #48]	; 0x30
 8004b52:	e011      	b.n	8004b78 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 8004b54:	4b51      	ldr	r3, [pc, #324]	; (8004c9c <_tx_byte_pool_create+0x220>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	637b      	str	r3, [r7, #52]	; 0x34
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 8004b5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b5e:	633b      	str	r3, [r7, #48]	; 0x30

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 8004b60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	631a      	str	r2, [r3, #48]	; 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 8004b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b68:	68fa      	ldr	r2, [r7, #12]
 8004b6a:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b70:	631a      	str	r2, [r3, #48]	; 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004b76:	62da      	str	r2, [r3, #44]	; 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 8004b78:	4b47      	ldr	r3, [pc, #284]	; (8004c98 <_tx_byte_pool_create+0x21c>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	3301      	adds	r3, #1
 8004b7e:	4a46      	ldr	r2, [pc, #280]	; (8004c98 <_tx_byte_pool_create+0x21c>)
 8004b80:	6013      	str	r3, [r2, #0]

    /* Optional byte pool create extended processing.  */
    TX_BYTE_POOL_CREATE_EXTENSION(pool_ptr)

    /* If trace is enabled, register this object.  */
    TX_TRACE_OBJECT_REGISTER(TX_TRACE_OBJECT_TYPE_BYTE_POOL, pool_ptr, name_ptr, pool_size, 0)
 8004b82:	2300      	movs	r3, #0
 8004b84:	9300      	str	r3, [sp, #0]
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	68ba      	ldr	r2, [r7, #8]
 8004b8a:	68f9      	ldr	r1, [r7, #12]
 8004b8c:	2008      	movs	r0, #8
 8004b8e:	f001 fa71 	bl	8006074 <_tx_trace_object_register>

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_BYTE_POOL_CREATE, pool_ptr, TX_POINTER_TO_ULONG_CONVERT(pool_start), pool_size, TX_POINTER_TO_ULONG_CONVERT(&block_ptr), TX_TRACE_BYTE_POOL_EVENTS)
 8004b92:	4b43      	ldr	r3, [pc, #268]	; (8004ca0 <_tx_byte_pool_create+0x224>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d06c      	beq.n	8004c78 <_tx_byte_pool_create+0x1fc>
 8004b9e:	4b41      	ldr	r3, [pc, #260]	; (8004ca4 <_tx_byte_pool_create+0x228>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0304 	and.w	r3, r3, #4
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d066      	beq.n	8004c78 <_tx_byte_pool_create+0x1fc>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004baa:	f3ef 8305 	mrs	r3, IPSR
 8004bae:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8004bb0:	69fa      	ldr	r2, [r7, #28]
 8004bb2:	4b3d      	ldr	r3, [pc, #244]	; (8004ca8 <_tx_byte_pool_create+0x22c>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004bba:	4b3c      	ldr	r3, [pc, #240]	; (8004cac <_tx_byte_pool_create+0x230>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	64bb      	str	r3, [r7, #72]	; 0x48
 8004bc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d10b      	bne.n	8004bde <_tx_byte_pool_create+0x162>
 8004bc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004bcc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bd0:	041a      	lsls	r2, r3, #16
 8004bd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004bda:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004bdc:	e00e      	b.n	8004bfc <_tx_byte_pool_create+0x180>
 8004bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004be0:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8004be4:	d205      	bcs.n	8004bf2 <_tx_byte_pool_create+0x176>
 8004be6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004be8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004bea:	f04f 33ff 	mov.w	r3, #4294967295
 8004bee:	64bb      	str	r3, [r7, #72]	; 0x48
 8004bf0:	e004      	b.n	8004bfc <_tx_byte_pool_create+0x180>
 8004bf2:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 8004bf6:	64bb      	str	r3, [r7, #72]	; 0x48
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004bfc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004bfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c00:	601a      	str	r2, [r3, #0]
 8004c02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c04:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c06:	605a      	str	r2, [r3, #4]
 8004c08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c0a:	2215      	movs	r2, #21
 8004c0c:	609a      	str	r2, [r3, #8]
 8004c0e:	4b28      	ldr	r3, [pc, #160]	; (8004cb0 <_tx_byte_pool_create+0x234>)
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c14:	60da      	str	r2, [r3, #12]
 8004c16:	68fa      	ldr	r2, [r7, #12]
 8004c18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c1a:	611a      	str	r2, [r3, #16]
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c20:	615a      	str	r2, [r3, #20]
 8004c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c24:	683a      	ldr	r2, [r7, #0]
 8004c26:	619a      	str	r2, [r3, #24]
 8004c28:	f107 0214 	add.w	r2, r7, #20
 8004c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c2e:	61da      	str	r2, [r3, #28]
 8004c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c32:	3320      	adds	r3, #32
 8004c34:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c36:	4b1f      	ldr	r3, [pc, #124]	; (8004cb4 <_tx_byte_pool_create+0x238>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	d314      	bcc.n	8004c6a <_tx_byte_pool_create+0x1ee>
 8004c40:	4b1d      	ldr	r3, [pc, #116]	; (8004cb8 <_tx_byte_pool_create+0x23c>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c46:	4a16      	ldr	r2, [pc, #88]	; (8004ca0 <_tx_byte_pool_create+0x224>)
 8004c48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c4a:	6013      	str	r3, [r2, #0]
 8004c4c:	4b1b      	ldr	r3, [pc, #108]	; (8004cbc <_tx_byte_pool_create+0x240>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c52:	621a      	str	r2, [r3, #32]
 8004c54:	4b1a      	ldr	r3, [pc, #104]	; (8004cc0 <_tx_byte_pool_create+0x244>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d00d      	beq.n	8004c78 <_tx_byte_pool_create+0x1fc>
 8004c5c:	4b18      	ldr	r3, [pc, #96]	; (8004cc0 <_tx_byte_pool_create+0x244>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a16      	ldr	r2, [pc, #88]	; (8004cbc <_tx_byte_pool_create+0x240>)
 8004c62:	6812      	ldr	r2, [r2, #0]
 8004c64:	4610      	mov	r0, r2
 8004c66:	4798      	blx	r3
 8004c68:	e006      	b.n	8004c78 <_tx_byte_pool_create+0x1fc>
 8004c6a:	4a0d      	ldr	r2, [pc, #52]	; (8004ca0 <_tx_byte_pool_create+0x224>)
 8004c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c6e:	6013      	str	r3, [r2, #0]
 8004c70:	4b12      	ldr	r3, [pc, #72]	; (8004cbc <_tx_byte_pool_create+0x240>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c76:	621a      	str	r2, [r3, #32]
 8004c78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c7a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004c7c:	69bb      	ldr	r3, [r7, #24]
 8004c7e:	f383 8810 	msr	PRIMASK, r3
}
 8004c82:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8004c84:	2300      	movs	r3, #0
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3750      	adds	r7, #80	; 0x50
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	ffffeeee 	.word	0xffffeeee
 8004c94:	42595445 	.word	0x42595445
 8004c98:	20000e70 	.word	0x20000e70
 8004c9c:	20000e6c 	.word	0x20000e6c
 8004ca0:	20001498 	.word	0x20001498
 8004ca4:	2000149c 	.word	0x2000149c
 8004ca8:	20000014 	.word	0x20000014
 8004cac:	20000e7c 	.word	0x20000e7c
 8004cb0:	e0001004 	.word	0xe0001004
 8004cb4:	20001494 	.word	0x20001494
 8004cb8:	20001490 	.word	0x20001490
 8004cbc:	20001484 	.word	0x20001484
 8004cc0:	200014a0 	.word	0x200014a0

08004cc4 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	af00      	add	r7, sp, #0

    /* Initialize event tracing, if enabled.  */
    TX_TRACE_INITIALIZE
 8004cc8:	f001 f9ae 	bl	8006028 <_tx_trace_initialize>

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 8004ccc:	f000 f9ec 	bl	80050a8 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 8004cd0:	f000 ff96 	bl	8005c00 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 8004cd4:	4b12      	ldr	r3, [pc, #72]	; (8004d20 <_tx_initialize_high_level+0x5c>)
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	601a      	str	r2, [r3, #0]
 8004cda:	4b12      	ldr	r3, [pc, #72]	; (8004d24 <_tx_initialize_high_level+0x60>)
 8004cdc:	2200      	movs	r2, #0
 8004cde:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 8004ce0:	4b11      	ldr	r3, [pc, #68]	; (8004d28 <_tx_initialize_high_level+0x64>)
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	601a      	str	r2, [r3, #0]
 8004ce6:	4b11      	ldr	r3, [pc, #68]	; (8004d2c <_tx_initialize_high_level+0x68>)
 8004ce8:	2200      	movs	r2, #0
 8004cea:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 8004cec:	4b10      	ldr	r3, [pc, #64]	; (8004d30 <_tx_initialize_high_level+0x6c>)
 8004cee:	2200      	movs	r2, #0
 8004cf0:	601a      	str	r2, [r3, #0]
 8004cf2:	4b10      	ldr	r3, [pc, #64]	; (8004d34 <_tx_initialize_high_level+0x70>)
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 8004cf8:	4b0f      	ldr	r3, [pc, #60]	; (8004d38 <_tx_initialize_high_level+0x74>)
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	601a      	str	r2, [r3, #0]
 8004cfe:	4b0f      	ldr	r3, [pc, #60]	; (8004d3c <_tx_initialize_high_level+0x78>)
 8004d00:	2200      	movs	r2, #0
 8004d02:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 8004d04:	4b0e      	ldr	r3, [pc, #56]	; (8004d40 <_tx_initialize_high_level+0x7c>)
 8004d06:	2200      	movs	r2, #0
 8004d08:	601a      	str	r2, [r3, #0]
 8004d0a:	4b0e      	ldr	r3, [pc, #56]	; (8004d44 <_tx_initialize_high_level+0x80>)
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 8004d10:	4b0d      	ldr	r3, [pc, #52]	; (8004d48 <_tx_initialize_high_level+0x84>)
 8004d12:	2200      	movs	r2, #0
 8004d14:	601a      	str	r2, [r3, #0]
 8004d16:	4b0d      	ldr	r3, [pc, #52]	; (8004d4c <_tx_initialize_high_level+0x88>)
 8004d18:	2200      	movs	r2, #0
 8004d1a:	601a      	str	r2, [r3, #0]
#endif
}
 8004d1c:	bf00      	nop
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	20000e44 	.word	0x20000e44
 8004d24:	20000e48 	.word	0x20000e48
 8004d28:	20000e4c 	.word	0x20000e4c
 8004d2c:	20000e50 	.word	0x20000e50
 8004d30:	20000e54 	.word	0x20000e54
 8004d34:	20000e58 	.word	0x20000e58
 8004d38:	20000e64 	.word	0x20000e64
 8004d3c:	20000e68 	.word	0x20000e68
 8004d40:	20000e6c 	.word	0x20000e6c
 8004d44:	20000e70 	.word	0x20000e70
 8004d48:	20000e5c 	.word	0x20000e5c
 8004d4c:	20000e60 	.word	0x20000e60

08004d50 <_tx_initialize_kernel_enter>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 8004d54:	4b10      	ldr	r3, [pc, #64]	; (8004d98 <_tx_initialize_kernel_enter+0x48>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f113 3f0f 	cmn.w	r3, #252645135	; 0xf0f0f0f
 8004d5c:	d00c      	beq.n	8004d78 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8004d5e:	4b0e      	ldr	r3, [pc, #56]	; (8004d98 <_tx_initialize_kernel_enter+0x48>)
 8004d60:	f04f 32f0 	mov.w	r2, #4042322160	; 0xf0f0f0f0
 8004d64:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 8004d66:	f7fb fa53 	bl	8000210 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 8004d6a:	f7ff ffab 	bl	8004cc4 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 8004d6e:	4b0b      	ldr	r3, [pc, #44]	; (8004d9c <_tx_initialize_kernel_enter+0x4c>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	3301      	adds	r3, #1
 8004d74:	4a09      	ldr	r2, [pc, #36]	; (8004d9c <_tx_initialize_kernel_enter+0x4c>)
 8004d76:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8004d78:	4b07      	ldr	r3, [pc, #28]	; (8004d98 <_tx_initialize_kernel_enter+0x48>)
 8004d7a:	f04f 32f0 	mov.w	r2, #4042322160	; 0xf0f0f0f0
 8004d7e:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 8004d80:	4b07      	ldr	r3, [pc, #28]	; (8004da0 <_tx_initialize_kernel_enter+0x50>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4618      	mov	r0, r3
 8004d86:	f7fc fa77 	bl	8001278 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 8004d8a:	4b03      	ldr	r3, [pc, #12]	; (8004d98 <_tx_initialize_kernel_enter+0x48>)
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	601a      	str	r2, [r3, #0]

    /* Call any port specific pre-scheduler processing.  */
    TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 8004d90:	f7fb fa7e 	bl	8000290 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8004d94:	bf00      	nop
 8004d96:	bd80      	pop	{r7, pc}
 8004d98:	20000014 	.word	0x20000014
 8004d9c:	20000f14 	.word	0x20000f14
 8004da0:	20000e74 	.word	0x20000e74

08004da4 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b09a      	sub	sp, #104	; 0x68
 8004da8:	af02      	add	r7, sp, #8
 8004daa:	60f8      	str	r0, [r7, #12]
 8004dac:	60b9      	str	r1, [r7, #8]
 8004dae:	607a      	str	r2, [r7, #4]
 8004db0:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 8004db2:	2300      	movs	r3, #0
 8004db4:	65bb      	str	r3, [r7, #88]	; 0x58
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 8004db6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004db8:	21ef      	movs	r1, #239	; 0xef
 8004dba:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8004dbc:	f001 fc02 	bl	80065c4 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 8004dc0:	22b0      	movs	r2, #176	; 0xb0
 8004dc2:	2100      	movs	r1, #0
 8004dc4:	68f8      	ldr	r0, [r7, #12]
 8004dc6:	f001 fbfd 	bl	80065c4 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	68ba      	ldr	r2, [r7, #8]
 8004dce:	629a      	str	r2, [r3, #40]	; 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	645a      	str	r2, [r3, #68]	; 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	683a      	ldr	r2, [r7, #0]
 8004dda:	649a      	str	r2, [r3, #72]	; 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004de0:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004de6:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8004dec:	62da      	str	r2, [r3, #44]	; 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8004df2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004dfa:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004e00:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2220      	movs	r2, #32
 8004e06:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8004e0a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004e0c:	64fb      	str	r3, [r7, #76]	; 0x4c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 8004e0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e10:	3b01      	subs	r3, #1
 8004e12:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e14:	4413      	add	r3, r2
 8004e16:	64fb      	str	r3, [r7, #76]	; 0x4c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e1c:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 8004e1e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8004e20:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d007      	beq.n	8004e36 <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	63da      	str	r2, [r3, #60]	; 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 8004e34:	e006      	b.n	8004e44 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8004e3a:	63da      	str	r2, [r3, #60]	; 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8004e40:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2203      	movs	r2, #3
 8004e48:	631a      	str	r2, [r3, #48]	; 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	4a86      	ldr	r2, [pc, #536]	; (8005068 <_tx_thread_create+0x2c4>)
 8004e4e:	655a      	str	r2, [r3, #84]	; 0x54
 8004e50:	68fa      	ldr	r2, [r7, #12]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	659a      	str	r2, [r3, #88]	; 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8004e56:	4985      	ldr	r1, [pc, #532]	; (800506c <_tx_thread_create+0x2c8>)
 8004e58:	68f8      	ldr	r0, [r7, #12]
 8004e5a:	f7fb fa79 	bl	8000350 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004e5e:	f3ef 8310 	mrs	r3, PRIMASK
 8004e62:	637b      	str	r3, [r7, #52]	; 0x34
    return(posture);
 8004e64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    int_posture = __get_interrupt_posture();
 8004e66:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 8004e68:	b672      	cpsid	i
    return(int_posture);
 8004e6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 8004e6c:	64bb      	str	r3, [r7, #72]	; 0x48

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	4a7f      	ldr	r2, [pc, #508]	; (8005070 <_tx_thread_create+0x2cc>)
 8004e72:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 8004e74:	4b7f      	ldr	r3, [pc, #508]	; (8005074 <_tx_thread_create+0x2d0>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d10b      	bne.n	8004e94 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 8004e7c:	4a7e      	ldr	r2, [pc, #504]	; (8005078 <_tx_thread_create+0x2d4>)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	68fa      	ldr	r2, [r7, #12]
 8004e86:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	68fa      	ldr	r2, [r7, #12]
 8004e8e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8004e92:	e016      	b.n	8004ec2 <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 8004e94:	4b78      	ldr	r3, [pc, #480]	; (8005078 <_tx_thread_create+0x2d4>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	647b      	str	r3, [r7, #68]	; 0x44
        previous_thread =  next_thread -> tx_thread_created_previous;
 8004e9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ea0:	643b      	str	r3, [r7, #64]	; 0x40

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 8004ea2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ea4:	68fa      	ldr	r2, [r7, #12]
 8004ea6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 8004eaa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004eac:	68fa      	ldr	r2, [r7, #12]
 8004eae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004eb6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004ebe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 8004ec2:	4b6c      	ldr	r3, [pc, #432]	; (8005074 <_tx_thread_create+0x2d0>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	3301      	adds	r3, #1
 8004ec8:	4a6a      	ldr	r2, [pc, #424]	; (8005074 <_tx_thread_create+0x2d0>)
 8004eca:	6013      	str	r3, [r2, #0]

    /* If trace is enabled, register this object.  */
    TX_TRACE_OBJECT_REGISTER(TX_TRACE_OBJECT_TYPE_THREAD, thread_ptr, name_ptr, TX_POINTER_TO_ULONG_CONVERT(stack_start), stack_size)
 8004ecc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004ece:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ed0:	9300      	str	r3, [sp, #0]
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	68ba      	ldr	r2, [r7, #8]
 8004ed6:	68f9      	ldr	r1, [r7, #12]
 8004ed8:	2001      	movs	r0, #1
 8004eda:	f001 f8cb 	bl	8006074 <_tx_trace_object_register>

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_CREATE, thread_ptr, priority, TX_POINTER_TO_ULONG_CONVERT(stack_start), stack_size, TX_TRACE_THREAD_EVENTS)
 8004ede:	4b67      	ldr	r3, [pc, #412]	; (800507c <_tx_thread_create+0x2d8>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ee4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d06b      	beq.n	8004fc2 <_tx_thread_create+0x21e>
 8004eea:	4b65      	ldr	r3, [pc, #404]	; (8005080 <_tx_thread_create+0x2dc>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d065      	beq.n	8004fc2 <_tx_thread_create+0x21e>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004ef6:	f3ef 8305 	mrs	r3, IPSR
 8004efa:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(ipsr_value);
 8004efc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004efe:	4b61      	ldr	r3, [pc, #388]	; (8005084 <_tx_thread_create+0x2e0>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f06:	4b60      	ldr	r3, [pc, #384]	; (8005088 <_tx_thread_create+0x2e4>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	653b      	str	r3, [r7, #80]	; 0x50
 8004f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d10b      	bne.n	8004f2a <_tx_thread_create+0x186>
 8004f12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f16:	657b      	str	r3, [r7, #84]	; 0x54
 8004f18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f1c:	041a      	lsls	r2, r3, #16
 8004f1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004f20:	4313      	orrs	r3, r2
 8004f22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004f26:	657b      	str	r3, [r7, #84]	; 0x54
 8004f28:	e00e      	b.n	8004f48 <_tx_thread_create+0x1a4>
 8004f2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f2c:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8004f30:	d205      	bcs.n	8004f3e <_tx_thread_create+0x19a>
 8004f32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f34:	657b      	str	r3, [r7, #84]	; 0x54
 8004f36:	f04f 33ff 	mov.w	r3, #4294967295
 8004f3a:	653b      	str	r3, [r7, #80]	; 0x50
 8004f3c:	e004      	b.n	8004f48 <_tx_thread_create+0x1a4>
 8004f3e:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 8004f42:	653b      	str	r3, [r7, #80]	; 0x50
 8004f44:	2300      	movs	r3, #0
 8004f46:	657b      	str	r3, [r7, #84]	; 0x54
 8004f48:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004f4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f4c:	601a      	str	r2, [r3, #0]
 8004f4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f50:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004f52:	605a      	str	r2, [r3, #4]
 8004f54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f56:	2264      	movs	r2, #100	; 0x64
 8004f58:	609a      	str	r2, [r3, #8]
 8004f5a:	4b4c      	ldr	r3, [pc, #304]	; (800508c <_tx_thread_create+0x2e8>)
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f60:	60da      	str	r2, [r3, #12]
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f66:	611a      	str	r2, [r3, #16]
 8004f68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f6a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8004f6c:	615a      	str	r2, [r3, #20]
 8004f6e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004f70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f72:	619a      	str	r2, [r3, #24]
 8004f74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f76:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004f78:	61da      	str	r2, [r3, #28]
 8004f7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f7c:	3320      	adds	r3, #32
 8004f7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f80:	4b43      	ldr	r3, [pc, #268]	; (8005090 <_tx_thread_create+0x2ec>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d314      	bcc.n	8004fb4 <_tx_thread_create+0x210>
 8004f8a:	4b42      	ldr	r3, [pc, #264]	; (8005094 <_tx_thread_create+0x2f0>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f90:	4a3a      	ldr	r2, [pc, #232]	; (800507c <_tx_thread_create+0x2d8>)
 8004f92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f94:	6013      	str	r3, [r2, #0]
 8004f96:	4b40      	ldr	r3, [pc, #256]	; (8005098 <_tx_thread_create+0x2f4>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004f9c:	621a      	str	r2, [r3, #32]
 8004f9e:	4b3f      	ldr	r3, [pc, #252]	; (800509c <_tx_thread_create+0x2f8>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00d      	beq.n	8004fc2 <_tx_thread_create+0x21e>
 8004fa6:	4b3d      	ldr	r3, [pc, #244]	; (800509c <_tx_thread_create+0x2f8>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a3b      	ldr	r2, [pc, #236]	; (8005098 <_tx_thread_create+0x2f4>)
 8004fac:	6812      	ldr	r2, [r2, #0]
 8004fae:	4610      	mov	r0, r2
 8004fb0:	4798      	blx	r3
 8004fb2:	e006      	b.n	8004fc2 <_tx_thread_create+0x21e>
 8004fb4:	4a31      	ldr	r2, [pc, #196]	; (800507c <_tx_thread_create+0x2d8>)
 8004fb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fb8:	6013      	str	r3, [r2, #0]
 8004fba:	4b37      	ldr	r3, [pc, #220]	; (8005098 <_tx_thread_create+0x2f4>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004fc0:	621a      	str	r2, [r3, #32]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8004fc2:	4b37      	ldr	r3, [pc, #220]	; (80050a0 <_tx_thread_create+0x2fc>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	3301      	adds	r3, #1
 8004fc8:	4a35      	ldr	r2, [pc, #212]	; (80050a0 <_tx_thread_create+0x2fc>)
 8004fca:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 8004fcc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d129      	bne.n	8005026 <_tx_thread_create+0x282>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004fd2:	f3ef 8305 	mrs	r3, IPSR
 8004fd6:	62bb      	str	r3, [r7, #40]	; 0x28
    return(ipsr_value);
 8004fd8:	6aba      	ldr	r2, [r7, #40]	; 0x28
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8004fda:	4b2a      	ldr	r3, [pc, #168]	; (8005084 <_tx_thread_create+0x2e0>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8004fe4:	d30d      	bcc.n	8005002 <_tx_thread_create+0x25e>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8004fe6:	4b2f      	ldr	r3, [pc, #188]	; (80050a4 <_tx_thread_create+0x300>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 8004fec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d009      	beq.n	8005006 <_tx_thread_create+0x262>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8004ff2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ff4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ff6:	65bb      	str	r3, [r7, #88]	; 0x58

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8004ff8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ffa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ffc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ffe:	63da      	str	r2, [r3, #60]	; 0x3c
 8005000:	e001      	b.n	8005006 <_tx_thread_create+0x262>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8005002:	2300      	movs	r3, #0
 8005004:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005006:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005008:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800500a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800500c:	f383 8810 	msr	PRIMASK, r3
}
 8005010:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 8005012:	68f8      	ldr	r0, [r7, #12]
 8005014:	f000 f90c 	bl	8005230 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8005018:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800501a:	2b00      	cmp	r3, #0
 800501c:	d01e      	beq.n	800505c <_tx_thread_create+0x2b8>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 800501e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005020:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005022:	63da      	str	r2, [r3, #60]	; 0x3c
 8005024:	e01a      	b.n	800505c <_tx_thread_create+0x2b8>
 8005026:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005028:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	f383 8810 	msr	PRIMASK, r3
}
 8005030:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005032:	f3ef 8310 	mrs	r3, PRIMASK
 8005036:	61fb      	str	r3, [r7, #28]
    return(posture);
 8005038:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800503a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800503c:	b672      	cpsid	i
    return(int_posture);
 800503e:	69bb      	ldr	r3, [r7, #24]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 8005040:	64bb      	str	r3, [r7, #72]	; 0x48

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 8005042:	4b17      	ldr	r3, [pc, #92]	; (80050a0 <_tx_thread_create+0x2fc>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	3b01      	subs	r3, #1
 8005048:	4a15      	ldr	r2, [pc, #84]	; (80050a0 <_tx_thread_create+0x2fc>)
 800504a:	6013      	str	r3, [r2, #0]
 800504c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800504e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005050:	6a3b      	ldr	r3, [r7, #32]
 8005052:	f383 8810 	msr	PRIMASK, r3
}
 8005056:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8005058:	f000 f8b0 	bl	80051bc <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 800505c:	2300      	movs	r3, #0
}
 800505e:	4618      	mov	r0, r3
 8005060:	3760      	adds	r7, #96	; 0x60
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	08005b45 	.word	0x08005b45
 800506c:	08005125 	.word	0x08005125
 8005070:	54485244 	.word	0x54485244
 8005074:	20000e88 	.word	0x20000e88
 8005078:	20000e84 	.word	0x20000e84
 800507c:	20001498 	.word	0x20001498
 8005080:	2000149c 	.word	0x2000149c
 8005084:	20000014 	.word	0x20000014
 8005088:	20000e7c 	.word	0x20000e7c
 800508c:	e0001004 	.word	0xe0001004
 8005090:	20001494 	.word	0x20001494
 8005094:	20001490 	.word	0x20001490
 8005098:	20001484 	.word	0x20001484
 800509c:	200014a0 	.word	0x200014a0
 80050a0:	20000f14 	.word	0x20000f14
 80050a4:	20000e80 	.word	0x20000e80

080050a8 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 80050ac:	4b13      	ldr	r3, [pc, #76]	; (80050fc <_tx_thread_initialize+0x54>)
 80050ae:	2200      	movs	r2, #0
 80050b0:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 80050b2:	4b13      	ldr	r3, [pc, #76]	; (8005100 <_tx_thread_initialize+0x58>)
 80050b4:	2200      	movs	r2, #0
 80050b6:	601a      	str	r2, [r3, #0]
 80050b8:	4b12      	ldr	r3, [pc, #72]	; (8005104 <_tx_thread_initialize+0x5c>)
 80050ba:	2200      	movs	r2, #0
 80050bc:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 80050be:	4b12      	ldr	r3, [pc, #72]	; (8005108 <_tx_thread_initialize+0x60>)
 80050c0:	2220      	movs	r2, #32
 80050c2:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 80050c4:	2280      	movs	r2, #128	; 0x80
 80050c6:	2100      	movs	r1, #0
 80050c8:	4810      	ldr	r0, [pc, #64]	; (800510c <_tx_thread_initialize+0x64>)
 80050ca:	f001 fa7b 	bl	80065c4 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 80050ce:	4b10      	ldr	r3, [pc, #64]	; (8005110 <_tx_thread_initialize+0x68>)
 80050d0:	2200      	movs	r2, #0
 80050d2:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 80050d4:	4b0f      	ldr	r3, [pc, #60]	; (8005114 <_tx_thread_initialize+0x6c>)
 80050d6:	2200      	movs	r2, #0
 80050d8:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 80050da:	4b0f      	ldr	r3, [pc, #60]	; (8005118 <_tx_thread_initialize+0x70>)
 80050dc:	2200      	movs	r2, #0
 80050de:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 80050e0:	4b0e      	ldr	r3, [pc, #56]	; (800511c <_tx_thread_initialize+0x74>)
 80050e2:	2200      	movs	r2, #0
 80050e4:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO
                            | (((ULONG) 1) << 9)
#endif
#ifdef TX_ENABLE_EVENT_TRACE
                            | (((ULONG) 1) << 8)
 80050e6:	4b0e      	ldr	r3, [pc, #56]	; (8005120 <_tx_thread_initialize+0x78>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f043 2301 	orr.w	r3, r3, #16777472	; 0x1000100
 80050ee:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
    _tx_build_options =  _tx_build_options 
 80050f2:	4a0b      	ldr	r2, [pc, #44]	; (8005120 <_tx_thread_initialize+0x78>)
 80050f4:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 80050f6:	bf00      	nop
 80050f8:	bd80      	pop	{r7, pc}
 80050fa:	bf00      	nop
 80050fc:	20000e7c 	.word	0x20000e7c
 8005100:	20000e80 	.word	0x20000e80
 8005104:	20000e8c 	.word	0x20000e8c
 8005108:	20000e90 	.word	0x20000e90
 800510c:	20000e94 	.word	0x20000e94
 8005110:	20000e84 	.word	0x20000e84
 8005114:	20000e88 	.word	0x20000e88
 8005118:	20000f14 	.word	0x20000f14
 800511c:	20000f18 	.word	0x20000f18
 8005120:	20000f1c 	.word	0x20000f1c

08005124 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b088      	sub	sp, #32
 8005128:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800512a:	4b21      	ldr	r3, [pc, #132]	; (80051b0 <_tx_thread_shell_entry+0x8c>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 8005130:	69fb      	ldr	r3, [r7, #28]
 8005132:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005134:	69fa      	ldr	r2, [r7, #28]
 8005136:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005138:	4610      	mov	r0, r2
 800513a:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 800513c:	4b1d      	ldr	r3, [pc, #116]	; (80051b4 <_tx_thread_shell_entry+0x90>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d003      	beq.n	800514c <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 8005144:	4b1b      	ldr	r3, [pc, #108]	; (80051b4 <_tx_thread_shell_entry+0x90>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	69f8      	ldr	r0, [r7, #28]
 800514a:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800514c:	f3ef 8310 	mrs	r3, PRIMASK
 8005150:	607b      	str	r3, [r7, #4]
    return(posture);
 8005152:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8005154:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005156:	b672      	cpsid	i
    return(int_posture);
 8005158:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 800515a:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 800515c:	69fb      	ldr	r3, [r7, #28]
 800515e:	2201      	movs	r2, #1
 8005160:	631a      	str	r2, [r3, #48]	; 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8005162:	69fb      	ldr	r3, [r7, #28]
 8005164:	2201      	movs	r2, #1
 8005166:	639a      	str	r2, [r3, #56]	; 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8005168:	69fb      	ldr	r3, [r7, #28]
 800516a:	2200      	movs	r2, #0
 800516c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800516e:	4b12      	ldr	r3, [pc, #72]	; (80051b8 <_tx_thread_shell_entry+0x94>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	3301      	adds	r3, #1
 8005174:	4a10      	ldr	r2, [pc, #64]	; (80051b8 <_tx_thread_shell_entry+0x94>)
 8005176:	6013      	str	r3, [r2, #0]
 8005178:	69bb      	ldr	r3, [r7, #24]
 800517a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	f383 8810 	msr	PRIMASK, r3
}
 8005182:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 8005184:	f3ef 8314 	mrs	r3, CONTROL
 8005188:	60fb      	str	r3, [r7, #12]
    return(control_value);
 800518a:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 800518c:	617b      	str	r3, [r7, #20]
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	f023 0304 	bic.w	r3, r3, #4
 8005194:	617b      	str	r3, [r7, #20]
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	f383 8814 	msr	CONTROL, r3
}
 80051a0:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 80051a2:	69f8      	ldr	r0, [r7, #28]
 80051a4:	f000 f9fe 	bl	80055a4 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 80051a8:	bf00      	nop
 80051aa:	3720      	adds	r7, #32
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	20000e7c 	.word	0x20000e7c
 80051b4:	20000f18 	.word	0x20000f18
 80051b8:	20000f14 	.word	0x20000f14

080051bc <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 80051bc:	b480      	push	{r7}
 80051be:	b089      	sub	sp, #36	; 0x24
 80051c0:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80051c2:	4b17      	ldr	r3, [pc, #92]	; (8005220 <_tx_thread_system_preempt_check+0x64>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 80051c8:	69fb      	ldr	r3, [r7, #28]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d121      	bne.n	8005212 <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 80051ce:	4b15      	ldr	r3, [pc, #84]	; (8005224 <_tx_thread_system_preempt_check+0x68>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 80051d4:	4b14      	ldr	r3, [pc, #80]	; (8005228 <_tx_thread_system_preempt_check+0x6c>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 80051da:	69ba      	ldr	r2, [r7, #24]
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	429a      	cmp	r2, r3
 80051e0:	d017      	beq.n	8005212 <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80051e2:	4b12      	ldr	r3, [pc, #72]	; (800522c <_tx_thread_system_preempt_check+0x70>)
 80051e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051e8:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80051ea:	f3ef 8305 	mrs	r3, IPSR
 80051ee:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 80051f0:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d10c      	bne.n	8005210 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80051f6:	f3ef 8310 	mrs	r3, PRIMASK
 80051fa:	60fb      	str	r3, [r7, #12]
    return(posture);
 80051fc:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 80051fe:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8005200:	b662      	cpsie	i
}
 8005202:	bf00      	nop
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	f383 8810 	msr	PRIMASK, r3
}
 800520e:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 8005210:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 8005212:	bf00      	nop
 8005214:	3724      	adds	r7, #36	; 0x24
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop
 8005220:	20000f14 	.word	0x20000f14
 8005224:	20000e7c 	.word	0x20000e7c
 8005228:	20000e80 	.word	0x20000e80
 800522c:	e000ed04 	.word	0xe000ed04

08005230 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b09e      	sub	sp, #120	; 0x78
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
TX_THREAD       *current_thread;
ULONG           combined_flags;

#ifdef TX_ENABLE_EVENT_TRACE
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
 8005238:	2300      	movs	r3, #0
 800523a:	677b      	str	r3, [r7, #116]	; 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800523c:	f3ef 8310 	mrs	r3, PRIMASK
 8005240:	643b      	str	r3, [r7, #64]	; 0x40
    return(posture);
 8005242:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    int_posture = __get_interrupt_posture();
 8005244:	63fb      	str	r3, [r7, #60]	; 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8005246:	b672      	cpsid	i
    return(int_posture);
 8005248:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800524a:	66bb      	str	r3, [r7, #104]	; 0x68

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005250:	2b00      	cmp	r3, #0
 8005252:	d005      	beq.n	8005260 <_tx_thread_system_resume+0x30>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	334c      	adds	r3, #76	; 0x4c
 8005258:	4618      	mov	r0, r3
 800525a:	f000 fdaf 	bl	8005dbc <_tx_timer_system_deactivate>
 800525e:	e002      	b.n	8005266 <_tx_thread_system_resume+0x36>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2200      	movs	r2, #0
 8005264:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

#ifdef TX_ENABLE_EVENT_TRACE

    /* If trace is enabled, save the current event pointer.  */
    entry_ptr =  _tx_trace_buffer_current_ptr;
 8005266:	4b8b      	ldr	r3, [pc, #556]	; (8005494 <_tx_thread_system_resume+0x264>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	667b      	str	r3, [r7, #100]	; 0x64
#endif

    /* Log the thread status change.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_RESUME, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&execute_ptr), TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr), TX_TRACE_INTERNAL_EVENTS)
 800526c:	4b89      	ldr	r3, [pc, #548]	; (8005494 <_tx_thread_system_resume+0x264>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	663b      	str	r3, [r7, #96]	; 0x60
 8005272:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005274:	2b00      	cmp	r3, #0
 8005276:	d06f      	beq.n	8005358 <_tx_thread_system_resume+0x128>
 8005278:	4b87      	ldr	r3, [pc, #540]	; (8005498 <_tx_thread_system_resume+0x268>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 0301 	and.w	r3, r3, #1
 8005280:	2b00      	cmp	r3, #0
 8005282:	d069      	beq.n	8005358 <_tx_thread_system_resume+0x128>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8005284:	f3ef 8305 	mrs	r3, IPSR
 8005288:	63bb      	str	r3, [r7, #56]	; 0x38
    return(ipsr_value);
 800528a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800528c:	4b83      	ldr	r3, [pc, #524]	; (800549c <_tx_thread_system_resume+0x26c>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4313      	orrs	r3, r2
 8005292:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005294:	4b82      	ldr	r3, [pc, #520]	; (80054a0 <_tx_thread_system_resume+0x270>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	66fb      	str	r3, [r7, #108]	; 0x6c
 800529a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800529c:	2b00      	cmp	r3, #0
 800529e:	d10b      	bne.n	80052b8 <_tx_thread_system_resume+0x88>
 80052a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052a4:	673b      	str	r3, [r7, #112]	; 0x70
 80052a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052aa:	041a      	lsls	r2, r3, #16
 80052ac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80052ae:	4313      	orrs	r3, r2
 80052b0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80052b4:	673b      	str	r3, [r7, #112]	; 0x70
 80052b6:	e00e      	b.n	80052d6 <_tx_thread_system_resume+0xa6>
 80052b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052ba:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 80052be:	d205      	bcs.n	80052cc <_tx_thread_system_resume+0x9c>
 80052c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052c2:	673b      	str	r3, [r7, #112]	; 0x70
 80052c4:	f04f 33ff 	mov.w	r3, #4294967295
 80052c8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80052ca:	e004      	b.n	80052d6 <_tx_thread_system_resume+0xa6>
 80052cc:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 80052d0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80052d2:	2300      	movs	r3, #0
 80052d4:	673b      	str	r3, [r7, #112]	; 0x70
 80052d6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80052d8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80052da:	601a      	str	r2, [r3, #0]
 80052dc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80052de:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80052e0:	605a      	str	r2, [r3, #4]
 80052e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80052e4:	2201      	movs	r2, #1
 80052e6:	609a      	str	r2, [r3, #8]
 80052e8:	4b6e      	ldr	r3, [pc, #440]	; (80054a4 <_tx_thread_system_resume+0x274>)
 80052ea:	681a      	ldr	r2, [r3, #0]
 80052ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80052ee:	60da      	str	r2, [r3, #12]
 80052f0:	687a      	ldr	r2, [r7, #4]
 80052f2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80052f4:	611a      	str	r2, [r3, #16]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80052fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80052fc:	615a      	str	r2, [r3, #20]
 80052fe:	f107 020c 	add.w	r2, r7, #12
 8005302:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005304:	619a      	str	r2, [r3, #24]
 8005306:	4b68      	ldr	r3, [pc, #416]	; (80054a8 <_tx_thread_system_resume+0x278>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	461a      	mov	r2, r3
 800530c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800530e:	61da      	str	r2, [r3, #28]
 8005310:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005312:	3320      	adds	r3, #32
 8005314:	663b      	str	r3, [r7, #96]	; 0x60
 8005316:	4b65      	ldr	r3, [pc, #404]	; (80054ac <_tx_thread_system_resume+0x27c>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800531c:	429a      	cmp	r2, r3
 800531e:	d314      	bcc.n	800534a <_tx_thread_system_resume+0x11a>
 8005320:	4b63      	ldr	r3, [pc, #396]	; (80054b0 <_tx_thread_system_resume+0x280>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	663b      	str	r3, [r7, #96]	; 0x60
 8005326:	4a5b      	ldr	r2, [pc, #364]	; (8005494 <_tx_thread_system_resume+0x264>)
 8005328:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800532a:	6013      	str	r3, [r2, #0]
 800532c:	4b61      	ldr	r3, [pc, #388]	; (80054b4 <_tx_thread_system_resume+0x284>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005332:	621a      	str	r2, [r3, #32]
 8005334:	4b60      	ldr	r3, [pc, #384]	; (80054b8 <_tx_thread_system_resume+0x288>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d00d      	beq.n	8005358 <_tx_thread_system_resume+0x128>
 800533c:	4b5e      	ldr	r3, [pc, #376]	; (80054b8 <_tx_thread_system_resume+0x288>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a5c      	ldr	r2, [pc, #368]	; (80054b4 <_tx_thread_system_resume+0x284>)
 8005342:	6812      	ldr	r2, [r2, #0]
 8005344:	4610      	mov	r0, r2
 8005346:	4798      	blx	r3
 8005348:	e006      	b.n	8005358 <_tx_thread_system_resume+0x128>
 800534a:	4a52      	ldr	r2, [pc, #328]	; (8005494 <_tx_thread_system_resume+0x264>)
 800534c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800534e:	6013      	str	r3, [r2, #0]
 8005350:	4b58      	ldr	r3, [pc, #352]	; (80054b4 <_tx_thread_system_resume+0x284>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005356:	621a      	str	r2, [r3, #32]
#ifdef TX_ENABLE_EVENT_TRACE

    /* Save the time stamp for later comparison to verify that
       the event hasn't been overwritten by the time we have
       computed the next thread to execute.  */
    if (entry_ptr != TX_NULL)
 8005358:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800535a:	2b00      	cmp	r3, #0
 800535c:	d002      	beq.n	8005364 <_tx_thread_system_resume+0x134>
    {

        /* Save time stamp.  */
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
 800535e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005360:	68db      	ldr	r3, [r3, #12]
 8005362:	677b      	str	r3, [r7, #116]	; 0x74
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8005364:	4b55      	ldr	r3, [pc, #340]	; (80054bc <_tx_thread_system_resume+0x28c>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	3b01      	subs	r3, #1
 800536a:	4a54      	ldr	r2, [pc, #336]	; (80054bc <_tx_thread_system_resume+0x28c>)
 800536c:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005372:	2b00      	cmp	r3, #0
 8005374:	f040 80b3 	bne.w	80054de <_tx_thread_system_resume+0x2ae>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800537c:	2b00      	cmp	r3, #0
 800537e:	f000 80c7 	beq.w	8005510 <_tx_thread_system_resume+0x2e0>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005386:	2b00      	cmp	r3, #0
 8005388:	f040 80a2 	bne.w	80054d0 <_tx_thread_system_resume+0x2a0>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2200      	movs	r2, #0
 8005390:	631a      	str	r2, [r3, #48]	; 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005396:	65bb      	str	r3, [r7, #88]	; 0x58
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 8005398:	4a49      	ldr	r2, [pc, #292]	; (80054c0 <_tx_thread_system_resume+0x290>)
 800539a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800539c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053a0:	657b      	str	r3, [r7, #84]	; 0x54
                if (head_ptr == TX_NULL)
 80053a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d164      	bne.n	8005472 <_tx_thread_system_resume+0x242>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 80053a8:	4945      	ldr	r1, [pc, #276]	; (80054c0 <_tx_thread_system_resume+0x290>)
 80053aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80053ac:	687a      	ldr	r2, [r7, #4]
 80053ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	687a      	ldr	r2, [r7, #4]
 80053b6:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	687a      	ldr	r2, [r7, #4]
 80053bc:	625a      	str	r2, [r3, #36]	; 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 80053be:	2201      	movs	r2, #1
 80053c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80053c2:	fa02 f303 	lsl.w	r3, r2, r3
 80053c6:	64fb      	str	r3, [r7, #76]	; 0x4c
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 80053c8:	4b3e      	ldr	r3, [pc, #248]	; (80054c4 <_tx_thread_system_resume+0x294>)
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053ce:	4313      	orrs	r3, r2
 80053d0:	4a3c      	ldr	r2, [pc, #240]	; (80054c4 <_tx_thread_system_resume+0x294>)
 80053d2:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 80053d4:	4b3c      	ldr	r3, [pc, #240]	; (80054c8 <_tx_thread_system_resume+0x298>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80053da:	429a      	cmp	r2, r3
 80053dc:	f080 8098 	bcs.w	8005510 <_tx_thread_system_resume+0x2e0>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 80053e0:	4a39      	ldr	r2, [pc, #228]	; (80054c8 <_tx_thread_system_resume+0x298>)
 80053e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80053e4:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 80053e6:	4b30      	ldr	r3, [pc, #192]	; (80054a8 <_tx_thread_system_resume+0x278>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	60fb      	str	r3, [r7, #12]

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d103      	bne.n	80053fa <_tx_thread_system_resume+0x1ca>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 80053f2:	4a2d      	ldr	r2, [pc, #180]	; (80054a8 <_tx_thread_system_resume+0x278>)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6013      	str	r3, [r2, #0]
 80053f8:	e08a      	b.n	8005510 <_tx_thread_system_resume+0x2e0>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053fe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005400:	429a      	cmp	r2, r3
 8005402:	f080 8085 	bcs.w	8005510 <_tx_thread_system_resume+0x2e0>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 8005406:	4a28      	ldr	r2, [pc, #160]	; (80054a8 <_tx_thread_system_resume+0x278>)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6013      	str	r3, [r2, #0]
#ifdef TX_ENABLE_EVENT_TRACE

                                /* Check that the event time stamp is unchanged.  A different
                                   timestamp means that a later event wrote over the thread
                                   resume event. In that case, do nothing here.  */
                                if (entry_ptr != TX_NULL)
 800540c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800540e:	2b00      	cmp	r3, #0
 8005410:	d009      	beq.n	8005426 <_tx_thread_system_resume+0x1f6>
                                {

                                    /* Is the timestamp the same?  */
                                    if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 8005412:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005414:	68db      	ldr	r3, [r3, #12]
 8005416:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8005418:	429a      	cmp	r2, r3
 800541a:	d104      	bne.n	8005426 <_tx_thread_system_resume+0x1f6>
                                    {

                                        /* Timestamp is the same, set the "next thread pointer" to NULL. This can
                                           be used by the trace analysis tool to show idle system conditions.  */
                                        entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
 800541c:	4b22      	ldr	r3, [pc, #136]	; (80054a8 <_tx_thread_system_resume+0x278>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	461a      	mov	r2, r3
 8005422:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005424:	61da      	str	r2, [r3, #28]
 8005426:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005428:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800542a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800542c:	f383 8810 	msr	PRIMASK, r3
}
 8005430:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8005432:	4b22      	ldr	r3, [pc, #136]	; (80054bc <_tx_thread_system_resume+0x28c>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	64bb      	str	r3, [r7, #72]	; 0x48
                                if (combined_flags == ((ULONG) 0))
 8005438:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800543a:	2b00      	cmp	r3, #0
 800543c:	f040 80a1 	bne.w	8005582 <_tx_thread_system_resume+0x352>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8005440:	4b22      	ldr	r3, [pc, #136]	; (80054cc <_tx_thread_system_resume+0x29c>)
 8005442:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005446:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8005448:	f3ef 8305 	mrs	r3, IPSR
 800544c:	633b      	str	r3, [r7, #48]	; 0x30
    return(ipsr_value);
 800544e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    if (__get_ipsr_value() == 0)
 8005450:	2b00      	cmp	r3, #0
 8005452:	f040 8098 	bne.w	8005586 <_tx_thread_system_resume+0x356>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005456:	f3ef 8310 	mrs	r3, PRIMASK
 800545a:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 800545c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
        interrupt_save = __get_interrupt_posture();
 800545e:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSIE  i": : : "memory");
 8005460:	b662      	cpsie	i
}
 8005462:	bf00      	nop
 8005464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005466:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800546a:	f383 8810 	msr	PRIMASK, r3
}
 800546e:	bf00      	nop
}
 8005470:	e089      	b.n	8005586 <_tx_thread_system_resume+0x356>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 8005472:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005476:	653b      	str	r3, [r7, #80]	; 0x50
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 8005478:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800547a:	687a      	ldr	r2, [r7, #4]
 800547c:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 800547e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005488:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800548e:	621a      	str	r2, [r3, #32]
 8005490:	e03e      	b.n	8005510 <_tx_thread_system_resume+0x2e0>
 8005492:	bf00      	nop
 8005494:	20001498 	.word	0x20001498
 8005498:	2000149c 	.word	0x2000149c
 800549c:	20000014 	.word	0x20000014
 80054a0:	20000e7c 	.word	0x20000e7c
 80054a4:	e0001004 	.word	0xe0001004
 80054a8:	20000e80 	.word	0x20000e80
 80054ac:	20001494 	.word	0x20001494
 80054b0:	20001490 	.word	0x20001490
 80054b4:	20001484 	.word	0x20001484
 80054b8:	200014a0 	.word	0x200014a0
 80054bc:	20000f14 	.word	0x20000f14
 80054c0:	20000e94 	.word	0x20000e94
 80054c4:	20000e8c 	.word	0x20000e8c
 80054c8:	20000e90 	.word	0x20000e90
 80054cc:	e000ed04 	.word	0xe000ed04
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2200      	movs	r2, #0
 80054d4:	635a      	str	r2, [r3, #52]	; 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2203      	movs	r2, #3
 80054da:	631a      	str	r2, [r3, #48]	; 0x30
 80054dc:	e018      	b.n	8005510 <_tx_thread_system_resume+0x2e0>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d014      	beq.n	8005510 <_tx_thread_system_resume+0x2e0>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054ea:	2b02      	cmp	r3, #2
 80054ec:	d010      	beq.n	8005510 <_tx_thread_system_resume+0x2e0>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d106      	bne.n	8005504 <_tx_thread_system_resume+0x2d4>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	639a      	str	r2, [r3, #56]	; 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2200      	movs	r2, #0
 8005500:	631a      	str	r2, [r3, #48]	; 0x30
 8005502:	e005      	b.n	8005510 <_tx_thread_system_resume+0x2e0>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2200      	movs	r2, #0
 8005508:	635a      	str	r2, [r3, #52]	; 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2203      	movs	r2, #3
 800550e:	631a      	str	r2, [r3, #48]	; 0x30
#ifdef TX_ENABLE_EVENT_TRACE

    /* Check that the event time stamp is unchanged.  A different
       timestamp means that a later event wrote over the thread
       resume event. In that case, do nothing here.  */
    if (entry_ptr != TX_NULL)
 8005510:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005512:	2b00      	cmp	r3, #0
 8005514:	d009      	beq.n	800552a <_tx_thread_system_resume+0x2fa>
    {

        /* Is the timestamp the same?  */
        if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 8005516:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005518:	68db      	ldr	r3, [r3, #12]
 800551a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800551c:	429a      	cmp	r2, r3
 800551e:	d104      	bne.n	800552a <_tx_thread_system_resume+0x2fa>
            /* Timestamp is the same, set the "next thread pointer" to NULL. This can
               be used by the trace analysis tool to show idle system conditions.  */
#ifdef TX_MISRA_ENABLE
            entry_ptr -> tx_trace_buffer_entry_info_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
#else
            entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
 8005520:	4b1c      	ldr	r3, [pc, #112]	; (8005594 <_tx_thread_system_resume+0x364>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	461a      	mov	r2, r3
 8005526:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005528:	61da      	str	r2, [r3, #28]
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800552a:	4b1b      	ldr	r3, [pc, #108]	; (8005598 <_tx_thread_system_resume+0x368>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	647b      	str	r3, [r7, #68]	; 0x44
 8005530:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005532:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005534:	6a3b      	ldr	r3, [r7, #32]
 8005536:	f383 8810 	msr	PRIMASK, r3
}
 800553a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800553c:	4b15      	ldr	r3, [pc, #84]	; (8005594 <_tx_thread_system_resume+0x364>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005542:	429a      	cmp	r2, r3
 8005544:	d022      	beq.n	800558c <_tx_thread_system_resume+0x35c>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8005546:	4b15      	ldr	r3, [pc, #84]	; (800559c <_tx_thread_system_resume+0x36c>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	64bb      	str	r3, [r7, #72]	; 0x48
        if (combined_flags == ((ULONG) 0))
 800554c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800554e:	2b00      	cmp	r3, #0
 8005550:	d11c      	bne.n	800558c <_tx_thread_system_resume+0x35c>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8005552:	4b13      	ldr	r3, [pc, #76]	; (80055a0 <_tx_thread_system_resume+0x370>)
 8005554:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005558:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800555a:	f3ef 8305 	mrs	r3, IPSR
 800555e:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8005560:	69fb      	ldr	r3, [r7, #28]
    if (__get_ipsr_value() == 0)
 8005562:	2b00      	cmp	r3, #0
 8005564:	d111      	bne.n	800558a <_tx_thread_system_resume+0x35a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005566:	f3ef 8310 	mrs	r3, PRIMASK
 800556a:	61bb      	str	r3, [r7, #24]
    return(posture);
 800556c:	69bb      	ldr	r3, [r7, #24]
        interrupt_save = __get_interrupt_posture();
 800556e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8005570:	b662      	cpsie	i
}
 8005572:	bf00      	nop
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	f383 8810 	msr	PRIMASK, r3
}
 800557e:	bf00      	nop
}
 8005580:	e003      	b.n	800558a <_tx_thread_system_resume+0x35a>
                                return;
 8005582:	bf00      	nop
 8005584:	e002      	b.n	800558c <_tx_thread_system_resume+0x35c>
 8005586:	bf00      	nop
 8005588:	e000      	b.n	800558c <_tx_thread_system_resume+0x35c>
 800558a:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 800558c:	3778      	adds	r7, #120	; 0x78
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
 8005592:	bf00      	nop
 8005594:	20000e80 	.word	0x20000e80
 8005598:	20000e7c 	.word	0x20000e7c
 800559c:	20000f14 	.word	0x20000f14
 80055a0:	e000ed04 	.word	0xe000ed04

080055a4 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b0a4      	sub	sp, #144	; 0x90
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
ULONG           timeout;
#endif

#ifdef TX_ENABLE_EVENT_TRACE
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
 80055ac:	2300      	movs	r3, #0
 80055ae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 80055b2:	4b98      	ldr	r3, [pc, #608]	; (8005814 <_tx_thread_system_suspend+0x270>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80055ba:	f3ef 8310 	mrs	r3, PRIMASK
 80055be:	653b      	str	r3, [r7, #80]	; 0x50
    return(posture);
 80055c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    int_posture = __get_interrupt_posture();
 80055c2:	64fb      	str	r3, [r7, #76]	; 0x4c
    __asm__ volatile ("CPSID i" : : : "memory");
 80055c4:	b672      	cpsid	i
    return(int_posture);
 80055c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 80055c8:	67fb      	str	r3, [r7, #124]	; 0x7c

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 80055ca:	687a      	ldr	r2, [r7, #4]
 80055cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d112      	bne.n	80055fa <_tx_thread_system_suspend+0x56>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055d8:	67bb      	str	r3, [r7, #120]	; 0x78

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 80055da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d008      	beq.n	80055f2 <_tx_thread_system_suspend+0x4e>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 80055e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80055e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055e6:	d004      	beq.n	80055f2 <_tx_thread_system_suspend+0x4e>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	334c      	adds	r3, #76	; 0x4c
 80055ec:	4618      	mov	r0, r3
 80055ee:	f000 fb83 	bl	8005cf8 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	69db      	ldr	r3, [r3, #28]
 80055f6:	4a88      	ldr	r2, [pc, #544]	; (8005818 <_tx_thread_system_suspend+0x274>)
 80055f8:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 80055fa:	4b88      	ldr	r3, [pc, #544]	; (800581c <_tx_thread_system_suspend+0x278>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	3b01      	subs	r3, #1
 8005600:	4a86      	ldr	r2, [pc, #536]	; (800581c <_tx_thread_system_suspend+0x278>)
 8005602:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005608:	2b01      	cmp	r3, #1
 800560a:	f040 817d 	bne.w	8005908 <_tx_thread_system_suspend+0x364>
        TX_EL_THREAD_STATUS_CHANGE_INSERT(thread_ptr, thread_ptr -> tx_thread_state)

#ifdef TX_ENABLE_EVENT_TRACE

        /* If trace is enabled, save the current event pointer.  */
        entry_ptr =  _tx_trace_buffer_current_ptr;
 800560e:	4b84      	ldr	r3, [pc, #528]	; (8005820 <_tx_thread_system_suspend+0x27c>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	677b      	str	r3, [r7, #116]	; 0x74
#endif

        /* Log the thread status change.  */
        TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_SUSPEND, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&priority), TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr), TX_TRACE_INTERNAL_EVENTS)
 8005614:	4b82      	ldr	r3, [pc, #520]	; (8005820 <_tx_thread_system_suspend+0x27c>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	673b      	str	r3, [r7, #112]	; 0x70
 800561a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800561c:	2b00      	cmp	r3, #0
 800561e:	d07c      	beq.n	800571a <_tx_thread_system_suspend+0x176>
 8005620:	4b80      	ldr	r3, [pc, #512]	; (8005824 <_tx_thread_system_suspend+0x280>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f003 0301 	and.w	r3, r3, #1
 8005628:	2b00      	cmp	r3, #0
 800562a:	d076      	beq.n	800571a <_tx_thread_system_suspend+0x176>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800562c:	f3ef 8305 	mrs	r3, IPSR
 8005630:	64bb      	str	r3, [r7, #72]	; 0x48
    return(ipsr_value);
 8005632:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005634:	4b7c      	ldr	r3, [pc, #496]	; (8005828 <_tx_thread_system_suspend+0x284>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4313      	orrs	r3, r2
 800563a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800563c:	4b75      	ldr	r3, [pc, #468]	; (8005814 <_tx_thread_system_suspend+0x270>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005644:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005646:	2b00      	cmp	r3, #0
 8005648:	d110      	bne.n	800566c <_tx_thread_system_suspend+0xc8>
 800564a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800564e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005650:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005654:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005658:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800565a:	041a      	lsls	r2, r3, #16
 800565c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005660:	4313      	orrs	r3, r2
 8005662:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005666:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800566a:	e013      	b.n	8005694 <_tx_thread_system_suspend+0xf0>
 800566c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800566e:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8005672:	d208      	bcs.n	8005686 <_tx_thread_system_suspend+0xe2>
 8005674:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005678:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800567c:	f04f 33ff 	mov.w	r3, #4294967295
 8005680:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005684:	e006      	b.n	8005694 <_tx_thread_system_suspend+0xf0>
 8005686:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 800568a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800568e:	2300      	movs	r3, #0
 8005690:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005694:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8005698:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800569a:	601a      	str	r2, [r3, #0]
 800569c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800569e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80056a2:	605a      	str	r2, [r3, #4]
 80056a4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80056a6:	2202      	movs	r2, #2
 80056a8:	609a      	str	r2, [r3, #8]
 80056aa:	4b60      	ldr	r3, [pc, #384]	; (800582c <_tx_thread_system_suspend+0x288>)
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80056b0:	60da      	str	r2, [r3, #12]
 80056b2:	687a      	ldr	r2, [r7, #4]
 80056b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80056b6:	611a      	str	r2, [r3, #16]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056bc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80056be:	615a      	str	r2, [r3, #20]
 80056c0:	f107 0208 	add.w	r2, r7, #8
 80056c4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80056c6:	619a      	str	r2, [r3, #24]
 80056c8:	4b59      	ldr	r3, [pc, #356]	; (8005830 <_tx_thread_system_suspend+0x28c>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	461a      	mov	r2, r3
 80056ce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80056d0:	61da      	str	r2, [r3, #28]
 80056d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80056d4:	3320      	adds	r3, #32
 80056d6:	673b      	str	r3, [r7, #112]	; 0x70
 80056d8:	4b56      	ldr	r3, [pc, #344]	; (8005834 <_tx_thread_system_suspend+0x290>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80056de:	429a      	cmp	r2, r3
 80056e0:	d314      	bcc.n	800570c <_tx_thread_system_suspend+0x168>
 80056e2:	4b55      	ldr	r3, [pc, #340]	; (8005838 <_tx_thread_system_suspend+0x294>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	673b      	str	r3, [r7, #112]	; 0x70
 80056e8:	4a4d      	ldr	r2, [pc, #308]	; (8005820 <_tx_thread_system_suspend+0x27c>)
 80056ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80056ec:	6013      	str	r3, [r2, #0]
 80056ee:	4b53      	ldr	r3, [pc, #332]	; (800583c <_tx_thread_system_suspend+0x298>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80056f4:	621a      	str	r2, [r3, #32]
 80056f6:	4b52      	ldr	r3, [pc, #328]	; (8005840 <_tx_thread_system_suspend+0x29c>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d00d      	beq.n	800571a <_tx_thread_system_suspend+0x176>
 80056fe:	4b50      	ldr	r3, [pc, #320]	; (8005840 <_tx_thread_system_suspend+0x29c>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a4e      	ldr	r2, [pc, #312]	; (800583c <_tx_thread_system_suspend+0x298>)
 8005704:	6812      	ldr	r2, [r2, #0]
 8005706:	4610      	mov	r0, r2
 8005708:	4798      	blx	r3
 800570a:	e006      	b.n	800571a <_tx_thread_system_suspend+0x176>
 800570c:	4a44      	ldr	r2, [pc, #272]	; (8005820 <_tx_thread_system_suspend+0x27c>)
 800570e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005710:	6013      	str	r3, [r2, #0]
 8005712:	4b4a      	ldr	r3, [pc, #296]	; (800583c <_tx_thread_system_suspend+0x298>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8005718:	621a      	str	r2, [r3, #32]
#ifdef TX_ENABLE_EVENT_TRACE

        /* Save the time stamp for later comparison to verify that
           the event hasn't been overwritten by the time we have
           computed the next thread to execute.  */
        if (entry_ptr != TX_NULL)
 800571a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800571c:	2b00      	cmp	r3, #0
 800571e:	d003      	beq.n	8005728 <_tx_thread_system_suspend+0x184>
        {

            /* Save time stamp.  */
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
 8005720:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	639a      	str	r2, [r3, #56]	; 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005732:	60bb      	str	r3, [r7, #8]

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6a1b      	ldr	r3, [r3, #32]
 8005738:	66bb      	str	r3, [r7, #104]	; 0x68

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 800573a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	429a      	cmp	r2, r3
 8005740:	d016      	beq.n	8005770 <_tx_thread_system_suspend+0x1cc>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005746:	657b      	str	r3, [r7, #84]	; 0x54

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 8005748:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800574a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800574c:	625a      	str	r2, [r3, #36]	; 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 800574e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005750:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005752:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	4a3b      	ldr	r2, [pc, #236]	; (8005844 <_tx_thread_system_suspend+0x2a0>)
 8005758:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800575c:	687a      	ldr	r2, [r7, #4]
 800575e:	429a      	cmp	r2, r3
 8005760:	f040 8085 	bne.w	800586e <_tx_thread_system_suspend+0x2ca>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	4937      	ldr	r1, [pc, #220]	; (8005844 <_tx_thread_system_suspend+0x2a0>)
 8005768:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800576a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800576e:	e07e      	b.n	800586e <_tx_thread_system_suspend+0x2ca>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	4a34      	ldr	r2, [pc, #208]	; (8005844 <_tx_thread_system_suspend+0x2a0>)
 8005774:	2100      	movs	r1, #0
 8005776:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	2201      	movs	r2, #1
 800577e:	fa02 f303 	lsl.w	r3, r2, r3
 8005782:	667b      	str	r3, [r7, #100]	; 0x64
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 8005784:	4b30      	ldr	r3, [pc, #192]	; (8005848 <_tx_thread_system_suspend+0x2a4>)
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800578a:	43db      	mvns	r3, r3
 800578c:	4013      	ands	r3, r2
 800578e:	4a2e      	ldr	r2, [pc, #184]	; (8005848 <_tx_thread_system_suspend+0x2a4>)
 8005790:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 8005792:	2300      	movs	r3, #0
 8005794:	663b      	str	r3, [r7, #96]	; 0x60
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 8005796:	4b2c      	ldr	r3, [pc, #176]	; (8005848 <_tx_thread_system_suspend+0x2a4>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 800579c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d158      	bne.n	8005854 <_tx_thread_system_suspend+0x2b0>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 80057a2:	4b2a      	ldr	r3, [pc, #168]	; (800584c <_tx_thread_system_suspend+0x2a8>)
 80057a4:	2220      	movs	r2, #32
 80057a6:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 80057a8:	4b21      	ldr	r3, [pc, #132]	; (8005830 <_tx_thread_system_suspend+0x28c>)
 80057aa:	2200      	movs	r2, #0
 80057ac:	601a      	str	r2, [r3, #0]
#ifdef TX_ENABLE_EVENT_TRACE

                /* Check that the event time stamp is unchanged.  A different
                   timestamp means that a later event wrote over the thread
                   suspend event. In that case, do nothing here.  */
                if (entry_ptr != TX_NULL)
 80057ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d008      	beq.n	80057c6 <_tx_thread_system_suspend+0x222>
                {

                    /* Is the timestamp the same?  */
                    if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 80057b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80057b6:	68db      	ldr	r3, [r3, #12]
 80057b8:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80057bc:	429a      	cmp	r2, r3
 80057be:	d102      	bne.n	80057c6 <_tx_thread_system_suspend+0x222>
                    {

                        /* Timestamp is the same, set the "next thread pointer" to the new value of the
                           next thread to execute. This can be used by the trace analysis tool to keep
                           track of next thread execution.  */
                        entry_ptr -> tx_trace_buffer_entry_information_field_4 =  0;
 80057c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80057c2:	2200      	movs	r2, #0
 80057c4:	61da      	str	r2, [r3, #28]
 80057c6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80057c8:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80057ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80057cc:	f383 8810 	msr	PRIMASK, r3
}
 80057d0:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80057d2:	4b12      	ldr	r3, [pc, #72]	; (800581c <_tx_thread_system_suspend+0x278>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	65bb      	str	r3, [r7, #88]	; 0x58
                if (combined_flags == ((ULONG) 0))
 80057d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80057da:	2b00      	cmp	r3, #0
 80057dc:	f040 80bf 	bne.w	800595e <_tx_thread_system_suspend+0x3ba>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80057e0:	4b1b      	ldr	r3, [pc, #108]	; (8005850 <_tx_thread_system_suspend+0x2ac>)
 80057e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057e6:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80057e8:	f3ef 8305 	mrs	r3, IPSR
 80057ec:	643b      	str	r3, [r7, #64]	; 0x40
    return(ipsr_value);
 80057ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    if (__get_ipsr_value() == 0)
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d10c      	bne.n	800580e <_tx_thread_system_suspend+0x26a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80057f4:	f3ef 8310 	mrs	r3, PRIMASK
 80057f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    return(posture);
 80057fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
        interrupt_save = __get_interrupt_posture();
 80057fc:	63bb      	str	r3, [r7, #56]	; 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 80057fe:	b662      	cpsie	i
}
 8005800:	bf00      	nop
 8005802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005804:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005806:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005808:	f383 8810 	msr	PRIMASK, r3
}
 800580c:	bf00      	nop
}
 800580e:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 8005810:	e0a5      	b.n	800595e <_tx_thread_system_suspend+0x3ba>
 8005812:	bf00      	nop
 8005814:	20000e7c 	.word	0x20000e7c
 8005818:	20001480 	.word	0x20001480
 800581c:	20000f14 	.word	0x20000f14
 8005820:	20001498 	.word	0x20001498
 8005824:	2000149c 	.word	0x2000149c
 8005828:	20000014 	.word	0x20000014
 800582c:	e0001004 	.word	0xe0001004
 8005830:	20000e80 	.word	0x20000e80
 8005834:	20001494 	.word	0x20001494
 8005838:	20001490 	.word	0x20001490
 800583c:	20001484 	.word	0x20001484
 8005840:	200014a0 	.word	0x200014a0
 8005844:	20000e94 	.word	0x20000e94
 8005848:	20000e8c 	.word	0x20000e8c
 800584c:	20000e90 	.word	0x20000e90
 8005850:	e000ed04 	.word	0xe000ed04
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8005854:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005856:	fa93 f3a3 	rbit	r3, r3
 800585a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800585c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800585e:	fab3 f383 	clz	r3, r3
 8005862:	667b      	str	r3, [r7, #100]	; 0x64

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 8005864:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005866:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005868:	4413      	add	r3, r2
 800586a:	4a41      	ldr	r2, [pc, #260]	; (8005970 <_tx_thread_system_suspend+0x3cc>)
 800586c:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 800586e:	4b41      	ldr	r3, [pc, #260]	; (8005974 <_tx_thread_system_suspend+0x3d0>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	687a      	ldr	r2, [r7, #4]
 8005874:	429a      	cmp	r2, r3
 8005876:	d139      	bne.n	80058ec <_tx_thread_system_suspend+0x348>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8005878:	4b3d      	ldr	r3, [pc, #244]	; (8005970 <_tx_thread_system_suspend+0x3cc>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a3e      	ldr	r2, [pc, #248]	; (8005978 <_tx_thread_system_suspend+0x3d4>)
 800587e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005882:	4a3c      	ldr	r2, [pc, #240]	; (8005974 <_tx_thread_system_suspend+0x3d0>)
 8005884:	6013      	str	r3, [r2, #0]
#ifdef TX_ENABLE_EVENT_TRACE

            /* Check that the event time stamp is unchanged.  A different
               timestamp means that a later event wrote over the thread
               suspend event. In that case, do nothing here.  */
            if (entry_ptr != TX_NULL)
 8005886:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005888:	2b00      	cmp	r3, #0
 800588a:	d00a      	beq.n	80058a2 <_tx_thread_system_suspend+0x2fe>
            {

                /* Is the timestamp the same?  */
                if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 800588c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8005894:	429a      	cmp	r2, r3
 8005896:	d104      	bne.n	80058a2 <_tx_thread_system_suspend+0x2fe>
                {

                    /* Timestamp is the same, set the "next thread pointer" to the new value of the
                       next thread to execute. This can be used by the trace analysis tool to keep
                       track of next thread execution.  */
                    entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
 8005898:	4b36      	ldr	r3, [pc, #216]	; (8005974 <_tx_thread_system_suspend+0x3d0>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	461a      	mov	r2, r3
 800589e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80058a0:	61da      	str	r2, [r3, #28]
 80058a2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80058a4:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80058a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058a8:	f383 8810 	msr	PRIMASK, r3
}
 80058ac:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80058ae:	4b33      	ldr	r3, [pc, #204]	; (800597c <_tx_thread_system_suspend+0x3d8>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	65bb      	str	r3, [r7, #88]	; 0x58
            if (combined_flags == ((ULONG) 0))
 80058b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d153      	bne.n	8005962 <_tx_thread_system_suspend+0x3be>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80058ba:	4b31      	ldr	r3, [pc, #196]	; (8005980 <_tx_thread_system_suspend+0x3dc>)
 80058bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80058c0:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80058c2:	f3ef 8305 	mrs	r3, IPSR
 80058c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(ipsr_value);
 80058c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    if (__get_ipsr_value() == 0)
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d10c      	bne.n	80058e8 <_tx_thread_system_suspend+0x344>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80058ce:	f3ef 8310 	mrs	r3, PRIMASK
 80058d2:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 80058d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
        interrupt_save = __get_interrupt_posture();
 80058d6:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 80058d8:	b662      	cpsie	i
}
 80058da:	bf00      	nop
 80058dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058de:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80058e0:	6a3b      	ldr	r3, [r7, #32]
 80058e2:	f383 8810 	msr	PRIMASK, r3
}
 80058e6:	bf00      	nop
}
 80058e8:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 80058ea:	e03a      	b.n	8005962 <_tx_thread_system_suspend+0x3be>
#ifdef TX_ENABLE_EVENT_TRACE

         /* Check that the event time stamp is unchanged.  A different
            timestamp means that a later event wrote over the thread
            suspend event. In that case, do nothing here.  */
         if (entry_ptr != TX_NULL)
 80058ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d00a      	beq.n	8005908 <_tx_thread_system_suspend+0x364>
         {

            /* Is the timestamp the same?  */
            if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 80058f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80058f4:	68db      	ldr	r3, [r3, #12]
 80058f6:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d104      	bne.n	8005908 <_tx_thread_system_suspend+0x364>
                   next thread to execute. This can be used by the trace analysis tool to keep
                   track of next thread execution.  */
#ifdef TX_MISRA_ENABLE
                entry_ptr -> tx_trace_buffer_entry_info_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
#else
                entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
 80058fe:	4b1d      	ldr	r3, [pc, #116]	; (8005974 <_tx_thread_system_suspend+0x3d0>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	461a      	mov	r2, r3
 8005904:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005906:	61da      	str	r2, [r3, #28]
 8005908:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800590a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800590c:	69fb      	ldr	r3, [r7, #28]
 800590e:	f383 8810 	msr	PRIMASK, r3
}
 8005912:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8005914:	4b17      	ldr	r3, [pc, #92]	; (8005974 <_tx_thread_system_suspend+0x3d0>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800591c:	429a      	cmp	r2, r3
 800591e:	d022      	beq.n	8005966 <_tx_thread_system_suspend+0x3c2>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8005920:	4b16      	ldr	r3, [pc, #88]	; (800597c <_tx_thread_system_suspend+0x3d8>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	65bb      	str	r3, [r7, #88]	; 0x58
        if (combined_flags == ((ULONG) 0))
 8005926:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005928:	2b00      	cmp	r3, #0
 800592a:	d11c      	bne.n	8005966 <_tx_thread_system_suspend+0x3c2>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800592c:	4b14      	ldr	r3, [pc, #80]	; (8005980 <_tx_thread_system_suspend+0x3dc>)
 800592e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005932:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8005934:	f3ef 8305 	mrs	r3, IPSR
 8005938:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800593a:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 800593c:	2b00      	cmp	r3, #0
 800593e:	d10c      	bne.n	800595a <_tx_thread_system_suspend+0x3b6>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005940:	f3ef 8310 	mrs	r3, PRIMASK
 8005944:	617b      	str	r3, [r7, #20]
    return(posture);
 8005946:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 8005948:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800594a:	b662      	cpsie	i
}
 800594c:	bf00      	nop
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f383 8810 	msr	PRIMASK, r3
}
 8005958:	bf00      	nop
}
 800595a:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 800595c:	e003      	b.n	8005966 <_tx_thread_system_suspend+0x3c2>
                return;
 800595e:	bf00      	nop
 8005960:	e002      	b.n	8005968 <_tx_thread_system_suspend+0x3c4>
            return;
 8005962:	bf00      	nop
 8005964:	e000      	b.n	8005968 <_tx_thread_system_suspend+0x3c4>
    return;
 8005966:	bf00      	nop
}
 8005968:	3790      	adds	r7, #144	; 0x90
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}
 800596e:	bf00      	nop
 8005970:	20000e90 	.word	0x20000e90
 8005974:	20000e80 	.word	0x20000e80
 8005978:	20000e94 	.word	0x20000e94
 800597c:	20000f14 	.word	0x20000f14
 8005980:	e000ed04 	.word	0xe000ed04

08005984 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b08e      	sub	sp, #56	; 0x38
 8005988:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800598a:	4b5f      	ldr	r3, [pc, #380]	; (8005b08 <_tx_thread_time_slice+0x184>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005990:	f3ef 8310 	mrs	r3, PRIMASK
 8005994:	61bb      	str	r3, [r7, #24]
    return(posture);
 8005996:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8005998:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800599a:	b672      	cpsid	i
    return(int_posture);
 800599c:	697b      	ldr	r3, [r7, #20]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 800599e:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 80059a0:	4b5a      	ldr	r3, [pc, #360]	; (8005b0c <_tx_thread_time_slice+0x188>)
 80059a2:	2200      	movs	r2, #0
 80059a4:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d024      	beq.n	80059f6 <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d120      	bne.n	80059f6 <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 80059b4:	687a      	ldr	r2, [r7, #4]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	69d2      	ldr	r2, [r2, #28]
 80059ba:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	699b      	ldr	r3, [r3, #24]
 80059c0:	4a53      	ldr	r2, [pc, #332]	; (8005b10 <_tx_thread_time_slice+0x18c>)
 80059c2:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6a1a      	ldr	r2, [r3, #32]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	429a      	cmp	r2, r3
 80059cc:	d013      	beq.n	80059f6 <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d10d      	bne.n	80059f6 <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059e0:	6a12      	ldr	r2, [r2, #32]
 80059e2:	494c      	ldr	r1, [pc, #304]	; (8005b14 <_tx_thread_time_slice+0x190>)
 80059e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 80059e8:	4b4b      	ldr	r3, [pc, #300]	; (8005b18 <_tx_thread_time_slice+0x194>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a49      	ldr	r2, [pc, #292]	; (8005b14 <_tx_thread_time_slice+0x190>)
 80059ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059f2:	4a4a      	ldr	r2, [pc, #296]	; (8005b1c <_tx_thread_time_slice+0x198>)
 80059f4:	6013      	str	r3, [r2, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80059f6:	f3ef 8305 	mrs	r3, IPSR
 80059fa:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 80059fc:	693a      	ldr	r2, [r7, #16]
    }

#ifdef TX_ENABLE_EVENT_TRACE

    /* Pickup the volatile information.  */
    system_state =  TX_THREAD_GET_SYSTEM_STATE();
 80059fe:	4b48      	ldr	r3, [pc, #288]	; (8005b20 <_tx_thread_time_slice+0x19c>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4313      	orrs	r3, r2
 8005a04:	62bb      	str	r3, [r7, #40]	; 0x28
    preempt_disable =  _tx_thread_preempt_disable;
 8005a06:	4b47      	ldr	r3, [pc, #284]	; (8005b24 <_tx_thread_time_slice+0x1a0>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_TIME_SLICE, _tx_thread_execute_ptr, system_state, preempt_disable, TX_POINTER_TO_ULONG_CONVERT(&thread_ptr), TX_TRACE_INTERNAL_EVENTS)
 8005a0c:	4b46      	ldr	r3, [pc, #280]	; (8005b28 <_tx_thread_time_slice+0x1a4>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	623b      	str	r3, [r7, #32]
 8005a12:	6a3b      	ldr	r3, [r7, #32]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d06d      	beq.n	8005af4 <_tx_thread_time_slice+0x170>
 8005a18:	4b44      	ldr	r3, [pc, #272]	; (8005b2c <_tx_thread_time_slice+0x1a8>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f003 0301 	and.w	r3, r3, #1
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d067      	beq.n	8005af4 <_tx_thread_time_slice+0x170>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8005a24:	f3ef 8305 	mrs	r3, IPSR
 8005a28:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	4b3c      	ldr	r3, [pc, #240]	; (8005b20 <_tx_thread_time_slice+0x19c>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4313      	orrs	r3, r2
 8005a32:	61fb      	str	r3, [r7, #28]
 8005a34:	4b34      	ldr	r3, [pc, #208]	; (8005b08 <_tx_thread_time_slice+0x184>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	633b      	str	r3, [r7, #48]	; 0x30
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d10b      	bne.n	8005a58 <_tx_thread_time_slice+0xd4>
 8005a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a44:	637b      	str	r3, [r7, #52]	; 0x34
 8005a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a4a:	041a      	lsls	r2, r3, #16
 8005a4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005a54:	637b      	str	r3, [r7, #52]	; 0x34
 8005a56:	e00e      	b.n	8005a76 <_tx_thread_time_slice+0xf2>
 8005a58:	69fb      	ldr	r3, [r7, #28]
 8005a5a:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8005a5e:	d205      	bcs.n	8005a6c <_tx_thread_time_slice+0xe8>
 8005a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a62:	637b      	str	r3, [r7, #52]	; 0x34
 8005a64:	f04f 33ff 	mov.w	r3, #4294967295
 8005a68:	633b      	str	r3, [r7, #48]	; 0x30
 8005a6a:	e004      	b.n	8005a76 <_tx_thread_time_slice+0xf2>
 8005a6c:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 8005a70:	633b      	str	r3, [r7, #48]	; 0x30
 8005a72:	2300      	movs	r3, #0
 8005a74:	637b      	str	r3, [r7, #52]	; 0x34
 8005a76:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a78:	6a3b      	ldr	r3, [r7, #32]
 8005a7a:	601a      	str	r2, [r3, #0]
 8005a7c:	6a3b      	ldr	r3, [r7, #32]
 8005a7e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005a80:	605a      	str	r2, [r3, #4]
 8005a82:	6a3b      	ldr	r3, [r7, #32]
 8005a84:	2205      	movs	r2, #5
 8005a86:	609a      	str	r2, [r3, #8]
 8005a88:	4b29      	ldr	r3, [pc, #164]	; (8005b30 <_tx_thread_time_slice+0x1ac>)
 8005a8a:	681a      	ldr	r2, [r3, #0]
 8005a8c:	6a3b      	ldr	r3, [r7, #32]
 8005a8e:	60da      	str	r2, [r3, #12]
 8005a90:	4b22      	ldr	r3, [pc, #136]	; (8005b1c <_tx_thread_time_slice+0x198>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	461a      	mov	r2, r3
 8005a96:	6a3b      	ldr	r3, [r7, #32]
 8005a98:	611a      	str	r2, [r3, #16]
 8005a9a:	6a3b      	ldr	r3, [r7, #32]
 8005a9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a9e:	615a      	str	r2, [r3, #20]
 8005aa0:	6a3b      	ldr	r3, [r7, #32]
 8005aa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005aa4:	619a      	str	r2, [r3, #24]
 8005aa6:	1d3a      	adds	r2, r7, #4
 8005aa8:	6a3b      	ldr	r3, [r7, #32]
 8005aaa:	61da      	str	r2, [r3, #28]
 8005aac:	6a3b      	ldr	r3, [r7, #32]
 8005aae:	3320      	adds	r3, #32
 8005ab0:	623b      	str	r3, [r7, #32]
 8005ab2:	4b20      	ldr	r3, [pc, #128]	; (8005b34 <_tx_thread_time_slice+0x1b0>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	6a3a      	ldr	r2, [r7, #32]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d314      	bcc.n	8005ae6 <_tx_thread_time_slice+0x162>
 8005abc:	4b1e      	ldr	r3, [pc, #120]	; (8005b38 <_tx_thread_time_slice+0x1b4>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	623b      	str	r3, [r7, #32]
 8005ac2:	4a19      	ldr	r2, [pc, #100]	; (8005b28 <_tx_thread_time_slice+0x1a4>)
 8005ac4:	6a3b      	ldr	r3, [r7, #32]
 8005ac6:	6013      	str	r3, [r2, #0]
 8005ac8:	4b1c      	ldr	r3, [pc, #112]	; (8005b3c <_tx_thread_time_slice+0x1b8>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	6a3a      	ldr	r2, [r7, #32]
 8005ace:	621a      	str	r2, [r3, #32]
 8005ad0:	4b1b      	ldr	r3, [pc, #108]	; (8005b40 <_tx_thread_time_slice+0x1bc>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d00d      	beq.n	8005af4 <_tx_thread_time_slice+0x170>
 8005ad8:	4b19      	ldr	r3, [pc, #100]	; (8005b40 <_tx_thread_time_slice+0x1bc>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a17      	ldr	r2, [pc, #92]	; (8005b3c <_tx_thread_time_slice+0x1b8>)
 8005ade:	6812      	ldr	r2, [r2, #0]
 8005ae0:	4610      	mov	r0, r2
 8005ae2:	4798      	blx	r3
 8005ae4:	e006      	b.n	8005af4 <_tx_thread_time_slice+0x170>
 8005ae6:	4a10      	ldr	r2, [pc, #64]	; (8005b28 <_tx_thread_time_slice+0x1a4>)
 8005ae8:	6a3b      	ldr	r3, [r7, #32]
 8005aea:	6013      	str	r3, [r2, #0]
 8005aec:	4b13      	ldr	r3, [pc, #76]	; (8005b3c <_tx_thread_time_slice+0x1b8>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	6a3a      	ldr	r2, [r7, #32]
 8005af2:	621a      	str	r2, [r3, #32]
 8005af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005af6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	f383 8810 	msr	PRIMASK, r3
}
 8005afe:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 8005b00:	bf00      	nop
 8005b02:	3738      	adds	r7, #56	; 0x38
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	20000e7c 	.word	0x20000e7c
 8005b0c:	20000f24 	.word	0x20000f24
 8005b10:	20001480 	.word	0x20001480
 8005b14:	20000e94 	.word	0x20000e94
 8005b18:	20000e90 	.word	0x20000e90
 8005b1c:	20000e80 	.word	0x20000e80
 8005b20:	20000014 	.word	0x20000014
 8005b24:	20000f14 	.word	0x20000f14
 8005b28:	20001498 	.word	0x20001498
 8005b2c:	2000149c 	.word	0x2000149c
 8005b30:	e0001004 	.word	0xe0001004
 8005b34:	20001494 	.word	0x20001494
 8005b38:	20001490 	.word	0x20001490
 8005b3c:	20001484 	.word	0x20001484
 8005b40:	200014a0 	.word	0x200014a0

08005b44 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b08a      	sub	sp, #40	; 0x28
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005b50:	f3ef 8310 	mrs	r3, PRIMASK
 8005b54:	617b      	str	r3, [r7, #20]
    return(posture);
 8005b56:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8005b58:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005b5a:	b672      	cpsid	i
    return(int_posture);
 8005b5c:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 8005b5e:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 8005b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b64:	2b04      	cmp	r3, #4
 8005b66:	d10e      	bne.n	8005b86 <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 8005b68:	4b13      	ldr	r3, [pc, #76]	; (8005bb8 <_tx_thread_timeout+0x74>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	3301      	adds	r3, #1
 8005b6e:	4a12      	ldr	r2, [pc, #72]	; (8005bb8 <_tx_thread_timeout+0x74>)
 8005b70:	6013      	str	r3, [r2, #0]
 8005b72:	6a3b      	ldr	r3, [r7, #32]
 8005b74:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	f383 8810 	msr	PRIMASK, r3
}
 8005b7c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 8005b7e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005b80:	f7ff fb56 	bl	8005230 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8005b84:	e013      	b.n	8005bae <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 8005b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b88:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b8a:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8005b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b8e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005b92:	61bb      	str	r3, [r7, #24]
 8005b94:	6a3b      	ldr	r3, [r7, #32]
 8005b96:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	f383 8810 	msr	PRIMASK, r3
}
 8005b9e:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 8005ba0:	69fb      	ldr	r3, [r7, #28]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d003      	beq.n	8005bae <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 8005ba6:	69fb      	ldr	r3, [r7, #28]
 8005ba8:	69b9      	ldr	r1, [r7, #24]
 8005baa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005bac:	4798      	blx	r3
}
 8005bae:	bf00      	nop
 8005bb0:	3728      	adds	r7, #40	; 0x28
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
 8005bb6:	bf00      	nop
 8005bb8:	20000f14 	.word	0x20000f14

08005bbc <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b084      	sub	sp, #16
 8005bc0:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005bc2:	f3ef 8310 	mrs	r3, PRIMASK
 8005bc6:	607b      	str	r3, [r7, #4]
    return(posture);
 8005bc8:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8005bca:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005bcc:	b672      	cpsid	i
    return(int_posture);
 8005bce:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 8005bd0:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 8005bd2:	4b09      	ldr	r3, [pc, #36]	; (8005bf8 <_tx_timer_expiration_process+0x3c>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	3301      	adds	r3, #1
 8005bd8:	4a07      	ldr	r2, [pc, #28]	; (8005bf8 <_tx_timer_expiration_process+0x3c>)
 8005bda:	6013      	str	r3, [r2, #0]
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	f383 8810 	msr	PRIMASK, r3
}
 8005be6:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 8005be8:	4804      	ldr	r0, [pc, #16]	; (8005bfc <_tx_timer_expiration_process+0x40>)
 8005bea:	f7ff fb21 	bl	8005230 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8005bee:	bf00      	nop
 8005bf0:	3710      	adds	r7, #16
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}
 8005bf6:	bf00      	nop
 8005bf8:	20000f14 	.word	0x20000f14
 8005bfc:	20000fc4 	.word	0x20000fc4

08005c00 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 8005c00:	b590      	push	{r4, r7, lr}
 8005c02:	b089      	sub	sp, #36	; 0x24
 8005c04:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 8005c06:	4b28      	ldr	r3, [pc, #160]	; (8005ca8 <_tx_timer_initialize+0xa8>)
 8005c08:	2200      	movs	r2, #0
 8005c0a:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 8005c0c:	4b27      	ldr	r3, [pc, #156]	; (8005cac <_tx_timer_initialize+0xac>)
 8005c0e:	2200      	movs	r2, #0
 8005c10:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8005c12:	4b27      	ldr	r3, [pc, #156]	; (8005cb0 <_tx_timer_initialize+0xb0>)
 8005c14:	2200      	movs	r2, #0
 8005c16:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 8005c18:	4b26      	ldr	r3, [pc, #152]	; (8005cb4 <_tx_timer_initialize+0xb4>)
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 8005c1e:	4b26      	ldr	r3, [pc, #152]	; (8005cb8 <_tx_timer_initialize+0xb8>)
 8005c20:	2200      	movs	r2, #0
 8005c22:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 8005c24:	2280      	movs	r2, #128	; 0x80
 8005c26:	2100      	movs	r1, #0
 8005c28:	4824      	ldr	r0, [pc, #144]	; (8005cbc <_tx_timer_initialize+0xbc>)
 8005c2a:	f000 fccb 	bl	80065c4 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 8005c2e:	4b24      	ldr	r3, [pc, #144]	; (8005cc0 <_tx_timer_initialize+0xc0>)
 8005c30:	4a22      	ldr	r2, [pc, #136]	; (8005cbc <_tx_timer_initialize+0xbc>)
 8005c32:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 8005c34:	4b23      	ldr	r3, [pc, #140]	; (8005cc4 <_tx_timer_initialize+0xc4>)
 8005c36:	4a21      	ldr	r2, [pc, #132]	; (8005cbc <_tx_timer_initialize+0xbc>)
 8005c38:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 8005c3a:	4b23      	ldr	r3, [pc, #140]	; (8005cc8 <_tx_timer_initialize+0xc8>)
 8005c3c:	4a23      	ldr	r2, [pc, #140]	; (8005ccc <_tx_timer_initialize+0xcc>)
 8005c3e:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 8005c40:	4b21      	ldr	r3, [pc, #132]	; (8005cc8 <_tx_timer_initialize+0xc8>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	3304      	adds	r3, #4
 8005c46:	4a20      	ldr	r2, [pc, #128]	; (8005cc8 <_tx_timer_initialize+0xc8>)
 8005c48:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 8005c4a:	4b21      	ldr	r3, [pc, #132]	; (8005cd0 <_tx_timer_initialize+0xd0>)
 8005c4c:	4a21      	ldr	r2, [pc, #132]	; (8005cd4 <_tx_timer_initialize+0xd4>)
 8005c4e:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 8005c50:	4b21      	ldr	r3, [pc, #132]	; (8005cd8 <_tx_timer_initialize+0xd8>)
 8005c52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005c56:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 8005c58:	4b20      	ldr	r3, [pc, #128]	; (8005cdc <_tx_timer_initialize+0xdc>)
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 8005c5e:	4b1c      	ldr	r3, [pc, #112]	; (8005cd0 <_tx_timer_initialize+0xd0>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	4a1d      	ldr	r2, [pc, #116]	; (8005cd8 <_tx_timer_initialize+0xd8>)
 8005c64:	6812      	ldr	r2, [r2, #0]
 8005c66:	491d      	ldr	r1, [pc, #116]	; (8005cdc <_tx_timer_initialize+0xdc>)
 8005c68:	6809      	ldr	r1, [r1, #0]
 8005c6a:	481c      	ldr	r0, [pc, #112]	; (8005cdc <_tx_timer_initialize+0xdc>)
 8005c6c:	6800      	ldr	r0, [r0, #0]
 8005c6e:	2400      	movs	r4, #0
 8005c70:	9405      	str	r4, [sp, #20]
 8005c72:	2400      	movs	r4, #0
 8005c74:	9404      	str	r4, [sp, #16]
 8005c76:	9003      	str	r0, [sp, #12]
 8005c78:	9102      	str	r1, [sp, #8]
 8005c7a:	9201      	str	r2, [sp, #4]
 8005c7c:	9300      	str	r3, [sp, #0]
 8005c7e:	4b18      	ldr	r3, [pc, #96]	; (8005ce0 <_tx_timer_initialize+0xe0>)
 8005c80:	4a18      	ldr	r2, [pc, #96]	; (8005ce4 <_tx_timer_initialize+0xe4>)
 8005c82:	4919      	ldr	r1, [pc, #100]	; (8005ce8 <_tx_timer_initialize+0xe8>)
 8005c84:	4819      	ldr	r0, [pc, #100]	; (8005cec <_tx_timer_initialize+0xec>)
 8005c86:	f7ff f88d 	bl	8004da4 <_tx_thread_create>
 8005c8a:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d1e5      	bne.n	8005c5e <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 8005c92:	4b17      	ldr	r3, [pc, #92]	; (8005cf0 <_tx_timer_initialize+0xf0>)
 8005c94:	2200      	movs	r2, #0
 8005c96:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 8005c98:	4b16      	ldr	r3, [pc, #88]	; (8005cf4 <_tx_timer_initialize+0xf4>)
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 8005c9e:	bf00      	nop
 8005ca0:	370c      	adds	r7, #12
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd90      	pop	{r4, r7, pc}
 8005ca6:	bf00      	nop
 8005ca8:	20000f20 	.word	0x20000f20
 8005cac:	20001480 	.word	0x20001480
 8005cb0:	20000f24 	.word	0x20000f24
 8005cb4:	20000fb4 	.word	0x20000fb4
 8005cb8:	20000fc0 	.word	0x20000fc0
 8005cbc:	20000f28 	.word	0x20000f28
 8005cc0:	20000fa8 	.word	0x20000fa8
 8005cc4:	20000fb0 	.word	0x20000fb0
 8005cc8:	20000fac 	.word	0x20000fac
 8005ccc:	20000fa4 	.word	0x20000fa4
 8005cd0:	20001074 	.word	0x20001074
 8005cd4:	20001080 	.word	0x20001080
 8005cd8:	20001078 	.word	0x20001078
 8005cdc:	2000107c 	.word	0x2000107c
 8005ce0:	4154494d 	.word	0x4154494d
 8005ce4:	08005e2d 	.word	0x08005e2d
 8005ce8:	0800af5c 	.word	0x0800af5c
 8005cec:	20000fc4 	.word	0x20000fc4
 8005cf0:	20000fb8 	.word	0x20000fb8
 8005cf4:	20000fbc 	.word	0x20000fbc

08005cf8 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b089      	sub	sp, #36	; 0x24
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d04a      	beq.n	8005da2 <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d12:	d046      	beq.n	8005da2 <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	699b      	ldr	r3, [r3, #24]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d142      	bne.n	8005da2 <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	2b20      	cmp	r3, #32
 8005d20:	d902      	bls.n	8005d28 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 8005d22:	231f      	movs	r3, #31
 8005d24:	61bb      	str	r3, [r7, #24]
 8005d26:	e002      	b.n	8005d2e <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	3b01      	subs	r3, #1
 8005d2c:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 8005d2e:	4b20      	ldr	r3, [pc, #128]	; (8005db0 <_tx_timer_system_activate+0xb8>)
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	69bb      	ldr	r3, [r7, #24]
 8005d34:	009b      	lsls	r3, r3, #2
 8005d36:	4413      	add	r3, r2
 8005d38:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 8005d3a:	4b1e      	ldr	r3, [pc, #120]	; (8005db4 <_tx_timer_system_activate+0xbc>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	69fa      	ldr	r2, [r7, #28]
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d30b      	bcc.n	8005d5c <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 8005d44:	4b1b      	ldr	r3, [pc, #108]	; (8005db4 <_tx_timer_system_activate+0xbc>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	69fa      	ldr	r2, [r7, #28]
 8005d4a:	1ad3      	subs	r3, r2, r3
 8005d4c:	109b      	asrs	r3, r3, #2
 8005d4e:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 8005d50:	4b19      	ldr	r3, [pc, #100]	; (8005db8 <_tx_timer_system_activate+0xc0>)
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	009b      	lsls	r3, r3, #2
 8005d58:	4413      	add	r3, r2
 8005d5a:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 8005d5c:	69fb      	ldr	r3, [r7, #28]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d109      	bne.n	8005d78 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	687a      	ldr	r2, [r7, #4]
 8005d68:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	687a      	ldr	r2, [r7, #4]
 8005d6e:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	687a      	ldr	r2, [r7, #4]
 8005d74:	601a      	str	r2, [r3, #0]
 8005d76:	e011      	b.n	8005d9c <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 8005d78:	69fb      	ldr	r3, [r7, #28]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	695b      	ldr	r3, [r3, #20]
 8005d82:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	687a      	ldr	r2, [r7, #4]
 8005d88:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	687a      	ldr	r2, [r7, #4]
 8005d8e:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	68fa      	ldr	r2, [r7, #12]
 8005d94:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	68ba      	ldr	r2, [r7, #8]
 8005d9a:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	69fa      	ldr	r2, [r7, #28]
 8005da0:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 8005da2:	bf00      	nop
 8005da4:	3724      	adds	r7, #36	; 0x24
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr
 8005dae:	bf00      	nop
 8005db0:	20000fb0 	.word	0x20000fb0
 8005db4:	20000fac 	.word	0x20000fac
 8005db8:	20000fa8 	.word	0x20000fa8

08005dbc <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b087      	sub	sp, #28
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	699b      	ldr	r3, [r3, #24]
 8005dc8:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d026      	beq.n	8005e1e <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	691b      	ldr	r3, [r3, #16]
 8005dd4:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 8005dd6:	687a      	ldr	r2, [r7, #4]
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d108      	bne.n	8005df0 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	687a      	ldr	r2, [r7, #4]
 8005de4:	429a      	cmp	r2, r3
 8005de6:	d117      	bne.n	8005e18 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	2200      	movs	r2, #0
 8005dec:	601a      	str	r2, [r3, #0]
 8005dee:	e013      	b.n	8005e18 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	695b      	ldr	r3, [r3, #20]
 8005df4:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	68fa      	ldr	r2, [r7, #12]
 8005dfa:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	693a      	ldr	r2, [r7, #16]
 8005e00:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	687a      	ldr	r2, [r7, #4]
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d105      	bne.n	8005e18 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	697a      	ldr	r2, [r7, #20]
 8005e10:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	693a      	ldr	r2, [r7, #16]
 8005e16:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	619a      	str	r2, [r3, #24]
    }
}
 8005e1e:	bf00      	nop
 8005e20:	371c      	adds	r7, #28
 8005e22:	46bd      	mov	sp, r7
 8005e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e28:	4770      	bx	lr
	...

08005e2c <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b098      	sub	sp, #96	; 0x60
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 8005e34:	2300      	movs	r3, #0
 8005e36:	657b      	str	r3, [r7, #84]	; 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	4a73      	ldr	r2, [pc, #460]	; (8006008 <_tx_timer_thread_entry+0x1dc>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	f040 80de 	bne.w	8005ffe <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005e42:	f3ef 8310 	mrs	r3, PRIMASK
 8005e46:	643b      	str	r3, [r7, #64]	; 0x40
    return(posture);
 8005e48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    int_posture = __get_interrupt_posture();
 8005e4a:	63fb      	str	r3, [r7, #60]	; 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8005e4c:	b672      	cpsid	i
    return(int_posture);
 8005e4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 8005e50:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 8005e52:	4b6e      	ldr	r3, [pc, #440]	; (800600c <_tx_timer_thread_entry+0x1e0>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d003      	beq.n	8005e68 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f107 020c 	add.w	r2, r7, #12
 8005e66:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 8005e68:	4b68      	ldr	r3, [pc, #416]	; (800600c <_tx_timer_thread_entry+0x1e0>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 8005e70:	4b66      	ldr	r3, [pc, #408]	; (800600c <_tx_timer_thread_entry+0x1e0>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	3304      	adds	r3, #4
 8005e76:	4a65      	ldr	r2, [pc, #404]	; (800600c <_tx_timer_thread_entry+0x1e0>)
 8005e78:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 8005e7a:	4b64      	ldr	r3, [pc, #400]	; (800600c <_tx_timer_thread_entry+0x1e0>)
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	4b64      	ldr	r3, [pc, #400]	; (8006010 <_tx_timer_thread_entry+0x1e4>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	429a      	cmp	r2, r3
 8005e84:	d103      	bne.n	8005e8e <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 8005e86:	4b63      	ldr	r3, [pc, #396]	; (8006014 <_tx_timer_thread_entry+0x1e8>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a60      	ldr	r2, [pc, #384]	; (800600c <_tx_timer_thread_entry+0x1e0>)
 8005e8c:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 8005e8e:	4b62      	ldr	r3, [pc, #392]	; (8006018 <_tx_timer_thread_entry+0x1ec>)
 8005e90:	2200      	movs	r2, #0
 8005e92:	601a      	str	r2, [r3, #0]
 8005e94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005e96:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005e98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e9a:	f383 8810 	msr	PRIMASK, r3
}
 8005e9e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005ea0:	f3ef 8310 	mrs	r3, PRIMASK
 8005ea4:	63bb      	str	r3, [r7, #56]	; 0x38
    return(posture);
 8005ea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    int_posture = __get_interrupt_posture();
 8005ea8:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 8005eaa:	b672      	cpsid	i
    return(int_posture);
 8005eac:	6b7b      	ldr	r3, [r7, #52]	; 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 8005eae:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 8005eb0:	e07f      	b.n	8005fb2 <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	64fb      	str	r3, [r7, #76]	; 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	691b      	ldr	r3, [r3, #16]
 8005eba:	64bb      	str	r3, [r7, #72]	; 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 8005ec0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005ec2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d102      	bne.n	8005ece <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	60fb      	str	r3, [r7, #12]
 8005ecc:	e00e      	b.n	8005eec <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 8005ece:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ed0:	695b      	ldr	r3, [r3, #20]
 8005ed2:	647b      	str	r3, [r7, #68]	; 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8005ed4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ed6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005ed8:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 8005eda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005edc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005ede:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 8005ee0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ee2:	f107 020c 	add.w	r2, r7, #12
 8005ee6:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 8005ee8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005eea:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 8005eec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	2b20      	cmp	r3, #32
 8005ef2:	d911      	bls.n	8005f18 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 8005ef4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 8005efc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005efe:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 8005f00:	2300      	movs	r3, #0
 8005f02:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8005f04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f06:	f107 0208 	add.w	r2, r7, #8
 8005f0a:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 8005f0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f0e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005f10:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 8005f12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f14:	60bb      	str	r3, [r7, #8]
 8005f16:	e01a      	b.n	8005f4e <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 8005f18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	65bb      	str	r3, [r7, #88]	; 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 8005f1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	657b      	str	r3, [r7, #84]	; 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 8005f24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f26:	685a      	ldr	r2, [r3, #4]
 8005f28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f2a:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 8005f2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d009      	beq.n	8005f48 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8005f34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f36:	f107 0208 	add.w	r2, r7, #8
 8005f3a:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 8005f3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f3e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005f40:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 8005f42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f44:	60bb      	str	r3, [r7, #8]
 8005f46:	e002      	b.n	8005f4e <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 8005f48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 8005f4e:	4a33      	ldr	r2, [pc, #204]	; (800601c <_tx_timer_thread_entry+0x1f0>)
 8005f50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f52:	6013      	str	r3, [r2, #0]
 8005f54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005f56:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005f58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f5a:	f383 8810 	msr	PRIMASK, r3
}
 8005f5e:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 8005f60:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d002      	beq.n	8005f6c <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 8005f66:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005f68:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8005f6a:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005f6c:	f3ef 8310 	mrs	r3, PRIMASK
 8005f70:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 8005f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 8005f74:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8005f76:	b672      	cpsid	i
    return(int_posture);
 8005f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 8005f7a:	65fb      	str	r3, [r7, #92]	; 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 8005f7c:	4b27      	ldr	r3, [pc, #156]	; (800601c <_tx_timer_thread_entry+0x1f0>)
 8005f7e:	2200      	movs	r2, #0
 8005f80:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005f86:	429a      	cmp	r2, r3
 8005f88:	d105      	bne.n	8005f96 <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 8005f8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 8005f90:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8005f92:	f7ff feb1 	bl	8005cf8 <_tx_timer_system_activate>
 8005f96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005f98:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005f9a:	69bb      	ldr	r3, [r7, #24]
 8005f9c:	f383 8810 	msr	PRIMASK, r3
}
 8005fa0:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005fa2:	f3ef 8310 	mrs	r3, PRIMASK
 8005fa6:	623b      	str	r3, [r7, #32]
    return(posture);
 8005fa8:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8005faa:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005fac:	b672      	cpsid	i
    return(int_posture);
 8005fae:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 8005fb0:	65fb      	str	r3, [r7, #92]	; 0x5c
            while (expired_timers != TX_NULL)
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	f47f af7c 	bne.w	8005eb2 <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 8005fba:	4b17      	ldr	r3, [pc, #92]	; (8006018 <_tx_timer_thread_entry+0x1ec>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d116      	bne.n	8005ff0 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 8005fc2:	4b17      	ldr	r3, [pc, #92]	; (8006020 <_tx_timer_thread_entry+0x1f4>)
 8005fc4:	653b      	str	r3, [r7, #80]	; 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8005fc6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005fc8:	2203      	movs	r2, #3
 8005fca:	631a      	str	r2, [r3, #48]	; 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8005fcc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005fce:	2201      	movs	r2, #1
 8005fd0:	639a      	str	r2, [r3, #56]	; 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 8005fd2:	4b14      	ldr	r3, [pc, #80]	; (8006024 <_tx_timer_thread_entry+0x1f8>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	3301      	adds	r3, #1
 8005fd8:	4a12      	ldr	r2, [pc, #72]	; (8006024 <_tx_timer_thread_entry+0x1f8>)
 8005fda:	6013      	str	r3, [r2, #0]
 8005fdc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005fde:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	f383 8810 	msr	PRIMASK, r3
}
 8005fe6:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8005fe8:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8005fea:	f7ff fadb 	bl	80055a4 <_tx_thread_system_suspend>
 8005fee:	e728      	b.n	8005e42 <_tx_timer_thread_entry+0x16>
 8005ff0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005ff2:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	f383 8810 	msr	PRIMASK, r3
}
 8005ffa:	bf00      	nop
            TX_DISABLE
 8005ffc:	e721      	b.n	8005e42 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 8005ffe:	bf00      	nop
 8006000:	3760      	adds	r7, #96	; 0x60
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}
 8006006:	bf00      	nop
 8006008:	4154494d 	.word	0x4154494d
 800600c:	20000fb0 	.word	0x20000fb0
 8006010:	20000fac 	.word	0x20000fac
 8006014:	20000fa8 	.word	0x20000fa8
 8006018:	20000fb4 	.word	0x20000fb4
 800601c:	20000fc0 	.word	0x20000fc0
 8006020:	20000fc4 	.word	0x20000fc4
 8006024:	20000f14 	.word	0x20000f14

08006028 <_tx_trace_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_trace_initialize(VOID)
{
 8006028:	b480      	push	{r7}
 800602a:	af00      	add	r7, sp, #0

#ifdef TX_ENABLE_EVENT_TRACE
#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize all the pointers to the trace buffer to NULL.  */
    _tx_trace_header_ptr =          TX_NULL;
 800602c:	4b0b      	ldr	r3, [pc, #44]	; (800605c <_tx_trace_initialize+0x34>)
 800602e:	2200      	movs	r2, #0
 8006030:	601a      	str	r2, [r3, #0]
    _tx_trace_registry_start_ptr =  TX_NULL;
 8006032:	4b0b      	ldr	r3, [pc, #44]	; (8006060 <_tx_trace_initialize+0x38>)
 8006034:	2200      	movs	r2, #0
 8006036:	601a      	str	r2, [r3, #0]
    _tx_trace_registry_end_ptr =    TX_NULL;
 8006038:	4b0a      	ldr	r3, [pc, #40]	; (8006064 <_tx_trace_initialize+0x3c>)
 800603a:	2200      	movs	r2, #0
 800603c:	601a      	str	r2, [r3, #0]
    _tx_trace_buffer_start_ptr =    TX_NULL;
 800603e:	4b0a      	ldr	r3, [pc, #40]	; (8006068 <_tx_trace_initialize+0x40>)
 8006040:	2200      	movs	r2, #0
 8006042:	601a      	str	r2, [r3, #0]
    _tx_trace_buffer_end_ptr =      TX_NULL;
 8006044:	4b09      	ldr	r3, [pc, #36]	; (800606c <_tx_trace_initialize+0x44>)
 8006046:	2200      	movs	r2, #0
 8006048:	601a      	str	r2, [r3, #0]
    _tx_trace_buffer_current_ptr =  TX_NULL;
 800604a:	4b09      	ldr	r3, [pc, #36]	; (8006070 <_tx_trace_initialize+0x48>)
 800604c:	2200      	movs	r2, #0
 800604e:	601a      	str	r2, [r3, #0]
#endif
#endif
}
 8006050:	bf00      	nop
 8006052:	46bd      	mov	sp, r7
 8006054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006058:	4770      	bx	lr
 800605a:	bf00      	nop
 800605c:	20001484 	.word	0x20001484
 8006060:	20001488 	.word	0x20001488
 8006064:	2000148c 	.word	0x2000148c
 8006068:	20001490 	.word	0x20001490
 800606c:	20001494 	.word	0x20001494
 8006070:	20001498 	.word	0x20001498

08006074 <_tx_trace_object_register>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_trace_object_register(UCHAR object_type, VOID *object_ptr, CHAR *object_name, ULONG parameter_1, ULONG parameter_2)
{
 8006074:	b480      	push	{r7}
 8006076:	b08d      	sub	sp, #52	; 0x34
 8006078:	af00      	add	r7, sp, #0
 800607a:	60b9      	str	r1, [r7, #8]
 800607c:	607a      	str	r2, [r7, #4]
 800607e:	603b      	str	r3, [r7, #0]
 8006080:	4603      	mov	r3, r0
 8006082:	73fb      	strb	r3, [r7, #15]
UCHAR                           *work_ptr;
TX_TRACE_OBJECT_ENTRY           *entry_ptr;


    /* Determine if the registry area is setup.  */
    if (_tx_trace_registry_start_ptr != TX_NULL)
 8006084:	4b6d      	ldr	r3, [pc, #436]	; (800623c <_tx_trace_object_register+0x1c8>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	2b00      	cmp	r3, #0
 800608a:	f000 80d0 	beq.w	800622e <_tx_trace_object_register+0x1ba>
    {

        /* Trace buffer is enabled, proceed.  */

        /* Pickup the total entries.  */
        entries =  _tx_trace_total_registry_entries;
 800608e:	4b6c      	ldr	r3, [pc, #432]	; (8006240 <_tx_trace_object_register+0x1cc>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	623b      	str	r3, [r7, #32]

        /* Determine if there are available entries in the registry.  */
        if (_tx_trace_available_registry_entries != ((ULONG) 0))
 8006094:	4b6b      	ldr	r3, [pc, #428]	; (8006244 <_tx_trace_object_register+0x1d0>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	2b00      	cmp	r3, #0
 800609a:	f000 80c8 	beq.w	800622e <_tx_trace_object_register+0x1ba>
        {

            /* There are more available entries, proceed.  */

            /* Initialize found to the max entries... indicating no space was found.  */
            found =       entries;
 800609e:	6a3b      	ldr	r3, [r7, #32]
 80060a0:	62bb      	str	r3, [r7, #40]	; 0x28
            loop_break =  TX_FALSE;
 80060a2:	2300      	movs	r3, #0
 80060a4:	627b      	str	r3, [r7, #36]	; 0x24

            /* Loop to find available entry.  */
            i =  _tx_trace_registry_search_start;
 80060a6:	4b68      	ldr	r3, [pc, #416]	; (8006248 <_tx_trace_object_register+0x1d4>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	62fb      	str	r3, [r7, #44]	; 0x2c
            do
            {

                /* Setup the registry entry pointer.  */
                work_ptr =   TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_start_ptr);
 80060ac:	4b63      	ldr	r3, [pc, #396]	; (800623c <_tx_trace_object_register+0x1c8>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	61fb      	str	r3, [r7, #28]
                work_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, ((sizeof(TX_TRACE_OBJECT_ENTRY))*i));
 80060b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80060b4:	4613      	mov	r3, r2
 80060b6:	005b      	lsls	r3, r3, #1
 80060b8:	4413      	add	r3, r2
 80060ba:	011b      	lsls	r3, r3, #4
 80060bc:	461a      	mov	r2, r3
 80060be:	69fb      	ldr	r3, [r7, #28]
 80060c0:	4413      	add	r3, r2
 80060c2:	61fb      	str	r3, [r7, #28]
                entry_ptr =  TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr);
 80060c4:	69fb      	ldr	r3, [r7, #28]
 80060c6:	61bb      	str	r3, [r7, #24]

                /* Determine if this is the first pass building the registry. A NULL object value indicates this part
                   of the registry has never been used.  */
                if (entry_ptr -> tx_trace_object_entry_thread_pointer == (ULONG) 0)
 80060c8:	69bb      	ldr	r3, [r7, #24]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d103      	bne.n	80060d8 <_tx_trace_object_register+0x64>
                {

                    /* Set found to this index and break out of the loop.  */
                    found =  i;
 80060d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060d2:	62bb      	str	r3, [r7, #40]	; 0x28
                    loop_break =  TX_TRUE;
 80060d4:	2301      	movs	r3, #1
 80060d6:	627b      	str	r3, [r7, #36]	; 0x24
                }

                /* Determine if this entry matches the object pointer... we must reuse old entries left in the
                   registry.  */
                if (entry_ptr -> tx_trace_object_entry_thread_pointer == TX_POINTER_TO_ULONG_CONVERT(object_ptr))
 80060d8:	69bb      	ldr	r3, [r7, #24]
 80060da:	685a      	ldr	r2, [r3, #4]
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	429a      	cmp	r2, r3
 80060e0:	d103      	bne.n	80060ea <_tx_trace_object_register+0x76>
                {

                    /* Set found to this index and break out of the loop.  */
                    found =  i;
 80060e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060e4:	62bb      	str	r3, [r7, #40]	; 0x28
                    loop_break =  TX_TRUE;
 80060e6:	2301      	movs	r3, #1
 80060e8:	627b      	str	r3, [r7, #36]	; 0x24
                }

                /* Determine if we should break out of the loop.  */
                if (loop_break == TX_TRUE)
 80060ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ec:	2b01      	cmp	r3, #1
 80060ee:	d02d      	beq.n	800614c <_tx_trace_object_register+0xd8>
                    /* Yes, break out of the loop.  */
                    break;
                }

                /* Is this entry available?  */
                if (entry_ptr -> tx_trace_object_entry_available == TX_TRUE)
 80060f0:	69bb      	ldr	r3, [r7, #24]
 80060f2:	781b      	ldrb	r3, [r3, #0]
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d11a      	bne.n	800612e <_tx_trace_object_register+0xba>
                {

                    /* Yes, determine if we have not already found an empty slot.  */
                    if (found == entries)
 80060f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80060fa:	6a3b      	ldr	r3, [r7, #32]
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d102      	bne.n	8006106 <_tx_trace_object_register+0x92>
                    {
                        found =  i;
 8006100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006102:	62bb      	str	r3, [r7, #40]	; 0x28
 8006104:	e013      	b.n	800612e <_tx_trace_object_register+0xba>
                    }
                    else
                    {

                        /* Setup a pointer to the found entry.  */
                        work_ptr =   TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_start_ptr);
 8006106:	4b4d      	ldr	r3, [pc, #308]	; (800623c <_tx_trace_object_register+0x1c8>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	61fb      	str	r3, [r7, #28]
                        work_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, ((sizeof(TX_TRACE_OBJECT_ENTRY))*found));
 800610c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800610e:	4613      	mov	r3, r2
 8006110:	005b      	lsls	r3, r3, #1
 8006112:	4413      	add	r3, r2
 8006114:	011b      	lsls	r3, r3, #4
 8006116:	461a      	mov	r2, r3
 8006118:	69fb      	ldr	r3, [r7, #28]
 800611a:	4413      	add	r3, r2
 800611c:	61fb      	str	r3, [r7, #28]
                        entry_ptr =  TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr);
 800611e:	69fb      	ldr	r3, [r7, #28]
 8006120:	61bb      	str	r3, [r7, #24]

                         if (entry_ptr -> tx_trace_object_entry_type != ((UCHAR) 0))
 8006122:	69bb      	ldr	r3, [r7, #24]
 8006124:	785b      	ldrb	r3, [r3, #1]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d001      	beq.n	800612e <_tx_trace_object_register+0xba>
                         {
                            found =  i;
 800612a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800612c:	62bb      	str	r3, [r7, #40]	; 0x28
                         }
                    }
                }

                /* Move to the next entry.  */
                i++;
 800612e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006130:	3301      	adds	r3, #1
 8006132:	62fb      	str	r3, [r7, #44]	; 0x2c

                /* Determine if we have wrapped the list.  */
                if (i >= entries)
 8006134:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006136:	6a3b      	ldr	r3, [r7, #32]
 8006138:	429a      	cmp	r2, r3
 800613a:	d301      	bcc.n	8006140 <_tx_trace_object_register+0xcc>
                {

                    /* Yes, wrap to the beginning of the list.  */
                    i =  ((ULONG) 0);
 800613c:	2300      	movs	r3, #0
 800613e:	62fb      	str	r3, [r7, #44]	; 0x2c
                }

            } while (i != _tx_trace_registry_search_start);
 8006140:	4b41      	ldr	r3, [pc, #260]	; (8006248 <_tx_trace_object_register+0x1d4>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006146:	429a      	cmp	r2, r3
 8006148:	d1b0      	bne.n	80060ac <_tx_trace_object_register+0x38>
 800614a:	e000      	b.n	800614e <_tx_trace_object_register+0xda>
                    break;
 800614c:	bf00      	nop

            /* Now determine if an empty or reuse entry has been found.  */
            if (found < entries)
 800614e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006150:	6a3b      	ldr	r3, [r7, #32]
 8006152:	429a      	cmp	r2, r3
 8006154:	d26b      	bcs.n	800622e <_tx_trace_object_register+0x1ba>
            {

                /* Decrement the number of available entries.  */
                _tx_trace_available_registry_entries--;
 8006156:	4b3b      	ldr	r3, [pc, #236]	; (8006244 <_tx_trace_object_register+0x1d0>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	3b01      	subs	r3, #1
 800615c:	4a39      	ldr	r2, [pc, #228]	; (8006244 <_tx_trace_object_register+0x1d0>)
 800615e:	6013      	str	r3, [r2, #0]

                /* Adjust the search index to the next entry.  */
                if ((found + ((ULONG) 1)) < entries)
 8006160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006162:	3301      	adds	r3, #1
 8006164:	6a3a      	ldr	r2, [r7, #32]
 8006166:	429a      	cmp	r2, r3
 8006168:	d904      	bls.n	8006174 <_tx_trace_object_register+0x100>
                {

                    /* Start searching from the next index.  */
                    _tx_trace_registry_search_start =  found + ((ULONG) 1);
 800616a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800616c:	3301      	adds	r3, #1
 800616e:	4a36      	ldr	r2, [pc, #216]	; (8006248 <_tx_trace_object_register+0x1d4>)
 8006170:	6013      	str	r3, [r2, #0]
 8006172:	e002      	b.n	800617a <_tx_trace_object_register+0x106>
                }
                else
                {

                    /* Reset the search to the beginning of the list. */
                    _tx_trace_registry_search_start =  ((ULONG) 0);
 8006174:	4b34      	ldr	r3, [pc, #208]	; (8006248 <_tx_trace_object_register+0x1d4>)
 8006176:	2200      	movs	r2, #0
 8006178:	601a      	str	r2, [r3, #0]
                }

                /* Yes, an entry has been found...  */

                /* Build a pointer to the found entry.  */
                work_ptr =   TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_start_ptr);
 800617a:	4b30      	ldr	r3, [pc, #192]	; (800623c <_tx_trace_object_register+0x1c8>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	61fb      	str	r3, [r7, #28]
                work_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, ((sizeof(TX_TRACE_OBJECT_ENTRY))*found));
 8006180:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006182:	4613      	mov	r3, r2
 8006184:	005b      	lsls	r3, r3, #1
 8006186:	4413      	add	r3, r2
 8006188:	011b      	lsls	r3, r3, #4
 800618a:	461a      	mov	r2, r3
 800618c:	69fb      	ldr	r3, [r7, #28]
 800618e:	4413      	add	r3, r2
 8006190:	61fb      	str	r3, [r7, #28]
                entry_ptr =  TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr);
 8006192:	69fb      	ldr	r3, [r7, #28]
 8006194:	61bb      	str	r3, [r7, #24]

                /* Populate the found entry!  */
                entry_ptr -> tx_trace_object_entry_available =       ((UCHAR) TX_FALSE);
 8006196:	69bb      	ldr	r3, [r7, #24]
 8006198:	2200      	movs	r2, #0
 800619a:	701a      	strb	r2, [r3, #0]
                entry_ptr -> tx_trace_object_entry_type =            object_type;
 800619c:	69bb      	ldr	r3, [r7, #24]
 800619e:	7bfa      	ldrb	r2, [r7, #15]
 80061a0:	705a      	strb	r2, [r3, #1]
                entry_ptr -> tx_trace_object_entry_thread_pointer =  TX_POINTER_TO_ULONG_CONVERT(object_ptr);
 80061a2:	68ba      	ldr	r2, [r7, #8]
 80061a4:	69bb      	ldr	r3, [r7, #24]
 80061a6:	605a      	str	r2, [r3, #4]
                entry_ptr -> tx_trace_object_entry_param_1 =         parameter_1;
 80061a8:	69bb      	ldr	r3, [r7, #24]
 80061aa:	683a      	ldr	r2, [r7, #0]
 80061ac:	609a      	str	r2, [r3, #8]
                entry_ptr -> tx_trace_object_entry_param_2 =         parameter_2;
 80061ae:	69bb      	ldr	r3, [r7, #24]
 80061b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80061b2:	60da      	str	r2, [r3, #12]

                /* Loop to copy the object name string...  */
                for (i = ((ULONG) 0); i < (((ULONG) TX_TRACE_OBJECT_REGISTRY_NAME)-((ULONG) 1)); i++)
 80061b4:	2300      	movs	r3, #0
 80061b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80061b8:	e014      	b.n	80061e4 <_tx_trace_object_register+0x170>
                {

                    /* Setup work pointer to the object name character.  */
                    work_ptr =  TX_CHAR_TO_UCHAR_POINTER_CONVERT(object_name);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	61fb      	str	r3, [r7, #28]
                    work_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, i);
 80061be:	69fa      	ldr	r2, [r7, #28]
 80061c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061c2:	4413      	add	r3, r2
 80061c4:	61fb      	str	r3, [r7, #28]

                    /* Copy a character of the name.  */
                    entry_ptr -> tx_trace_object_entry_name[i] =  (UCHAR) *work_ptr;
 80061c6:	69fb      	ldr	r3, [r7, #28]
 80061c8:	7819      	ldrb	r1, [r3, #0]
 80061ca:	69ba      	ldr	r2, [r7, #24]
 80061cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061ce:	4413      	add	r3, r2
 80061d0:	3310      	adds	r3, #16
 80061d2:	460a      	mov	r2, r1
 80061d4:	701a      	strb	r2, [r3, #0]

                    /* Determine if we are at the end.  */
                    if (*work_ptr == ((UCHAR) 0))
 80061d6:	69fb      	ldr	r3, [r7, #28]
 80061d8:	781b      	ldrb	r3, [r3, #0]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d006      	beq.n	80061ec <_tx_trace_object_register+0x178>
                for (i = ((ULONG) 0); i < (((ULONG) TX_TRACE_OBJECT_REGISTRY_NAME)-((ULONG) 1)); i++)
 80061de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061e0:	3301      	adds	r3, #1
 80061e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80061e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061e6:	2b1e      	cmp	r3, #30
 80061e8:	d9e7      	bls.n	80061ba <_tx_trace_object_register+0x146>
 80061ea:	e000      	b.n	80061ee <_tx_trace_object_register+0x17a>
                    {
                        break;
 80061ec:	bf00      	nop
                    }
                }

                /* Null terminate the object string.  */
                entry_ptr -> tx_trace_object_entry_name[i] =  (UCHAR) 0;
 80061ee:	69ba      	ldr	r2, [r7, #24]
 80061f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061f2:	4413      	add	r3, r2
 80061f4:	3310      	adds	r3, #16
 80061f6:	2200      	movs	r2, #0
 80061f8:	701a      	strb	r2, [r3, #0]

                /* Determine if a thread object type is present.  */
                if (object_type == TX_TRACE_OBJECT_TYPE_THREAD)
 80061fa:	7bfb      	ldrb	r3, [r7, #15]
 80061fc:	2b01      	cmp	r3, #1
 80061fe:	d110      	bne.n	8006222 <_tx_trace_object_register+0x1ae>
                {

                    /* Yes, a thread object is present.  */

                    /* Setup a pointer to the thread.  */
                    thread_ptr =  TX_VOID_TO_THREAD_POINTER_CONVERT(object_ptr);
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	617b      	str	r3, [r7, #20]

                    /* Store the thread's priority in the reserved bits.  */
                    entry_ptr -> tx_trace_object_entry_reserved1 =  ((UCHAR) 0x80) | ((UCHAR) (thread_ptr -> tx_thread_priority >> ((UCHAR) 8)));
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006208:	0a1b      	lsrs	r3, r3, #8
 800620a:	b2db      	uxtb	r3, r3
 800620c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006210:	b2da      	uxtb	r2, r3
 8006212:	69bb      	ldr	r3, [r7, #24]
 8006214:	709a      	strb	r2, [r3, #2]
                    entry_ptr -> tx_trace_object_entry_reserved2 =  (UCHAR) (thread_ptr -> tx_thread_priority & ((UCHAR) 0xFF));
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800621a:	b2da      	uxtb	r2, r3
 800621c:	69bb      	ldr	r3, [r7, #24]
 800621e:	70da      	strb	r2, [r3, #3]
                }
            }
        }
    }
#endif
}
 8006220:	e005      	b.n	800622e <_tx_trace_object_register+0x1ba>
                    entry_ptr -> tx_trace_object_entry_reserved1 =  ((UCHAR) 0);
 8006222:	69bb      	ldr	r3, [r7, #24]
 8006224:	2200      	movs	r2, #0
 8006226:	709a      	strb	r2, [r3, #2]
                    entry_ptr -> tx_trace_object_entry_reserved2 =  ((UCHAR) 0);
 8006228:	69bb      	ldr	r3, [r7, #24]
 800622a:	2200      	movs	r2, #0
 800622c:	70da      	strb	r2, [r3, #3]
}
 800622e:	bf00      	nop
 8006230:	3734      	adds	r7, #52	; 0x34
 8006232:	46bd      	mov	sp, r7
 8006234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006238:	4770      	bx	lr
 800623a:	bf00      	nop
 800623c:	20001488 	.word	0x20001488
 8006240:	200014a4 	.word	0x200014a4
 8006244:	200014a8 	.word	0x200014a8
 8006248:	200014ac 	.word	0x200014ac

0800624c <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b092      	sub	sp, #72	; 0x48
 8006250:	af00      	add	r7, sp, #0
 8006252:	60f8      	str	r0, [r7, #12]
 8006254:	60b9      	str	r1, [r7, #8]
 8006256:	607a      	str	r2, [r7, #4]
 8006258:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800625a:	2300      	movs	r3, #0
 800625c:	647b      	str	r3, [r7, #68]	; 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d102      	bne.n	800626a <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8006264:	2302      	movs	r3, #2
 8006266:	647b      	str	r3, [r7, #68]	; 0x44
 8006268:	e075      	b.n	8006356 <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 800626a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800626c:	2b34      	cmp	r3, #52	; 0x34
 800626e:	d002      	beq.n	8006276 <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8006270:	2302      	movs	r3, #2
 8006272:	647b      	str	r3, [r7, #68]	; 0x44
 8006274:	e06f      	b.n	8006356 <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006276:	f3ef 8310 	mrs	r3, PRIMASK
 800627a:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 800627c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 800627e:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8006280:	b672      	cpsid	i
    return(int_posture);
 8006282:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8006284:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8006286:	4b3b      	ldr	r3, [pc, #236]	; (8006374 <_txe_byte_pool_create+0x128>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	3301      	adds	r3, #1
 800628c:	4a39      	ldr	r2, [pc, #228]	; (8006374 <_txe_byte_pool_create+0x128>)
 800628e:	6013      	str	r3, [r2, #0]
 8006290:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006292:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006296:	f383 8810 	msr	PRIMASK, r3
}
 800629a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 800629c:	4b36      	ldr	r3, [pc, #216]	; (8006378 <_txe_byte_pool_create+0x12c>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 80062a2:	2300      	movs	r3, #0
 80062a4:	643b      	str	r3, [r7, #64]	; 0x40
 80062a6:	e009      	b.n	80062bc <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 80062a8:	68fa      	ldr	r2, [r7, #12]
 80062aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d00b      	beq.n	80062c8 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 80062b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 80062b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062b8:	3301      	adds	r3, #1
 80062ba:	643b      	str	r3, [r7, #64]	; 0x40
 80062bc:	4b2f      	ldr	r3, [pc, #188]	; (800637c <_txe_byte_pool_create+0x130>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80062c2:	429a      	cmp	r2, r3
 80062c4:	d3f0      	bcc.n	80062a8 <_txe_byte_pool_create+0x5c>
 80062c6:	e000      	b.n	80062ca <_txe_byte_pool_create+0x7e>
                break;
 80062c8:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80062ca:	f3ef 8310 	mrs	r3, PRIMASK
 80062ce:	623b      	str	r3, [r7, #32]
    return(posture);
 80062d0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 80062d2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 80062d4:	b672      	cpsid	i
    return(int_posture);
 80062d6:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 80062d8:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 80062da:	4b26      	ldr	r3, [pc, #152]	; (8006374 <_txe_byte_pool_create+0x128>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	3b01      	subs	r3, #1
 80062e0:	4a24      	ldr	r2, [pc, #144]	; (8006374 <_txe_byte_pool_create+0x128>)
 80062e2:	6013      	str	r3, [r2, #0]
 80062e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062e6:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80062e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ea:	f383 8810 	msr	PRIMASK, r3
}
 80062ee:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80062f0:	f7fe ff64 	bl	80051bc <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 80062f4:	68fa      	ldr	r2, [r7, #12]
 80062f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d102      	bne.n	8006302 <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 80062fc:	2302      	movs	r3, #2
 80062fe:	647b      	str	r3, [r7, #68]	; 0x44
 8006300:	e029      	b.n	8006356 <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d102      	bne.n	800630e <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 8006308:	2303      	movs	r3, #3
 800630a:	647b      	str	r3, [r7, #68]	; 0x44
 800630c:	e023      	b.n	8006356 <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	2b63      	cmp	r3, #99	; 0x63
 8006312:	d802      	bhi.n	800631a <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 8006314:	2305      	movs	r3, #5
 8006316:	647b      	str	r3, [r7, #68]	; 0x44
 8006318:	e01d      	b.n	8006356 <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800631a:	4b19      	ldr	r3, [pc, #100]	; (8006380 <_txe_byte_pool_create+0x134>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	637b      	str	r3, [r7, #52]	; 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8006320:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006322:	4a18      	ldr	r2, [pc, #96]	; (8006384 <_txe_byte_pool_create+0x138>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d101      	bne.n	800632c <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8006328:	2313      	movs	r3, #19
 800632a:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800632c:	f3ef 8305 	mrs	r3, IPSR
 8006330:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8006332:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8006334:	4b14      	ldr	r3, [pc, #80]	; (8006388 <_txe_byte_pool_create+0x13c>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4313      	orrs	r3, r2
 800633a:	2b00      	cmp	r3, #0
 800633c:	d00b      	beq.n	8006356 <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800633e:	f3ef 8305 	mrs	r3, IPSR
 8006342:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8006344:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8006346:	4b10      	ldr	r3, [pc, #64]	; (8006388 <_txe_byte_pool_create+0x13c>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4313      	orrs	r3, r2
 800634c:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8006350:	d201      	bcs.n	8006356 <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8006352:	2313      	movs	r3, #19
 8006354:	647b      	str	r3, [r7, #68]	; 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8006356:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006358:	2b00      	cmp	r3, #0
 800635a:	d106      	bne.n	800636a <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	687a      	ldr	r2, [r7, #4]
 8006360:	68b9      	ldr	r1, [r7, #8]
 8006362:	68f8      	ldr	r0, [r7, #12]
 8006364:	f7fe fb8a 	bl	8004a7c <_tx_byte_pool_create>
 8006368:	6478      	str	r0, [r7, #68]	; 0x44
    }

    /* Return completion status.  */
    return(status);
 800636a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 800636c:	4618      	mov	r0, r3
 800636e:	3748      	adds	r7, #72	; 0x48
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}
 8006374:	20000f14 	.word	0x20000f14
 8006378:	20000e6c 	.word	0x20000e6c
 800637c:	20000e70 	.word	0x20000e70
 8006380:	20000e7c 	.word	0x20000e7c
 8006384:	20000fc4 	.word	0x20000fc4
 8006388:	20000014 	.word	0x20000014

0800638c <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b09a      	sub	sp, #104	; 0x68
 8006390:	af06      	add	r7, sp, #24
 8006392:	60f8      	str	r0, [r7, #12]
 8006394:	60b9      	str	r1, [r7, #8]
 8006396:	607a      	str	r2, [r7, #4]
 8006398:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800639a:	2300      	movs	r3, #0
 800639c:	64fb      	str	r3, [r7, #76]	; 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d102      	bne.n	80063aa <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 80063a4:	230e      	movs	r3, #14
 80063a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80063a8:	e0bb      	b.n	8006522 <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 80063aa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80063ac:	2bb0      	cmp	r3, #176	; 0xb0
 80063ae:	d002      	beq.n	80063b6 <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 80063b0:	230e      	movs	r3, #14
 80063b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80063b4:	e0b5      	b.n	8006522 <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80063b6:	f3ef 8310 	mrs	r3, PRIMASK
 80063ba:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 80063bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 80063be:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 80063c0:	b672      	cpsid	i
    return(int_posture);
 80063c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 80063c4:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 80063c6:	4b64      	ldr	r3, [pc, #400]	; (8006558 <_txe_thread_create+0x1cc>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	3301      	adds	r3, #1
 80063cc:	4a62      	ldr	r2, [pc, #392]	; (8006558 <_txe_thread_create+0x1cc>)
 80063ce:	6013      	str	r3, [r2, #0]
 80063d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80063d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063d6:	f383 8810 	msr	PRIMASK, r3
}
 80063da:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 80063dc:	2300      	movs	r3, #0
 80063de:	64bb      	str	r3, [r7, #72]	; 0x48
        next_thread =  _tx_thread_created_ptr;
 80063e0:	4b5e      	ldr	r3, [pc, #376]	; (800655c <_txe_thread_create+0x1d0>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	643b      	str	r3, [r7, #64]	; 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 80063e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80063e8:	63bb      	str	r3, [r7, #56]	; 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 80063ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80063ec:	3b01      	subs	r3, #1
 80063ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80063f0:	4413      	add	r3, r2
 80063f2:	63bb      	str	r3, [r7, #56]	; 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 80063f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063f6:	637b      	str	r3, [r7, #52]	; 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 80063f8:	2300      	movs	r3, #0
 80063fa:	647b      	str	r3, [r7, #68]	; 0x44
 80063fc:	e02b      	b.n	8006456 <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 80063fe:	68fa      	ldr	r2, [r7, #12]
 8006400:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006402:	429a      	cmp	r2, r3
 8006404:	d101      	bne.n	800640a <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 8006406:	2301      	movs	r3, #1
 8006408:	64bb      	str	r3, [r7, #72]	; 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 800640a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800640c:	2b01      	cmp	r3, #1
 800640e:	d028      	beq.n	8006462 <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 8006410:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006412:	68db      	ldr	r3, [r3, #12]
 8006414:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006416:	429a      	cmp	r2, r3
 8006418:	d308      	bcc.n	800642c <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 800641a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800641c:	691b      	ldr	r3, [r3, #16]
 800641e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006420:	429a      	cmp	r2, r3
 8006422:	d203      	bcs.n	800642c <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8006424:	2300      	movs	r3, #0
 8006426:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8006428:	2301      	movs	r3, #1
 800642a:	64bb      	str	r3, [r7, #72]	; 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 800642c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800642e:	68db      	ldr	r3, [r3, #12]
 8006430:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006432:	429a      	cmp	r2, r3
 8006434:	d308      	bcc.n	8006448 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 8006436:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006438:	691b      	ldr	r3, [r3, #16]
 800643a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800643c:	429a      	cmp	r2, r3
 800643e:	d203      	bcs.n	8006448 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8006440:	2300      	movs	r3, #0
 8006442:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8006444:	2301      	movs	r3, #1
 8006446:	64bb      	str	r3, [r7, #72]	; 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 8006448:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800644a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800644e:	643b      	str	r3, [r7, #64]	; 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8006450:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006452:	3301      	adds	r3, #1
 8006454:	647b      	str	r3, [r7, #68]	; 0x44
 8006456:	4b42      	ldr	r3, [pc, #264]	; (8006560 <_txe_thread_create+0x1d4>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800645c:	429a      	cmp	r2, r3
 800645e:	d3ce      	bcc.n	80063fe <_txe_thread_create+0x72>
 8006460:	e000      	b.n	8006464 <_txe_thread_create+0xd8>
                break;
 8006462:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006464:	f3ef 8310 	mrs	r3, PRIMASK
 8006468:	61fb      	str	r3, [r7, #28]
    return(posture);
 800646a:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800646c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800646e:	b672      	cpsid	i
    return(int_posture);
 8006470:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8006472:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8006474:	4b38      	ldr	r3, [pc, #224]	; (8006558 <_txe_thread_create+0x1cc>)
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	3b01      	subs	r3, #1
 800647a:	4a37      	ldr	r2, [pc, #220]	; (8006558 <_txe_thread_create+0x1cc>)
 800647c:	6013      	str	r3, [r2, #0]
 800647e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006480:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006482:	6a3b      	ldr	r3, [r7, #32]
 8006484:	f383 8810 	msr	PRIMASK, r3
}
 8006488:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800648a:	f7fe fe97 	bl	80051bc <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 800648e:	68fa      	ldr	r2, [r7, #12]
 8006490:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006492:	429a      	cmp	r2, r3
 8006494:	d102      	bne.n	800649c <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 8006496:	230e      	movs	r3, #14
 8006498:	64fb      	str	r3, [r7, #76]	; 0x4c
 800649a:	e042      	b.n	8006522 <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 800649c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d102      	bne.n	80064a8 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 80064a2:	2303      	movs	r3, #3
 80064a4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80064a6:	e03c      	b.n	8006522 <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d102      	bne.n	80064b4 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 80064ae:	2303      	movs	r3, #3
 80064b0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80064b2:	e036      	b.n	8006522 <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 80064b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80064b6:	2bc7      	cmp	r3, #199	; 0xc7
 80064b8:	d802      	bhi.n	80064c0 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 80064ba:	2305      	movs	r3, #5
 80064bc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80064be:	e030      	b.n	8006522 <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 80064c0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80064c2:	2b1f      	cmp	r3, #31
 80064c4:	d902      	bls.n	80064cc <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 80064c6:	230f      	movs	r3, #15
 80064c8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80064ca:	e02a      	b.n	8006522 <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 80064cc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80064ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80064d0:	429a      	cmp	r2, r3
 80064d2:	d902      	bls.n	80064da <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 80064d4:	2318      	movs	r3, #24
 80064d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80064d8:	e023      	b.n	8006522 <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 80064da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064dc:	2b01      	cmp	r3, #1
 80064de:	d902      	bls.n	80064e6 <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 80064e0:	2310      	movs	r3, #16
 80064e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80064e4:	e01d      	b.n	8006522 <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 80064e6:	4b1f      	ldr	r3, [pc, #124]	; (8006564 <_txe_thread_create+0x1d8>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	633b      	str	r3, [r7, #48]	; 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 80064ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ee:	4a1e      	ldr	r2, [pc, #120]	; (8006568 <_txe_thread_create+0x1dc>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d101      	bne.n	80064f8 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 80064f4:	2313      	movs	r3, #19
 80064f6:	64fb      	str	r3, [r7, #76]	; 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80064f8:	f3ef 8305 	mrs	r3, IPSR
 80064fc:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80064fe:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8006500:	4b1a      	ldr	r3, [pc, #104]	; (800656c <_txe_thread_create+0x1e0>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4313      	orrs	r3, r2
 8006506:	2b00      	cmp	r3, #0
 8006508:	d00b      	beq.n	8006522 <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800650a:	f3ef 8305 	mrs	r3, IPSR
 800650e:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8006510:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8006512:	4b16      	ldr	r3, [pc, #88]	; (800656c <_txe_thread_create+0x1e0>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4313      	orrs	r3, r2
 8006518:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 800651c:	d201      	bcs.n	8006522 <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800651e:	2313      	movs	r3, #19
 8006520:	64fb      	str	r3, [r7, #76]	; 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8006522:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006524:	2b00      	cmp	r3, #0
 8006526:	d112      	bne.n	800654e <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 8006528:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800652a:	9305      	str	r3, [sp, #20]
 800652c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800652e:	9304      	str	r3, [sp, #16]
 8006530:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006532:	9303      	str	r3, [sp, #12]
 8006534:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006536:	9302      	str	r3, [sp, #8]
 8006538:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800653a:	9301      	str	r3, [sp, #4]
 800653c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800653e:	9300      	str	r3, [sp, #0]
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	687a      	ldr	r2, [r7, #4]
 8006544:	68b9      	ldr	r1, [r7, #8]
 8006546:	68f8      	ldr	r0, [r7, #12]
 8006548:	f7fe fc2c 	bl	8004da4 <_tx_thread_create>
 800654c:	64f8      	str	r0, [r7, #76]	; 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 800654e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8006550:	4618      	mov	r0, r3
 8006552:	3750      	adds	r7, #80	; 0x50
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}
 8006558:	20000f14 	.word	0x20000f14
 800655c:	20000e84 	.word	0x20000e84
 8006560:	20000e88 	.word	0x20000e88
 8006564:	20000e7c 	.word	0x20000e7c
 8006568:	20000fc4 	.word	0x20000fc4
 800656c:	20000014 	.word	0x20000014

08006570 <__errno>:
 8006570:	4b01      	ldr	r3, [pc, #4]	; (8006578 <__errno+0x8>)
 8006572:	6818      	ldr	r0, [r3, #0]
 8006574:	4770      	bx	lr
 8006576:	bf00      	nop
 8006578:	20000018 	.word	0x20000018

0800657c <__libc_init_array>:
 800657c:	b570      	push	{r4, r5, r6, lr}
 800657e:	4d0d      	ldr	r5, [pc, #52]	; (80065b4 <__libc_init_array+0x38>)
 8006580:	4c0d      	ldr	r4, [pc, #52]	; (80065b8 <__libc_init_array+0x3c>)
 8006582:	1b64      	subs	r4, r4, r5
 8006584:	10a4      	asrs	r4, r4, #2
 8006586:	2600      	movs	r6, #0
 8006588:	42a6      	cmp	r6, r4
 800658a:	d109      	bne.n	80065a0 <__libc_init_array+0x24>
 800658c:	4d0b      	ldr	r5, [pc, #44]	; (80065bc <__libc_init_array+0x40>)
 800658e:	4c0c      	ldr	r4, [pc, #48]	; (80065c0 <__libc_init_array+0x44>)
 8006590:	f004 fc92 	bl	800aeb8 <_init>
 8006594:	1b64      	subs	r4, r4, r5
 8006596:	10a4      	asrs	r4, r4, #2
 8006598:	2600      	movs	r6, #0
 800659a:	42a6      	cmp	r6, r4
 800659c:	d105      	bne.n	80065aa <__libc_init_array+0x2e>
 800659e:	bd70      	pop	{r4, r5, r6, pc}
 80065a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80065a4:	4798      	blx	r3
 80065a6:	3601      	adds	r6, #1
 80065a8:	e7ee      	b.n	8006588 <__libc_init_array+0xc>
 80065aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80065ae:	4798      	blx	r3
 80065b0:	3601      	adds	r6, #1
 80065b2:	e7f2      	b.n	800659a <__libc_init_array+0x1e>
 80065b4:	0800b434 	.word	0x0800b434
 80065b8:	0800b434 	.word	0x0800b434
 80065bc:	0800b434 	.word	0x0800b434
 80065c0:	0800b438 	.word	0x0800b438

080065c4 <memset>:
 80065c4:	4402      	add	r2, r0
 80065c6:	4603      	mov	r3, r0
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d100      	bne.n	80065ce <memset+0xa>
 80065cc:	4770      	bx	lr
 80065ce:	f803 1b01 	strb.w	r1, [r3], #1
 80065d2:	e7f9      	b.n	80065c8 <memset+0x4>

080065d4 <__cvt>:
 80065d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065d8:	ec55 4b10 	vmov	r4, r5, d0
 80065dc:	2d00      	cmp	r5, #0
 80065de:	460e      	mov	r6, r1
 80065e0:	4619      	mov	r1, r3
 80065e2:	462b      	mov	r3, r5
 80065e4:	bfbb      	ittet	lt
 80065e6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80065ea:	461d      	movlt	r5, r3
 80065ec:	2300      	movge	r3, #0
 80065ee:	232d      	movlt	r3, #45	; 0x2d
 80065f0:	700b      	strb	r3, [r1, #0]
 80065f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065f4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80065f8:	4691      	mov	r9, r2
 80065fa:	f023 0820 	bic.w	r8, r3, #32
 80065fe:	bfbc      	itt	lt
 8006600:	4622      	movlt	r2, r4
 8006602:	4614      	movlt	r4, r2
 8006604:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006608:	d005      	beq.n	8006616 <__cvt+0x42>
 800660a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800660e:	d100      	bne.n	8006612 <__cvt+0x3e>
 8006610:	3601      	adds	r6, #1
 8006612:	2102      	movs	r1, #2
 8006614:	e000      	b.n	8006618 <__cvt+0x44>
 8006616:	2103      	movs	r1, #3
 8006618:	ab03      	add	r3, sp, #12
 800661a:	9301      	str	r3, [sp, #4]
 800661c:	ab02      	add	r3, sp, #8
 800661e:	9300      	str	r3, [sp, #0]
 8006620:	ec45 4b10 	vmov	d0, r4, r5
 8006624:	4653      	mov	r3, sl
 8006626:	4632      	mov	r2, r6
 8006628:	f001 fdae 	bl	8008188 <_dtoa_r>
 800662c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006630:	4607      	mov	r7, r0
 8006632:	d102      	bne.n	800663a <__cvt+0x66>
 8006634:	f019 0f01 	tst.w	r9, #1
 8006638:	d022      	beq.n	8006680 <__cvt+0xac>
 800663a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800663e:	eb07 0906 	add.w	r9, r7, r6
 8006642:	d110      	bne.n	8006666 <__cvt+0x92>
 8006644:	783b      	ldrb	r3, [r7, #0]
 8006646:	2b30      	cmp	r3, #48	; 0x30
 8006648:	d10a      	bne.n	8006660 <__cvt+0x8c>
 800664a:	2200      	movs	r2, #0
 800664c:	2300      	movs	r3, #0
 800664e:	4620      	mov	r0, r4
 8006650:	4629      	mov	r1, r5
 8006652:	f7fa fb79 	bl	8000d48 <__aeabi_dcmpeq>
 8006656:	b918      	cbnz	r0, 8006660 <__cvt+0x8c>
 8006658:	f1c6 0601 	rsb	r6, r6, #1
 800665c:	f8ca 6000 	str.w	r6, [sl]
 8006660:	f8da 3000 	ldr.w	r3, [sl]
 8006664:	4499      	add	r9, r3
 8006666:	2200      	movs	r2, #0
 8006668:	2300      	movs	r3, #0
 800666a:	4620      	mov	r0, r4
 800666c:	4629      	mov	r1, r5
 800666e:	f7fa fb6b 	bl	8000d48 <__aeabi_dcmpeq>
 8006672:	b108      	cbz	r0, 8006678 <__cvt+0xa4>
 8006674:	f8cd 900c 	str.w	r9, [sp, #12]
 8006678:	2230      	movs	r2, #48	; 0x30
 800667a:	9b03      	ldr	r3, [sp, #12]
 800667c:	454b      	cmp	r3, r9
 800667e:	d307      	bcc.n	8006690 <__cvt+0xbc>
 8006680:	9b03      	ldr	r3, [sp, #12]
 8006682:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006684:	1bdb      	subs	r3, r3, r7
 8006686:	4638      	mov	r0, r7
 8006688:	6013      	str	r3, [r2, #0]
 800668a:	b004      	add	sp, #16
 800668c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006690:	1c59      	adds	r1, r3, #1
 8006692:	9103      	str	r1, [sp, #12]
 8006694:	701a      	strb	r2, [r3, #0]
 8006696:	e7f0      	b.n	800667a <__cvt+0xa6>

08006698 <__exponent>:
 8006698:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800669a:	4603      	mov	r3, r0
 800669c:	2900      	cmp	r1, #0
 800669e:	bfb8      	it	lt
 80066a0:	4249      	neglt	r1, r1
 80066a2:	f803 2b02 	strb.w	r2, [r3], #2
 80066a6:	bfb4      	ite	lt
 80066a8:	222d      	movlt	r2, #45	; 0x2d
 80066aa:	222b      	movge	r2, #43	; 0x2b
 80066ac:	2909      	cmp	r1, #9
 80066ae:	7042      	strb	r2, [r0, #1]
 80066b0:	dd2a      	ble.n	8006708 <__exponent+0x70>
 80066b2:	f10d 0407 	add.w	r4, sp, #7
 80066b6:	46a4      	mov	ip, r4
 80066b8:	270a      	movs	r7, #10
 80066ba:	46a6      	mov	lr, r4
 80066bc:	460a      	mov	r2, r1
 80066be:	fb91 f6f7 	sdiv	r6, r1, r7
 80066c2:	fb07 1516 	mls	r5, r7, r6, r1
 80066c6:	3530      	adds	r5, #48	; 0x30
 80066c8:	2a63      	cmp	r2, #99	; 0x63
 80066ca:	f104 34ff 	add.w	r4, r4, #4294967295
 80066ce:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80066d2:	4631      	mov	r1, r6
 80066d4:	dcf1      	bgt.n	80066ba <__exponent+0x22>
 80066d6:	3130      	adds	r1, #48	; 0x30
 80066d8:	f1ae 0502 	sub.w	r5, lr, #2
 80066dc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80066e0:	1c44      	adds	r4, r0, #1
 80066e2:	4629      	mov	r1, r5
 80066e4:	4561      	cmp	r1, ip
 80066e6:	d30a      	bcc.n	80066fe <__exponent+0x66>
 80066e8:	f10d 0209 	add.w	r2, sp, #9
 80066ec:	eba2 020e 	sub.w	r2, r2, lr
 80066f0:	4565      	cmp	r5, ip
 80066f2:	bf88      	it	hi
 80066f4:	2200      	movhi	r2, #0
 80066f6:	4413      	add	r3, r2
 80066f8:	1a18      	subs	r0, r3, r0
 80066fa:	b003      	add	sp, #12
 80066fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006702:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006706:	e7ed      	b.n	80066e4 <__exponent+0x4c>
 8006708:	2330      	movs	r3, #48	; 0x30
 800670a:	3130      	adds	r1, #48	; 0x30
 800670c:	7083      	strb	r3, [r0, #2]
 800670e:	70c1      	strb	r1, [r0, #3]
 8006710:	1d03      	adds	r3, r0, #4
 8006712:	e7f1      	b.n	80066f8 <__exponent+0x60>

08006714 <_printf_float>:
 8006714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006718:	ed2d 8b02 	vpush	{d8}
 800671c:	b08d      	sub	sp, #52	; 0x34
 800671e:	460c      	mov	r4, r1
 8006720:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006724:	4616      	mov	r6, r2
 8006726:	461f      	mov	r7, r3
 8006728:	4605      	mov	r5, r0
 800672a:	f002 fe8b 	bl	8009444 <_localeconv_r>
 800672e:	f8d0 a000 	ldr.w	sl, [r0]
 8006732:	4650      	mov	r0, sl
 8006734:	f7f9 fe88 	bl	8000448 <strlen>
 8006738:	2300      	movs	r3, #0
 800673a:	930a      	str	r3, [sp, #40]	; 0x28
 800673c:	6823      	ldr	r3, [r4, #0]
 800673e:	9305      	str	r3, [sp, #20]
 8006740:	f8d8 3000 	ldr.w	r3, [r8]
 8006744:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006748:	3307      	adds	r3, #7
 800674a:	f023 0307 	bic.w	r3, r3, #7
 800674e:	f103 0208 	add.w	r2, r3, #8
 8006752:	f8c8 2000 	str.w	r2, [r8]
 8006756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800675a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800675e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006762:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006766:	9307      	str	r3, [sp, #28]
 8006768:	f8cd 8018 	str.w	r8, [sp, #24]
 800676c:	ee08 0a10 	vmov	s16, r0
 8006770:	4b9f      	ldr	r3, [pc, #636]	; (80069f0 <_printf_float+0x2dc>)
 8006772:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006776:	f04f 32ff 	mov.w	r2, #4294967295
 800677a:	f7fa fb17 	bl	8000dac <__aeabi_dcmpun>
 800677e:	bb88      	cbnz	r0, 80067e4 <_printf_float+0xd0>
 8006780:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006784:	4b9a      	ldr	r3, [pc, #616]	; (80069f0 <_printf_float+0x2dc>)
 8006786:	f04f 32ff 	mov.w	r2, #4294967295
 800678a:	f7fa faf1 	bl	8000d70 <__aeabi_dcmple>
 800678e:	bb48      	cbnz	r0, 80067e4 <_printf_float+0xd0>
 8006790:	2200      	movs	r2, #0
 8006792:	2300      	movs	r3, #0
 8006794:	4640      	mov	r0, r8
 8006796:	4649      	mov	r1, r9
 8006798:	f7fa fae0 	bl	8000d5c <__aeabi_dcmplt>
 800679c:	b110      	cbz	r0, 80067a4 <_printf_float+0x90>
 800679e:	232d      	movs	r3, #45	; 0x2d
 80067a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067a4:	4b93      	ldr	r3, [pc, #588]	; (80069f4 <_printf_float+0x2e0>)
 80067a6:	4894      	ldr	r0, [pc, #592]	; (80069f8 <_printf_float+0x2e4>)
 80067a8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80067ac:	bf94      	ite	ls
 80067ae:	4698      	movls	r8, r3
 80067b0:	4680      	movhi	r8, r0
 80067b2:	2303      	movs	r3, #3
 80067b4:	6123      	str	r3, [r4, #16]
 80067b6:	9b05      	ldr	r3, [sp, #20]
 80067b8:	f023 0204 	bic.w	r2, r3, #4
 80067bc:	6022      	str	r2, [r4, #0]
 80067be:	f04f 0900 	mov.w	r9, #0
 80067c2:	9700      	str	r7, [sp, #0]
 80067c4:	4633      	mov	r3, r6
 80067c6:	aa0b      	add	r2, sp, #44	; 0x2c
 80067c8:	4621      	mov	r1, r4
 80067ca:	4628      	mov	r0, r5
 80067cc:	f000 f9d8 	bl	8006b80 <_printf_common>
 80067d0:	3001      	adds	r0, #1
 80067d2:	f040 8090 	bne.w	80068f6 <_printf_float+0x1e2>
 80067d6:	f04f 30ff 	mov.w	r0, #4294967295
 80067da:	b00d      	add	sp, #52	; 0x34
 80067dc:	ecbd 8b02 	vpop	{d8}
 80067e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067e4:	4642      	mov	r2, r8
 80067e6:	464b      	mov	r3, r9
 80067e8:	4640      	mov	r0, r8
 80067ea:	4649      	mov	r1, r9
 80067ec:	f7fa fade 	bl	8000dac <__aeabi_dcmpun>
 80067f0:	b140      	cbz	r0, 8006804 <_printf_float+0xf0>
 80067f2:	464b      	mov	r3, r9
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	bfbc      	itt	lt
 80067f8:	232d      	movlt	r3, #45	; 0x2d
 80067fa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80067fe:	487f      	ldr	r0, [pc, #508]	; (80069fc <_printf_float+0x2e8>)
 8006800:	4b7f      	ldr	r3, [pc, #508]	; (8006a00 <_printf_float+0x2ec>)
 8006802:	e7d1      	b.n	80067a8 <_printf_float+0x94>
 8006804:	6863      	ldr	r3, [r4, #4]
 8006806:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800680a:	9206      	str	r2, [sp, #24]
 800680c:	1c5a      	adds	r2, r3, #1
 800680e:	d13f      	bne.n	8006890 <_printf_float+0x17c>
 8006810:	2306      	movs	r3, #6
 8006812:	6063      	str	r3, [r4, #4]
 8006814:	9b05      	ldr	r3, [sp, #20]
 8006816:	6861      	ldr	r1, [r4, #4]
 8006818:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800681c:	2300      	movs	r3, #0
 800681e:	9303      	str	r3, [sp, #12]
 8006820:	ab0a      	add	r3, sp, #40	; 0x28
 8006822:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006826:	ab09      	add	r3, sp, #36	; 0x24
 8006828:	ec49 8b10 	vmov	d0, r8, r9
 800682c:	9300      	str	r3, [sp, #0]
 800682e:	6022      	str	r2, [r4, #0]
 8006830:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006834:	4628      	mov	r0, r5
 8006836:	f7ff fecd 	bl	80065d4 <__cvt>
 800683a:	9b06      	ldr	r3, [sp, #24]
 800683c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800683e:	2b47      	cmp	r3, #71	; 0x47
 8006840:	4680      	mov	r8, r0
 8006842:	d108      	bne.n	8006856 <_printf_float+0x142>
 8006844:	1cc8      	adds	r0, r1, #3
 8006846:	db02      	blt.n	800684e <_printf_float+0x13a>
 8006848:	6863      	ldr	r3, [r4, #4]
 800684a:	4299      	cmp	r1, r3
 800684c:	dd41      	ble.n	80068d2 <_printf_float+0x1be>
 800684e:	f1ab 0b02 	sub.w	fp, fp, #2
 8006852:	fa5f fb8b 	uxtb.w	fp, fp
 8006856:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800685a:	d820      	bhi.n	800689e <_printf_float+0x18a>
 800685c:	3901      	subs	r1, #1
 800685e:	465a      	mov	r2, fp
 8006860:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006864:	9109      	str	r1, [sp, #36]	; 0x24
 8006866:	f7ff ff17 	bl	8006698 <__exponent>
 800686a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800686c:	1813      	adds	r3, r2, r0
 800686e:	2a01      	cmp	r2, #1
 8006870:	4681      	mov	r9, r0
 8006872:	6123      	str	r3, [r4, #16]
 8006874:	dc02      	bgt.n	800687c <_printf_float+0x168>
 8006876:	6822      	ldr	r2, [r4, #0]
 8006878:	07d2      	lsls	r2, r2, #31
 800687a:	d501      	bpl.n	8006880 <_printf_float+0x16c>
 800687c:	3301      	adds	r3, #1
 800687e:	6123      	str	r3, [r4, #16]
 8006880:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006884:	2b00      	cmp	r3, #0
 8006886:	d09c      	beq.n	80067c2 <_printf_float+0xae>
 8006888:	232d      	movs	r3, #45	; 0x2d
 800688a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800688e:	e798      	b.n	80067c2 <_printf_float+0xae>
 8006890:	9a06      	ldr	r2, [sp, #24]
 8006892:	2a47      	cmp	r2, #71	; 0x47
 8006894:	d1be      	bne.n	8006814 <_printf_float+0x100>
 8006896:	2b00      	cmp	r3, #0
 8006898:	d1bc      	bne.n	8006814 <_printf_float+0x100>
 800689a:	2301      	movs	r3, #1
 800689c:	e7b9      	b.n	8006812 <_printf_float+0xfe>
 800689e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80068a2:	d118      	bne.n	80068d6 <_printf_float+0x1c2>
 80068a4:	2900      	cmp	r1, #0
 80068a6:	6863      	ldr	r3, [r4, #4]
 80068a8:	dd0b      	ble.n	80068c2 <_printf_float+0x1ae>
 80068aa:	6121      	str	r1, [r4, #16]
 80068ac:	b913      	cbnz	r3, 80068b4 <_printf_float+0x1a0>
 80068ae:	6822      	ldr	r2, [r4, #0]
 80068b0:	07d0      	lsls	r0, r2, #31
 80068b2:	d502      	bpl.n	80068ba <_printf_float+0x1a6>
 80068b4:	3301      	adds	r3, #1
 80068b6:	440b      	add	r3, r1
 80068b8:	6123      	str	r3, [r4, #16]
 80068ba:	65a1      	str	r1, [r4, #88]	; 0x58
 80068bc:	f04f 0900 	mov.w	r9, #0
 80068c0:	e7de      	b.n	8006880 <_printf_float+0x16c>
 80068c2:	b913      	cbnz	r3, 80068ca <_printf_float+0x1b6>
 80068c4:	6822      	ldr	r2, [r4, #0]
 80068c6:	07d2      	lsls	r2, r2, #31
 80068c8:	d501      	bpl.n	80068ce <_printf_float+0x1ba>
 80068ca:	3302      	adds	r3, #2
 80068cc:	e7f4      	b.n	80068b8 <_printf_float+0x1a4>
 80068ce:	2301      	movs	r3, #1
 80068d0:	e7f2      	b.n	80068b8 <_printf_float+0x1a4>
 80068d2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80068d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068d8:	4299      	cmp	r1, r3
 80068da:	db05      	blt.n	80068e8 <_printf_float+0x1d4>
 80068dc:	6823      	ldr	r3, [r4, #0]
 80068de:	6121      	str	r1, [r4, #16]
 80068e0:	07d8      	lsls	r0, r3, #31
 80068e2:	d5ea      	bpl.n	80068ba <_printf_float+0x1a6>
 80068e4:	1c4b      	adds	r3, r1, #1
 80068e6:	e7e7      	b.n	80068b8 <_printf_float+0x1a4>
 80068e8:	2900      	cmp	r1, #0
 80068ea:	bfd4      	ite	le
 80068ec:	f1c1 0202 	rsble	r2, r1, #2
 80068f0:	2201      	movgt	r2, #1
 80068f2:	4413      	add	r3, r2
 80068f4:	e7e0      	b.n	80068b8 <_printf_float+0x1a4>
 80068f6:	6823      	ldr	r3, [r4, #0]
 80068f8:	055a      	lsls	r2, r3, #21
 80068fa:	d407      	bmi.n	800690c <_printf_float+0x1f8>
 80068fc:	6923      	ldr	r3, [r4, #16]
 80068fe:	4642      	mov	r2, r8
 8006900:	4631      	mov	r1, r6
 8006902:	4628      	mov	r0, r5
 8006904:	47b8      	blx	r7
 8006906:	3001      	adds	r0, #1
 8006908:	d12c      	bne.n	8006964 <_printf_float+0x250>
 800690a:	e764      	b.n	80067d6 <_printf_float+0xc2>
 800690c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006910:	f240 80e0 	bls.w	8006ad4 <_printf_float+0x3c0>
 8006914:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006918:	2200      	movs	r2, #0
 800691a:	2300      	movs	r3, #0
 800691c:	f7fa fa14 	bl	8000d48 <__aeabi_dcmpeq>
 8006920:	2800      	cmp	r0, #0
 8006922:	d034      	beq.n	800698e <_printf_float+0x27a>
 8006924:	4a37      	ldr	r2, [pc, #220]	; (8006a04 <_printf_float+0x2f0>)
 8006926:	2301      	movs	r3, #1
 8006928:	4631      	mov	r1, r6
 800692a:	4628      	mov	r0, r5
 800692c:	47b8      	blx	r7
 800692e:	3001      	adds	r0, #1
 8006930:	f43f af51 	beq.w	80067d6 <_printf_float+0xc2>
 8006934:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006938:	429a      	cmp	r2, r3
 800693a:	db02      	blt.n	8006942 <_printf_float+0x22e>
 800693c:	6823      	ldr	r3, [r4, #0]
 800693e:	07d8      	lsls	r0, r3, #31
 8006940:	d510      	bpl.n	8006964 <_printf_float+0x250>
 8006942:	ee18 3a10 	vmov	r3, s16
 8006946:	4652      	mov	r2, sl
 8006948:	4631      	mov	r1, r6
 800694a:	4628      	mov	r0, r5
 800694c:	47b8      	blx	r7
 800694e:	3001      	adds	r0, #1
 8006950:	f43f af41 	beq.w	80067d6 <_printf_float+0xc2>
 8006954:	f04f 0800 	mov.w	r8, #0
 8006958:	f104 091a 	add.w	r9, r4, #26
 800695c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800695e:	3b01      	subs	r3, #1
 8006960:	4543      	cmp	r3, r8
 8006962:	dc09      	bgt.n	8006978 <_printf_float+0x264>
 8006964:	6823      	ldr	r3, [r4, #0]
 8006966:	079b      	lsls	r3, r3, #30
 8006968:	f100 8105 	bmi.w	8006b76 <_printf_float+0x462>
 800696c:	68e0      	ldr	r0, [r4, #12]
 800696e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006970:	4298      	cmp	r0, r3
 8006972:	bfb8      	it	lt
 8006974:	4618      	movlt	r0, r3
 8006976:	e730      	b.n	80067da <_printf_float+0xc6>
 8006978:	2301      	movs	r3, #1
 800697a:	464a      	mov	r2, r9
 800697c:	4631      	mov	r1, r6
 800697e:	4628      	mov	r0, r5
 8006980:	47b8      	blx	r7
 8006982:	3001      	adds	r0, #1
 8006984:	f43f af27 	beq.w	80067d6 <_printf_float+0xc2>
 8006988:	f108 0801 	add.w	r8, r8, #1
 800698c:	e7e6      	b.n	800695c <_printf_float+0x248>
 800698e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006990:	2b00      	cmp	r3, #0
 8006992:	dc39      	bgt.n	8006a08 <_printf_float+0x2f4>
 8006994:	4a1b      	ldr	r2, [pc, #108]	; (8006a04 <_printf_float+0x2f0>)
 8006996:	2301      	movs	r3, #1
 8006998:	4631      	mov	r1, r6
 800699a:	4628      	mov	r0, r5
 800699c:	47b8      	blx	r7
 800699e:	3001      	adds	r0, #1
 80069a0:	f43f af19 	beq.w	80067d6 <_printf_float+0xc2>
 80069a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80069a8:	4313      	orrs	r3, r2
 80069aa:	d102      	bne.n	80069b2 <_printf_float+0x29e>
 80069ac:	6823      	ldr	r3, [r4, #0]
 80069ae:	07d9      	lsls	r1, r3, #31
 80069b0:	d5d8      	bpl.n	8006964 <_printf_float+0x250>
 80069b2:	ee18 3a10 	vmov	r3, s16
 80069b6:	4652      	mov	r2, sl
 80069b8:	4631      	mov	r1, r6
 80069ba:	4628      	mov	r0, r5
 80069bc:	47b8      	blx	r7
 80069be:	3001      	adds	r0, #1
 80069c0:	f43f af09 	beq.w	80067d6 <_printf_float+0xc2>
 80069c4:	f04f 0900 	mov.w	r9, #0
 80069c8:	f104 0a1a 	add.w	sl, r4, #26
 80069cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069ce:	425b      	negs	r3, r3
 80069d0:	454b      	cmp	r3, r9
 80069d2:	dc01      	bgt.n	80069d8 <_printf_float+0x2c4>
 80069d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069d6:	e792      	b.n	80068fe <_printf_float+0x1ea>
 80069d8:	2301      	movs	r3, #1
 80069da:	4652      	mov	r2, sl
 80069dc:	4631      	mov	r1, r6
 80069de:	4628      	mov	r0, r5
 80069e0:	47b8      	blx	r7
 80069e2:	3001      	adds	r0, #1
 80069e4:	f43f aef7 	beq.w	80067d6 <_printf_float+0xc2>
 80069e8:	f109 0901 	add.w	r9, r9, #1
 80069ec:	e7ee      	b.n	80069cc <_printf_float+0x2b8>
 80069ee:	bf00      	nop
 80069f0:	7fefffff 	.word	0x7fefffff
 80069f4:	0800af8c 	.word	0x0800af8c
 80069f8:	0800af90 	.word	0x0800af90
 80069fc:	0800af98 	.word	0x0800af98
 8006a00:	0800af94 	.word	0x0800af94
 8006a04:	0800af9c 	.word	0x0800af9c
 8006a08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a0a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006a0c:	429a      	cmp	r2, r3
 8006a0e:	bfa8      	it	ge
 8006a10:	461a      	movge	r2, r3
 8006a12:	2a00      	cmp	r2, #0
 8006a14:	4691      	mov	r9, r2
 8006a16:	dc37      	bgt.n	8006a88 <_printf_float+0x374>
 8006a18:	f04f 0b00 	mov.w	fp, #0
 8006a1c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a20:	f104 021a 	add.w	r2, r4, #26
 8006a24:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006a26:	9305      	str	r3, [sp, #20]
 8006a28:	eba3 0309 	sub.w	r3, r3, r9
 8006a2c:	455b      	cmp	r3, fp
 8006a2e:	dc33      	bgt.n	8006a98 <_printf_float+0x384>
 8006a30:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a34:	429a      	cmp	r2, r3
 8006a36:	db3b      	blt.n	8006ab0 <_printf_float+0x39c>
 8006a38:	6823      	ldr	r3, [r4, #0]
 8006a3a:	07da      	lsls	r2, r3, #31
 8006a3c:	d438      	bmi.n	8006ab0 <_printf_float+0x39c>
 8006a3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a40:	9a05      	ldr	r2, [sp, #20]
 8006a42:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a44:	1a9a      	subs	r2, r3, r2
 8006a46:	eba3 0901 	sub.w	r9, r3, r1
 8006a4a:	4591      	cmp	r9, r2
 8006a4c:	bfa8      	it	ge
 8006a4e:	4691      	movge	r9, r2
 8006a50:	f1b9 0f00 	cmp.w	r9, #0
 8006a54:	dc35      	bgt.n	8006ac2 <_printf_float+0x3ae>
 8006a56:	f04f 0800 	mov.w	r8, #0
 8006a5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a5e:	f104 0a1a 	add.w	sl, r4, #26
 8006a62:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a66:	1a9b      	subs	r3, r3, r2
 8006a68:	eba3 0309 	sub.w	r3, r3, r9
 8006a6c:	4543      	cmp	r3, r8
 8006a6e:	f77f af79 	ble.w	8006964 <_printf_float+0x250>
 8006a72:	2301      	movs	r3, #1
 8006a74:	4652      	mov	r2, sl
 8006a76:	4631      	mov	r1, r6
 8006a78:	4628      	mov	r0, r5
 8006a7a:	47b8      	blx	r7
 8006a7c:	3001      	adds	r0, #1
 8006a7e:	f43f aeaa 	beq.w	80067d6 <_printf_float+0xc2>
 8006a82:	f108 0801 	add.w	r8, r8, #1
 8006a86:	e7ec      	b.n	8006a62 <_printf_float+0x34e>
 8006a88:	4613      	mov	r3, r2
 8006a8a:	4631      	mov	r1, r6
 8006a8c:	4642      	mov	r2, r8
 8006a8e:	4628      	mov	r0, r5
 8006a90:	47b8      	blx	r7
 8006a92:	3001      	adds	r0, #1
 8006a94:	d1c0      	bne.n	8006a18 <_printf_float+0x304>
 8006a96:	e69e      	b.n	80067d6 <_printf_float+0xc2>
 8006a98:	2301      	movs	r3, #1
 8006a9a:	4631      	mov	r1, r6
 8006a9c:	4628      	mov	r0, r5
 8006a9e:	9205      	str	r2, [sp, #20]
 8006aa0:	47b8      	blx	r7
 8006aa2:	3001      	adds	r0, #1
 8006aa4:	f43f ae97 	beq.w	80067d6 <_printf_float+0xc2>
 8006aa8:	9a05      	ldr	r2, [sp, #20]
 8006aaa:	f10b 0b01 	add.w	fp, fp, #1
 8006aae:	e7b9      	b.n	8006a24 <_printf_float+0x310>
 8006ab0:	ee18 3a10 	vmov	r3, s16
 8006ab4:	4652      	mov	r2, sl
 8006ab6:	4631      	mov	r1, r6
 8006ab8:	4628      	mov	r0, r5
 8006aba:	47b8      	blx	r7
 8006abc:	3001      	adds	r0, #1
 8006abe:	d1be      	bne.n	8006a3e <_printf_float+0x32a>
 8006ac0:	e689      	b.n	80067d6 <_printf_float+0xc2>
 8006ac2:	9a05      	ldr	r2, [sp, #20]
 8006ac4:	464b      	mov	r3, r9
 8006ac6:	4442      	add	r2, r8
 8006ac8:	4631      	mov	r1, r6
 8006aca:	4628      	mov	r0, r5
 8006acc:	47b8      	blx	r7
 8006ace:	3001      	adds	r0, #1
 8006ad0:	d1c1      	bne.n	8006a56 <_printf_float+0x342>
 8006ad2:	e680      	b.n	80067d6 <_printf_float+0xc2>
 8006ad4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ad6:	2a01      	cmp	r2, #1
 8006ad8:	dc01      	bgt.n	8006ade <_printf_float+0x3ca>
 8006ada:	07db      	lsls	r3, r3, #31
 8006adc:	d538      	bpl.n	8006b50 <_printf_float+0x43c>
 8006ade:	2301      	movs	r3, #1
 8006ae0:	4642      	mov	r2, r8
 8006ae2:	4631      	mov	r1, r6
 8006ae4:	4628      	mov	r0, r5
 8006ae6:	47b8      	blx	r7
 8006ae8:	3001      	adds	r0, #1
 8006aea:	f43f ae74 	beq.w	80067d6 <_printf_float+0xc2>
 8006aee:	ee18 3a10 	vmov	r3, s16
 8006af2:	4652      	mov	r2, sl
 8006af4:	4631      	mov	r1, r6
 8006af6:	4628      	mov	r0, r5
 8006af8:	47b8      	blx	r7
 8006afa:	3001      	adds	r0, #1
 8006afc:	f43f ae6b 	beq.w	80067d6 <_printf_float+0xc2>
 8006b00:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006b04:	2200      	movs	r2, #0
 8006b06:	2300      	movs	r3, #0
 8006b08:	f7fa f91e 	bl	8000d48 <__aeabi_dcmpeq>
 8006b0c:	b9d8      	cbnz	r0, 8006b46 <_printf_float+0x432>
 8006b0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b10:	f108 0201 	add.w	r2, r8, #1
 8006b14:	3b01      	subs	r3, #1
 8006b16:	4631      	mov	r1, r6
 8006b18:	4628      	mov	r0, r5
 8006b1a:	47b8      	blx	r7
 8006b1c:	3001      	adds	r0, #1
 8006b1e:	d10e      	bne.n	8006b3e <_printf_float+0x42a>
 8006b20:	e659      	b.n	80067d6 <_printf_float+0xc2>
 8006b22:	2301      	movs	r3, #1
 8006b24:	4652      	mov	r2, sl
 8006b26:	4631      	mov	r1, r6
 8006b28:	4628      	mov	r0, r5
 8006b2a:	47b8      	blx	r7
 8006b2c:	3001      	adds	r0, #1
 8006b2e:	f43f ae52 	beq.w	80067d6 <_printf_float+0xc2>
 8006b32:	f108 0801 	add.w	r8, r8, #1
 8006b36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b38:	3b01      	subs	r3, #1
 8006b3a:	4543      	cmp	r3, r8
 8006b3c:	dcf1      	bgt.n	8006b22 <_printf_float+0x40e>
 8006b3e:	464b      	mov	r3, r9
 8006b40:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006b44:	e6dc      	b.n	8006900 <_printf_float+0x1ec>
 8006b46:	f04f 0800 	mov.w	r8, #0
 8006b4a:	f104 0a1a 	add.w	sl, r4, #26
 8006b4e:	e7f2      	b.n	8006b36 <_printf_float+0x422>
 8006b50:	2301      	movs	r3, #1
 8006b52:	4642      	mov	r2, r8
 8006b54:	e7df      	b.n	8006b16 <_printf_float+0x402>
 8006b56:	2301      	movs	r3, #1
 8006b58:	464a      	mov	r2, r9
 8006b5a:	4631      	mov	r1, r6
 8006b5c:	4628      	mov	r0, r5
 8006b5e:	47b8      	blx	r7
 8006b60:	3001      	adds	r0, #1
 8006b62:	f43f ae38 	beq.w	80067d6 <_printf_float+0xc2>
 8006b66:	f108 0801 	add.w	r8, r8, #1
 8006b6a:	68e3      	ldr	r3, [r4, #12]
 8006b6c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006b6e:	1a5b      	subs	r3, r3, r1
 8006b70:	4543      	cmp	r3, r8
 8006b72:	dcf0      	bgt.n	8006b56 <_printf_float+0x442>
 8006b74:	e6fa      	b.n	800696c <_printf_float+0x258>
 8006b76:	f04f 0800 	mov.w	r8, #0
 8006b7a:	f104 0919 	add.w	r9, r4, #25
 8006b7e:	e7f4      	b.n	8006b6a <_printf_float+0x456>

08006b80 <_printf_common>:
 8006b80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b84:	4616      	mov	r6, r2
 8006b86:	4699      	mov	r9, r3
 8006b88:	688a      	ldr	r2, [r1, #8]
 8006b8a:	690b      	ldr	r3, [r1, #16]
 8006b8c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006b90:	4293      	cmp	r3, r2
 8006b92:	bfb8      	it	lt
 8006b94:	4613      	movlt	r3, r2
 8006b96:	6033      	str	r3, [r6, #0]
 8006b98:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006b9c:	4607      	mov	r7, r0
 8006b9e:	460c      	mov	r4, r1
 8006ba0:	b10a      	cbz	r2, 8006ba6 <_printf_common+0x26>
 8006ba2:	3301      	adds	r3, #1
 8006ba4:	6033      	str	r3, [r6, #0]
 8006ba6:	6823      	ldr	r3, [r4, #0]
 8006ba8:	0699      	lsls	r1, r3, #26
 8006baa:	bf42      	ittt	mi
 8006bac:	6833      	ldrmi	r3, [r6, #0]
 8006bae:	3302      	addmi	r3, #2
 8006bb0:	6033      	strmi	r3, [r6, #0]
 8006bb2:	6825      	ldr	r5, [r4, #0]
 8006bb4:	f015 0506 	ands.w	r5, r5, #6
 8006bb8:	d106      	bne.n	8006bc8 <_printf_common+0x48>
 8006bba:	f104 0a19 	add.w	sl, r4, #25
 8006bbe:	68e3      	ldr	r3, [r4, #12]
 8006bc0:	6832      	ldr	r2, [r6, #0]
 8006bc2:	1a9b      	subs	r3, r3, r2
 8006bc4:	42ab      	cmp	r3, r5
 8006bc6:	dc26      	bgt.n	8006c16 <_printf_common+0x96>
 8006bc8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006bcc:	1e13      	subs	r3, r2, #0
 8006bce:	6822      	ldr	r2, [r4, #0]
 8006bd0:	bf18      	it	ne
 8006bd2:	2301      	movne	r3, #1
 8006bd4:	0692      	lsls	r2, r2, #26
 8006bd6:	d42b      	bmi.n	8006c30 <_printf_common+0xb0>
 8006bd8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006bdc:	4649      	mov	r1, r9
 8006bde:	4638      	mov	r0, r7
 8006be0:	47c0      	blx	r8
 8006be2:	3001      	adds	r0, #1
 8006be4:	d01e      	beq.n	8006c24 <_printf_common+0xa4>
 8006be6:	6823      	ldr	r3, [r4, #0]
 8006be8:	68e5      	ldr	r5, [r4, #12]
 8006bea:	6832      	ldr	r2, [r6, #0]
 8006bec:	f003 0306 	and.w	r3, r3, #6
 8006bf0:	2b04      	cmp	r3, #4
 8006bf2:	bf08      	it	eq
 8006bf4:	1aad      	subeq	r5, r5, r2
 8006bf6:	68a3      	ldr	r3, [r4, #8]
 8006bf8:	6922      	ldr	r2, [r4, #16]
 8006bfa:	bf0c      	ite	eq
 8006bfc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c00:	2500      	movne	r5, #0
 8006c02:	4293      	cmp	r3, r2
 8006c04:	bfc4      	itt	gt
 8006c06:	1a9b      	subgt	r3, r3, r2
 8006c08:	18ed      	addgt	r5, r5, r3
 8006c0a:	2600      	movs	r6, #0
 8006c0c:	341a      	adds	r4, #26
 8006c0e:	42b5      	cmp	r5, r6
 8006c10:	d11a      	bne.n	8006c48 <_printf_common+0xc8>
 8006c12:	2000      	movs	r0, #0
 8006c14:	e008      	b.n	8006c28 <_printf_common+0xa8>
 8006c16:	2301      	movs	r3, #1
 8006c18:	4652      	mov	r2, sl
 8006c1a:	4649      	mov	r1, r9
 8006c1c:	4638      	mov	r0, r7
 8006c1e:	47c0      	blx	r8
 8006c20:	3001      	adds	r0, #1
 8006c22:	d103      	bne.n	8006c2c <_printf_common+0xac>
 8006c24:	f04f 30ff 	mov.w	r0, #4294967295
 8006c28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c2c:	3501      	adds	r5, #1
 8006c2e:	e7c6      	b.n	8006bbe <_printf_common+0x3e>
 8006c30:	18e1      	adds	r1, r4, r3
 8006c32:	1c5a      	adds	r2, r3, #1
 8006c34:	2030      	movs	r0, #48	; 0x30
 8006c36:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006c3a:	4422      	add	r2, r4
 8006c3c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006c40:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006c44:	3302      	adds	r3, #2
 8006c46:	e7c7      	b.n	8006bd8 <_printf_common+0x58>
 8006c48:	2301      	movs	r3, #1
 8006c4a:	4622      	mov	r2, r4
 8006c4c:	4649      	mov	r1, r9
 8006c4e:	4638      	mov	r0, r7
 8006c50:	47c0      	blx	r8
 8006c52:	3001      	adds	r0, #1
 8006c54:	d0e6      	beq.n	8006c24 <_printf_common+0xa4>
 8006c56:	3601      	adds	r6, #1
 8006c58:	e7d9      	b.n	8006c0e <_printf_common+0x8e>
	...

08006c5c <_printf_i>:
 8006c5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c60:	7e0f      	ldrb	r7, [r1, #24]
 8006c62:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006c64:	2f78      	cmp	r7, #120	; 0x78
 8006c66:	4691      	mov	r9, r2
 8006c68:	4680      	mov	r8, r0
 8006c6a:	460c      	mov	r4, r1
 8006c6c:	469a      	mov	sl, r3
 8006c6e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006c72:	d807      	bhi.n	8006c84 <_printf_i+0x28>
 8006c74:	2f62      	cmp	r7, #98	; 0x62
 8006c76:	d80a      	bhi.n	8006c8e <_printf_i+0x32>
 8006c78:	2f00      	cmp	r7, #0
 8006c7a:	f000 80d8 	beq.w	8006e2e <_printf_i+0x1d2>
 8006c7e:	2f58      	cmp	r7, #88	; 0x58
 8006c80:	f000 80a3 	beq.w	8006dca <_printf_i+0x16e>
 8006c84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c88:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006c8c:	e03a      	b.n	8006d04 <_printf_i+0xa8>
 8006c8e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006c92:	2b15      	cmp	r3, #21
 8006c94:	d8f6      	bhi.n	8006c84 <_printf_i+0x28>
 8006c96:	a101      	add	r1, pc, #4	; (adr r1, 8006c9c <_printf_i+0x40>)
 8006c98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c9c:	08006cf5 	.word	0x08006cf5
 8006ca0:	08006d09 	.word	0x08006d09
 8006ca4:	08006c85 	.word	0x08006c85
 8006ca8:	08006c85 	.word	0x08006c85
 8006cac:	08006c85 	.word	0x08006c85
 8006cb0:	08006c85 	.word	0x08006c85
 8006cb4:	08006d09 	.word	0x08006d09
 8006cb8:	08006c85 	.word	0x08006c85
 8006cbc:	08006c85 	.word	0x08006c85
 8006cc0:	08006c85 	.word	0x08006c85
 8006cc4:	08006c85 	.word	0x08006c85
 8006cc8:	08006e15 	.word	0x08006e15
 8006ccc:	08006d39 	.word	0x08006d39
 8006cd0:	08006df7 	.word	0x08006df7
 8006cd4:	08006c85 	.word	0x08006c85
 8006cd8:	08006c85 	.word	0x08006c85
 8006cdc:	08006e37 	.word	0x08006e37
 8006ce0:	08006c85 	.word	0x08006c85
 8006ce4:	08006d39 	.word	0x08006d39
 8006ce8:	08006c85 	.word	0x08006c85
 8006cec:	08006c85 	.word	0x08006c85
 8006cf0:	08006dff 	.word	0x08006dff
 8006cf4:	682b      	ldr	r3, [r5, #0]
 8006cf6:	1d1a      	adds	r2, r3, #4
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	602a      	str	r2, [r5, #0]
 8006cfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d04:	2301      	movs	r3, #1
 8006d06:	e0a3      	b.n	8006e50 <_printf_i+0x1f4>
 8006d08:	6820      	ldr	r0, [r4, #0]
 8006d0a:	6829      	ldr	r1, [r5, #0]
 8006d0c:	0606      	lsls	r6, r0, #24
 8006d0e:	f101 0304 	add.w	r3, r1, #4
 8006d12:	d50a      	bpl.n	8006d2a <_printf_i+0xce>
 8006d14:	680e      	ldr	r6, [r1, #0]
 8006d16:	602b      	str	r3, [r5, #0]
 8006d18:	2e00      	cmp	r6, #0
 8006d1a:	da03      	bge.n	8006d24 <_printf_i+0xc8>
 8006d1c:	232d      	movs	r3, #45	; 0x2d
 8006d1e:	4276      	negs	r6, r6
 8006d20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d24:	485e      	ldr	r0, [pc, #376]	; (8006ea0 <_printf_i+0x244>)
 8006d26:	230a      	movs	r3, #10
 8006d28:	e019      	b.n	8006d5e <_printf_i+0x102>
 8006d2a:	680e      	ldr	r6, [r1, #0]
 8006d2c:	602b      	str	r3, [r5, #0]
 8006d2e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006d32:	bf18      	it	ne
 8006d34:	b236      	sxthne	r6, r6
 8006d36:	e7ef      	b.n	8006d18 <_printf_i+0xbc>
 8006d38:	682b      	ldr	r3, [r5, #0]
 8006d3a:	6820      	ldr	r0, [r4, #0]
 8006d3c:	1d19      	adds	r1, r3, #4
 8006d3e:	6029      	str	r1, [r5, #0]
 8006d40:	0601      	lsls	r1, r0, #24
 8006d42:	d501      	bpl.n	8006d48 <_printf_i+0xec>
 8006d44:	681e      	ldr	r6, [r3, #0]
 8006d46:	e002      	b.n	8006d4e <_printf_i+0xf2>
 8006d48:	0646      	lsls	r6, r0, #25
 8006d4a:	d5fb      	bpl.n	8006d44 <_printf_i+0xe8>
 8006d4c:	881e      	ldrh	r6, [r3, #0]
 8006d4e:	4854      	ldr	r0, [pc, #336]	; (8006ea0 <_printf_i+0x244>)
 8006d50:	2f6f      	cmp	r7, #111	; 0x6f
 8006d52:	bf0c      	ite	eq
 8006d54:	2308      	moveq	r3, #8
 8006d56:	230a      	movne	r3, #10
 8006d58:	2100      	movs	r1, #0
 8006d5a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006d5e:	6865      	ldr	r5, [r4, #4]
 8006d60:	60a5      	str	r5, [r4, #8]
 8006d62:	2d00      	cmp	r5, #0
 8006d64:	bfa2      	ittt	ge
 8006d66:	6821      	ldrge	r1, [r4, #0]
 8006d68:	f021 0104 	bicge.w	r1, r1, #4
 8006d6c:	6021      	strge	r1, [r4, #0]
 8006d6e:	b90e      	cbnz	r6, 8006d74 <_printf_i+0x118>
 8006d70:	2d00      	cmp	r5, #0
 8006d72:	d04d      	beq.n	8006e10 <_printf_i+0x1b4>
 8006d74:	4615      	mov	r5, r2
 8006d76:	fbb6 f1f3 	udiv	r1, r6, r3
 8006d7a:	fb03 6711 	mls	r7, r3, r1, r6
 8006d7e:	5dc7      	ldrb	r7, [r0, r7]
 8006d80:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006d84:	4637      	mov	r7, r6
 8006d86:	42bb      	cmp	r3, r7
 8006d88:	460e      	mov	r6, r1
 8006d8a:	d9f4      	bls.n	8006d76 <_printf_i+0x11a>
 8006d8c:	2b08      	cmp	r3, #8
 8006d8e:	d10b      	bne.n	8006da8 <_printf_i+0x14c>
 8006d90:	6823      	ldr	r3, [r4, #0]
 8006d92:	07de      	lsls	r6, r3, #31
 8006d94:	d508      	bpl.n	8006da8 <_printf_i+0x14c>
 8006d96:	6923      	ldr	r3, [r4, #16]
 8006d98:	6861      	ldr	r1, [r4, #4]
 8006d9a:	4299      	cmp	r1, r3
 8006d9c:	bfde      	ittt	le
 8006d9e:	2330      	movle	r3, #48	; 0x30
 8006da0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006da4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006da8:	1b52      	subs	r2, r2, r5
 8006daa:	6122      	str	r2, [r4, #16]
 8006dac:	f8cd a000 	str.w	sl, [sp]
 8006db0:	464b      	mov	r3, r9
 8006db2:	aa03      	add	r2, sp, #12
 8006db4:	4621      	mov	r1, r4
 8006db6:	4640      	mov	r0, r8
 8006db8:	f7ff fee2 	bl	8006b80 <_printf_common>
 8006dbc:	3001      	adds	r0, #1
 8006dbe:	d14c      	bne.n	8006e5a <_printf_i+0x1fe>
 8006dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8006dc4:	b004      	add	sp, #16
 8006dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dca:	4835      	ldr	r0, [pc, #212]	; (8006ea0 <_printf_i+0x244>)
 8006dcc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006dd0:	6829      	ldr	r1, [r5, #0]
 8006dd2:	6823      	ldr	r3, [r4, #0]
 8006dd4:	f851 6b04 	ldr.w	r6, [r1], #4
 8006dd8:	6029      	str	r1, [r5, #0]
 8006dda:	061d      	lsls	r5, r3, #24
 8006ddc:	d514      	bpl.n	8006e08 <_printf_i+0x1ac>
 8006dde:	07df      	lsls	r7, r3, #31
 8006de0:	bf44      	itt	mi
 8006de2:	f043 0320 	orrmi.w	r3, r3, #32
 8006de6:	6023      	strmi	r3, [r4, #0]
 8006de8:	b91e      	cbnz	r6, 8006df2 <_printf_i+0x196>
 8006dea:	6823      	ldr	r3, [r4, #0]
 8006dec:	f023 0320 	bic.w	r3, r3, #32
 8006df0:	6023      	str	r3, [r4, #0]
 8006df2:	2310      	movs	r3, #16
 8006df4:	e7b0      	b.n	8006d58 <_printf_i+0xfc>
 8006df6:	6823      	ldr	r3, [r4, #0]
 8006df8:	f043 0320 	orr.w	r3, r3, #32
 8006dfc:	6023      	str	r3, [r4, #0]
 8006dfe:	2378      	movs	r3, #120	; 0x78
 8006e00:	4828      	ldr	r0, [pc, #160]	; (8006ea4 <_printf_i+0x248>)
 8006e02:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006e06:	e7e3      	b.n	8006dd0 <_printf_i+0x174>
 8006e08:	0659      	lsls	r1, r3, #25
 8006e0a:	bf48      	it	mi
 8006e0c:	b2b6      	uxthmi	r6, r6
 8006e0e:	e7e6      	b.n	8006dde <_printf_i+0x182>
 8006e10:	4615      	mov	r5, r2
 8006e12:	e7bb      	b.n	8006d8c <_printf_i+0x130>
 8006e14:	682b      	ldr	r3, [r5, #0]
 8006e16:	6826      	ldr	r6, [r4, #0]
 8006e18:	6961      	ldr	r1, [r4, #20]
 8006e1a:	1d18      	adds	r0, r3, #4
 8006e1c:	6028      	str	r0, [r5, #0]
 8006e1e:	0635      	lsls	r5, r6, #24
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	d501      	bpl.n	8006e28 <_printf_i+0x1cc>
 8006e24:	6019      	str	r1, [r3, #0]
 8006e26:	e002      	b.n	8006e2e <_printf_i+0x1d2>
 8006e28:	0670      	lsls	r0, r6, #25
 8006e2a:	d5fb      	bpl.n	8006e24 <_printf_i+0x1c8>
 8006e2c:	8019      	strh	r1, [r3, #0]
 8006e2e:	2300      	movs	r3, #0
 8006e30:	6123      	str	r3, [r4, #16]
 8006e32:	4615      	mov	r5, r2
 8006e34:	e7ba      	b.n	8006dac <_printf_i+0x150>
 8006e36:	682b      	ldr	r3, [r5, #0]
 8006e38:	1d1a      	adds	r2, r3, #4
 8006e3a:	602a      	str	r2, [r5, #0]
 8006e3c:	681d      	ldr	r5, [r3, #0]
 8006e3e:	6862      	ldr	r2, [r4, #4]
 8006e40:	2100      	movs	r1, #0
 8006e42:	4628      	mov	r0, r5
 8006e44:	f7f9 fb0c 	bl	8000460 <memchr>
 8006e48:	b108      	cbz	r0, 8006e4e <_printf_i+0x1f2>
 8006e4a:	1b40      	subs	r0, r0, r5
 8006e4c:	6060      	str	r0, [r4, #4]
 8006e4e:	6863      	ldr	r3, [r4, #4]
 8006e50:	6123      	str	r3, [r4, #16]
 8006e52:	2300      	movs	r3, #0
 8006e54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e58:	e7a8      	b.n	8006dac <_printf_i+0x150>
 8006e5a:	6923      	ldr	r3, [r4, #16]
 8006e5c:	462a      	mov	r2, r5
 8006e5e:	4649      	mov	r1, r9
 8006e60:	4640      	mov	r0, r8
 8006e62:	47d0      	blx	sl
 8006e64:	3001      	adds	r0, #1
 8006e66:	d0ab      	beq.n	8006dc0 <_printf_i+0x164>
 8006e68:	6823      	ldr	r3, [r4, #0]
 8006e6a:	079b      	lsls	r3, r3, #30
 8006e6c:	d413      	bmi.n	8006e96 <_printf_i+0x23a>
 8006e6e:	68e0      	ldr	r0, [r4, #12]
 8006e70:	9b03      	ldr	r3, [sp, #12]
 8006e72:	4298      	cmp	r0, r3
 8006e74:	bfb8      	it	lt
 8006e76:	4618      	movlt	r0, r3
 8006e78:	e7a4      	b.n	8006dc4 <_printf_i+0x168>
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	4632      	mov	r2, r6
 8006e7e:	4649      	mov	r1, r9
 8006e80:	4640      	mov	r0, r8
 8006e82:	47d0      	blx	sl
 8006e84:	3001      	adds	r0, #1
 8006e86:	d09b      	beq.n	8006dc0 <_printf_i+0x164>
 8006e88:	3501      	adds	r5, #1
 8006e8a:	68e3      	ldr	r3, [r4, #12]
 8006e8c:	9903      	ldr	r1, [sp, #12]
 8006e8e:	1a5b      	subs	r3, r3, r1
 8006e90:	42ab      	cmp	r3, r5
 8006e92:	dcf2      	bgt.n	8006e7a <_printf_i+0x21e>
 8006e94:	e7eb      	b.n	8006e6e <_printf_i+0x212>
 8006e96:	2500      	movs	r5, #0
 8006e98:	f104 0619 	add.w	r6, r4, #25
 8006e9c:	e7f5      	b.n	8006e8a <_printf_i+0x22e>
 8006e9e:	bf00      	nop
 8006ea0:	0800af9e 	.word	0x0800af9e
 8006ea4:	0800afaf 	.word	0x0800afaf

08006ea8 <_scanf_float>:
 8006ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eac:	b087      	sub	sp, #28
 8006eae:	4617      	mov	r7, r2
 8006eb0:	9303      	str	r3, [sp, #12]
 8006eb2:	688b      	ldr	r3, [r1, #8]
 8006eb4:	1e5a      	subs	r2, r3, #1
 8006eb6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006eba:	bf83      	ittte	hi
 8006ebc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006ec0:	195b      	addhi	r3, r3, r5
 8006ec2:	9302      	strhi	r3, [sp, #8]
 8006ec4:	2300      	movls	r3, #0
 8006ec6:	bf86      	itte	hi
 8006ec8:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006ecc:	608b      	strhi	r3, [r1, #8]
 8006ece:	9302      	strls	r3, [sp, #8]
 8006ed0:	680b      	ldr	r3, [r1, #0]
 8006ed2:	468b      	mov	fp, r1
 8006ed4:	2500      	movs	r5, #0
 8006ed6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006eda:	f84b 3b1c 	str.w	r3, [fp], #28
 8006ede:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006ee2:	4680      	mov	r8, r0
 8006ee4:	460c      	mov	r4, r1
 8006ee6:	465e      	mov	r6, fp
 8006ee8:	46aa      	mov	sl, r5
 8006eea:	46a9      	mov	r9, r5
 8006eec:	9501      	str	r5, [sp, #4]
 8006eee:	68a2      	ldr	r2, [r4, #8]
 8006ef0:	b152      	cbz	r2, 8006f08 <_scanf_float+0x60>
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	781b      	ldrb	r3, [r3, #0]
 8006ef6:	2b4e      	cmp	r3, #78	; 0x4e
 8006ef8:	d864      	bhi.n	8006fc4 <_scanf_float+0x11c>
 8006efa:	2b40      	cmp	r3, #64	; 0x40
 8006efc:	d83c      	bhi.n	8006f78 <_scanf_float+0xd0>
 8006efe:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006f02:	b2c8      	uxtb	r0, r1
 8006f04:	280e      	cmp	r0, #14
 8006f06:	d93a      	bls.n	8006f7e <_scanf_float+0xd6>
 8006f08:	f1b9 0f00 	cmp.w	r9, #0
 8006f0c:	d003      	beq.n	8006f16 <_scanf_float+0x6e>
 8006f0e:	6823      	ldr	r3, [r4, #0]
 8006f10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f14:	6023      	str	r3, [r4, #0]
 8006f16:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f1a:	f1ba 0f01 	cmp.w	sl, #1
 8006f1e:	f200 8113 	bhi.w	8007148 <_scanf_float+0x2a0>
 8006f22:	455e      	cmp	r6, fp
 8006f24:	f200 8105 	bhi.w	8007132 <_scanf_float+0x28a>
 8006f28:	2501      	movs	r5, #1
 8006f2a:	4628      	mov	r0, r5
 8006f2c:	b007      	add	sp, #28
 8006f2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f32:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006f36:	2a0d      	cmp	r2, #13
 8006f38:	d8e6      	bhi.n	8006f08 <_scanf_float+0x60>
 8006f3a:	a101      	add	r1, pc, #4	; (adr r1, 8006f40 <_scanf_float+0x98>)
 8006f3c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006f40:	0800707f 	.word	0x0800707f
 8006f44:	08006f09 	.word	0x08006f09
 8006f48:	08006f09 	.word	0x08006f09
 8006f4c:	08006f09 	.word	0x08006f09
 8006f50:	080070df 	.word	0x080070df
 8006f54:	080070b7 	.word	0x080070b7
 8006f58:	08006f09 	.word	0x08006f09
 8006f5c:	08006f09 	.word	0x08006f09
 8006f60:	0800708d 	.word	0x0800708d
 8006f64:	08006f09 	.word	0x08006f09
 8006f68:	08006f09 	.word	0x08006f09
 8006f6c:	08006f09 	.word	0x08006f09
 8006f70:	08006f09 	.word	0x08006f09
 8006f74:	08007045 	.word	0x08007045
 8006f78:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006f7c:	e7db      	b.n	8006f36 <_scanf_float+0x8e>
 8006f7e:	290e      	cmp	r1, #14
 8006f80:	d8c2      	bhi.n	8006f08 <_scanf_float+0x60>
 8006f82:	a001      	add	r0, pc, #4	; (adr r0, 8006f88 <_scanf_float+0xe0>)
 8006f84:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006f88:	08007037 	.word	0x08007037
 8006f8c:	08006f09 	.word	0x08006f09
 8006f90:	08007037 	.word	0x08007037
 8006f94:	080070cb 	.word	0x080070cb
 8006f98:	08006f09 	.word	0x08006f09
 8006f9c:	08006fe5 	.word	0x08006fe5
 8006fa0:	08007021 	.word	0x08007021
 8006fa4:	08007021 	.word	0x08007021
 8006fa8:	08007021 	.word	0x08007021
 8006fac:	08007021 	.word	0x08007021
 8006fb0:	08007021 	.word	0x08007021
 8006fb4:	08007021 	.word	0x08007021
 8006fb8:	08007021 	.word	0x08007021
 8006fbc:	08007021 	.word	0x08007021
 8006fc0:	08007021 	.word	0x08007021
 8006fc4:	2b6e      	cmp	r3, #110	; 0x6e
 8006fc6:	d809      	bhi.n	8006fdc <_scanf_float+0x134>
 8006fc8:	2b60      	cmp	r3, #96	; 0x60
 8006fca:	d8b2      	bhi.n	8006f32 <_scanf_float+0x8a>
 8006fcc:	2b54      	cmp	r3, #84	; 0x54
 8006fce:	d077      	beq.n	80070c0 <_scanf_float+0x218>
 8006fd0:	2b59      	cmp	r3, #89	; 0x59
 8006fd2:	d199      	bne.n	8006f08 <_scanf_float+0x60>
 8006fd4:	2d07      	cmp	r5, #7
 8006fd6:	d197      	bne.n	8006f08 <_scanf_float+0x60>
 8006fd8:	2508      	movs	r5, #8
 8006fda:	e029      	b.n	8007030 <_scanf_float+0x188>
 8006fdc:	2b74      	cmp	r3, #116	; 0x74
 8006fde:	d06f      	beq.n	80070c0 <_scanf_float+0x218>
 8006fe0:	2b79      	cmp	r3, #121	; 0x79
 8006fe2:	e7f6      	b.n	8006fd2 <_scanf_float+0x12a>
 8006fe4:	6821      	ldr	r1, [r4, #0]
 8006fe6:	05c8      	lsls	r0, r1, #23
 8006fe8:	d51a      	bpl.n	8007020 <_scanf_float+0x178>
 8006fea:	9b02      	ldr	r3, [sp, #8]
 8006fec:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006ff0:	6021      	str	r1, [r4, #0]
 8006ff2:	f109 0901 	add.w	r9, r9, #1
 8006ff6:	b11b      	cbz	r3, 8007000 <_scanf_float+0x158>
 8006ff8:	3b01      	subs	r3, #1
 8006ffa:	3201      	adds	r2, #1
 8006ffc:	9302      	str	r3, [sp, #8]
 8006ffe:	60a2      	str	r2, [r4, #8]
 8007000:	68a3      	ldr	r3, [r4, #8]
 8007002:	3b01      	subs	r3, #1
 8007004:	60a3      	str	r3, [r4, #8]
 8007006:	6923      	ldr	r3, [r4, #16]
 8007008:	3301      	adds	r3, #1
 800700a:	6123      	str	r3, [r4, #16]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	3b01      	subs	r3, #1
 8007010:	2b00      	cmp	r3, #0
 8007012:	607b      	str	r3, [r7, #4]
 8007014:	f340 8084 	ble.w	8007120 <_scanf_float+0x278>
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	3301      	adds	r3, #1
 800701c:	603b      	str	r3, [r7, #0]
 800701e:	e766      	b.n	8006eee <_scanf_float+0x46>
 8007020:	eb1a 0f05 	cmn.w	sl, r5
 8007024:	f47f af70 	bne.w	8006f08 <_scanf_float+0x60>
 8007028:	6822      	ldr	r2, [r4, #0]
 800702a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800702e:	6022      	str	r2, [r4, #0]
 8007030:	f806 3b01 	strb.w	r3, [r6], #1
 8007034:	e7e4      	b.n	8007000 <_scanf_float+0x158>
 8007036:	6822      	ldr	r2, [r4, #0]
 8007038:	0610      	lsls	r0, r2, #24
 800703a:	f57f af65 	bpl.w	8006f08 <_scanf_float+0x60>
 800703e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007042:	e7f4      	b.n	800702e <_scanf_float+0x186>
 8007044:	f1ba 0f00 	cmp.w	sl, #0
 8007048:	d10e      	bne.n	8007068 <_scanf_float+0x1c0>
 800704a:	f1b9 0f00 	cmp.w	r9, #0
 800704e:	d10e      	bne.n	800706e <_scanf_float+0x1c6>
 8007050:	6822      	ldr	r2, [r4, #0]
 8007052:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007056:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800705a:	d108      	bne.n	800706e <_scanf_float+0x1c6>
 800705c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007060:	6022      	str	r2, [r4, #0]
 8007062:	f04f 0a01 	mov.w	sl, #1
 8007066:	e7e3      	b.n	8007030 <_scanf_float+0x188>
 8007068:	f1ba 0f02 	cmp.w	sl, #2
 800706c:	d055      	beq.n	800711a <_scanf_float+0x272>
 800706e:	2d01      	cmp	r5, #1
 8007070:	d002      	beq.n	8007078 <_scanf_float+0x1d0>
 8007072:	2d04      	cmp	r5, #4
 8007074:	f47f af48 	bne.w	8006f08 <_scanf_float+0x60>
 8007078:	3501      	adds	r5, #1
 800707a:	b2ed      	uxtb	r5, r5
 800707c:	e7d8      	b.n	8007030 <_scanf_float+0x188>
 800707e:	f1ba 0f01 	cmp.w	sl, #1
 8007082:	f47f af41 	bne.w	8006f08 <_scanf_float+0x60>
 8007086:	f04f 0a02 	mov.w	sl, #2
 800708a:	e7d1      	b.n	8007030 <_scanf_float+0x188>
 800708c:	b97d      	cbnz	r5, 80070ae <_scanf_float+0x206>
 800708e:	f1b9 0f00 	cmp.w	r9, #0
 8007092:	f47f af3c 	bne.w	8006f0e <_scanf_float+0x66>
 8007096:	6822      	ldr	r2, [r4, #0]
 8007098:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800709c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80070a0:	f47f af39 	bne.w	8006f16 <_scanf_float+0x6e>
 80070a4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80070a8:	6022      	str	r2, [r4, #0]
 80070aa:	2501      	movs	r5, #1
 80070ac:	e7c0      	b.n	8007030 <_scanf_float+0x188>
 80070ae:	2d03      	cmp	r5, #3
 80070b0:	d0e2      	beq.n	8007078 <_scanf_float+0x1d0>
 80070b2:	2d05      	cmp	r5, #5
 80070b4:	e7de      	b.n	8007074 <_scanf_float+0x1cc>
 80070b6:	2d02      	cmp	r5, #2
 80070b8:	f47f af26 	bne.w	8006f08 <_scanf_float+0x60>
 80070bc:	2503      	movs	r5, #3
 80070be:	e7b7      	b.n	8007030 <_scanf_float+0x188>
 80070c0:	2d06      	cmp	r5, #6
 80070c2:	f47f af21 	bne.w	8006f08 <_scanf_float+0x60>
 80070c6:	2507      	movs	r5, #7
 80070c8:	e7b2      	b.n	8007030 <_scanf_float+0x188>
 80070ca:	6822      	ldr	r2, [r4, #0]
 80070cc:	0591      	lsls	r1, r2, #22
 80070ce:	f57f af1b 	bpl.w	8006f08 <_scanf_float+0x60>
 80070d2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80070d6:	6022      	str	r2, [r4, #0]
 80070d8:	f8cd 9004 	str.w	r9, [sp, #4]
 80070dc:	e7a8      	b.n	8007030 <_scanf_float+0x188>
 80070de:	6822      	ldr	r2, [r4, #0]
 80070e0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80070e4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80070e8:	d006      	beq.n	80070f8 <_scanf_float+0x250>
 80070ea:	0550      	lsls	r0, r2, #21
 80070ec:	f57f af0c 	bpl.w	8006f08 <_scanf_float+0x60>
 80070f0:	f1b9 0f00 	cmp.w	r9, #0
 80070f4:	f43f af0f 	beq.w	8006f16 <_scanf_float+0x6e>
 80070f8:	0591      	lsls	r1, r2, #22
 80070fa:	bf58      	it	pl
 80070fc:	9901      	ldrpl	r1, [sp, #4]
 80070fe:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007102:	bf58      	it	pl
 8007104:	eba9 0101 	subpl.w	r1, r9, r1
 8007108:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800710c:	bf58      	it	pl
 800710e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007112:	6022      	str	r2, [r4, #0]
 8007114:	f04f 0900 	mov.w	r9, #0
 8007118:	e78a      	b.n	8007030 <_scanf_float+0x188>
 800711a:	f04f 0a03 	mov.w	sl, #3
 800711e:	e787      	b.n	8007030 <_scanf_float+0x188>
 8007120:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007124:	4639      	mov	r1, r7
 8007126:	4640      	mov	r0, r8
 8007128:	4798      	blx	r3
 800712a:	2800      	cmp	r0, #0
 800712c:	f43f aedf 	beq.w	8006eee <_scanf_float+0x46>
 8007130:	e6ea      	b.n	8006f08 <_scanf_float+0x60>
 8007132:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007136:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800713a:	463a      	mov	r2, r7
 800713c:	4640      	mov	r0, r8
 800713e:	4798      	blx	r3
 8007140:	6923      	ldr	r3, [r4, #16]
 8007142:	3b01      	subs	r3, #1
 8007144:	6123      	str	r3, [r4, #16]
 8007146:	e6ec      	b.n	8006f22 <_scanf_float+0x7a>
 8007148:	1e6b      	subs	r3, r5, #1
 800714a:	2b06      	cmp	r3, #6
 800714c:	d825      	bhi.n	800719a <_scanf_float+0x2f2>
 800714e:	2d02      	cmp	r5, #2
 8007150:	d836      	bhi.n	80071c0 <_scanf_float+0x318>
 8007152:	455e      	cmp	r6, fp
 8007154:	f67f aee8 	bls.w	8006f28 <_scanf_float+0x80>
 8007158:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800715c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007160:	463a      	mov	r2, r7
 8007162:	4640      	mov	r0, r8
 8007164:	4798      	blx	r3
 8007166:	6923      	ldr	r3, [r4, #16]
 8007168:	3b01      	subs	r3, #1
 800716a:	6123      	str	r3, [r4, #16]
 800716c:	e7f1      	b.n	8007152 <_scanf_float+0x2aa>
 800716e:	9802      	ldr	r0, [sp, #8]
 8007170:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007174:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007178:	9002      	str	r0, [sp, #8]
 800717a:	463a      	mov	r2, r7
 800717c:	4640      	mov	r0, r8
 800717e:	4798      	blx	r3
 8007180:	6923      	ldr	r3, [r4, #16]
 8007182:	3b01      	subs	r3, #1
 8007184:	6123      	str	r3, [r4, #16]
 8007186:	f10a 3aff 	add.w	sl, sl, #4294967295
 800718a:	fa5f fa8a 	uxtb.w	sl, sl
 800718e:	f1ba 0f02 	cmp.w	sl, #2
 8007192:	d1ec      	bne.n	800716e <_scanf_float+0x2c6>
 8007194:	3d03      	subs	r5, #3
 8007196:	b2ed      	uxtb	r5, r5
 8007198:	1b76      	subs	r6, r6, r5
 800719a:	6823      	ldr	r3, [r4, #0]
 800719c:	05da      	lsls	r2, r3, #23
 800719e:	d52f      	bpl.n	8007200 <_scanf_float+0x358>
 80071a0:	055b      	lsls	r3, r3, #21
 80071a2:	d510      	bpl.n	80071c6 <_scanf_float+0x31e>
 80071a4:	455e      	cmp	r6, fp
 80071a6:	f67f aebf 	bls.w	8006f28 <_scanf_float+0x80>
 80071aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80071ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80071b2:	463a      	mov	r2, r7
 80071b4:	4640      	mov	r0, r8
 80071b6:	4798      	blx	r3
 80071b8:	6923      	ldr	r3, [r4, #16]
 80071ba:	3b01      	subs	r3, #1
 80071bc:	6123      	str	r3, [r4, #16]
 80071be:	e7f1      	b.n	80071a4 <_scanf_float+0x2fc>
 80071c0:	46aa      	mov	sl, r5
 80071c2:	9602      	str	r6, [sp, #8]
 80071c4:	e7df      	b.n	8007186 <_scanf_float+0x2de>
 80071c6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80071ca:	6923      	ldr	r3, [r4, #16]
 80071cc:	2965      	cmp	r1, #101	; 0x65
 80071ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80071d2:	f106 35ff 	add.w	r5, r6, #4294967295
 80071d6:	6123      	str	r3, [r4, #16]
 80071d8:	d00c      	beq.n	80071f4 <_scanf_float+0x34c>
 80071da:	2945      	cmp	r1, #69	; 0x45
 80071dc:	d00a      	beq.n	80071f4 <_scanf_float+0x34c>
 80071de:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80071e2:	463a      	mov	r2, r7
 80071e4:	4640      	mov	r0, r8
 80071e6:	4798      	blx	r3
 80071e8:	6923      	ldr	r3, [r4, #16]
 80071ea:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80071ee:	3b01      	subs	r3, #1
 80071f0:	1eb5      	subs	r5, r6, #2
 80071f2:	6123      	str	r3, [r4, #16]
 80071f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80071f8:	463a      	mov	r2, r7
 80071fa:	4640      	mov	r0, r8
 80071fc:	4798      	blx	r3
 80071fe:	462e      	mov	r6, r5
 8007200:	6825      	ldr	r5, [r4, #0]
 8007202:	f015 0510 	ands.w	r5, r5, #16
 8007206:	d159      	bne.n	80072bc <_scanf_float+0x414>
 8007208:	7035      	strb	r5, [r6, #0]
 800720a:	6823      	ldr	r3, [r4, #0]
 800720c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007210:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007214:	d11b      	bne.n	800724e <_scanf_float+0x3a6>
 8007216:	9b01      	ldr	r3, [sp, #4]
 8007218:	454b      	cmp	r3, r9
 800721a:	eba3 0209 	sub.w	r2, r3, r9
 800721e:	d123      	bne.n	8007268 <_scanf_float+0x3c0>
 8007220:	2200      	movs	r2, #0
 8007222:	4659      	mov	r1, fp
 8007224:	4640      	mov	r0, r8
 8007226:	f000 fe99 	bl	8007f5c <_strtod_r>
 800722a:	6822      	ldr	r2, [r4, #0]
 800722c:	9b03      	ldr	r3, [sp, #12]
 800722e:	f012 0f02 	tst.w	r2, #2
 8007232:	ec57 6b10 	vmov	r6, r7, d0
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	d021      	beq.n	800727e <_scanf_float+0x3d6>
 800723a:	9903      	ldr	r1, [sp, #12]
 800723c:	1d1a      	adds	r2, r3, #4
 800723e:	600a      	str	r2, [r1, #0]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	e9c3 6700 	strd	r6, r7, [r3]
 8007246:	68e3      	ldr	r3, [r4, #12]
 8007248:	3301      	adds	r3, #1
 800724a:	60e3      	str	r3, [r4, #12]
 800724c:	e66d      	b.n	8006f2a <_scanf_float+0x82>
 800724e:	9b04      	ldr	r3, [sp, #16]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d0e5      	beq.n	8007220 <_scanf_float+0x378>
 8007254:	9905      	ldr	r1, [sp, #20]
 8007256:	230a      	movs	r3, #10
 8007258:	462a      	mov	r2, r5
 800725a:	3101      	adds	r1, #1
 800725c:	4640      	mov	r0, r8
 800725e:	f000 ff05 	bl	800806c <_strtol_r>
 8007262:	9b04      	ldr	r3, [sp, #16]
 8007264:	9e05      	ldr	r6, [sp, #20]
 8007266:	1ac2      	subs	r2, r0, r3
 8007268:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800726c:	429e      	cmp	r6, r3
 800726e:	bf28      	it	cs
 8007270:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007274:	4912      	ldr	r1, [pc, #72]	; (80072c0 <_scanf_float+0x418>)
 8007276:	4630      	mov	r0, r6
 8007278:	f000 f82c 	bl	80072d4 <siprintf>
 800727c:	e7d0      	b.n	8007220 <_scanf_float+0x378>
 800727e:	9903      	ldr	r1, [sp, #12]
 8007280:	f012 0f04 	tst.w	r2, #4
 8007284:	f103 0204 	add.w	r2, r3, #4
 8007288:	600a      	str	r2, [r1, #0]
 800728a:	d1d9      	bne.n	8007240 <_scanf_float+0x398>
 800728c:	f8d3 8000 	ldr.w	r8, [r3]
 8007290:	ee10 2a10 	vmov	r2, s0
 8007294:	ee10 0a10 	vmov	r0, s0
 8007298:	463b      	mov	r3, r7
 800729a:	4639      	mov	r1, r7
 800729c:	f7f9 fd86 	bl	8000dac <__aeabi_dcmpun>
 80072a0:	b128      	cbz	r0, 80072ae <_scanf_float+0x406>
 80072a2:	4808      	ldr	r0, [pc, #32]	; (80072c4 <_scanf_float+0x41c>)
 80072a4:	f000 f810 	bl	80072c8 <nanf>
 80072a8:	ed88 0a00 	vstr	s0, [r8]
 80072ac:	e7cb      	b.n	8007246 <_scanf_float+0x39e>
 80072ae:	4630      	mov	r0, r6
 80072b0:	4639      	mov	r1, r7
 80072b2:	f7f9 fdd9 	bl	8000e68 <__aeabi_d2f>
 80072b6:	f8c8 0000 	str.w	r0, [r8]
 80072ba:	e7c4      	b.n	8007246 <_scanf_float+0x39e>
 80072bc:	2500      	movs	r5, #0
 80072be:	e634      	b.n	8006f2a <_scanf_float+0x82>
 80072c0:	0800afc0 	.word	0x0800afc0
 80072c4:	0800b3c8 	.word	0x0800b3c8

080072c8 <nanf>:
 80072c8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80072d0 <nanf+0x8>
 80072cc:	4770      	bx	lr
 80072ce:	bf00      	nop
 80072d0:	7fc00000 	.word	0x7fc00000

080072d4 <siprintf>:
 80072d4:	b40e      	push	{r1, r2, r3}
 80072d6:	b500      	push	{lr}
 80072d8:	b09c      	sub	sp, #112	; 0x70
 80072da:	ab1d      	add	r3, sp, #116	; 0x74
 80072dc:	9002      	str	r0, [sp, #8]
 80072de:	9006      	str	r0, [sp, #24]
 80072e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80072e4:	4809      	ldr	r0, [pc, #36]	; (800730c <siprintf+0x38>)
 80072e6:	9107      	str	r1, [sp, #28]
 80072e8:	9104      	str	r1, [sp, #16]
 80072ea:	4909      	ldr	r1, [pc, #36]	; (8007310 <siprintf+0x3c>)
 80072ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80072f0:	9105      	str	r1, [sp, #20]
 80072f2:	6800      	ldr	r0, [r0, #0]
 80072f4:	9301      	str	r3, [sp, #4]
 80072f6:	a902      	add	r1, sp, #8
 80072f8:	f002 fee4 	bl	800a0c4 <_svfiprintf_r>
 80072fc:	9b02      	ldr	r3, [sp, #8]
 80072fe:	2200      	movs	r2, #0
 8007300:	701a      	strb	r2, [r3, #0]
 8007302:	b01c      	add	sp, #112	; 0x70
 8007304:	f85d eb04 	ldr.w	lr, [sp], #4
 8007308:	b003      	add	sp, #12
 800730a:	4770      	bx	lr
 800730c:	20000018 	.word	0x20000018
 8007310:	ffff0208 	.word	0xffff0208

08007314 <sulp>:
 8007314:	b570      	push	{r4, r5, r6, lr}
 8007316:	4604      	mov	r4, r0
 8007318:	460d      	mov	r5, r1
 800731a:	ec45 4b10 	vmov	d0, r4, r5
 800731e:	4616      	mov	r6, r2
 8007320:	f002 fc2e 	bl	8009b80 <__ulp>
 8007324:	ec51 0b10 	vmov	r0, r1, d0
 8007328:	b17e      	cbz	r6, 800734a <sulp+0x36>
 800732a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800732e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007332:	2b00      	cmp	r3, #0
 8007334:	dd09      	ble.n	800734a <sulp+0x36>
 8007336:	051b      	lsls	r3, r3, #20
 8007338:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800733c:	2400      	movs	r4, #0
 800733e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007342:	4622      	mov	r2, r4
 8007344:	462b      	mov	r3, r5
 8007346:	f7f9 fa97 	bl	8000878 <__aeabi_dmul>
 800734a:	bd70      	pop	{r4, r5, r6, pc}
 800734c:	0000      	movs	r0, r0
	...

08007350 <_strtod_l>:
 8007350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007354:	ed2d 8b02 	vpush	{d8}
 8007358:	b09d      	sub	sp, #116	; 0x74
 800735a:	461f      	mov	r7, r3
 800735c:	2300      	movs	r3, #0
 800735e:	9318      	str	r3, [sp, #96]	; 0x60
 8007360:	4ba2      	ldr	r3, [pc, #648]	; (80075ec <_strtod_l+0x29c>)
 8007362:	9213      	str	r2, [sp, #76]	; 0x4c
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	9305      	str	r3, [sp, #20]
 8007368:	4604      	mov	r4, r0
 800736a:	4618      	mov	r0, r3
 800736c:	4688      	mov	r8, r1
 800736e:	f7f9 f86b 	bl	8000448 <strlen>
 8007372:	f04f 0a00 	mov.w	sl, #0
 8007376:	4605      	mov	r5, r0
 8007378:	f04f 0b00 	mov.w	fp, #0
 800737c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007380:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007382:	781a      	ldrb	r2, [r3, #0]
 8007384:	2a2b      	cmp	r2, #43	; 0x2b
 8007386:	d04e      	beq.n	8007426 <_strtod_l+0xd6>
 8007388:	d83b      	bhi.n	8007402 <_strtod_l+0xb2>
 800738a:	2a0d      	cmp	r2, #13
 800738c:	d834      	bhi.n	80073f8 <_strtod_l+0xa8>
 800738e:	2a08      	cmp	r2, #8
 8007390:	d834      	bhi.n	80073fc <_strtod_l+0xac>
 8007392:	2a00      	cmp	r2, #0
 8007394:	d03e      	beq.n	8007414 <_strtod_l+0xc4>
 8007396:	2300      	movs	r3, #0
 8007398:	930a      	str	r3, [sp, #40]	; 0x28
 800739a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800739c:	7833      	ldrb	r3, [r6, #0]
 800739e:	2b30      	cmp	r3, #48	; 0x30
 80073a0:	f040 80b0 	bne.w	8007504 <_strtod_l+0x1b4>
 80073a4:	7873      	ldrb	r3, [r6, #1]
 80073a6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80073aa:	2b58      	cmp	r3, #88	; 0x58
 80073ac:	d168      	bne.n	8007480 <_strtod_l+0x130>
 80073ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073b0:	9301      	str	r3, [sp, #4]
 80073b2:	ab18      	add	r3, sp, #96	; 0x60
 80073b4:	9702      	str	r7, [sp, #8]
 80073b6:	9300      	str	r3, [sp, #0]
 80073b8:	4a8d      	ldr	r2, [pc, #564]	; (80075f0 <_strtod_l+0x2a0>)
 80073ba:	ab19      	add	r3, sp, #100	; 0x64
 80073bc:	a917      	add	r1, sp, #92	; 0x5c
 80073be:	4620      	mov	r0, r4
 80073c0:	f001 fd38 	bl	8008e34 <__gethex>
 80073c4:	f010 0707 	ands.w	r7, r0, #7
 80073c8:	4605      	mov	r5, r0
 80073ca:	d005      	beq.n	80073d8 <_strtod_l+0x88>
 80073cc:	2f06      	cmp	r7, #6
 80073ce:	d12c      	bne.n	800742a <_strtod_l+0xda>
 80073d0:	3601      	adds	r6, #1
 80073d2:	2300      	movs	r3, #0
 80073d4:	9617      	str	r6, [sp, #92]	; 0x5c
 80073d6:	930a      	str	r3, [sp, #40]	; 0x28
 80073d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80073da:	2b00      	cmp	r3, #0
 80073dc:	f040 8590 	bne.w	8007f00 <_strtod_l+0xbb0>
 80073e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073e2:	b1eb      	cbz	r3, 8007420 <_strtod_l+0xd0>
 80073e4:	4652      	mov	r2, sl
 80073e6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80073ea:	ec43 2b10 	vmov	d0, r2, r3
 80073ee:	b01d      	add	sp, #116	; 0x74
 80073f0:	ecbd 8b02 	vpop	{d8}
 80073f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073f8:	2a20      	cmp	r2, #32
 80073fa:	d1cc      	bne.n	8007396 <_strtod_l+0x46>
 80073fc:	3301      	adds	r3, #1
 80073fe:	9317      	str	r3, [sp, #92]	; 0x5c
 8007400:	e7be      	b.n	8007380 <_strtod_l+0x30>
 8007402:	2a2d      	cmp	r2, #45	; 0x2d
 8007404:	d1c7      	bne.n	8007396 <_strtod_l+0x46>
 8007406:	2201      	movs	r2, #1
 8007408:	920a      	str	r2, [sp, #40]	; 0x28
 800740a:	1c5a      	adds	r2, r3, #1
 800740c:	9217      	str	r2, [sp, #92]	; 0x5c
 800740e:	785b      	ldrb	r3, [r3, #1]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d1c2      	bne.n	800739a <_strtod_l+0x4a>
 8007414:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007416:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800741a:	2b00      	cmp	r3, #0
 800741c:	f040 856e 	bne.w	8007efc <_strtod_l+0xbac>
 8007420:	4652      	mov	r2, sl
 8007422:	465b      	mov	r3, fp
 8007424:	e7e1      	b.n	80073ea <_strtod_l+0x9a>
 8007426:	2200      	movs	r2, #0
 8007428:	e7ee      	b.n	8007408 <_strtod_l+0xb8>
 800742a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800742c:	b13a      	cbz	r2, 800743e <_strtod_l+0xee>
 800742e:	2135      	movs	r1, #53	; 0x35
 8007430:	a81a      	add	r0, sp, #104	; 0x68
 8007432:	f002 fcb0 	bl	8009d96 <__copybits>
 8007436:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007438:	4620      	mov	r0, r4
 800743a:	f002 f86f 	bl	800951c <_Bfree>
 800743e:	3f01      	subs	r7, #1
 8007440:	2f04      	cmp	r7, #4
 8007442:	d806      	bhi.n	8007452 <_strtod_l+0x102>
 8007444:	e8df f007 	tbb	[pc, r7]
 8007448:	1714030a 	.word	0x1714030a
 800744c:	0a          	.byte	0x0a
 800744d:	00          	.byte	0x00
 800744e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8007452:	0728      	lsls	r0, r5, #28
 8007454:	d5c0      	bpl.n	80073d8 <_strtod_l+0x88>
 8007456:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800745a:	e7bd      	b.n	80073d8 <_strtod_l+0x88>
 800745c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007460:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007462:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007466:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800746a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800746e:	e7f0      	b.n	8007452 <_strtod_l+0x102>
 8007470:	f8df b180 	ldr.w	fp, [pc, #384]	; 80075f4 <_strtod_l+0x2a4>
 8007474:	e7ed      	b.n	8007452 <_strtod_l+0x102>
 8007476:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800747a:	f04f 3aff 	mov.w	sl, #4294967295
 800747e:	e7e8      	b.n	8007452 <_strtod_l+0x102>
 8007480:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007482:	1c5a      	adds	r2, r3, #1
 8007484:	9217      	str	r2, [sp, #92]	; 0x5c
 8007486:	785b      	ldrb	r3, [r3, #1]
 8007488:	2b30      	cmp	r3, #48	; 0x30
 800748a:	d0f9      	beq.n	8007480 <_strtod_l+0x130>
 800748c:	2b00      	cmp	r3, #0
 800748e:	d0a3      	beq.n	80073d8 <_strtod_l+0x88>
 8007490:	2301      	movs	r3, #1
 8007492:	f04f 0900 	mov.w	r9, #0
 8007496:	9304      	str	r3, [sp, #16]
 8007498:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800749a:	9308      	str	r3, [sp, #32]
 800749c:	f8cd 901c 	str.w	r9, [sp, #28]
 80074a0:	464f      	mov	r7, r9
 80074a2:	220a      	movs	r2, #10
 80074a4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80074a6:	7806      	ldrb	r6, [r0, #0]
 80074a8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80074ac:	b2d9      	uxtb	r1, r3
 80074ae:	2909      	cmp	r1, #9
 80074b0:	d92a      	bls.n	8007508 <_strtod_l+0x1b8>
 80074b2:	9905      	ldr	r1, [sp, #20]
 80074b4:	462a      	mov	r2, r5
 80074b6:	f002 ff1f 	bl	800a2f8 <strncmp>
 80074ba:	b398      	cbz	r0, 8007524 <_strtod_l+0x1d4>
 80074bc:	2000      	movs	r0, #0
 80074be:	4632      	mov	r2, r6
 80074c0:	463d      	mov	r5, r7
 80074c2:	9005      	str	r0, [sp, #20]
 80074c4:	4603      	mov	r3, r0
 80074c6:	2a65      	cmp	r2, #101	; 0x65
 80074c8:	d001      	beq.n	80074ce <_strtod_l+0x17e>
 80074ca:	2a45      	cmp	r2, #69	; 0x45
 80074cc:	d118      	bne.n	8007500 <_strtod_l+0x1b0>
 80074ce:	b91d      	cbnz	r5, 80074d8 <_strtod_l+0x188>
 80074d0:	9a04      	ldr	r2, [sp, #16]
 80074d2:	4302      	orrs	r2, r0
 80074d4:	d09e      	beq.n	8007414 <_strtod_l+0xc4>
 80074d6:	2500      	movs	r5, #0
 80074d8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80074dc:	f108 0201 	add.w	r2, r8, #1
 80074e0:	9217      	str	r2, [sp, #92]	; 0x5c
 80074e2:	f898 2001 	ldrb.w	r2, [r8, #1]
 80074e6:	2a2b      	cmp	r2, #43	; 0x2b
 80074e8:	d075      	beq.n	80075d6 <_strtod_l+0x286>
 80074ea:	2a2d      	cmp	r2, #45	; 0x2d
 80074ec:	d07b      	beq.n	80075e6 <_strtod_l+0x296>
 80074ee:	f04f 0c00 	mov.w	ip, #0
 80074f2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80074f6:	2909      	cmp	r1, #9
 80074f8:	f240 8082 	bls.w	8007600 <_strtod_l+0x2b0>
 80074fc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007500:	2600      	movs	r6, #0
 8007502:	e09d      	b.n	8007640 <_strtod_l+0x2f0>
 8007504:	2300      	movs	r3, #0
 8007506:	e7c4      	b.n	8007492 <_strtod_l+0x142>
 8007508:	2f08      	cmp	r7, #8
 800750a:	bfd8      	it	le
 800750c:	9907      	ldrle	r1, [sp, #28]
 800750e:	f100 0001 	add.w	r0, r0, #1
 8007512:	bfda      	itte	le
 8007514:	fb02 3301 	mlale	r3, r2, r1, r3
 8007518:	9307      	strle	r3, [sp, #28]
 800751a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800751e:	3701      	adds	r7, #1
 8007520:	9017      	str	r0, [sp, #92]	; 0x5c
 8007522:	e7bf      	b.n	80074a4 <_strtod_l+0x154>
 8007524:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007526:	195a      	adds	r2, r3, r5
 8007528:	9217      	str	r2, [sp, #92]	; 0x5c
 800752a:	5d5a      	ldrb	r2, [r3, r5]
 800752c:	2f00      	cmp	r7, #0
 800752e:	d037      	beq.n	80075a0 <_strtod_l+0x250>
 8007530:	9005      	str	r0, [sp, #20]
 8007532:	463d      	mov	r5, r7
 8007534:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007538:	2b09      	cmp	r3, #9
 800753a:	d912      	bls.n	8007562 <_strtod_l+0x212>
 800753c:	2301      	movs	r3, #1
 800753e:	e7c2      	b.n	80074c6 <_strtod_l+0x176>
 8007540:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007542:	1c5a      	adds	r2, r3, #1
 8007544:	9217      	str	r2, [sp, #92]	; 0x5c
 8007546:	785a      	ldrb	r2, [r3, #1]
 8007548:	3001      	adds	r0, #1
 800754a:	2a30      	cmp	r2, #48	; 0x30
 800754c:	d0f8      	beq.n	8007540 <_strtod_l+0x1f0>
 800754e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007552:	2b08      	cmp	r3, #8
 8007554:	f200 84d9 	bhi.w	8007f0a <_strtod_l+0xbba>
 8007558:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800755a:	9005      	str	r0, [sp, #20]
 800755c:	2000      	movs	r0, #0
 800755e:	9308      	str	r3, [sp, #32]
 8007560:	4605      	mov	r5, r0
 8007562:	3a30      	subs	r2, #48	; 0x30
 8007564:	f100 0301 	add.w	r3, r0, #1
 8007568:	d014      	beq.n	8007594 <_strtod_l+0x244>
 800756a:	9905      	ldr	r1, [sp, #20]
 800756c:	4419      	add	r1, r3
 800756e:	9105      	str	r1, [sp, #20]
 8007570:	462b      	mov	r3, r5
 8007572:	eb00 0e05 	add.w	lr, r0, r5
 8007576:	210a      	movs	r1, #10
 8007578:	4573      	cmp	r3, lr
 800757a:	d113      	bne.n	80075a4 <_strtod_l+0x254>
 800757c:	182b      	adds	r3, r5, r0
 800757e:	2b08      	cmp	r3, #8
 8007580:	f105 0501 	add.w	r5, r5, #1
 8007584:	4405      	add	r5, r0
 8007586:	dc1c      	bgt.n	80075c2 <_strtod_l+0x272>
 8007588:	9907      	ldr	r1, [sp, #28]
 800758a:	230a      	movs	r3, #10
 800758c:	fb03 2301 	mla	r3, r3, r1, r2
 8007590:	9307      	str	r3, [sp, #28]
 8007592:	2300      	movs	r3, #0
 8007594:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007596:	1c51      	adds	r1, r2, #1
 8007598:	9117      	str	r1, [sp, #92]	; 0x5c
 800759a:	7852      	ldrb	r2, [r2, #1]
 800759c:	4618      	mov	r0, r3
 800759e:	e7c9      	b.n	8007534 <_strtod_l+0x1e4>
 80075a0:	4638      	mov	r0, r7
 80075a2:	e7d2      	b.n	800754a <_strtod_l+0x1fa>
 80075a4:	2b08      	cmp	r3, #8
 80075a6:	dc04      	bgt.n	80075b2 <_strtod_l+0x262>
 80075a8:	9e07      	ldr	r6, [sp, #28]
 80075aa:	434e      	muls	r6, r1
 80075ac:	9607      	str	r6, [sp, #28]
 80075ae:	3301      	adds	r3, #1
 80075b0:	e7e2      	b.n	8007578 <_strtod_l+0x228>
 80075b2:	f103 0c01 	add.w	ip, r3, #1
 80075b6:	f1bc 0f10 	cmp.w	ip, #16
 80075ba:	bfd8      	it	le
 80075bc:	fb01 f909 	mulle.w	r9, r1, r9
 80075c0:	e7f5      	b.n	80075ae <_strtod_l+0x25e>
 80075c2:	2d10      	cmp	r5, #16
 80075c4:	bfdc      	itt	le
 80075c6:	230a      	movle	r3, #10
 80075c8:	fb03 2909 	mlale	r9, r3, r9, r2
 80075cc:	e7e1      	b.n	8007592 <_strtod_l+0x242>
 80075ce:	2300      	movs	r3, #0
 80075d0:	9305      	str	r3, [sp, #20]
 80075d2:	2301      	movs	r3, #1
 80075d4:	e77c      	b.n	80074d0 <_strtod_l+0x180>
 80075d6:	f04f 0c00 	mov.w	ip, #0
 80075da:	f108 0202 	add.w	r2, r8, #2
 80075de:	9217      	str	r2, [sp, #92]	; 0x5c
 80075e0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80075e4:	e785      	b.n	80074f2 <_strtod_l+0x1a2>
 80075e6:	f04f 0c01 	mov.w	ip, #1
 80075ea:	e7f6      	b.n	80075da <_strtod_l+0x28a>
 80075ec:	0800b210 	.word	0x0800b210
 80075f0:	0800afc8 	.word	0x0800afc8
 80075f4:	7ff00000 	.word	0x7ff00000
 80075f8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80075fa:	1c51      	adds	r1, r2, #1
 80075fc:	9117      	str	r1, [sp, #92]	; 0x5c
 80075fe:	7852      	ldrb	r2, [r2, #1]
 8007600:	2a30      	cmp	r2, #48	; 0x30
 8007602:	d0f9      	beq.n	80075f8 <_strtod_l+0x2a8>
 8007604:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007608:	2908      	cmp	r1, #8
 800760a:	f63f af79 	bhi.w	8007500 <_strtod_l+0x1b0>
 800760e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8007612:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007614:	9206      	str	r2, [sp, #24]
 8007616:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007618:	1c51      	adds	r1, r2, #1
 800761a:	9117      	str	r1, [sp, #92]	; 0x5c
 800761c:	7852      	ldrb	r2, [r2, #1]
 800761e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8007622:	2e09      	cmp	r6, #9
 8007624:	d937      	bls.n	8007696 <_strtod_l+0x346>
 8007626:	9e06      	ldr	r6, [sp, #24]
 8007628:	1b89      	subs	r1, r1, r6
 800762a:	2908      	cmp	r1, #8
 800762c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007630:	dc02      	bgt.n	8007638 <_strtod_l+0x2e8>
 8007632:	4576      	cmp	r6, lr
 8007634:	bfa8      	it	ge
 8007636:	4676      	movge	r6, lr
 8007638:	f1bc 0f00 	cmp.w	ip, #0
 800763c:	d000      	beq.n	8007640 <_strtod_l+0x2f0>
 800763e:	4276      	negs	r6, r6
 8007640:	2d00      	cmp	r5, #0
 8007642:	d14d      	bne.n	80076e0 <_strtod_l+0x390>
 8007644:	9904      	ldr	r1, [sp, #16]
 8007646:	4301      	orrs	r1, r0
 8007648:	f47f aec6 	bne.w	80073d8 <_strtod_l+0x88>
 800764c:	2b00      	cmp	r3, #0
 800764e:	f47f aee1 	bne.w	8007414 <_strtod_l+0xc4>
 8007652:	2a69      	cmp	r2, #105	; 0x69
 8007654:	d027      	beq.n	80076a6 <_strtod_l+0x356>
 8007656:	dc24      	bgt.n	80076a2 <_strtod_l+0x352>
 8007658:	2a49      	cmp	r2, #73	; 0x49
 800765a:	d024      	beq.n	80076a6 <_strtod_l+0x356>
 800765c:	2a4e      	cmp	r2, #78	; 0x4e
 800765e:	f47f aed9 	bne.w	8007414 <_strtod_l+0xc4>
 8007662:	499f      	ldr	r1, [pc, #636]	; (80078e0 <_strtod_l+0x590>)
 8007664:	a817      	add	r0, sp, #92	; 0x5c
 8007666:	f001 fe3d 	bl	80092e4 <__match>
 800766a:	2800      	cmp	r0, #0
 800766c:	f43f aed2 	beq.w	8007414 <_strtod_l+0xc4>
 8007670:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007672:	781b      	ldrb	r3, [r3, #0]
 8007674:	2b28      	cmp	r3, #40	; 0x28
 8007676:	d12d      	bne.n	80076d4 <_strtod_l+0x384>
 8007678:	499a      	ldr	r1, [pc, #616]	; (80078e4 <_strtod_l+0x594>)
 800767a:	aa1a      	add	r2, sp, #104	; 0x68
 800767c:	a817      	add	r0, sp, #92	; 0x5c
 800767e:	f001 fe45 	bl	800930c <__hexnan>
 8007682:	2805      	cmp	r0, #5
 8007684:	d126      	bne.n	80076d4 <_strtod_l+0x384>
 8007686:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007688:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800768c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007690:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007694:	e6a0      	b.n	80073d8 <_strtod_l+0x88>
 8007696:	210a      	movs	r1, #10
 8007698:	fb01 2e0e 	mla	lr, r1, lr, r2
 800769c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80076a0:	e7b9      	b.n	8007616 <_strtod_l+0x2c6>
 80076a2:	2a6e      	cmp	r2, #110	; 0x6e
 80076a4:	e7db      	b.n	800765e <_strtod_l+0x30e>
 80076a6:	4990      	ldr	r1, [pc, #576]	; (80078e8 <_strtod_l+0x598>)
 80076a8:	a817      	add	r0, sp, #92	; 0x5c
 80076aa:	f001 fe1b 	bl	80092e4 <__match>
 80076ae:	2800      	cmp	r0, #0
 80076b0:	f43f aeb0 	beq.w	8007414 <_strtod_l+0xc4>
 80076b4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80076b6:	498d      	ldr	r1, [pc, #564]	; (80078ec <_strtod_l+0x59c>)
 80076b8:	3b01      	subs	r3, #1
 80076ba:	a817      	add	r0, sp, #92	; 0x5c
 80076bc:	9317      	str	r3, [sp, #92]	; 0x5c
 80076be:	f001 fe11 	bl	80092e4 <__match>
 80076c2:	b910      	cbnz	r0, 80076ca <_strtod_l+0x37a>
 80076c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80076c6:	3301      	adds	r3, #1
 80076c8:	9317      	str	r3, [sp, #92]	; 0x5c
 80076ca:	f8df b230 	ldr.w	fp, [pc, #560]	; 80078fc <_strtod_l+0x5ac>
 80076ce:	f04f 0a00 	mov.w	sl, #0
 80076d2:	e681      	b.n	80073d8 <_strtod_l+0x88>
 80076d4:	4886      	ldr	r0, [pc, #536]	; (80078f0 <_strtod_l+0x5a0>)
 80076d6:	f002 fdf7 	bl	800a2c8 <nan>
 80076da:	ec5b ab10 	vmov	sl, fp, d0
 80076de:	e67b      	b.n	80073d8 <_strtod_l+0x88>
 80076e0:	9b05      	ldr	r3, [sp, #20]
 80076e2:	9807      	ldr	r0, [sp, #28]
 80076e4:	1af3      	subs	r3, r6, r3
 80076e6:	2f00      	cmp	r7, #0
 80076e8:	bf08      	it	eq
 80076ea:	462f      	moveq	r7, r5
 80076ec:	2d10      	cmp	r5, #16
 80076ee:	9306      	str	r3, [sp, #24]
 80076f0:	46a8      	mov	r8, r5
 80076f2:	bfa8      	it	ge
 80076f4:	f04f 0810 	movge.w	r8, #16
 80076f8:	f7f9 f844 	bl	8000784 <__aeabi_ui2d>
 80076fc:	2d09      	cmp	r5, #9
 80076fe:	4682      	mov	sl, r0
 8007700:	468b      	mov	fp, r1
 8007702:	dd13      	ble.n	800772c <_strtod_l+0x3dc>
 8007704:	4b7b      	ldr	r3, [pc, #492]	; (80078f4 <_strtod_l+0x5a4>)
 8007706:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800770a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800770e:	f7f9 f8b3 	bl	8000878 <__aeabi_dmul>
 8007712:	4682      	mov	sl, r0
 8007714:	4648      	mov	r0, r9
 8007716:	468b      	mov	fp, r1
 8007718:	f7f9 f834 	bl	8000784 <__aeabi_ui2d>
 800771c:	4602      	mov	r2, r0
 800771e:	460b      	mov	r3, r1
 8007720:	4650      	mov	r0, sl
 8007722:	4659      	mov	r1, fp
 8007724:	f7f8 fef2 	bl	800050c <__adddf3>
 8007728:	4682      	mov	sl, r0
 800772a:	468b      	mov	fp, r1
 800772c:	2d0f      	cmp	r5, #15
 800772e:	dc38      	bgt.n	80077a2 <_strtod_l+0x452>
 8007730:	9b06      	ldr	r3, [sp, #24]
 8007732:	2b00      	cmp	r3, #0
 8007734:	f43f ae50 	beq.w	80073d8 <_strtod_l+0x88>
 8007738:	dd24      	ble.n	8007784 <_strtod_l+0x434>
 800773a:	2b16      	cmp	r3, #22
 800773c:	dc0b      	bgt.n	8007756 <_strtod_l+0x406>
 800773e:	496d      	ldr	r1, [pc, #436]	; (80078f4 <_strtod_l+0x5a4>)
 8007740:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007744:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007748:	4652      	mov	r2, sl
 800774a:	465b      	mov	r3, fp
 800774c:	f7f9 f894 	bl	8000878 <__aeabi_dmul>
 8007750:	4682      	mov	sl, r0
 8007752:	468b      	mov	fp, r1
 8007754:	e640      	b.n	80073d8 <_strtod_l+0x88>
 8007756:	9a06      	ldr	r2, [sp, #24]
 8007758:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800775c:	4293      	cmp	r3, r2
 800775e:	db20      	blt.n	80077a2 <_strtod_l+0x452>
 8007760:	4c64      	ldr	r4, [pc, #400]	; (80078f4 <_strtod_l+0x5a4>)
 8007762:	f1c5 050f 	rsb	r5, r5, #15
 8007766:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800776a:	4652      	mov	r2, sl
 800776c:	465b      	mov	r3, fp
 800776e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007772:	f7f9 f881 	bl	8000878 <__aeabi_dmul>
 8007776:	9b06      	ldr	r3, [sp, #24]
 8007778:	1b5d      	subs	r5, r3, r5
 800777a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800777e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007782:	e7e3      	b.n	800774c <_strtod_l+0x3fc>
 8007784:	9b06      	ldr	r3, [sp, #24]
 8007786:	3316      	adds	r3, #22
 8007788:	db0b      	blt.n	80077a2 <_strtod_l+0x452>
 800778a:	9b05      	ldr	r3, [sp, #20]
 800778c:	1b9e      	subs	r6, r3, r6
 800778e:	4b59      	ldr	r3, [pc, #356]	; (80078f4 <_strtod_l+0x5a4>)
 8007790:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8007794:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007798:	4650      	mov	r0, sl
 800779a:	4659      	mov	r1, fp
 800779c:	f7f9 f996 	bl	8000acc <__aeabi_ddiv>
 80077a0:	e7d6      	b.n	8007750 <_strtod_l+0x400>
 80077a2:	9b06      	ldr	r3, [sp, #24]
 80077a4:	eba5 0808 	sub.w	r8, r5, r8
 80077a8:	4498      	add	r8, r3
 80077aa:	f1b8 0f00 	cmp.w	r8, #0
 80077ae:	dd74      	ble.n	800789a <_strtod_l+0x54a>
 80077b0:	f018 030f 	ands.w	r3, r8, #15
 80077b4:	d00a      	beq.n	80077cc <_strtod_l+0x47c>
 80077b6:	494f      	ldr	r1, [pc, #316]	; (80078f4 <_strtod_l+0x5a4>)
 80077b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80077bc:	4652      	mov	r2, sl
 80077be:	465b      	mov	r3, fp
 80077c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80077c4:	f7f9 f858 	bl	8000878 <__aeabi_dmul>
 80077c8:	4682      	mov	sl, r0
 80077ca:	468b      	mov	fp, r1
 80077cc:	f038 080f 	bics.w	r8, r8, #15
 80077d0:	d04f      	beq.n	8007872 <_strtod_l+0x522>
 80077d2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80077d6:	dd22      	ble.n	800781e <_strtod_l+0x4ce>
 80077d8:	2500      	movs	r5, #0
 80077da:	462e      	mov	r6, r5
 80077dc:	9507      	str	r5, [sp, #28]
 80077de:	9505      	str	r5, [sp, #20]
 80077e0:	2322      	movs	r3, #34	; 0x22
 80077e2:	f8df b118 	ldr.w	fp, [pc, #280]	; 80078fc <_strtod_l+0x5ac>
 80077e6:	6023      	str	r3, [r4, #0]
 80077e8:	f04f 0a00 	mov.w	sl, #0
 80077ec:	9b07      	ldr	r3, [sp, #28]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	f43f adf2 	beq.w	80073d8 <_strtod_l+0x88>
 80077f4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80077f6:	4620      	mov	r0, r4
 80077f8:	f001 fe90 	bl	800951c <_Bfree>
 80077fc:	9905      	ldr	r1, [sp, #20]
 80077fe:	4620      	mov	r0, r4
 8007800:	f001 fe8c 	bl	800951c <_Bfree>
 8007804:	4631      	mov	r1, r6
 8007806:	4620      	mov	r0, r4
 8007808:	f001 fe88 	bl	800951c <_Bfree>
 800780c:	9907      	ldr	r1, [sp, #28]
 800780e:	4620      	mov	r0, r4
 8007810:	f001 fe84 	bl	800951c <_Bfree>
 8007814:	4629      	mov	r1, r5
 8007816:	4620      	mov	r0, r4
 8007818:	f001 fe80 	bl	800951c <_Bfree>
 800781c:	e5dc      	b.n	80073d8 <_strtod_l+0x88>
 800781e:	4b36      	ldr	r3, [pc, #216]	; (80078f8 <_strtod_l+0x5a8>)
 8007820:	9304      	str	r3, [sp, #16]
 8007822:	2300      	movs	r3, #0
 8007824:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007828:	4650      	mov	r0, sl
 800782a:	4659      	mov	r1, fp
 800782c:	4699      	mov	r9, r3
 800782e:	f1b8 0f01 	cmp.w	r8, #1
 8007832:	dc21      	bgt.n	8007878 <_strtod_l+0x528>
 8007834:	b10b      	cbz	r3, 800783a <_strtod_l+0x4ea>
 8007836:	4682      	mov	sl, r0
 8007838:	468b      	mov	fp, r1
 800783a:	4b2f      	ldr	r3, [pc, #188]	; (80078f8 <_strtod_l+0x5a8>)
 800783c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007840:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007844:	4652      	mov	r2, sl
 8007846:	465b      	mov	r3, fp
 8007848:	e9d9 0100 	ldrd	r0, r1, [r9]
 800784c:	f7f9 f814 	bl	8000878 <__aeabi_dmul>
 8007850:	4b2a      	ldr	r3, [pc, #168]	; (80078fc <_strtod_l+0x5ac>)
 8007852:	460a      	mov	r2, r1
 8007854:	400b      	ands	r3, r1
 8007856:	492a      	ldr	r1, [pc, #168]	; (8007900 <_strtod_l+0x5b0>)
 8007858:	428b      	cmp	r3, r1
 800785a:	4682      	mov	sl, r0
 800785c:	d8bc      	bhi.n	80077d8 <_strtod_l+0x488>
 800785e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007862:	428b      	cmp	r3, r1
 8007864:	bf86      	itte	hi
 8007866:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8007904 <_strtod_l+0x5b4>
 800786a:	f04f 3aff 	movhi.w	sl, #4294967295
 800786e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007872:	2300      	movs	r3, #0
 8007874:	9304      	str	r3, [sp, #16]
 8007876:	e084      	b.n	8007982 <_strtod_l+0x632>
 8007878:	f018 0f01 	tst.w	r8, #1
 800787c:	d005      	beq.n	800788a <_strtod_l+0x53a>
 800787e:	9b04      	ldr	r3, [sp, #16]
 8007880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007884:	f7f8 fff8 	bl	8000878 <__aeabi_dmul>
 8007888:	2301      	movs	r3, #1
 800788a:	9a04      	ldr	r2, [sp, #16]
 800788c:	3208      	adds	r2, #8
 800788e:	f109 0901 	add.w	r9, r9, #1
 8007892:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007896:	9204      	str	r2, [sp, #16]
 8007898:	e7c9      	b.n	800782e <_strtod_l+0x4de>
 800789a:	d0ea      	beq.n	8007872 <_strtod_l+0x522>
 800789c:	f1c8 0800 	rsb	r8, r8, #0
 80078a0:	f018 020f 	ands.w	r2, r8, #15
 80078a4:	d00a      	beq.n	80078bc <_strtod_l+0x56c>
 80078a6:	4b13      	ldr	r3, [pc, #76]	; (80078f4 <_strtod_l+0x5a4>)
 80078a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078ac:	4650      	mov	r0, sl
 80078ae:	4659      	mov	r1, fp
 80078b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078b4:	f7f9 f90a 	bl	8000acc <__aeabi_ddiv>
 80078b8:	4682      	mov	sl, r0
 80078ba:	468b      	mov	fp, r1
 80078bc:	ea5f 1828 	movs.w	r8, r8, asr #4
 80078c0:	d0d7      	beq.n	8007872 <_strtod_l+0x522>
 80078c2:	f1b8 0f1f 	cmp.w	r8, #31
 80078c6:	dd1f      	ble.n	8007908 <_strtod_l+0x5b8>
 80078c8:	2500      	movs	r5, #0
 80078ca:	462e      	mov	r6, r5
 80078cc:	9507      	str	r5, [sp, #28]
 80078ce:	9505      	str	r5, [sp, #20]
 80078d0:	2322      	movs	r3, #34	; 0x22
 80078d2:	f04f 0a00 	mov.w	sl, #0
 80078d6:	f04f 0b00 	mov.w	fp, #0
 80078da:	6023      	str	r3, [r4, #0]
 80078dc:	e786      	b.n	80077ec <_strtod_l+0x49c>
 80078de:	bf00      	nop
 80078e0:	0800af99 	.word	0x0800af99
 80078e4:	0800afdc 	.word	0x0800afdc
 80078e8:	0800af91 	.word	0x0800af91
 80078ec:	0800b11c 	.word	0x0800b11c
 80078f0:	0800b3c8 	.word	0x0800b3c8
 80078f4:	0800b2a8 	.word	0x0800b2a8
 80078f8:	0800b280 	.word	0x0800b280
 80078fc:	7ff00000 	.word	0x7ff00000
 8007900:	7ca00000 	.word	0x7ca00000
 8007904:	7fefffff 	.word	0x7fefffff
 8007908:	f018 0310 	ands.w	r3, r8, #16
 800790c:	bf18      	it	ne
 800790e:	236a      	movne	r3, #106	; 0x6a
 8007910:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8007cc0 <_strtod_l+0x970>
 8007914:	9304      	str	r3, [sp, #16]
 8007916:	4650      	mov	r0, sl
 8007918:	4659      	mov	r1, fp
 800791a:	2300      	movs	r3, #0
 800791c:	f018 0f01 	tst.w	r8, #1
 8007920:	d004      	beq.n	800792c <_strtod_l+0x5dc>
 8007922:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007926:	f7f8 ffa7 	bl	8000878 <__aeabi_dmul>
 800792a:	2301      	movs	r3, #1
 800792c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007930:	f109 0908 	add.w	r9, r9, #8
 8007934:	d1f2      	bne.n	800791c <_strtod_l+0x5cc>
 8007936:	b10b      	cbz	r3, 800793c <_strtod_l+0x5ec>
 8007938:	4682      	mov	sl, r0
 800793a:	468b      	mov	fp, r1
 800793c:	9b04      	ldr	r3, [sp, #16]
 800793e:	b1c3      	cbz	r3, 8007972 <_strtod_l+0x622>
 8007940:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007944:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007948:	2b00      	cmp	r3, #0
 800794a:	4659      	mov	r1, fp
 800794c:	dd11      	ble.n	8007972 <_strtod_l+0x622>
 800794e:	2b1f      	cmp	r3, #31
 8007950:	f340 8124 	ble.w	8007b9c <_strtod_l+0x84c>
 8007954:	2b34      	cmp	r3, #52	; 0x34
 8007956:	bfde      	ittt	le
 8007958:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800795c:	f04f 33ff 	movle.w	r3, #4294967295
 8007960:	fa03 f202 	lslle.w	r2, r3, r2
 8007964:	f04f 0a00 	mov.w	sl, #0
 8007968:	bfcc      	ite	gt
 800796a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800796e:	ea02 0b01 	andle.w	fp, r2, r1
 8007972:	2200      	movs	r2, #0
 8007974:	2300      	movs	r3, #0
 8007976:	4650      	mov	r0, sl
 8007978:	4659      	mov	r1, fp
 800797a:	f7f9 f9e5 	bl	8000d48 <__aeabi_dcmpeq>
 800797e:	2800      	cmp	r0, #0
 8007980:	d1a2      	bne.n	80078c8 <_strtod_l+0x578>
 8007982:	9b07      	ldr	r3, [sp, #28]
 8007984:	9300      	str	r3, [sp, #0]
 8007986:	9908      	ldr	r1, [sp, #32]
 8007988:	462b      	mov	r3, r5
 800798a:	463a      	mov	r2, r7
 800798c:	4620      	mov	r0, r4
 800798e:	f001 fe2d 	bl	80095ec <__s2b>
 8007992:	9007      	str	r0, [sp, #28]
 8007994:	2800      	cmp	r0, #0
 8007996:	f43f af1f 	beq.w	80077d8 <_strtod_l+0x488>
 800799a:	9b05      	ldr	r3, [sp, #20]
 800799c:	1b9e      	subs	r6, r3, r6
 800799e:	9b06      	ldr	r3, [sp, #24]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	bfb4      	ite	lt
 80079a4:	4633      	movlt	r3, r6
 80079a6:	2300      	movge	r3, #0
 80079a8:	930c      	str	r3, [sp, #48]	; 0x30
 80079aa:	9b06      	ldr	r3, [sp, #24]
 80079ac:	2500      	movs	r5, #0
 80079ae:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80079b2:	9312      	str	r3, [sp, #72]	; 0x48
 80079b4:	462e      	mov	r6, r5
 80079b6:	9b07      	ldr	r3, [sp, #28]
 80079b8:	4620      	mov	r0, r4
 80079ba:	6859      	ldr	r1, [r3, #4]
 80079bc:	f001 fd6e 	bl	800949c <_Balloc>
 80079c0:	9005      	str	r0, [sp, #20]
 80079c2:	2800      	cmp	r0, #0
 80079c4:	f43f af0c 	beq.w	80077e0 <_strtod_l+0x490>
 80079c8:	9b07      	ldr	r3, [sp, #28]
 80079ca:	691a      	ldr	r2, [r3, #16]
 80079cc:	3202      	adds	r2, #2
 80079ce:	f103 010c 	add.w	r1, r3, #12
 80079d2:	0092      	lsls	r2, r2, #2
 80079d4:	300c      	adds	r0, #12
 80079d6:	f001 fd53 	bl	8009480 <memcpy>
 80079da:	ec4b ab10 	vmov	d0, sl, fp
 80079de:	aa1a      	add	r2, sp, #104	; 0x68
 80079e0:	a919      	add	r1, sp, #100	; 0x64
 80079e2:	4620      	mov	r0, r4
 80079e4:	f002 f948 	bl	8009c78 <__d2b>
 80079e8:	ec4b ab18 	vmov	d8, sl, fp
 80079ec:	9018      	str	r0, [sp, #96]	; 0x60
 80079ee:	2800      	cmp	r0, #0
 80079f0:	f43f aef6 	beq.w	80077e0 <_strtod_l+0x490>
 80079f4:	2101      	movs	r1, #1
 80079f6:	4620      	mov	r0, r4
 80079f8:	f001 fe92 	bl	8009720 <__i2b>
 80079fc:	4606      	mov	r6, r0
 80079fe:	2800      	cmp	r0, #0
 8007a00:	f43f aeee 	beq.w	80077e0 <_strtod_l+0x490>
 8007a04:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007a06:	9904      	ldr	r1, [sp, #16]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	bfab      	itete	ge
 8007a0c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8007a0e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8007a10:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007a12:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8007a16:	bfac      	ite	ge
 8007a18:	eb03 0902 	addge.w	r9, r3, r2
 8007a1c:	1ad7      	sublt	r7, r2, r3
 8007a1e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007a20:	eba3 0801 	sub.w	r8, r3, r1
 8007a24:	4490      	add	r8, r2
 8007a26:	4ba1      	ldr	r3, [pc, #644]	; (8007cac <_strtod_l+0x95c>)
 8007a28:	f108 38ff 	add.w	r8, r8, #4294967295
 8007a2c:	4598      	cmp	r8, r3
 8007a2e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007a32:	f280 80c7 	bge.w	8007bc4 <_strtod_l+0x874>
 8007a36:	eba3 0308 	sub.w	r3, r3, r8
 8007a3a:	2b1f      	cmp	r3, #31
 8007a3c:	eba2 0203 	sub.w	r2, r2, r3
 8007a40:	f04f 0101 	mov.w	r1, #1
 8007a44:	f300 80b1 	bgt.w	8007baa <_strtod_l+0x85a>
 8007a48:	fa01 f303 	lsl.w	r3, r1, r3
 8007a4c:	930d      	str	r3, [sp, #52]	; 0x34
 8007a4e:	2300      	movs	r3, #0
 8007a50:	9308      	str	r3, [sp, #32]
 8007a52:	eb09 0802 	add.w	r8, r9, r2
 8007a56:	9b04      	ldr	r3, [sp, #16]
 8007a58:	45c1      	cmp	r9, r8
 8007a5a:	4417      	add	r7, r2
 8007a5c:	441f      	add	r7, r3
 8007a5e:	464b      	mov	r3, r9
 8007a60:	bfa8      	it	ge
 8007a62:	4643      	movge	r3, r8
 8007a64:	42bb      	cmp	r3, r7
 8007a66:	bfa8      	it	ge
 8007a68:	463b      	movge	r3, r7
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	bfc2      	ittt	gt
 8007a6e:	eba8 0803 	subgt.w	r8, r8, r3
 8007a72:	1aff      	subgt	r7, r7, r3
 8007a74:	eba9 0903 	subgt.w	r9, r9, r3
 8007a78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	dd17      	ble.n	8007aae <_strtod_l+0x75e>
 8007a7e:	4631      	mov	r1, r6
 8007a80:	461a      	mov	r2, r3
 8007a82:	4620      	mov	r0, r4
 8007a84:	f001 ff0c 	bl	80098a0 <__pow5mult>
 8007a88:	4606      	mov	r6, r0
 8007a8a:	2800      	cmp	r0, #0
 8007a8c:	f43f aea8 	beq.w	80077e0 <_strtod_l+0x490>
 8007a90:	4601      	mov	r1, r0
 8007a92:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007a94:	4620      	mov	r0, r4
 8007a96:	f001 fe59 	bl	800974c <__multiply>
 8007a9a:	900b      	str	r0, [sp, #44]	; 0x2c
 8007a9c:	2800      	cmp	r0, #0
 8007a9e:	f43f ae9f 	beq.w	80077e0 <_strtod_l+0x490>
 8007aa2:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007aa4:	4620      	mov	r0, r4
 8007aa6:	f001 fd39 	bl	800951c <_Bfree>
 8007aaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007aac:	9318      	str	r3, [sp, #96]	; 0x60
 8007aae:	f1b8 0f00 	cmp.w	r8, #0
 8007ab2:	f300 808c 	bgt.w	8007bce <_strtod_l+0x87e>
 8007ab6:	9b06      	ldr	r3, [sp, #24]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	dd08      	ble.n	8007ace <_strtod_l+0x77e>
 8007abc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007abe:	9905      	ldr	r1, [sp, #20]
 8007ac0:	4620      	mov	r0, r4
 8007ac2:	f001 feed 	bl	80098a0 <__pow5mult>
 8007ac6:	9005      	str	r0, [sp, #20]
 8007ac8:	2800      	cmp	r0, #0
 8007aca:	f43f ae89 	beq.w	80077e0 <_strtod_l+0x490>
 8007ace:	2f00      	cmp	r7, #0
 8007ad0:	dd08      	ble.n	8007ae4 <_strtod_l+0x794>
 8007ad2:	9905      	ldr	r1, [sp, #20]
 8007ad4:	463a      	mov	r2, r7
 8007ad6:	4620      	mov	r0, r4
 8007ad8:	f001 ff3c 	bl	8009954 <__lshift>
 8007adc:	9005      	str	r0, [sp, #20]
 8007ade:	2800      	cmp	r0, #0
 8007ae0:	f43f ae7e 	beq.w	80077e0 <_strtod_l+0x490>
 8007ae4:	f1b9 0f00 	cmp.w	r9, #0
 8007ae8:	dd08      	ble.n	8007afc <_strtod_l+0x7ac>
 8007aea:	4631      	mov	r1, r6
 8007aec:	464a      	mov	r2, r9
 8007aee:	4620      	mov	r0, r4
 8007af0:	f001 ff30 	bl	8009954 <__lshift>
 8007af4:	4606      	mov	r6, r0
 8007af6:	2800      	cmp	r0, #0
 8007af8:	f43f ae72 	beq.w	80077e0 <_strtod_l+0x490>
 8007afc:	9a05      	ldr	r2, [sp, #20]
 8007afe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007b00:	4620      	mov	r0, r4
 8007b02:	f001 ffb3 	bl	8009a6c <__mdiff>
 8007b06:	4605      	mov	r5, r0
 8007b08:	2800      	cmp	r0, #0
 8007b0a:	f43f ae69 	beq.w	80077e0 <_strtod_l+0x490>
 8007b0e:	68c3      	ldr	r3, [r0, #12]
 8007b10:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b12:	2300      	movs	r3, #0
 8007b14:	60c3      	str	r3, [r0, #12]
 8007b16:	4631      	mov	r1, r6
 8007b18:	f001 ff8c 	bl	8009a34 <__mcmp>
 8007b1c:	2800      	cmp	r0, #0
 8007b1e:	da60      	bge.n	8007be2 <_strtod_l+0x892>
 8007b20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b22:	ea53 030a 	orrs.w	r3, r3, sl
 8007b26:	f040 8082 	bne.w	8007c2e <_strtod_l+0x8de>
 8007b2a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d17d      	bne.n	8007c2e <_strtod_l+0x8de>
 8007b32:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007b36:	0d1b      	lsrs	r3, r3, #20
 8007b38:	051b      	lsls	r3, r3, #20
 8007b3a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007b3e:	d976      	bls.n	8007c2e <_strtod_l+0x8de>
 8007b40:	696b      	ldr	r3, [r5, #20]
 8007b42:	b913      	cbnz	r3, 8007b4a <_strtod_l+0x7fa>
 8007b44:	692b      	ldr	r3, [r5, #16]
 8007b46:	2b01      	cmp	r3, #1
 8007b48:	dd71      	ble.n	8007c2e <_strtod_l+0x8de>
 8007b4a:	4629      	mov	r1, r5
 8007b4c:	2201      	movs	r2, #1
 8007b4e:	4620      	mov	r0, r4
 8007b50:	f001 ff00 	bl	8009954 <__lshift>
 8007b54:	4631      	mov	r1, r6
 8007b56:	4605      	mov	r5, r0
 8007b58:	f001 ff6c 	bl	8009a34 <__mcmp>
 8007b5c:	2800      	cmp	r0, #0
 8007b5e:	dd66      	ble.n	8007c2e <_strtod_l+0x8de>
 8007b60:	9904      	ldr	r1, [sp, #16]
 8007b62:	4a53      	ldr	r2, [pc, #332]	; (8007cb0 <_strtod_l+0x960>)
 8007b64:	465b      	mov	r3, fp
 8007b66:	2900      	cmp	r1, #0
 8007b68:	f000 8081 	beq.w	8007c6e <_strtod_l+0x91e>
 8007b6c:	ea02 010b 	and.w	r1, r2, fp
 8007b70:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007b74:	dc7b      	bgt.n	8007c6e <_strtod_l+0x91e>
 8007b76:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007b7a:	f77f aea9 	ble.w	80078d0 <_strtod_l+0x580>
 8007b7e:	4b4d      	ldr	r3, [pc, #308]	; (8007cb4 <_strtod_l+0x964>)
 8007b80:	4650      	mov	r0, sl
 8007b82:	4659      	mov	r1, fp
 8007b84:	2200      	movs	r2, #0
 8007b86:	f7f8 fe77 	bl	8000878 <__aeabi_dmul>
 8007b8a:	460b      	mov	r3, r1
 8007b8c:	4303      	orrs	r3, r0
 8007b8e:	bf08      	it	eq
 8007b90:	2322      	moveq	r3, #34	; 0x22
 8007b92:	4682      	mov	sl, r0
 8007b94:	468b      	mov	fp, r1
 8007b96:	bf08      	it	eq
 8007b98:	6023      	streq	r3, [r4, #0]
 8007b9a:	e62b      	b.n	80077f4 <_strtod_l+0x4a4>
 8007b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8007ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ba4:	ea03 0a0a 	and.w	sl, r3, sl
 8007ba8:	e6e3      	b.n	8007972 <_strtod_l+0x622>
 8007baa:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007bae:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8007bb2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8007bb6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8007bba:	fa01 f308 	lsl.w	r3, r1, r8
 8007bbe:	9308      	str	r3, [sp, #32]
 8007bc0:	910d      	str	r1, [sp, #52]	; 0x34
 8007bc2:	e746      	b.n	8007a52 <_strtod_l+0x702>
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	9308      	str	r3, [sp, #32]
 8007bc8:	2301      	movs	r3, #1
 8007bca:	930d      	str	r3, [sp, #52]	; 0x34
 8007bcc:	e741      	b.n	8007a52 <_strtod_l+0x702>
 8007bce:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007bd0:	4642      	mov	r2, r8
 8007bd2:	4620      	mov	r0, r4
 8007bd4:	f001 febe 	bl	8009954 <__lshift>
 8007bd8:	9018      	str	r0, [sp, #96]	; 0x60
 8007bda:	2800      	cmp	r0, #0
 8007bdc:	f47f af6b 	bne.w	8007ab6 <_strtod_l+0x766>
 8007be0:	e5fe      	b.n	80077e0 <_strtod_l+0x490>
 8007be2:	465f      	mov	r7, fp
 8007be4:	d16e      	bne.n	8007cc4 <_strtod_l+0x974>
 8007be6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007be8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007bec:	b342      	cbz	r2, 8007c40 <_strtod_l+0x8f0>
 8007bee:	4a32      	ldr	r2, [pc, #200]	; (8007cb8 <_strtod_l+0x968>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d128      	bne.n	8007c46 <_strtod_l+0x8f6>
 8007bf4:	9b04      	ldr	r3, [sp, #16]
 8007bf6:	4651      	mov	r1, sl
 8007bf8:	b1eb      	cbz	r3, 8007c36 <_strtod_l+0x8e6>
 8007bfa:	4b2d      	ldr	r3, [pc, #180]	; (8007cb0 <_strtod_l+0x960>)
 8007bfc:	403b      	ands	r3, r7
 8007bfe:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007c02:	f04f 32ff 	mov.w	r2, #4294967295
 8007c06:	d819      	bhi.n	8007c3c <_strtod_l+0x8ec>
 8007c08:	0d1b      	lsrs	r3, r3, #20
 8007c0a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8007c12:	4299      	cmp	r1, r3
 8007c14:	d117      	bne.n	8007c46 <_strtod_l+0x8f6>
 8007c16:	4b29      	ldr	r3, [pc, #164]	; (8007cbc <_strtod_l+0x96c>)
 8007c18:	429f      	cmp	r7, r3
 8007c1a:	d102      	bne.n	8007c22 <_strtod_l+0x8d2>
 8007c1c:	3101      	adds	r1, #1
 8007c1e:	f43f addf 	beq.w	80077e0 <_strtod_l+0x490>
 8007c22:	4b23      	ldr	r3, [pc, #140]	; (8007cb0 <_strtod_l+0x960>)
 8007c24:	403b      	ands	r3, r7
 8007c26:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007c2a:	f04f 0a00 	mov.w	sl, #0
 8007c2e:	9b04      	ldr	r3, [sp, #16]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d1a4      	bne.n	8007b7e <_strtod_l+0x82e>
 8007c34:	e5de      	b.n	80077f4 <_strtod_l+0x4a4>
 8007c36:	f04f 33ff 	mov.w	r3, #4294967295
 8007c3a:	e7ea      	b.n	8007c12 <_strtod_l+0x8c2>
 8007c3c:	4613      	mov	r3, r2
 8007c3e:	e7e8      	b.n	8007c12 <_strtod_l+0x8c2>
 8007c40:	ea53 030a 	orrs.w	r3, r3, sl
 8007c44:	d08c      	beq.n	8007b60 <_strtod_l+0x810>
 8007c46:	9b08      	ldr	r3, [sp, #32]
 8007c48:	b1db      	cbz	r3, 8007c82 <_strtod_l+0x932>
 8007c4a:	423b      	tst	r3, r7
 8007c4c:	d0ef      	beq.n	8007c2e <_strtod_l+0x8de>
 8007c4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c50:	9a04      	ldr	r2, [sp, #16]
 8007c52:	4650      	mov	r0, sl
 8007c54:	4659      	mov	r1, fp
 8007c56:	b1c3      	cbz	r3, 8007c8a <_strtod_l+0x93a>
 8007c58:	f7ff fb5c 	bl	8007314 <sulp>
 8007c5c:	4602      	mov	r2, r0
 8007c5e:	460b      	mov	r3, r1
 8007c60:	ec51 0b18 	vmov	r0, r1, d8
 8007c64:	f7f8 fc52 	bl	800050c <__adddf3>
 8007c68:	4682      	mov	sl, r0
 8007c6a:	468b      	mov	fp, r1
 8007c6c:	e7df      	b.n	8007c2e <_strtod_l+0x8de>
 8007c6e:	4013      	ands	r3, r2
 8007c70:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007c74:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007c78:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007c7c:	f04f 3aff 	mov.w	sl, #4294967295
 8007c80:	e7d5      	b.n	8007c2e <_strtod_l+0x8de>
 8007c82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c84:	ea13 0f0a 	tst.w	r3, sl
 8007c88:	e7e0      	b.n	8007c4c <_strtod_l+0x8fc>
 8007c8a:	f7ff fb43 	bl	8007314 <sulp>
 8007c8e:	4602      	mov	r2, r0
 8007c90:	460b      	mov	r3, r1
 8007c92:	ec51 0b18 	vmov	r0, r1, d8
 8007c96:	f7f8 fc37 	bl	8000508 <__aeabi_dsub>
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	4682      	mov	sl, r0
 8007ca0:	468b      	mov	fp, r1
 8007ca2:	f7f9 f851 	bl	8000d48 <__aeabi_dcmpeq>
 8007ca6:	2800      	cmp	r0, #0
 8007ca8:	d0c1      	beq.n	8007c2e <_strtod_l+0x8de>
 8007caa:	e611      	b.n	80078d0 <_strtod_l+0x580>
 8007cac:	fffffc02 	.word	0xfffffc02
 8007cb0:	7ff00000 	.word	0x7ff00000
 8007cb4:	39500000 	.word	0x39500000
 8007cb8:	000fffff 	.word	0x000fffff
 8007cbc:	7fefffff 	.word	0x7fefffff
 8007cc0:	0800aff0 	.word	0x0800aff0
 8007cc4:	4631      	mov	r1, r6
 8007cc6:	4628      	mov	r0, r5
 8007cc8:	f002 f832 	bl	8009d30 <__ratio>
 8007ccc:	ec59 8b10 	vmov	r8, r9, d0
 8007cd0:	ee10 0a10 	vmov	r0, s0
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007cda:	4649      	mov	r1, r9
 8007cdc:	f7f9 f848 	bl	8000d70 <__aeabi_dcmple>
 8007ce0:	2800      	cmp	r0, #0
 8007ce2:	d07a      	beq.n	8007dda <_strtod_l+0xa8a>
 8007ce4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d04a      	beq.n	8007d80 <_strtod_l+0xa30>
 8007cea:	4b95      	ldr	r3, [pc, #596]	; (8007f40 <_strtod_l+0xbf0>)
 8007cec:	2200      	movs	r2, #0
 8007cee:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007cf2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007f40 <_strtod_l+0xbf0>
 8007cf6:	f04f 0800 	mov.w	r8, #0
 8007cfa:	4b92      	ldr	r3, [pc, #584]	; (8007f44 <_strtod_l+0xbf4>)
 8007cfc:	403b      	ands	r3, r7
 8007cfe:	930d      	str	r3, [sp, #52]	; 0x34
 8007d00:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007d02:	4b91      	ldr	r3, [pc, #580]	; (8007f48 <_strtod_l+0xbf8>)
 8007d04:	429a      	cmp	r2, r3
 8007d06:	f040 80b0 	bne.w	8007e6a <_strtod_l+0xb1a>
 8007d0a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007d0e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8007d12:	ec4b ab10 	vmov	d0, sl, fp
 8007d16:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007d1a:	f001 ff31 	bl	8009b80 <__ulp>
 8007d1e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007d22:	ec53 2b10 	vmov	r2, r3, d0
 8007d26:	f7f8 fda7 	bl	8000878 <__aeabi_dmul>
 8007d2a:	4652      	mov	r2, sl
 8007d2c:	465b      	mov	r3, fp
 8007d2e:	f7f8 fbed 	bl	800050c <__adddf3>
 8007d32:	460b      	mov	r3, r1
 8007d34:	4983      	ldr	r1, [pc, #524]	; (8007f44 <_strtod_l+0xbf4>)
 8007d36:	4a85      	ldr	r2, [pc, #532]	; (8007f4c <_strtod_l+0xbfc>)
 8007d38:	4019      	ands	r1, r3
 8007d3a:	4291      	cmp	r1, r2
 8007d3c:	4682      	mov	sl, r0
 8007d3e:	d960      	bls.n	8007e02 <_strtod_l+0xab2>
 8007d40:	ee18 3a90 	vmov	r3, s17
 8007d44:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d104      	bne.n	8007d56 <_strtod_l+0xa06>
 8007d4c:	ee18 3a10 	vmov	r3, s16
 8007d50:	3301      	adds	r3, #1
 8007d52:	f43f ad45 	beq.w	80077e0 <_strtod_l+0x490>
 8007d56:	f8df b200 	ldr.w	fp, [pc, #512]	; 8007f58 <_strtod_l+0xc08>
 8007d5a:	f04f 3aff 	mov.w	sl, #4294967295
 8007d5e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007d60:	4620      	mov	r0, r4
 8007d62:	f001 fbdb 	bl	800951c <_Bfree>
 8007d66:	9905      	ldr	r1, [sp, #20]
 8007d68:	4620      	mov	r0, r4
 8007d6a:	f001 fbd7 	bl	800951c <_Bfree>
 8007d6e:	4631      	mov	r1, r6
 8007d70:	4620      	mov	r0, r4
 8007d72:	f001 fbd3 	bl	800951c <_Bfree>
 8007d76:	4629      	mov	r1, r5
 8007d78:	4620      	mov	r0, r4
 8007d7a:	f001 fbcf 	bl	800951c <_Bfree>
 8007d7e:	e61a      	b.n	80079b6 <_strtod_l+0x666>
 8007d80:	f1ba 0f00 	cmp.w	sl, #0
 8007d84:	d11b      	bne.n	8007dbe <_strtod_l+0xa6e>
 8007d86:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d8a:	b9f3      	cbnz	r3, 8007dca <_strtod_l+0xa7a>
 8007d8c:	4b6c      	ldr	r3, [pc, #432]	; (8007f40 <_strtod_l+0xbf0>)
 8007d8e:	2200      	movs	r2, #0
 8007d90:	4640      	mov	r0, r8
 8007d92:	4649      	mov	r1, r9
 8007d94:	f7f8 ffe2 	bl	8000d5c <__aeabi_dcmplt>
 8007d98:	b9d0      	cbnz	r0, 8007dd0 <_strtod_l+0xa80>
 8007d9a:	4640      	mov	r0, r8
 8007d9c:	4649      	mov	r1, r9
 8007d9e:	4b6c      	ldr	r3, [pc, #432]	; (8007f50 <_strtod_l+0xc00>)
 8007da0:	2200      	movs	r2, #0
 8007da2:	f7f8 fd69 	bl	8000878 <__aeabi_dmul>
 8007da6:	4680      	mov	r8, r0
 8007da8:	4689      	mov	r9, r1
 8007daa:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007dae:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8007db2:	9315      	str	r3, [sp, #84]	; 0x54
 8007db4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007db8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007dbc:	e79d      	b.n	8007cfa <_strtod_l+0x9aa>
 8007dbe:	f1ba 0f01 	cmp.w	sl, #1
 8007dc2:	d102      	bne.n	8007dca <_strtod_l+0xa7a>
 8007dc4:	2f00      	cmp	r7, #0
 8007dc6:	f43f ad83 	beq.w	80078d0 <_strtod_l+0x580>
 8007dca:	4b62      	ldr	r3, [pc, #392]	; (8007f54 <_strtod_l+0xc04>)
 8007dcc:	2200      	movs	r2, #0
 8007dce:	e78e      	b.n	8007cee <_strtod_l+0x99e>
 8007dd0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8007f50 <_strtod_l+0xc00>
 8007dd4:	f04f 0800 	mov.w	r8, #0
 8007dd8:	e7e7      	b.n	8007daa <_strtod_l+0xa5a>
 8007dda:	4b5d      	ldr	r3, [pc, #372]	; (8007f50 <_strtod_l+0xc00>)
 8007ddc:	4640      	mov	r0, r8
 8007dde:	4649      	mov	r1, r9
 8007de0:	2200      	movs	r2, #0
 8007de2:	f7f8 fd49 	bl	8000878 <__aeabi_dmul>
 8007de6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007de8:	4680      	mov	r8, r0
 8007dea:	4689      	mov	r9, r1
 8007dec:	b933      	cbnz	r3, 8007dfc <_strtod_l+0xaac>
 8007dee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007df2:	900e      	str	r0, [sp, #56]	; 0x38
 8007df4:	930f      	str	r3, [sp, #60]	; 0x3c
 8007df6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007dfa:	e7dd      	b.n	8007db8 <_strtod_l+0xa68>
 8007dfc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8007e00:	e7f9      	b.n	8007df6 <_strtod_l+0xaa6>
 8007e02:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007e06:	9b04      	ldr	r3, [sp, #16]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d1a8      	bne.n	8007d5e <_strtod_l+0xa0e>
 8007e0c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007e10:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007e12:	0d1b      	lsrs	r3, r3, #20
 8007e14:	051b      	lsls	r3, r3, #20
 8007e16:	429a      	cmp	r2, r3
 8007e18:	d1a1      	bne.n	8007d5e <_strtod_l+0xa0e>
 8007e1a:	4640      	mov	r0, r8
 8007e1c:	4649      	mov	r1, r9
 8007e1e:	f7f9 f88b 	bl	8000f38 <__aeabi_d2lz>
 8007e22:	f7f8 fcfb 	bl	800081c <__aeabi_l2d>
 8007e26:	4602      	mov	r2, r0
 8007e28:	460b      	mov	r3, r1
 8007e2a:	4640      	mov	r0, r8
 8007e2c:	4649      	mov	r1, r9
 8007e2e:	f7f8 fb6b 	bl	8000508 <__aeabi_dsub>
 8007e32:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007e34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e38:	ea43 030a 	orr.w	r3, r3, sl
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	4680      	mov	r8, r0
 8007e40:	4689      	mov	r9, r1
 8007e42:	d055      	beq.n	8007ef0 <_strtod_l+0xba0>
 8007e44:	a336      	add	r3, pc, #216	; (adr r3, 8007f20 <_strtod_l+0xbd0>)
 8007e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e4a:	f7f8 ff87 	bl	8000d5c <__aeabi_dcmplt>
 8007e4e:	2800      	cmp	r0, #0
 8007e50:	f47f acd0 	bne.w	80077f4 <_strtod_l+0x4a4>
 8007e54:	a334      	add	r3, pc, #208	; (adr r3, 8007f28 <_strtod_l+0xbd8>)
 8007e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e5a:	4640      	mov	r0, r8
 8007e5c:	4649      	mov	r1, r9
 8007e5e:	f7f8 ff9b 	bl	8000d98 <__aeabi_dcmpgt>
 8007e62:	2800      	cmp	r0, #0
 8007e64:	f43f af7b 	beq.w	8007d5e <_strtod_l+0xa0e>
 8007e68:	e4c4      	b.n	80077f4 <_strtod_l+0x4a4>
 8007e6a:	9b04      	ldr	r3, [sp, #16]
 8007e6c:	b333      	cbz	r3, 8007ebc <_strtod_l+0xb6c>
 8007e6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e70:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007e74:	d822      	bhi.n	8007ebc <_strtod_l+0xb6c>
 8007e76:	a32e      	add	r3, pc, #184	; (adr r3, 8007f30 <_strtod_l+0xbe0>)
 8007e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e7c:	4640      	mov	r0, r8
 8007e7e:	4649      	mov	r1, r9
 8007e80:	f7f8 ff76 	bl	8000d70 <__aeabi_dcmple>
 8007e84:	b1a0      	cbz	r0, 8007eb0 <_strtod_l+0xb60>
 8007e86:	4649      	mov	r1, r9
 8007e88:	4640      	mov	r0, r8
 8007e8a:	f7f8 ffcd 	bl	8000e28 <__aeabi_d2uiz>
 8007e8e:	2801      	cmp	r0, #1
 8007e90:	bf38      	it	cc
 8007e92:	2001      	movcc	r0, #1
 8007e94:	f7f8 fc76 	bl	8000784 <__aeabi_ui2d>
 8007e98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e9a:	4680      	mov	r8, r0
 8007e9c:	4689      	mov	r9, r1
 8007e9e:	bb23      	cbnz	r3, 8007eea <_strtod_l+0xb9a>
 8007ea0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007ea4:	9010      	str	r0, [sp, #64]	; 0x40
 8007ea6:	9311      	str	r3, [sp, #68]	; 0x44
 8007ea8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007eac:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007eb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eb2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007eb4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007eb8:	1a9b      	subs	r3, r3, r2
 8007eba:	9309      	str	r3, [sp, #36]	; 0x24
 8007ebc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007ec0:	eeb0 0a48 	vmov.f32	s0, s16
 8007ec4:	eef0 0a68 	vmov.f32	s1, s17
 8007ec8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007ecc:	f001 fe58 	bl	8009b80 <__ulp>
 8007ed0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007ed4:	ec53 2b10 	vmov	r2, r3, d0
 8007ed8:	f7f8 fcce 	bl	8000878 <__aeabi_dmul>
 8007edc:	ec53 2b18 	vmov	r2, r3, d8
 8007ee0:	f7f8 fb14 	bl	800050c <__adddf3>
 8007ee4:	4682      	mov	sl, r0
 8007ee6:	468b      	mov	fp, r1
 8007ee8:	e78d      	b.n	8007e06 <_strtod_l+0xab6>
 8007eea:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8007eee:	e7db      	b.n	8007ea8 <_strtod_l+0xb58>
 8007ef0:	a311      	add	r3, pc, #68	; (adr r3, 8007f38 <_strtod_l+0xbe8>)
 8007ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef6:	f7f8 ff31 	bl	8000d5c <__aeabi_dcmplt>
 8007efa:	e7b2      	b.n	8007e62 <_strtod_l+0xb12>
 8007efc:	2300      	movs	r3, #0
 8007efe:	930a      	str	r3, [sp, #40]	; 0x28
 8007f00:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007f02:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007f04:	6013      	str	r3, [r2, #0]
 8007f06:	f7ff ba6b 	b.w	80073e0 <_strtod_l+0x90>
 8007f0a:	2a65      	cmp	r2, #101	; 0x65
 8007f0c:	f43f ab5f 	beq.w	80075ce <_strtod_l+0x27e>
 8007f10:	2a45      	cmp	r2, #69	; 0x45
 8007f12:	f43f ab5c 	beq.w	80075ce <_strtod_l+0x27e>
 8007f16:	2301      	movs	r3, #1
 8007f18:	f7ff bb94 	b.w	8007644 <_strtod_l+0x2f4>
 8007f1c:	f3af 8000 	nop.w
 8007f20:	94a03595 	.word	0x94a03595
 8007f24:	3fdfffff 	.word	0x3fdfffff
 8007f28:	35afe535 	.word	0x35afe535
 8007f2c:	3fe00000 	.word	0x3fe00000
 8007f30:	ffc00000 	.word	0xffc00000
 8007f34:	41dfffff 	.word	0x41dfffff
 8007f38:	94a03595 	.word	0x94a03595
 8007f3c:	3fcfffff 	.word	0x3fcfffff
 8007f40:	3ff00000 	.word	0x3ff00000
 8007f44:	7ff00000 	.word	0x7ff00000
 8007f48:	7fe00000 	.word	0x7fe00000
 8007f4c:	7c9fffff 	.word	0x7c9fffff
 8007f50:	3fe00000 	.word	0x3fe00000
 8007f54:	bff00000 	.word	0xbff00000
 8007f58:	7fefffff 	.word	0x7fefffff

08007f5c <_strtod_r>:
 8007f5c:	4b01      	ldr	r3, [pc, #4]	; (8007f64 <_strtod_r+0x8>)
 8007f5e:	f7ff b9f7 	b.w	8007350 <_strtod_l>
 8007f62:	bf00      	nop
 8007f64:	20000080 	.word	0x20000080

08007f68 <_strtol_l.constprop.0>:
 8007f68:	2b01      	cmp	r3, #1
 8007f6a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f6e:	d001      	beq.n	8007f74 <_strtol_l.constprop.0+0xc>
 8007f70:	2b24      	cmp	r3, #36	; 0x24
 8007f72:	d906      	bls.n	8007f82 <_strtol_l.constprop.0+0x1a>
 8007f74:	f7fe fafc 	bl	8006570 <__errno>
 8007f78:	2316      	movs	r3, #22
 8007f7a:	6003      	str	r3, [r0, #0]
 8007f7c:	2000      	movs	r0, #0
 8007f7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f82:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008068 <_strtol_l.constprop.0+0x100>
 8007f86:	460d      	mov	r5, r1
 8007f88:	462e      	mov	r6, r5
 8007f8a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007f8e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007f92:	f017 0708 	ands.w	r7, r7, #8
 8007f96:	d1f7      	bne.n	8007f88 <_strtol_l.constprop.0+0x20>
 8007f98:	2c2d      	cmp	r4, #45	; 0x2d
 8007f9a:	d132      	bne.n	8008002 <_strtol_l.constprop.0+0x9a>
 8007f9c:	782c      	ldrb	r4, [r5, #0]
 8007f9e:	2701      	movs	r7, #1
 8007fa0:	1cb5      	adds	r5, r6, #2
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d05b      	beq.n	800805e <_strtol_l.constprop.0+0xf6>
 8007fa6:	2b10      	cmp	r3, #16
 8007fa8:	d109      	bne.n	8007fbe <_strtol_l.constprop.0+0x56>
 8007faa:	2c30      	cmp	r4, #48	; 0x30
 8007fac:	d107      	bne.n	8007fbe <_strtol_l.constprop.0+0x56>
 8007fae:	782c      	ldrb	r4, [r5, #0]
 8007fb0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007fb4:	2c58      	cmp	r4, #88	; 0x58
 8007fb6:	d14d      	bne.n	8008054 <_strtol_l.constprop.0+0xec>
 8007fb8:	786c      	ldrb	r4, [r5, #1]
 8007fba:	2310      	movs	r3, #16
 8007fbc:	3502      	adds	r5, #2
 8007fbe:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007fc2:	f108 38ff 	add.w	r8, r8, #4294967295
 8007fc6:	f04f 0c00 	mov.w	ip, #0
 8007fca:	fbb8 f9f3 	udiv	r9, r8, r3
 8007fce:	4666      	mov	r6, ip
 8007fd0:	fb03 8a19 	mls	sl, r3, r9, r8
 8007fd4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007fd8:	f1be 0f09 	cmp.w	lr, #9
 8007fdc:	d816      	bhi.n	800800c <_strtol_l.constprop.0+0xa4>
 8007fde:	4674      	mov	r4, lr
 8007fe0:	42a3      	cmp	r3, r4
 8007fe2:	dd24      	ble.n	800802e <_strtol_l.constprop.0+0xc6>
 8007fe4:	f1bc 0f00 	cmp.w	ip, #0
 8007fe8:	db1e      	blt.n	8008028 <_strtol_l.constprop.0+0xc0>
 8007fea:	45b1      	cmp	r9, r6
 8007fec:	d31c      	bcc.n	8008028 <_strtol_l.constprop.0+0xc0>
 8007fee:	d101      	bne.n	8007ff4 <_strtol_l.constprop.0+0x8c>
 8007ff0:	45a2      	cmp	sl, r4
 8007ff2:	db19      	blt.n	8008028 <_strtol_l.constprop.0+0xc0>
 8007ff4:	fb06 4603 	mla	r6, r6, r3, r4
 8007ff8:	f04f 0c01 	mov.w	ip, #1
 8007ffc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008000:	e7e8      	b.n	8007fd4 <_strtol_l.constprop.0+0x6c>
 8008002:	2c2b      	cmp	r4, #43	; 0x2b
 8008004:	bf04      	itt	eq
 8008006:	782c      	ldrbeq	r4, [r5, #0]
 8008008:	1cb5      	addeq	r5, r6, #2
 800800a:	e7ca      	b.n	8007fa2 <_strtol_l.constprop.0+0x3a>
 800800c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008010:	f1be 0f19 	cmp.w	lr, #25
 8008014:	d801      	bhi.n	800801a <_strtol_l.constprop.0+0xb2>
 8008016:	3c37      	subs	r4, #55	; 0x37
 8008018:	e7e2      	b.n	8007fe0 <_strtol_l.constprop.0+0x78>
 800801a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800801e:	f1be 0f19 	cmp.w	lr, #25
 8008022:	d804      	bhi.n	800802e <_strtol_l.constprop.0+0xc6>
 8008024:	3c57      	subs	r4, #87	; 0x57
 8008026:	e7db      	b.n	8007fe0 <_strtol_l.constprop.0+0x78>
 8008028:	f04f 3cff 	mov.w	ip, #4294967295
 800802c:	e7e6      	b.n	8007ffc <_strtol_l.constprop.0+0x94>
 800802e:	f1bc 0f00 	cmp.w	ip, #0
 8008032:	da05      	bge.n	8008040 <_strtol_l.constprop.0+0xd8>
 8008034:	2322      	movs	r3, #34	; 0x22
 8008036:	6003      	str	r3, [r0, #0]
 8008038:	4646      	mov	r6, r8
 800803a:	b942      	cbnz	r2, 800804e <_strtol_l.constprop.0+0xe6>
 800803c:	4630      	mov	r0, r6
 800803e:	e79e      	b.n	8007f7e <_strtol_l.constprop.0+0x16>
 8008040:	b107      	cbz	r7, 8008044 <_strtol_l.constprop.0+0xdc>
 8008042:	4276      	negs	r6, r6
 8008044:	2a00      	cmp	r2, #0
 8008046:	d0f9      	beq.n	800803c <_strtol_l.constprop.0+0xd4>
 8008048:	f1bc 0f00 	cmp.w	ip, #0
 800804c:	d000      	beq.n	8008050 <_strtol_l.constprop.0+0xe8>
 800804e:	1e69      	subs	r1, r5, #1
 8008050:	6011      	str	r1, [r2, #0]
 8008052:	e7f3      	b.n	800803c <_strtol_l.constprop.0+0xd4>
 8008054:	2430      	movs	r4, #48	; 0x30
 8008056:	2b00      	cmp	r3, #0
 8008058:	d1b1      	bne.n	8007fbe <_strtol_l.constprop.0+0x56>
 800805a:	2308      	movs	r3, #8
 800805c:	e7af      	b.n	8007fbe <_strtol_l.constprop.0+0x56>
 800805e:	2c30      	cmp	r4, #48	; 0x30
 8008060:	d0a5      	beq.n	8007fae <_strtol_l.constprop.0+0x46>
 8008062:	230a      	movs	r3, #10
 8008064:	e7ab      	b.n	8007fbe <_strtol_l.constprop.0+0x56>
 8008066:	bf00      	nop
 8008068:	0800b019 	.word	0x0800b019

0800806c <_strtol_r>:
 800806c:	f7ff bf7c 	b.w	8007f68 <_strtol_l.constprop.0>

08008070 <quorem>:
 8008070:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008074:	6903      	ldr	r3, [r0, #16]
 8008076:	690c      	ldr	r4, [r1, #16]
 8008078:	42a3      	cmp	r3, r4
 800807a:	4607      	mov	r7, r0
 800807c:	f2c0 8081 	blt.w	8008182 <quorem+0x112>
 8008080:	3c01      	subs	r4, #1
 8008082:	f101 0814 	add.w	r8, r1, #20
 8008086:	f100 0514 	add.w	r5, r0, #20
 800808a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800808e:	9301      	str	r3, [sp, #4]
 8008090:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008094:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008098:	3301      	adds	r3, #1
 800809a:	429a      	cmp	r2, r3
 800809c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80080a0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80080a4:	fbb2 f6f3 	udiv	r6, r2, r3
 80080a8:	d331      	bcc.n	800810e <quorem+0x9e>
 80080aa:	f04f 0e00 	mov.w	lr, #0
 80080ae:	4640      	mov	r0, r8
 80080b0:	46ac      	mov	ip, r5
 80080b2:	46f2      	mov	sl, lr
 80080b4:	f850 2b04 	ldr.w	r2, [r0], #4
 80080b8:	b293      	uxth	r3, r2
 80080ba:	fb06 e303 	mla	r3, r6, r3, lr
 80080be:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80080c2:	b29b      	uxth	r3, r3
 80080c4:	ebaa 0303 	sub.w	r3, sl, r3
 80080c8:	f8dc a000 	ldr.w	sl, [ip]
 80080cc:	0c12      	lsrs	r2, r2, #16
 80080ce:	fa13 f38a 	uxtah	r3, r3, sl
 80080d2:	fb06 e202 	mla	r2, r6, r2, lr
 80080d6:	9300      	str	r3, [sp, #0]
 80080d8:	9b00      	ldr	r3, [sp, #0]
 80080da:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80080de:	b292      	uxth	r2, r2
 80080e0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80080e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80080e8:	f8bd 3000 	ldrh.w	r3, [sp]
 80080ec:	4581      	cmp	r9, r0
 80080ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80080f2:	f84c 3b04 	str.w	r3, [ip], #4
 80080f6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80080fa:	d2db      	bcs.n	80080b4 <quorem+0x44>
 80080fc:	f855 300b 	ldr.w	r3, [r5, fp]
 8008100:	b92b      	cbnz	r3, 800810e <quorem+0x9e>
 8008102:	9b01      	ldr	r3, [sp, #4]
 8008104:	3b04      	subs	r3, #4
 8008106:	429d      	cmp	r5, r3
 8008108:	461a      	mov	r2, r3
 800810a:	d32e      	bcc.n	800816a <quorem+0xfa>
 800810c:	613c      	str	r4, [r7, #16]
 800810e:	4638      	mov	r0, r7
 8008110:	f001 fc90 	bl	8009a34 <__mcmp>
 8008114:	2800      	cmp	r0, #0
 8008116:	db24      	blt.n	8008162 <quorem+0xf2>
 8008118:	3601      	adds	r6, #1
 800811a:	4628      	mov	r0, r5
 800811c:	f04f 0c00 	mov.w	ip, #0
 8008120:	f858 2b04 	ldr.w	r2, [r8], #4
 8008124:	f8d0 e000 	ldr.w	lr, [r0]
 8008128:	b293      	uxth	r3, r2
 800812a:	ebac 0303 	sub.w	r3, ip, r3
 800812e:	0c12      	lsrs	r2, r2, #16
 8008130:	fa13 f38e 	uxtah	r3, r3, lr
 8008134:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008138:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800813c:	b29b      	uxth	r3, r3
 800813e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008142:	45c1      	cmp	r9, r8
 8008144:	f840 3b04 	str.w	r3, [r0], #4
 8008148:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800814c:	d2e8      	bcs.n	8008120 <quorem+0xb0>
 800814e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008152:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008156:	b922      	cbnz	r2, 8008162 <quorem+0xf2>
 8008158:	3b04      	subs	r3, #4
 800815a:	429d      	cmp	r5, r3
 800815c:	461a      	mov	r2, r3
 800815e:	d30a      	bcc.n	8008176 <quorem+0x106>
 8008160:	613c      	str	r4, [r7, #16]
 8008162:	4630      	mov	r0, r6
 8008164:	b003      	add	sp, #12
 8008166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800816a:	6812      	ldr	r2, [r2, #0]
 800816c:	3b04      	subs	r3, #4
 800816e:	2a00      	cmp	r2, #0
 8008170:	d1cc      	bne.n	800810c <quorem+0x9c>
 8008172:	3c01      	subs	r4, #1
 8008174:	e7c7      	b.n	8008106 <quorem+0x96>
 8008176:	6812      	ldr	r2, [r2, #0]
 8008178:	3b04      	subs	r3, #4
 800817a:	2a00      	cmp	r2, #0
 800817c:	d1f0      	bne.n	8008160 <quorem+0xf0>
 800817e:	3c01      	subs	r4, #1
 8008180:	e7eb      	b.n	800815a <quorem+0xea>
 8008182:	2000      	movs	r0, #0
 8008184:	e7ee      	b.n	8008164 <quorem+0xf4>
	...

08008188 <_dtoa_r>:
 8008188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800818c:	ed2d 8b04 	vpush	{d8-d9}
 8008190:	ec57 6b10 	vmov	r6, r7, d0
 8008194:	b093      	sub	sp, #76	; 0x4c
 8008196:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008198:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800819c:	9106      	str	r1, [sp, #24]
 800819e:	ee10 aa10 	vmov	sl, s0
 80081a2:	4604      	mov	r4, r0
 80081a4:	9209      	str	r2, [sp, #36]	; 0x24
 80081a6:	930c      	str	r3, [sp, #48]	; 0x30
 80081a8:	46bb      	mov	fp, r7
 80081aa:	b975      	cbnz	r5, 80081ca <_dtoa_r+0x42>
 80081ac:	2010      	movs	r0, #16
 80081ae:	f001 f94d 	bl	800944c <malloc>
 80081b2:	4602      	mov	r2, r0
 80081b4:	6260      	str	r0, [r4, #36]	; 0x24
 80081b6:	b920      	cbnz	r0, 80081c2 <_dtoa_r+0x3a>
 80081b8:	4ba7      	ldr	r3, [pc, #668]	; (8008458 <_dtoa_r+0x2d0>)
 80081ba:	21ea      	movs	r1, #234	; 0xea
 80081bc:	48a7      	ldr	r0, [pc, #668]	; (800845c <_dtoa_r+0x2d4>)
 80081be:	f002 f8bd 	bl	800a33c <__assert_func>
 80081c2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80081c6:	6005      	str	r5, [r0, #0]
 80081c8:	60c5      	str	r5, [r0, #12]
 80081ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081cc:	6819      	ldr	r1, [r3, #0]
 80081ce:	b151      	cbz	r1, 80081e6 <_dtoa_r+0x5e>
 80081d0:	685a      	ldr	r2, [r3, #4]
 80081d2:	604a      	str	r2, [r1, #4]
 80081d4:	2301      	movs	r3, #1
 80081d6:	4093      	lsls	r3, r2
 80081d8:	608b      	str	r3, [r1, #8]
 80081da:	4620      	mov	r0, r4
 80081dc:	f001 f99e 	bl	800951c <_Bfree>
 80081e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081e2:	2200      	movs	r2, #0
 80081e4:	601a      	str	r2, [r3, #0]
 80081e6:	1e3b      	subs	r3, r7, #0
 80081e8:	bfaa      	itet	ge
 80081ea:	2300      	movge	r3, #0
 80081ec:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80081f0:	f8c8 3000 	strge.w	r3, [r8]
 80081f4:	4b9a      	ldr	r3, [pc, #616]	; (8008460 <_dtoa_r+0x2d8>)
 80081f6:	bfbc      	itt	lt
 80081f8:	2201      	movlt	r2, #1
 80081fa:	f8c8 2000 	strlt.w	r2, [r8]
 80081fe:	ea33 030b 	bics.w	r3, r3, fp
 8008202:	d11b      	bne.n	800823c <_dtoa_r+0xb4>
 8008204:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008206:	f242 730f 	movw	r3, #9999	; 0x270f
 800820a:	6013      	str	r3, [r2, #0]
 800820c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008210:	4333      	orrs	r3, r6
 8008212:	f000 8592 	beq.w	8008d3a <_dtoa_r+0xbb2>
 8008216:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008218:	b963      	cbnz	r3, 8008234 <_dtoa_r+0xac>
 800821a:	4b92      	ldr	r3, [pc, #584]	; (8008464 <_dtoa_r+0x2dc>)
 800821c:	e022      	b.n	8008264 <_dtoa_r+0xdc>
 800821e:	4b92      	ldr	r3, [pc, #584]	; (8008468 <_dtoa_r+0x2e0>)
 8008220:	9301      	str	r3, [sp, #4]
 8008222:	3308      	adds	r3, #8
 8008224:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008226:	6013      	str	r3, [r2, #0]
 8008228:	9801      	ldr	r0, [sp, #4]
 800822a:	b013      	add	sp, #76	; 0x4c
 800822c:	ecbd 8b04 	vpop	{d8-d9}
 8008230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008234:	4b8b      	ldr	r3, [pc, #556]	; (8008464 <_dtoa_r+0x2dc>)
 8008236:	9301      	str	r3, [sp, #4]
 8008238:	3303      	adds	r3, #3
 800823a:	e7f3      	b.n	8008224 <_dtoa_r+0x9c>
 800823c:	2200      	movs	r2, #0
 800823e:	2300      	movs	r3, #0
 8008240:	4650      	mov	r0, sl
 8008242:	4659      	mov	r1, fp
 8008244:	f7f8 fd80 	bl	8000d48 <__aeabi_dcmpeq>
 8008248:	ec4b ab19 	vmov	d9, sl, fp
 800824c:	4680      	mov	r8, r0
 800824e:	b158      	cbz	r0, 8008268 <_dtoa_r+0xe0>
 8008250:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008252:	2301      	movs	r3, #1
 8008254:	6013      	str	r3, [r2, #0]
 8008256:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008258:	2b00      	cmp	r3, #0
 800825a:	f000 856b 	beq.w	8008d34 <_dtoa_r+0xbac>
 800825e:	4883      	ldr	r0, [pc, #524]	; (800846c <_dtoa_r+0x2e4>)
 8008260:	6018      	str	r0, [r3, #0]
 8008262:	1e43      	subs	r3, r0, #1
 8008264:	9301      	str	r3, [sp, #4]
 8008266:	e7df      	b.n	8008228 <_dtoa_r+0xa0>
 8008268:	ec4b ab10 	vmov	d0, sl, fp
 800826c:	aa10      	add	r2, sp, #64	; 0x40
 800826e:	a911      	add	r1, sp, #68	; 0x44
 8008270:	4620      	mov	r0, r4
 8008272:	f001 fd01 	bl	8009c78 <__d2b>
 8008276:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800827a:	ee08 0a10 	vmov	s16, r0
 800827e:	2d00      	cmp	r5, #0
 8008280:	f000 8084 	beq.w	800838c <_dtoa_r+0x204>
 8008284:	ee19 3a90 	vmov	r3, s19
 8008288:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800828c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008290:	4656      	mov	r6, sl
 8008292:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008296:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800829a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800829e:	4b74      	ldr	r3, [pc, #464]	; (8008470 <_dtoa_r+0x2e8>)
 80082a0:	2200      	movs	r2, #0
 80082a2:	4630      	mov	r0, r6
 80082a4:	4639      	mov	r1, r7
 80082a6:	f7f8 f92f 	bl	8000508 <__aeabi_dsub>
 80082aa:	a365      	add	r3, pc, #404	; (adr r3, 8008440 <_dtoa_r+0x2b8>)
 80082ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082b0:	f7f8 fae2 	bl	8000878 <__aeabi_dmul>
 80082b4:	a364      	add	r3, pc, #400	; (adr r3, 8008448 <_dtoa_r+0x2c0>)
 80082b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ba:	f7f8 f927 	bl	800050c <__adddf3>
 80082be:	4606      	mov	r6, r0
 80082c0:	4628      	mov	r0, r5
 80082c2:	460f      	mov	r7, r1
 80082c4:	f7f8 fa6e 	bl	80007a4 <__aeabi_i2d>
 80082c8:	a361      	add	r3, pc, #388	; (adr r3, 8008450 <_dtoa_r+0x2c8>)
 80082ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ce:	f7f8 fad3 	bl	8000878 <__aeabi_dmul>
 80082d2:	4602      	mov	r2, r0
 80082d4:	460b      	mov	r3, r1
 80082d6:	4630      	mov	r0, r6
 80082d8:	4639      	mov	r1, r7
 80082da:	f7f8 f917 	bl	800050c <__adddf3>
 80082de:	4606      	mov	r6, r0
 80082e0:	460f      	mov	r7, r1
 80082e2:	f7f8 fd79 	bl	8000dd8 <__aeabi_d2iz>
 80082e6:	2200      	movs	r2, #0
 80082e8:	9000      	str	r0, [sp, #0]
 80082ea:	2300      	movs	r3, #0
 80082ec:	4630      	mov	r0, r6
 80082ee:	4639      	mov	r1, r7
 80082f0:	f7f8 fd34 	bl	8000d5c <__aeabi_dcmplt>
 80082f4:	b150      	cbz	r0, 800830c <_dtoa_r+0x184>
 80082f6:	9800      	ldr	r0, [sp, #0]
 80082f8:	f7f8 fa54 	bl	80007a4 <__aeabi_i2d>
 80082fc:	4632      	mov	r2, r6
 80082fe:	463b      	mov	r3, r7
 8008300:	f7f8 fd22 	bl	8000d48 <__aeabi_dcmpeq>
 8008304:	b910      	cbnz	r0, 800830c <_dtoa_r+0x184>
 8008306:	9b00      	ldr	r3, [sp, #0]
 8008308:	3b01      	subs	r3, #1
 800830a:	9300      	str	r3, [sp, #0]
 800830c:	9b00      	ldr	r3, [sp, #0]
 800830e:	2b16      	cmp	r3, #22
 8008310:	d85a      	bhi.n	80083c8 <_dtoa_r+0x240>
 8008312:	9a00      	ldr	r2, [sp, #0]
 8008314:	4b57      	ldr	r3, [pc, #348]	; (8008474 <_dtoa_r+0x2ec>)
 8008316:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800831a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800831e:	ec51 0b19 	vmov	r0, r1, d9
 8008322:	f7f8 fd1b 	bl	8000d5c <__aeabi_dcmplt>
 8008326:	2800      	cmp	r0, #0
 8008328:	d050      	beq.n	80083cc <_dtoa_r+0x244>
 800832a:	9b00      	ldr	r3, [sp, #0]
 800832c:	3b01      	subs	r3, #1
 800832e:	9300      	str	r3, [sp, #0]
 8008330:	2300      	movs	r3, #0
 8008332:	930b      	str	r3, [sp, #44]	; 0x2c
 8008334:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008336:	1b5d      	subs	r5, r3, r5
 8008338:	1e6b      	subs	r3, r5, #1
 800833a:	9305      	str	r3, [sp, #20]
 800833c:	bf45      	ittet	mi
 800833e:	f1c5 0301 	rsbmi	r3, r5, #1
 8008342:	9304      	strmi	r3, [sp, #16]
 8008344:	2300      	movpl	r3, #0
 8008346:	2300      	movmi	r3, #0
 8008348:	bf4c      	ite	mi
 800834a:	9305      	strmi	r3, [sp, #20]
 800834c:	9304      	strpl	r3, [sp, #16]
 800834e:	9b00      	ldr	r3, [sp, #0]
 8008350:	2b00      	cmp	r3, #0
 8008352:	db3d      	blt.n	80083d0 <_dtoa_r+0x248>
 8008354:	9b05      	ldr	r3, [sp, #20]
 8008356:	9a00      	ldr	r2, [sp, #0]
 8008358:	920a      	str	r2, [sp, #40]	; 0x28
 800835a:	4413      	add	r3, r2
 800835c:	9305      	str	r3, [sp, #20]
 800835e:	2300      	movs	r3, #0
 8008360:	9307      	str	r3, [sp, #28]
 8008362:	9b06      	ldr	r3, [sp, #24]
 8008364:	2b09      	cmp	r3, #9
 8008366:	f200 8089 	bhi.w	800847c <_dtoa_r+0x2f4>
 800836a:	2b05      	cmp	r3, #5
 800836c:	bfc4      	itt	gt
 800836e:	3b04      	subgt	r3, #4
 8008370:	9306      	strgt	r3, [sp, #24]
 8008372:	9b06      	ldr	r3, [sp, #24]
 8008374:	f1a3 0302 	sub.w	r3, r3, #2
 8008378:	bfcc      	ite	gt
 800837a:	2500      	movgt	r5, #0
 800837c:	2501      	movle	r5, #1
 800837e:	2b03      	cmp	r3, #3
 8008380:	f200 8087 	bhi.w	8008492 <_dtoa_r+0x30a>
 8008384:	e8df f003 	tbb	[pc, r3]
 8008388:	59383a2d 	.word	0x59383a2d
 800838c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008390:	441d      	add	r5, r3
 8008392:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008396:	2b20      	cmp	r3, #32
 8008398:	bfc1      	itttt	gt
 800839a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800839e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80083a2:	fa0b f303 	lslgt.w	r3, fp, r3
 80083a6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80083aa:	bfda      	itte	le
 80083ac:	f1c3 0320 	rsble	r3, r3, #32
 80083b0:	fa06 f003 	lslle.w	r0, r6, r3
 80083b4:	4318      	orrgt	r0, r3
 80083b6:	f7f8 f9e5 	bl	8000784 <__aeabi_ui2d>
 80083ba:	2301      	movs	r3, #1
 80083bc:	4606      	mov	r6, r0
 80083be:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80083c2:	3d01      	subs	r5, #1
 80083c4:	930e      	str	r3, [sp, #56]	; 0x38
 80083c6:	e76a      	b.n	800829e <_dtoa_r+0x116>
 80083c8:	2301      	movs	r3, #1
 80083ca:	e7b2      	b.n	8008332 <_dtoa_r+0x1aa>
 80083cc:	900b      	str	r0, [sp, #44]	; 0x2c
 80083ce:	e7b1      	b.n	8008334 <_dtoa_r+0x1ac>
 80083d0:	9b04      	ldr	r3, [sp, #16]
 80083d2:	9a00      	ldr	r2, [sp, #0]
 80083d4:	1a9b      	subs	r3, r3, r2
 80083d6:	9304      	str	r3, [sp, #16]
 80083d8:	4253      	negs	r3, r2
 80083da:	9307      	str	r3, [sp, #28]
 80083dc:	2300      	movs	r3, #0
 80083de:	930a      	str	r3, [sp, #40]	; 0x28
 80083e0:	e7bf      	b.n	8008362 <_dtoa_r+0x1da>
 80083e2:	2300      	movs	r3, #0
 80083e4:	9308      	str	r3, [sp, #32]
 80083e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	dc55      	bgt.n	8008498 <_dtoa_r+0x310>
 80083ec:	2301      	movs	r3, #1
 80083ee:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80083f2:	461a      	mov	r2, r3
 80083f4:	9209      	str	r2, [sp, #36]	; 0x24
 80083f6:	e00c      	b.n	8008412 <_dtoa_r+0x28a>
 80083f8:	2301      	movs	r3, #1
 80083fa:	e7f3      	b.n	80083e4 <_dtoa_r+0x25c>
 80083fc:	2300      	movs	r3, #0
 80083fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008400:	9308      	str	r3, [sp, #32]
 8008402:	9b00      	ldr	r3, [sp, #0]
 8008404:	4413      	add	r3, r2
 8008406:	9302      	str	r3, [sp, #8]
 8008408:	3301      	adds	r3, #1
 800840a:	2b01      	cmp	r3, #1
 800840c:	9303      	str	r3, [sp, #12]
 800840e:	bfb8      	it	lt
 8008410:	2301      	movlt	r3, #1
 8008412:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008414:	2200      	movs	r2, #0
 8008416:	6042      	str	r2, [r0, #4]
 8008418:	2204      	movs	r2, #4
 800841a:	f102 0614 	add.w	r6, r2, #20
 800841e:	429e      	cmp	r6, r3
 8008420:	6841      	ldr	r1, [r0, #4]
 8008422:	d93d      	bls.n	80084a0 <_dtoa_r+0x318>
 8008424:	4620      	mov	r0, r4
 8008426:	f001 f839 	bl	800949c <_Balloc>
 800842a:	9001      	str	r0, [sp, #4]
 800842c:	2800      	cmp	r0, #0
 800842e:	d13b      	bne.n	80084a8 <_dtoa_r+0x320>
 8008430:	4b11      	ldr	r3, [pc, #68]	; (8008478 <_dtoa_r+0x2f0>)
 8008432:	4602      	mov	r2, r0
 8008434:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008438:	e6c0      	b.n	80081bc <_dtoa_r+0x34>
 800843a:	2301      	movs	r3, #1
 800843c:	e7df      	b.n	80083fe <_dtoa_r+0x276>
 800843e:	bf00      	nop
 8008440:	636f4361 	.word	0x636f4361
 8008444:	3fd287a7 	.word	0x3fd287a7
 8008448:	8b60c8b3 	.word	0x8b60c8b3
 800844c:	3fc68a28 	.word	0x3fc68a28
 8008450:	509f79fb 	.word	0x509f79fb
 8008454:	3fd34413 	.word	0x3fd34413
 8008458:	0800b126 	.word	0x0800b126
 800845c:	0800b13d 	.word	0x0800b13d
 8008460:	7ff00000 	.word	0x7ff00000
 8008464:	0800b122 	.word	0x0800b122
 8008468:	0800b119 	.word	0x0800b119
 800846c:	0800af9d 	.word	0x0800af9d
 8008470:	3ff80000 	.word	0x3ff80000
 8008474:	0800b2a8 	.word	0x0800b2a8
 8008478:	0800b198 	.word	0x0800b198
 800847c:	2501      	movs	r5, #1
 800847e:	2300      	movs	r3, #0
 8008480:	9306      	str	r3, [sp, #24]
 8008482:	9508      	str	r5, [sp, #32]
 8008484:	f04f 33ff 	mov.w	r3, #4294967295
 8008488:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800848c:	2200      	movs	r2, #0
 800848e:	2312      	movs	r3, #18
 8008490:	e7b0      	b.n	80083f4 <_dtoa_r+0x26c>
 8008492:	2301      	movs	r3, #1
 8008494:	9308      	str	r3, [sp, #32]
 8008496:	e7f5      	b.n	8008484 <_dtoa_r+0x2fc>
 8008498:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800849a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800849e:	e7b8      	b.n	8008412 <_dtoa_r+0x28a>
 80084a0:	3101      	adds	r1, #1
 80084a2:	6041      	str	r1, [r0, #4]
 80084a4:	0052      	lsls	r2, r2, #1
 80084a6:	e7b8      	b.n	800841a <_dtoa_r+0x292>
 80084a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80084aa:	9a01      	ldr	r2, [sp, #4]
 80084ac:	601a      	str	r2, [r3, #0]
 80084ae:	9b03      	ldr	r3, [sp, #12]
 80084b0:	2b0e      	cmp	r3, #14
 80084b2:	f200 809d 	bhi.w	80085f0 <_dtoa_r+0x468>
 80084b6:	2d00      	cmp	r5, #0
 80084b8:	f000 809a 	beq.w	80085f0 <_dtoa_r+0x468>
 80084bc:	9b00      	ldr	r3, [sp, #0]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	dd32      	ble.n	8008528 <_dtoa_r+0x3a0>
 80084c2:	4ab7      	ldr	r2, [pc, #732]	; (80087a0 <_dtoa_r+0x618>)
 80084c4:	f003 030f 	and.w	r3, r3, #15
 80084c8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80084cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80084d0:	9b00      	ldr	r3, [sp, #0]
 80084d2:	05d8      	lsls	r0, r3, #23
 80084d4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80084d8:	d516      	bpl.n	8008508 <_dtoa_r+0x380>
 80084da:	4bb2      	ldr	r3, [pc, #712]	; (80087a4 <_dtoa_r+0x61c>)
 80084dc:	ec51 0b19 	vmov	r0, r1, d9
 80084e0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80084e4:	f7f8 faf2 	bl	8000acc <__aeabi_ddiv>
 80084e8:	f007 070f 	and.w	r7, r7, #15
 80084ec:	4682      	mov	sl, r0
 80084ee:	468b      	mov	fp, r1
 80084f0:	2503      	movs	r5, #3
 80084f2:	4eac      	ldr	r6, [pc, #688]	; (80087a4 <_dtoa_r+0x61c>)
 80084f4:	b957      	cbnz	r7, 800850c <_dtoa_r+0x384>
 80084f6:	4642      	mov	r2, r8
 80084f8:	464b      	mov	r3, r9
 80084fa:	4650      	mov	r0, sl
 80084fc:	4659      	mov	r1, fp
 80084fe:	f7f8 fae5 	bl	8000acc <__aeabi_ddiv>
 8008502:	4682      	mov	sl, r0
 8008504:	468b      	mov	fp, r1
 8008506:	e028      	b.n	800855a <_dtoa_r+0x3d2>
 8008508:	2502      	movs	r5, #2
 800850a:	e7f2      	b.n	80084f2 <_dtoa_r+0x36a>
 800850c:	07f9      	lsls	r1, r7, #31
 800850e:	d508      	bpl.n	8008522 <_dtoa_r+0x39a>
 8008510:	4640      	mov	r0, r8
 8008512:	4649      	mov	r1, r9
 8008514:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008518:	f7f8 f9ae 	bl	8000878 <__aeabi_dmul>
 800851c:	3501      	adds	r5, #1
 800851e:	4680      	mov	r8, r0
 8008520:	4689      	mov	r9, r1
 8008522:	107f      	asrs	r7, r7, #1
 8008524:	3608      	adds	r6, #8
 8008526:	e7e5      	b.n	80084f4 <_dtoa_r+0x36c>
 8008528:	f000 809b 	beq.w	8008662 <_dtoa_r+0x4da>
 800852c:	9b00      	ldr	r3, [sp, #0]
 800852e:	4f9d      	ldr	r7, [pc, #628]	; (80087a4 <_dtoa_r+0x61c>)
 8008530:	425e      	negs	r6, r3
 8008532:	4b9b      	ldr	r3, [pc, #620]	; (80087a0 <_dtoa_r+0x618>)
 8008534:	f006 020f 	and.w	r2, r6, #15
 8008538:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800853c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008540:	ec51 0b19 	vmov	r0, r1, d9
 8008544:	f7f8 f998 	bl	8000878 <__aeabi_dmul>
 8008548:	1136      	asrs	r6, r6, #4
 800854a:	4682      	mov	sl, r0
 800854c:	468b      	mov	fp, r1
 800854e:	2300      	movs	r3, #0
 8008550:	2502      	movs	r5, #2
 8008552:	2e00      	cmp	r6, #0
 8008554:	d17a      	bne.n	800864c <_dtoa_r+0x4c4>
 8008556:	2b00      	cmp	r3, #0
 8008558:	d1d3      	bne.n	8008502 <_dtoa_r+0x37a>
 800855a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800855c:	2b00      	cmp	r3, #0
 800855e:	f000 8082 	beq.w	8008666 <_dtoa_r+0x4de>
 8008562:	4b91      	ldr	r3, [pc, #580]	; (80087a8 <_dtoa_r+0x620>)
 8008564:	2200      	movs	r2, #0
 8008566:	4650      	mov	r0, sl
 8008568:	4659      	mov	r1, fp
 800856a:	f7f8 fbf7 	bl	8000d5c <__aeabi_dcmplt>
 800856e:	2800      	cmp	r0, #0
 8008570:	d079      	beq.n	8008666 <_dtoa_r+0x4de>
 8008572:	9b03      	ldr	r3, [sp, #12]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d076      	beq.n	8008666 <_dtoa_r+0x4de>
 8008578:	9b02      	ldr	r3, [sp, #8]
 800857a:	2b00      	cmp	r3, #0
 800857c:	dd36      	ble.n	80085ec <_dtoa_r+0x464>
 800857e:	9b00      	ldr	r3, [sp, #0]
 8008580:	4650      	mov	r0, sl
 8008582:	4659      	mov	r1, fp
 8008584:	1e5f      	subs	r7, r3, #1
 8008586:	2200      	movs	r2, #0
 8008588:	4b88      	ldr	r3, [pc, #544]	; (80087ac <_dtoa_r+0x624>)
 800858a:	f7f8 f975 	bl	8000878 <__aeabi_dmul>
 800858e:	9e02      	ldr	r6, [sp, #8]
 8008590:	4682      	mov	sl, r0
 8008592:	468b      	mov	fp, r1
 8008594:	3501      	adds	r5, #1
 8008596:	4628      	mov	r0, r5
 8008598:	f7f8 f904 	bl	80007a4 <__aeabi_i2d>
 800859c:	4652      	mov	r2, sl
 800859e:	465b      	mov	r3, fp
 80085a0:	f7f8 f96a 	bl	8000878 <__aeabi_dmul>
 80085a4:	4b82      	ldr	r3, [pc, #520]	; (80087b0 <_dtoa_r+0x628>)
 80085a6:	2200      	movs	r2, #0
 80085a8:	f7f7 ffb0 	bl	800050c <__adddf3>
 80085ac:	46d0      	mov	r8, sl
 80085ae:	46d9      	mov	r9, fp
 80085b0:	4682      	mov	sl, r0
 80085b2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80085b6:	2e00      	cmp	r6, #0
 80085b8:	d158      	bne.n	800866c <_dtoa_r+0x4e4>
 80085ba:	4b7e      	ldr	r3, [pc, #504]	; (80087b4 <_dtoa_r+0x62c>)
 80085bc:	2200      	movs	r2, #0
 80085be:	4640      	mov	r0, r8
 80085c0:	4649      	mov	r1, r9
 80085c2:	f7f7 ffa1 	bl	8000508 <__aeabi_dsub>
 80085c6:	4652      	mov	r2, sl
 80085c8:	465b      	mov	r3, fp
 80085ca:	4680      	mov	r8, r0
 80085cc:	4689      	mov	r9, r1
 80085ce:	f7f8 fbe3 	bl	8000d98 <__aeabi_dcmpgt>
 80085d2:	2800      	cmp	r0, #0
 80085d4:	f040 8295 	bne.w	8008b02 <_dtoa_r+0x97a>
 80085d8:	4652      	mov	r2, sl
 80085da:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80085de:	4640      	mov	r0, r8
 80085e0:	4649      	mov	r1, r9
 80085e2:	f7f8 fbbb 	bl	8000d5c <__aeabi_dcmplt>
 80085e6:	2800      	cmp	r0, #0
 80085e8:	f040 8289 	bne.w	8008afe <_dtoa_r+0x976>
 80085ec:	ec5b ab19 	vmov	sl, fp, d9
 80085f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	f2c0 8148 	blt.w	8008888 <_dtoa_r+0x700>
 80085f8:	9a00      	ldr	r2, [sp, #0]
 80085fa:	2a0e      	cmp	r2, #14
 80085fc:	f300 8144 	bgt.w	8008888 <_dtoa_r+0x700>
 8008600:	4b67      	ldr	r3, [pc, #412]	; (80087a0 <_dtoa_r+0x618>)
 8008602:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008606:	e9d3 8900 	ldrd	r8, r9, [r3]
 800860a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800860c:	2b00      	cmp	r3, #0
 800860e:	f280 80d5 	bge.w	80087bc <_dtoa_r+0x634>
 8008612:	9b03      	ldr	r3, [sp, #12]
 8008614:	2b00      	cmp	r3, #0
 8008616:	f300 80d1 	bgt.w	80087bc <_dtoa_r+0x634>
 800861a:	f040 826f 	bne.w	8008afc <_dtoa_r+0x974>
 800861e:	4b65      	ldr	r3, [pc, #404]	; (80087b4 <_dtoa_r+0x62c>)
 8008620:	2200      	movs	r2, #0
 8008622:	4640      	mov	r0, r8
 8008624:	4649      	mov	r1, r9
 8008626:	f7f8 f927 	bl	8000878 <__aeabi_dmul>
 800862a:	4652      	mov	r2, sl
 800862c:	465b      	mov	r3, fp
 800862e:	f7f8 fba9 	bl	8000d84 <__aeabi_dcmpge>
 8008632:	9e03      	ldr	r6, [sp, #12]
 8008634:	4637      	mov	r7, r6
 8008636:	2800      	cmp	r0, #0
 8008638:	f040 8245 	bne.w	8008ac6 <_dtoa_r+0x93e>
 800863c:	9d01      	ldr	r5, [sp, #4]
 800863e:	2331      	movs	r3, #49	; 0x31
 8008640:	f805 3b01 	strb.w	r3, [r5], #1
 8008644:	9b00      	ldr	r3, [sp, #0]
 8008646:	3301      	adds	r3, #1
 8008648:	9300      	str	r3, [sp, #0]
 800864a:	e240      	b.n	8008ace <_dtoa_r+0x946>
 800864c:	07f2      	lsls	r2, r6, #31
 800864e:	d505      	bpl.n	800865c <_dtoa_r+0x4d4>
 8008650:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008654:	f7f8 f910 	bl	8000878 <__aeabi_dmul>
 8008658:	3501      	adds	r5, #1
 800865a:	2301      	movs	r3, #1
 800865c:	1076      	asrs	r6, r6, #1
 800865e:	3708      	adds	r7, #8
 8008660:	e777      	b.n	8008552 <_dtoa_r+0x3ca>
 8008662:	2502      	movs	r5, #2
 8008664:	e779      	b.n	800855a <_dtoa_r+0x3d2>
 8008666:	9f00      	ldr	r7, [sp, #0]
 8008668:	9e03      	ldr	r6, [sp, #12]
 800866a:	e794      	b.n	8008596 <_dtoa_r+0x40e>
 800866c:	9901      	ldr	r1, [sp, #4]
 800866e:	4b4c      	ldr	r3, [pc, #304]	; (80087a0 <_dtoa_r+0x618>)
 8008670:	4431      	add	r1, r6
 8008672:	910d      	str	r1, [sp, #52]	; 0x34
 8008674:	9908      	ldr	r1, [sp, #32]
 8008676:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800867a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800867e:	2900      	cmp	r1, #0
 8008680:	d043      	beq.n	800870a <_dtoa_r+0x582>
 8008682:	494d      	ldr	r1, [pc, #308]	; (80087b8 <_dtoa_r+0x630>)
 8008684:	2000      	movs	r0, #0
 8008686:	f7f8 fa21 	bl	8000acc <__aeabi_ddiv>
 800868a:	4652      	mov	r2, sl
 800868c:	465b      	mov	r3, fp
 800868e:	f7f7 ff3b 	bl	8000508 <__aeabi_dsub>
 8008692:	9d01      	ldr	r5, [sp, #4]
 8008694:	4682      	mov	sl, r0
 8008696:	468b      	mov	fp, r1
 8008698:	4649      	mov	r1, r9
 800869a:	4640      	mov	r0, r8
 800869c:	f7f8 fb9c 	bl	8000dd8 <__aeabi_d2iz>
 80086a0:	4606      	mov	r6, r0
 80086a2:	f7f8 f87f 	bl	80007a4 <__aeabi_i2d>
 80086a6:	4602      	mov	r2, r0
 80086a8:	460b      	mov	r3, r1
 80086aa:	4640      	mov	r0, r8
 80086ac:	4649      	mov	r1, r9
 80086ae:	f7f7 ff2b 	bl	8000508 <__aeabi_dsub>
 80086b2:	3630      	adds	r6, #48	; 0x30
 80086b4:	f805 6b01 	strb.w	r6, [r5], #1
 80086b8:	4652      	mov	r2, sl
 80086ba:	465b      	mov	r3, fp
 80086bc:	4680      	mov	r8, r0
 80086be:	4689      	mov	r9, r1
 80086c0:	f7f8 fb4c 	bl	8000d5c <__aeabi_dcmplt>
 80086c4:	2800      	cmp	r0, #0
 80086c6:	d163      	bne.n	8008790 <_dtoa_r+0x608>
 80086c8:	4642      	mov	r2, r8
 80086ca:	464b      	mov	r3, r9
 80086cc:	4936      	ldr	r1, [pc, #216]	; (80087a8 <_dtoa_r+0x620>)
 80086ce:	2000      	movs	r0, #0
 80086d0:	f7f7 ff1a 	bl	8000508 <__aeabi_dsub>
 80086d4:	4652      	mov	r2, sl
 80086d6:	465b      	mov	r3, fp
 80086d8:	f7f8 fb40 	bl	8000d5c <__aeabi_dcmplt>
 80086dc:	2800      	cmp	r0, #0
 80086de:	f040 80b5 	bne.w	800884c <_dtoa_r+0x6c4>
 80086e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80086e4:	429d      	cmp	r5, r3
 80086e6:	d081      	beq.n	80085ec <_dtoa_r+0x464>
 80086e8:	4b30      	ldr	r3, [pc, #192]	; (80087ac <_dtoa_r+0x624>)
 80086ea:	2200      	movs	r2, #0
 80086ec:	4650      	mov	r0, sl
 80086ee:	4659      	mov	r1, fp
 80086f0:	f7f8 f8c2 	bl	8000878 <__aeabi_dmul>
 80086f4:	4b2d      	ldr	r3, [pc, #180]	; (80087ac <_dtoa_r+0x624>)
 80086f6:	4682      	mov	sl, r0
 80086f8:	468b      	mov	fp, r1
 80086fa:	4640      	mov	r0, r8
 80086fc:	4649      	mov	r1, r9
 80086fe:	2200      	movs	r2, #0
 8008700:	f7f8 f8ba 	bl	8000878 <__aeabi_dmul>
 8008704:	4680      	mov	r8, r0
 8008706:	4689      	mov	r9, r1
 8008708:	e7c6      	b.n	8008698 <_dtoa_r+0x510>
 800870a:	4650      	mov	r0, sl
 800870c:	4659      	mov	r1, fp
 800870e:	f7f8 f8b3 	bl	8000878 <__aeabi_dmul>
 8008712:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008714:	9d01      	ldr	r5, [sp, #4]
 8008716:	930f      	str	r3, [sp, #60]	; 0x3c
 8008718:	4682      	mov	sl, r0
 800871a:	468b      	mov	fp, r1
 800871c:	4649      	mov	r1, r9
 800871e:	4640      	mov	r0, r8
 8008720:	f7f8 fb5a 	bl	8000dd8 <__aeabi_d2iz>
 8008724:	4606      	mov	r6, r0
 8008726:	f7f8 f83d 	bl	80007a4 <__aeabi_i2d>
 800872a:	3630      	adds	r6, #48	; 0x30
 800872c:	4602      	mov	r2, r0
 800872e:	460b      	mov	r3, r1
 8008730:	4640      	mov	r0, r8
 8008732:	4649      	mov	r1, r9
 8008734:	f7f7 fee8 	bl	8000508 <__aeabi_dsub>
 8008738:	f805 6b01 	strb.w	r6, [r5], #1
 800873c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800873e:	429d      	cmp	r5, r3
 8008740:	4680      	mov	r8, r0
 8008742:	4689      	mov	r9, r1
 8008744:	f04f 0200 	mov.w	r2, #0
 8008748:	d124      	bne.n	8008794 <_dtoa_r+0x60c>
 800874a:	4b1b      	ldr	r3, [pc, #108]	; (80087b8 <_dtoa_r+0x630>)
 800874c:	4650      	mov	r0, sl
 800874e:	4659      	mov	r1, fp
 8008750:	f7f7 fedc 	bl	800050c <__adddf3>
 8008754:	4602      	mov	r2, r0
 8008756:	460b      	mov	r3, r1
 8008758:	4640      	mov	r0, r8
 800875a:	4649      	mov	r1, r9
 800875c:	f7f8 fb1c 	bl	8000d98 <__aeabi_dcmpgt>
 8008760:	2800      	cmp	r0, #0
 8008762:	d173      	bne.n	800884c <_dtoa_r+0x6c4>
 8008764:	4652      	mov	r2, sl
 8008766:	465b      	mov	r3, fp
 8008768:	4913      	ldr	r1, [pc, #76]	; (80087b8 <_dtoa_r+0x630>)
 800876a:	2000      	movs	r0, #0
 800876c:	f7f7 fecc 	bl	8000508 <__aeabi_dsub>
 8008770:	4602      	mov	r2, r0
 8008772:	460b      	mov	r3, r1
 8008774:	4640      	mov	r0, r8
 8008776:	4649      	mov	r1, r9
 8008778:	f7f8 faf0 	bl	8000d5c <__aeabi_dcmplt>
 800877c:	2800      	cmp	r0, #0
 800877e:	f43f af35 	beq.w	80085ec <_dtoa_r+0x464>
 8008782:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008784:	1e6b      	subs	r3, r5, #1
 8008786:	930f      	str	r3, [sp, #60]	; 0x3c
 8008788:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800878c:	2b30      	cmp	r3, #48	; 0x30
 800878e:	d0f8      	beq.n	8008782 <_dtoa_r+0x5fa>
 8008790:	9700      	str	r7, [sp, #0]
 8008792:	e049      	b.n	8008828 <_dtoa_r+0x6a0>
 8008794:	4b05      	ldr	r3, [pc, #20]	; (80087ac <_dtoa_r+0x624>)
 8008796:	f7f8 f86f 	bl	8000878 <__aeabi_dmul>
 800879a:	4680      	mov	r8, r0
 800879c:	4689      	mov	r9, r1
 800879e:	e7bd      	b.n	800871c <_dtoa_r+0x594>
 80087a0:	0800b2a8 	.word	0x0800b2a8
 80087a4:	0800b280 	.word	0x0800b280
 80087a8:	3ff00000 	.word	0x3ff00000
 80087ac:	40240000 	.word	0x40240000
 80087b0:	401c0000 	.word	0x401c0000
 80087b4:	40140000 	.word	0x40140000
 80087b8:	3fe00000 	.word	0x3fe00000
 80087bc:	9d01      	ldr	r5, [sp, #4]
 80087be:	4656      	mov	r6, sl
 80087c0:	465f      	mov	r7, fp
 80087c2:	4642      	mov	r2, r8
 80087c4:	464b      	mov	r3, r9
 80087c6:	4630      	mov	r0, r6
 80087c8:	4639      	mov	r1, r7
 80087ca:	f7f8 f97f 	bl	8000acc <__aeabi_ddiv>
 80087ce:	f7f8 fb03 	bl	8000dd8 <__aeabi_d2iz>
 80087d2:	4682      	mov	sl, r0
 80087d4:	f7f7 ffe6 	bl	80007a4 <__aeabi_i2d>
 80087d8:	4642      	mov	r2, r8
 80087da:	464b      	mov	r3, r9
 80087dc:	f7f8 f84c 	bl	8000878 <__aeabi_dmul>
 80087e0:	4602      	mov	r2, r0
 80087e2:	460b      	mov	r3, r1
 80087e4:	4630      	mov	r0, r6
 80087e6:	4639      	mov	r1, r7
 80087e8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80087ec:	f7f7 fe8c 	bl	8000508 <__aeabi_dsub>
 80087f0:	f805 6b01 	strb.w	r6, [r5], #1
 80087f4:	9e01      	ldr	r6, [sp, #4]
 80087f6:	9f03      	ldr	r7, [sp, #12]
 80087f8:	1bae      	subs	r6, r5, r6
 80087fa:	42b7      	cmp	r7, r6
 80087fc:	4602      	mov	r2, r0
 80087fe:	460b      	mov	r3, r1
 8008800:	d135      	bne.n	800886e <_dtoa_r+0x6e6>
 8008802:	f7f7 fe83 	bl	800050c <__adddf3>
 8008806:	4642      	mov	r2, r8
 8008808:	464b      	mov	r3, r9
 800880a:	4606      	mov	r6, r0
 800880c:	460f      	mov	r7, r1
 800880e:	f7f8 fac3 	bl	8000d98 <__aeabi_dcmpgt>
 8008812:	b9d0      	cbnz	r0, 800884a <_dtoa_r+0x6c2>
 8008814:	4642      	mov	r2, r8
 8008816:	464b      	mov	r3, r9
 8008818:	4630      	mov	r0, r6
 800881a:	4639      	mov	r1, r7
 800881c:	f7f8 fa94 	bl	8000d48 <__aeabi_dcmpeq>
 8008820:	b110      	cbz	r0, 8008828 <_dtoa_r+0x6a0>
 8008822:	f01a 0f01 	tst.w	sl, #1
 8008826:	d110      	bne.n	800884a <_dtoa_r+0x6c2>
 8008828:	4620      	mov	r0, r4
 800882a:	ee18 1a10 	vmov	r1, s16
 800882e:	f000 fe75 	bl	800951c <_Bfree>
 8008832:	2300      	movs	r3, #0
 8008834:	9800      	ldr	r0, [sp, #0]
 8008836:	702b      	strb	r3, [r5, #0]
 8008838:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800883a:	3001      	adds	r0, #1
 800883c:	6018      	str	r0, [r3, #0]
 800883e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008840:	2b00      	cmp	r3, #0
 8008842:	f43f acf1 	beq.w	8008228 <_dtoa_r+0xa0>
 8008846:	601d      	str	r5, [r3, #0]
 8008848:	e4ee      	b.n	8008228 <_dtoa_r+0xa0>
 800884a:	9f00      	ldr	r7, [sp, #0]
 800884c:	462b      	mov	r3, r5
 800884e:	461d      	mov	r5, r3
 8008850:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008854:	2a39      	cmp	r2, #57	; 0x39
 8008856:	d106      	bne.n	8008866 <_dtoa_r+0x6de>
 8008858:	9a01      	ldr	r2, [sp, #4]
 800885a:	429a      	cmp	r2, r3
 800885c:	d1f7      	bne.n	800884e <_dtoa_r+0x6c6>
 800885e:	9901      	ldr	r1, [sp, #4]
 8008860:	2230      	movs	r2, #48	; 0x30
 8008862:	3701      	adds	r7, #1
 8008864:	700a      	strb	r2, [r1, #0]
 8008866:	781a      	ldrb	r2, [r3, #0]
 8008868:	3201      	adds	r2, #1
 800886a:	701a      	strb	r2, [r3, #0]
 800886c:	e790      	b.n	8008790 <_dtoa_r+0x608>
 800886e:	4ba6      	ldr	r3, [pc, #664]	; (8008b08 <_dtoa_r+0x980>)
 8008870:	2200      	movs	r2, #0
 8008872:	f7f8 f801 	bl	8000878 <__aeabi_dmul>
 8008876:	2200      	movs	r2, #0
 8008878:	2300      	movs	r3, #0
 800887a:	4606      	mov	r6, r0
 800887c:	460f      	mov	r7, r1
 800887e:	f7f8 fa63 	bl	8000d48 <__aeabi_dcmpeq>
 8008882:	2800      	cmp	r0, #0
 8008884:	d09d      	beq.n	80087c2 <_dtoa_r+0x63a>
 8008886:	e7cf      	b.n	8008828 <_dtoa_r+0x6a0>
 8008888:	9a08      	ldr	r2, [sp, #32]
 800888a:	2a00      	cmp	r2, #0
 800888c:	f000 80d7 	beq.w	8008a3e <_dtoa_r+0x8b6>
 8008890:	9a06      	ldr	r2, [sp, #24]
 8008892:	2a01      	cmp	r2, #1
 8008894:	f300 80ba 	bgt.w	8008a0c <_dtoa_r+0x884>
 8008898:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800889a:	2a00      	cmp	r2, #0
 800889c:	f000 80b2 	beq.w	8008a04 <_dtoa_r+0x87c>
 80088a0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80088a4:	9e07      	ldr	r6, [sp, #28]
 80088a6:	9d04      	ldr	r5, [sp, #16]
 80088a8:	9a04      	ldr	r2, [sp, #16]
 80088aa:	441a      	add	r2, r3
 80088ac:	9204      	str	r2, [sp, #16]
 80088ae:	9a05      	ldr	r2, [sp, #20]
 80088b0:	2101      	movs	r1, #1
 80088b2:	441a      	add	r2, r3
 80088b4:	4620      	mov	r0, r4
 80088b6:	9205      	str	r2, [sp, #20]
 80088b8:	f000 ff32 	bl	8009720 <__i2b>
 80088bc:	4607      	mov	r7, r0
 80088be:	2d00      	cmp	r5, #0
 80088c0:	dd0c      	ble.n	80088dc <_dtoa_r+0x754>
 80088c2:	9b05      	ldr	r3, [sp, #20]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	dd09      	ble.n	80088dc <_dtoa_r+0x754>
 80088c8:	42ab      	cmp	r3, r5
 80088ca:	9a04      	ldr	r2, [sp, #16]
 80088cc:	bfa8      	it	ge
 80088ce:	462b      	movge	r3, r5
 80088d0:	1ad2      	subs	r2, r2, r3
 80088d2:	9204      	str	r2, [sp, #16]
 80088d4:	9a05      	ldr	r2, [sp, #20]
 80088d6:	1aed      	subs	r5, r5, r3
 80088d8:	1ad3      	subs	r3, r2, r3
 80088da:	9305      	str	r3, [sp, #20]
 80088dc:	9b07      	ldr	r3, [sp, #28]
 80088de:	b31b      	cbz	r3, 8008928 <_dtoa_r+0x7a0>
 80088e0:	9b08      	ldr	r3, [sp, #32]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	f000 80af 	beq.w	8008a46 <_dtoa_r+0x8be>
 80088e8:	2e00      	cmp	r6, #0
 80088ea:	dd13      	ble.n	8008914 <_dtoa_r+0x78c>
 80088ec:	4639      	mov	r1, r7
 80088ee:	4632      	mov	r2, r6
 80088f0:	4620      	mov	r0, r4
 80088f2:	f000 ffd5 	bl	80098a0 <__pow5mult>
 80088f6:	ee18 2a10 	vmov	r2, s16
 80088fa:	4601      	mov	r1, r0
 80088fc:	4607      	mov	r7, r0
 80088fe:	4620      	mov	r0, r4
 8008900:	f000 ff24 	bl	800974c <__multiply>
 8008904:	ee18 1a10 	vmov	r1, s16
 8008908:	4680      	mov	r8, r0
 800890a:	4620      	mov	r0, r4
 800890c:	f000 fe06 	bl	800951c <_Bfree>
 8008910:	ee08 8a10 	vmov	s16, r8
 8008914:	9b07      	ldr	r3, [sp, #28]
 8008916:	1b9a      	subs	r2, r3, r6
 8008918:	d006      	beq.n	8008928 <_dtoa_r+0x7a0>
 800891a:	ee18 1a10 	vmov	r1, s16
 800891e:	4620      	mov	r0, r4
 8008920:	f000 ffbe 	bl	80098a0 <__pow5mult>
 8008924:	ee08 0a10 	vmov	s16, r0
 8008928:	2101      	movs	r1, #1
 800892a:	4620      	mov	r0, r4
 800892c:	f000 fef8 	bl	8009720 <__i2b>
 8008930:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008932:	2b00      	cmp	r3, #0
 8008934:	4606      	mov	r6, r0
 8008936:	f340 8088 	ble.w	8008a4a <_dtoa_r+0x8c2>
 800893a:	461a      	mov	r2, r3
 800893c:	4601      	mov	r1, r0
 800893e:	4620      	mov	r0, r4
 8008940:	f000 ffae 	bl	80098a0 <__pow5mult>
 8008944:	9b06      	ldr	r3, [sp, #24]
 8008946:	2b01      	cmp	r3, #1
 8008948:	4606      	mov	r6, r0
 800894a:	f340 8081 	ble.w	8008a50 <_dtoa_r+0x8c8>
 800894e:	f04f 0800 	mov.w	r8, #0
 8008952:	6933      	ldr	r3, [r6, #16]
 8008954:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008958:	6918      	ldr	r0, [r3, #16]
 800895a:	f000 fe91 	bl	8009680 <__hi0bits>
 800895e:	f1c0 0020 	rsb	r0, r0, #32
 8008962:	9b05      	ldr	r3, [sp, #20]
 8008964:	4418      	add	r0, r3
 8008966:	f010 001f 	ands.w	r0, r0, #31
 800896a:	f000 8092 	beq.w	8008a92 <_dtoa_r+0x90a>
 800896e:	f1c0 0320 	rsb	r3, r0, #32
 8008972:	2b04      	cmp	r3, #4
 8008974:	f340 808a 	ble.w	8008a8c <_dtoa_r+0x904>
 8008978:	f1c0 001c 	rsb	r0, r0, #28
 800897c:	9b04      	ldr	r3, [sp, #16]
 800897e:	4403      	add	r3, r0
 8008980:	9304      	str	r3, [sp, #16]
 8008982:	9b05      	ldr	r3, [sp, #20]
 8008984:	4403      	add	r3, r0
 8008986:	4405      	add	r5, r0
 8008988:	9305      	str	r3, [sp, #20]
 800898a:	9b04      	ldr	r3, [sp, #16]
 800898c:	2b00      	cmp	r3, #0
 800898e:	dd07      	ble.n	80089a0 <_dtoa_r+0x818>
 8008990:	ee18 1a10 	vmov	r1, s16
 8008994:	461a      	mov	r2, r3
 8008996:	4620      	mov	r0, r4
 8008998:	f000 ffdc 	bl	8009954 <__lshift>
 800899c:	ee08 0a10 	vmov	s16, r0
 80089a0:	9b05      	ldr	r3, [sp, #20]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	dd05      	ble.n	80089b2 <_dtoa_r+0x82a>
 80089a6:	4631      	mov	r1, r6
 80089a8:	461a      	mov	r2, r3
 80089aa:	4620      	mov	r0, r4
 80089ac:	f000 ffd2 	bl	8009954 <__lshift>
 80089b0:	4606      	mov	r6, r0
 80089b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d06e      	beq.n	8008a96 <_dtoa_r+0x90e>
 80089b8:	ee18 0a10 	vmov	r0, s16
 80089bc:	4631      	mov	r1, r6
 80089be:	f001 f839 	bl	8009a34 <__mcmp>
 80089c2:	2800      	cmp	r0, #0
 80089c4:	da67      	bge.n	8008a96 <_dtoa_r+0x90e>
 80089c6:	9b00      	ldr	r3, [sp, #0]
 80089c8:	3b01      	subs	r3, #1
 80089ca:	ee18 1a10 	vmov	r1, s16
 80089ce:	9300      	str	r3, [sp, #0]
 80089d0:	220a      	movs	r2, #10
 80089d2:	2300      	movs	r3, #0
 80089d4:	4620      	mov	r0, r4
 80089d6:	f000 fdc3 	bl	8009560 <__multadd>
 80089da:	9b08      	ldr	r3, [sp, #32]
 80089dc:	ee08 0a10 	vmov	s16, r0
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	f000 81b1 	beq.w	8008d48 <_dtoa_r+0xbc0>
 80089e6:	2300      	movs	r3, #0
 80089e8:	4639      	mov	r1, r7
 80089ea:	220a      	movs	r2, #10
 80089ec:	4620      	mov	r0, r4
 80089ee:	f000 fdb7 	bl	8009560 <__multadd>
 80089f2:	9b02      	ldr	r3, [sp, #8]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	4607      	mov	r7, r0
 80089f8:	f300 808e 	bgt.w	8008b18 <_dtoa_r+0x990>
 80089fc:	9b06      	ldr	r3, [sp, #24]
 80089fe:	2b02      	cmp	r3, #2
 8008a00:	dc51      	bgt.n	8008aa6 <_dtoa_r+0x91e>
 8008a02:	e089      	b.n	8008b18 <_dtoa_r+0x990>
 8008a04:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008a06:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008a0a:	e74b      	b.n	80088a4 <_dtoa_r+0x71c>
 8008a0c:	9b03      	ldr	r3, [sp, #12]
 8008a0e:	1e5e      	subs	r6, r3, #1
 8008a10:	9b07      	ldr	r3, [sp, #28]
 8008a12:	42b3      	cmp	r3, r6
 8008a14:	bfbf      	itttt	lt
 8008a16:	9b07      	ldrlt	r3, [sp, #28]
 8008a18:	9607      	strlt	r6, [sp, #28]
 8008a1a:	1af2      	sublt	r2, r6, r3
 8008a1c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008a1e:	bfb6      	itet	lt
 8008a20:	189b      	addlt	r3, r3, r2
 8008a22:	1b9e      	subge	r6, r3, r6
 8008a24:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008a26:	9b03      	ldr	r3, [sp, #12]
 8008a28:	bfb8      	it	lt
 8008a2a:	2600      	movlt	r6, #0
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	bfb7      	itett	lt
 8008a30:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008a34:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008a38:	1a9d      	sublt	r5, r3, r2
 8008a3a:	2300      	movlt	r3, #0
 8008a3c:	e734      	b.n	80088a8 <_dtoa_r+0x720>
 8008a3e:	9e07      	ldr	r6, [sp, #28]
 8008a40:	9d04      	ldr	r5, [sp, #16]
 8008a42:	9f08      	ldr	r7, [sp, #32]
 8008a44:	e73b      	b.n	80088be <_dtoa_r+0x736>
 8008a46:	9a07      	ldr	r2, [sp, #28]
 8008a48:	e767      	b.n	800891a <_dtoa_r+0x792>
 8008a4a:	9b06      	ldr	r3, [sp, #24]
 8008a4c:	2b01      	cmp	r3, #1
 8008a4e:	dc18      	bgt.n	8008a82 <_dtoa_r+0x8fa>
 8008a50:	f1ba 0f00 	cmp.w	sl, #0
 8008a54:	d115      	bne.n	8008a82 <_dtoa_r+0x8fa>
 8008a56:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008a5a:	b993      	cbnz	r3, 8008a82 <_dtoa_r+0x8fa>
 8008a5c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008a60:	0d1b      	lsrs	r3, r3, #20
 8008a62:	051b      	lsls	r3, r3, #20
 8008a64:	b183      	cbz	r3, 8008a88 <_dtoa_r+0x900>
 8008a66:	9b04      	ldr	r3, [sp, #16]
 8008a68:	3301      	adds	r3, #1
 8008a6a:	9304      	str	r3, [sp, #16]
 8008a6c:	9b05      	ldr	r3, [sp, #20]
 8008a6e:	3301      	adds	r3, #1
 8008a70:	9305      	str	r3, [sp, #20]
 8008a72:	f04f 0801 	mov.w	r8, #1
 8008a76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	f47f af6a 	bne.w	8008952 <_dtoa_r+0x7ca>
 8008a7e:	2001      	movs	r0, #1
 8008a80:	e76f      	b.n	8008962 <_dtoa_r+0x7da>
 8008a82:	f04f 0800 	mov.w	r8, #0
 8008a86:	e7f6      	b.n	8008a76 <_dtoa_r+0x8ee>
 8008a88:	4698      	mov	r8, r3
 8008a8a:	e7f4      	b.n	8008a76 <_dtoa_r+0x8ee>
 8008a8c:	f43f af7d 	beq.w	800898a <_dtoa_r+0x802>
 8008a90:	4618      	mov	r0, r3
 8008a92:	301c      	adds	r0, #28
 8008a94:	e772      	b.n	800897c <_dtoa_r+0x7f4>
 8008a96:	9b03      	ldr	r3, [sp, #12]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	dc37      	bgt.n	8008b0c <_dtoa_r+0x984>
 8008a9c:	9b06      	ldr	r3, [sp, #24]
 8008a9e:	2b02      	cmp	r3, #2
 8008aa0:	dd34      	ble.n	8008b0c <_dtoa_r+0x984>
 8008aa2:	9b03      	ldr	r3, [sp, #12]
 8008aa4:	9302      	str	r3, [sp, #8]
 8008aa6:	9b02      	ldr	r3, [sp, #8]
 8008aa8:	b96b      	cbnz	r3, 8008ac6 <_dtoa_r+0x93e>
 8008aaa:	4631      	mov	r1, r6
 8008aac:	2205      	movs	r2, #5
 8008aae:	4620      	mov	r0, r4
 8008ab0:	f000 fd56 	bl	8009560 <__multadd>
 8008ab4:	4601      	mov	r1, r0
 8008ab6:	4606      	mov	r6, r0
 8008ab8:	ee18 0a10 	vmov	r0, s16
 8008abc:	f000 ffba 	bl	8009a34 <__mcmp>
 8008ac0:	2800      	cmp	r0, #0
 8008ac2:	f73f adbb 	bgt.w	800863c <_dtoa_r+0x4b4>
 8008ac6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ac8:	9d01      	ldr	r5, [sp, #4]
 8008aca:	43db      	mvns	r3, r3
 8008acc:	9300      	str	r3, [sp, #0]
 8008ace:	f04f 0800 	mov.w	r8, #0
 8008ad2:	4631      	mov	r1, r6
 8008ad4:	4620      	mov	r0, r4
 8008ad6:	f000 fd21 	bl	800951c <_Bfree>
 8008ada:	2f00      	cmp	r7, #0
 8008adc:	f43f aea4 	beq.w	8008828 <_dtoa_r+0x6a0>
 8008ae0:	f1b8 0f00 	cmp.w	r8, #0
 8008ae4:	d005      	beq.n	8008af2 <_dtoa_r+0x96a>
 8008ae6:	45b8      	cmp	r8, r7
 8008ae8:	d003      	beq.n	8008af2 <_dtoa_r+0x96a>
 8008aea:	4641      	mov	r1, r8
 8008aec:	4620      	mov	r0, r4
 8008aee:	f000 fd15 	bl	800951c <_Bfree>
 8008af2:	4639      	mov	r1, r7
 8008af4:	4620      	mov	r0, r4
 8008af6:	f000 fd11 	bl	800951c <_Bfree>
 8008afa:	e695      	b.n	8008828 <_dtoa_r+0x6a0>
 8008afc:	2600      	movs	r6, #0
 8008afe:	4637      	mov	r7, r6
 8008b00:	e7e1      	b.n	8008ac6 <_dtoa_r+0x93e>
 8008b02:	9700      	str	r7, [sp, #0]
 8008b04:	4637      	mov	r7, r6
 8008b06:	e599      	b.n	800863c <_dtoa_r+0x4b4>
 8008b08:	40240000 	.word	0x40240000
 8008b0c:	9b08      	ldr	r3, [sp, #32]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	f000 80ca 	beq.w	8008ca8 <_dtoa_r+0xb20>
 8008b14:	9b03      	ldr	r3, [sp, #12]
 8008b16:	9302      	str	r3, [sp, #8]
 8008b18:	2d00      	cmp	r5, #0
 8008b1a:	dd05      	ble.n	8008b28 <_dtoa_r+0x9a0>
 8008b1c:	4639      	mov	r1, r7
 8008b1e:	462a      	mov	r2, r5
 8008b20:	4620      	mov	r0, r4
 8008b22:	f000 ff17 	bl	8009954 <__lshift>
 8008b26:	4607      	mov	r7, r0
 8008b28:	f1b8 0f00 	cmp.w	r8, #0
 8008b2c:	d05b      	beq.n	8008be6 <_dtoa_r+0xa5e>
 8008b2e:	6879      	ldr	r1, [r7, #4]
 8008b30:	4620      	mov	r0, r4
 8008b32:	f000 fcb3 	bl	800949c <_Balloc>
 8008b36:	4605      	mov	r5, r0
 8008b38:	b928      	cbnz	r0, 8008b46 <_dtoa_r+0x9be>
 8008b3a:	4b87      	ldr	r3, [pc, #540]	; (8008d58 <_dtoa_r+0xbd0>)
 8008b3c:	4602      	mov	r2, r0
 8008b3e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008b42:	f7ff bb3b 	b.w	80081bc <_dtoa_r+0x34>
 8008b46:	693a      	ldr	r2, [r7, #16]
 8008b48:	3202      	adds	r2, #2
 8008b4a:	0092      	lsls	r2, r2, #2
 8008b4c:	f107 010c 	add.w	r1, r7, #12
 8008b50:	300c      	adds	r0, #12
 8008b52:	f000 fc95 	bl	8009480 <memcpy>
 8008b56:	2201      	movs	r2, #1
 8008b58:	4629      	mov	r1, r5
 8008b5a:	4620      	mov	r0, r4
 8008b5c:	f000 fefa 	bl	8009954 <__lshift>
 8008b60:	9b01      	ldr	r3, [sp, #4]
 8008b62:	f103 0901 	add.w	r9, r3, #1
 8008b66:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008b6a:	4413      	add	r3, r2
 8008b6c:	9305      	str	r3, [sp, #20]
 8008b6e:	f00a 0301 	and.w	r3, sl, #1
 8008b72:	46b8      	mov	r8, r7
 8008b74:	9304      	str	r3, [sp, #16]
 8008b76:	4607      	mov	r7, r0
 8008b78:	4631      	mov	r1, r6
 8008b7a:	ee18 0a10 	vmov	r0, s16
 8008b7e:	f7ff fa77 	bl	8008070 <quorem>
 8008b82:	4641      	mov	r1, r8
 8008b84:	9002      	str	r0, [sp, #8]
 8008b86:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008b8a:	ee18 0a10 	vmov	r0, s16
 8008b8e:	f000 ff51 	bl	8009a34 <__mcmp>
 8008b92:	463a      	mov	r2, r7
 8008b94:	9003      	str	r0, [sp, #12]
 8008b96:	4631      	mov	r1, r6
 8008b98:	4620      	mov	r0, r4
 8008b9a:	f000 ff67 	bl	8009a6c <__mdiff>
 8008b9e:	68c2      	ldr	r2, [r0, #12]
 8008ba0:	f109 3bff 	add.w	fp, r9, #4294967295
 8008ba4:	4605      	mov	r5, r0
 8008ba6:	bb02      	cbnz	r2, 8008bea <_dtoa_r+0xa62>
 8008ba8:	4601      	mov	r1, r0
 8008baa:	ee18 0a10 	vmov	r0, s16
 8008bae:	f000 ff41 	bl	8009a34 <__mcmp>
 8008bb2:	4602      	mov	r2, r0
 8008bb4:	4629      	mov	r1, r5
 8008bb6:	4620      	mov	r0, r4
 8008bb8:	9207      	str	r2, [sp, #28]
 8008bba:	f000 fcaf 	bl	800951c <_Bfree>
 8008bbe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008bc2:	ea43 0102 	orr.w	r1, r3, r2
 8008bc6:	9b04      	ldr	r3, [sp, #16]
 8008bc8:	430b      	orrs	r3, r1
 8008bca:	464d      	mov	r5, r9
 8008bcc:	d10f      	bne.n	8008bee <_dtoa_r+0xa66>
 8008bce:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008bd2:	d02a      	beq.n	8008c2a <_dtoa_r+0xaa2>
 8008bd4:	9b03      	ldr	r3, [sp, #12]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	dd02      	ble.n	8008be0 <_dtoa_r+0xa58>
 8008bda:	9b02      	ldr	r3, [sp, #8]
 8008bdc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008be0:	f88b a000 	strb.w	sl, [fp]
 8008be4:	e775      	b.n	8008ad2 <_dtoa_r+0x94a>
 8008be6:	4638      	mov	r0, r7
 8008be8:	e7ba      	b.n	8008b60 <_dtoa_r+0x9d8>
 8008bea:	2201      	movs	r2, #1
 8008bec:	e7e2      	b.n	8008bb4 <_dtoa_r+0xa2c>
 8008bee:	9b03      	ldr	r3, [sp, #12]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	db04      	blt.n	8008bfe <_dtoa_r+0xa76>
 8008bf4:	9906      	ldr	r1, [sp, #24]
 8008bf6:	430b      	orrs	r3, r1
 8008bf8:	9904      	ldr	r1, [sp, #16]
 8008bfa:	430b      	orrs	r3, r1
 8008bfc:	d122      	bne.n	8008c44 <_dtoa_r+0xabc>
 8008bfe:	2a00      	cmp	r2, #0
 8008c00:	ddee      	ble.n	8008be0 <_dtoa_r+0xa58>
 8008c02:	ee18 1a10 	vmov	r1, s16
 8008c06:	2201      	movs	r2, #1
 8008c08:	4620      	mov	r0, r4
 8008c0a:	f000 fea3 	bl	8009954 <__lshift>
 8008c0e:	4631      	mov	r1, r6
 8008c10:	ee08 0a10 	vmov	s16, r0
 8008c14:	f000 ff0e 	bl	8009a34 <__mcmp>
 8008c18:	2800      	cmp	r0, #0
 8008c1a:	dc03      	bgt.n	8008c24 <_dtoa_r+0xa9c>
 8008c1c:	d1e0      	bne.n	8008be0 <_dtoa_r+0xa58>
 8008c1e:	f01a 0f01 	tst.w	sl, #1
 8008c22:	d0dd      	beq.n	8008be0 <_dtoa_r+0xa58>
 8008c24:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008c28:	d1d7      	bne.n	8008bda <_dtoa_r+0xa52>
 8008c2a:	2339      	movs	r3, #57	; 0x39
 8008c2c:	f88b 3000 	strb.w	r3, [fp]
 8008c30:	462b      	mov	r3, r5
 8008c32:	461d      	mov	r5, r3
 8008c34:	3b01      	subs	r3, #1
 8008c36:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008c3a:	2a39      	cmp	r2, #57	; 0x39
 8008c3c:	d071      	beq.n	8008d22 <_dtoa_r+0xb9a>
 8008c3e:	3201      	adds	r2, #1
 8008c40:	701a      	strb	r2, [r3, #0]
 8008c42:	e746      	b.n	8008ad2 <_dtoa_r+0x94a>
 8008c44:	2a00      	cmp	r2, #0
 8008c46:	dd07      	ble.n	8008c58 <_dtoa_r+0xad0>
 8008c48:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008c4c:	d0ed      	beq.n	8008c2a <_dtoa_r+0xaa2>
 8008c4e:	f10a 0301 	add.w	r3, sl, #1
 8008c52:	f88b 3000 	strb.w	r3, [fp]
 8008c56:	e73c      	b.n	8008ad2 <_dtoa_r+0x94a>
 8008c58:	9b05      	ldr	r3, [sp, #20]
 8008c5a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008c5e:	4599      	cmp	r9, r3
 8008c60:	d047      	beq.n	8008cf2 <_dtoa_r+0xb6a>
 8008c62:	ee18 1a10 	vmov	r1, s16
 8008c66:	2300      	movs	r3, #0
 8008c68:	220a      	movs	r2, #10
 8008c6a:	4620      	mov	r0, r4
 8008c6c:	f000 fc78 	bl	8009560 <__multadd>
 8008c70:	45b8      	cmp	r8, r7
 8008c72:	ee08 0a10 	vmov	s16, r0
 8008c76:	f04f 0300 	mov.w	r3, #0
 8008c7a:	f04f 020a 	mov.w	r2, #10
 8008c7e:	4641      	mov	r1, r8
 8008c80:	4620      	mov	r0, r4
 8008c82:	d106      	bne.n	8008c92 <_dtoa_r+0xb0a>
 8008c84:	f000 fc6c 	bl	8009560 <__multadd>
 8008c88:	4680      	mov	r8, r0
 8008c8a:	4607      	mov	r7, r0
 8008c8c:	f109 0901 	add.w	r9, r9, #1
 8008c90:	e772      	b.n	8008b78 <_dtoa_r+0x9f0>
 8008c92:	f000 fc65 	bl	8009560 <__multadd>
 8008c96:	4639      	mov	r1, r7
 8008c98:	4680      	mov	r8, r0
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	220a      	movs	r2, #10
 8008c9e:	4620      	mov	r0, r4
 8008ca0:	f000 fc5e 	bl	8009560 <__multadd>
 8008ca4:	4607      	mov	r7, r0
 8008ca6:	e7f1      	b.n	8008c8c <_dtoa_r+0xb04>
 8008ca8:	9b03      	ldr	r3, [sp, #12]
 8008caa:	9302      	str	r3, [sp, #8]
 8008cac:	9d01      	ldr	r5, [sp, #4]
 8008cae:	ee18 0a10 	vmov	r0, s16
 8008cb2:	4631      	mov	r1, r6
 8008cb4:	f7ff f9dc 	bl	8008070 <quorem>
 8008cb8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008cbc:	9b01      	ldr	r3, [sp, #4]
 8008cbe:	f805 ab01 	strb.w	sl, [r5], #1
 8008cc2:	1aea      	subs	r2, r5, r3
 8008cc4:	9b02      	ldr	r3, [sp, #8]
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	dd09      	ble.n	8008cde <_dtoa_r+0xb56>
 8008cca:	ee18 1a10 	vmov	r1, s16
 8008cce:	2300      	movs	r3, #0
 8008cd0:	220a      	movs	r2, #10
 8008cd2:	4620      	mov	r0, r4
 8008cd4:	f000 fc44 	bl	8009560 <__multadd>
 8008cd8:	ee08 0a10 	vmov	s16, r0
 8008cdc:	e7e7      	b.n	8008cae <_dtoa_r+0xb26>
 8008cde:	9b02      	ldr	r3, [sp, #8]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	bfc8      	it	gt
 8008ce4:	461d      	movgt	r5, r3
 8008ce6:	9b01      	ldr	r3, [sp, #4]
 8008ce8:	bfd8      	it	le
 8008cea:	2501      	movle	r5, #1
 8008cec:	441d      	add	r5, r3
 8008cee:	f04f 0800 	mov.w	r8, #0
 8008cf2:	ee18 1a10 	vmov	r1, s16
 8008cf6:	2201      	movs	r2, #1
 8008cf8:	4620      	mov	r0, r4
 8008cfa:	f000 fe2b 	bl	8009954 <__lshift>
 8008cfe:	4631      	mov	r1, r6
 8008d00:	ee08 0a10 	vmov	s16, r0
 8008d04:	f000 fe96 	bl	8009a34 <__mcmp>
 8008d08:	2800      	cmp	r0, #0
 8008d0a:	dc91      	bgt.n	8008c30 <_dtoa_r+0xaa8>
 8008d0c:	d102      	bne.n	8008d14 <_dtoa_r+0xb8c>
 8008d0e:	f01a 0f01 	tst.w	sl, #1
 8008d12:	d18d      	bne.n	8008c30 <_dtoa_r+0xaa8>
 8008d14:	462b      	mov	r3, r5
 8008d16:	461d      	mov	r5, r3
 8008d18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d1c:	2a30      	cmp	r2, #48	; 0x30
 8008d1e:	d0fa      	beq.n	8008d16 <_dtoa_r+0xb8e>
 8008d20:	e6d7      	b.n	8008ad2 <_dtoa_r+0x94a>
 8008d22:	9a01      	ldr	r2, [sp, #4]
 8008d24:	429a      	cmp	r2, r3
 8008d26:	d184      	bne.n	8008c32 <_dtoa_r+0xaaa>
 8008d28:	9b00      	ldr	r3, [sp, #0]
 8008d2a:	3301      	adds	r3, #1
 8008d2c:	9300      	str	r3, [sp, #0]
 8008d2e:	2331      	movs	r3, #49	; 0x31
 8008d30:	7013      	strb	r3, [r2, #0]
 8008d32:	e6ce      	b.n	8008ad2 <_dtoa_r+0x94a>
 8008d34:	4b09      	ldr	r3, [pc, #36]	; (8008d5c <_dtoa_r+0xbd4>)
 8008d36:	f7ff ba95 	b.w	8008264 <_dtoa_r+0xdc>
 8008d3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	f47f aa6e 	bne.w	800821e <_dtoa_r+0x96>
 8008d42:	4b07      	ldr	r3, [pc, #28]	; (8008d60 <_dtoa_r+0xbd8>)
 8008d44:	f7ff ba8e 	b.w	8008264 <_dtoa_r+0xdc>
 8008d48:	9b02      	ldr	r3, [sp, #8]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	dcae      	bgt.n	8008cac <_dtoa_r+0xb24>
 8008d4e:	9b06      	ldr	r3, [sp, #24]
 8008d50:	2b02      	cmp	r3, #2
 8008d52:	f73f aea8 	bgt.w	8008aa6 <_dtoa_r+0x91e>
 8008d56:	e7a9      	b.n	8008cac <_dtoa_r+0xb24>
 8008d58:	0800b198 	.word	0x0800b198
 8008d5c:	0800af9c 	.word	0x0800af9c
 8008d60:	0800b119 	.word	0x0800b119

08008d64 <rshift>:
 8008d64:	6903      	ldr	r3, [r0, #16]
 8008d66:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008d6a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008d6e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008d72:	f100 0414 	add.w	r4, r0, #20
 8008d76:	dd45      	ble.n	8008e04 <rshift+0xa0>
 8008d78:	f011 011f 	ands.w	r1, r1, #31
 8008d7c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008d80:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008d84:	d10c      	bne.n	8008da0 <rshift+0x3c>
 8008d86:	f100 0710 	add.w	r7, r0, #16
 8008d8a:	4629      	mov	r1, r5
 8008d8c:	42b1      	cmp	r1, r6
 8008d8e:	d334      	bcc.n	8008dfa <rshift+0x96>
 8008d90:	1a9b      	subs	r3, r3, r2
 8008d92:	009b      	lsls	r3, r3, #2
 8008d94:	1eea      	subs	r2, r5, #3
 8008d96:	4296      	cmp	r6, r2
 8008d98:	bf38      	it	cc
 8008d9a:	2300      	movcc	r3, #0
 8008d9c:	4423      	add	r3, r4
 8008d9e:	e015      	b.n	8008dcc <rshift+0x68>
 8008da0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008da4:	f1c1 0820 	rsb	r8, r1, #32
 8008da8:	40cf      	lsrs	r7, r1
 8008daa:	f105 0e04 	add.w	lr, r5, #4
 8008dae:	46a1      	mov	r9, r4
 8008db0:	4576      	cmp	r6, lr
 8008db2:	46f4      	mov	ip, lr
 8008db4:	d815      	bhi.n	8008de2 <rshift+0x7e>
 8008db6:	1a9a      	subs	r2, r3, r2
 8008db8:	0092      	lsls	r2, r2, #2
 8008dba:	3a04      	subs	r2, #4
 8008dbc:	3501      	adds	r5, #1
 8008dbe:	42ae      	cmp	r6, r5
 8008dc0:	bf38      	it	cc
 8008dc2:	2200      	movcc	r2, #0
 8008dc4:	18a3      	adds	r3, r4, r2
 8008dc6:	50a7      	str	r7, [r4, r2]
 8008dc8:	b107      	cbz	r7, 8008dcc <rshift+0x68>
 8008dca:	3304      	adds	r3, #4
 8008dcc:	1b1a      	subs	r2, r3, r4
 8008dce:	42a3      	cmp	r3, r4
 8008dd0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008dd4:	bf08      	it	eq
 8008dd6:	2300      	moveq	r3, #0
 8008dd8:	6102      	str	r2, [r0, #16]
 8008dda:	bf08      	it	eq
 8008ddc:	6143      	streq	r3, [r0, #20]
 8008dde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008de2:	f8dc c000 	ldr.w	ip, [ip]
 8008de6:	fa0c fc08 	lsl.w	ip, ip, r8
 8008dea:	ea4c 0707 	orr.w	r7, ip, r7
 8008dee:	f849 7b04 	str.w	r7, [r9], #4
 8008df2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008df6:	40cf      	lsrs	r7, r1
 8008df8:	e7da      	b.n	8008db0 <rshift+0x4c>
 8008dfa:	f851 cb04 	ldr.w	ip, [r1], #4
 8008dfe:	f847 cf04 	str.w	ip, [r7, #4]!
 8008e02:	e7c3      	b.n	8008d8c <rshift+0x28>
 8008e04:	4623      	mov	r3, r4
 8008e06:	e7e1      	b.n	8008dcc <rshift+0x68>

08008e08 <__hexdig_fun>:
 8008e08:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008e0c:	2b09      	cmp	r3, #9
 8008e0e:	d802      	bhi.n	8008e16 <__hexdig_fun+0xe>
 8008e10:	3820      	subs	r0, #32
 8008e12:	b2c0      	uxtb	r0, r0
 8008e14:	4770      	bx	lr
 8008e16:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008e1a:	2b05      	cmp	r3, #5
 8008e1c:	d801      	bhi.n	8008e22 <__hexdig_fun+0x1a>
 8008e1e:	3847      	subs	r0, #71	; 0x47
 8008e20:	e7f7      	b.n	8008e12 <__hexdig_fun+0xa>
 8008e22:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008e26:	2b05      	cmp	r3, #5
 8008e28:	d801      	bhi.n	8008e2e <__hexdig_fun+0x26>
 8008e2a:	3827      	subs	r0, #39	; 0x27
 8008e2c:	e7f1      	b.n	8008e12 <__hexdig_fun+0xa>
 8008e2e:	2000      	movs	r0, #0
 8008e30:	4770      	bx	lr
	...

08008e34 <__gethex>:
 8008e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e38:	ed2d 8b02 	vpush	{d8}
 8008e3c:	b089      	sub	sp, #36	; 0x24
 8008e3e:	ee08 0a10 	vmov	s16, r0
 8008e42:	9304      	str	r3, [sp, #16]
 8008e44:	4bb4      	ldr	r3, [pc, #720]	; (8009118 <__gethex+0x2e4>)
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	9301      	str	r3, [sp, #4]
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	468b      	mov	fp, r1
 8008e4e:	4690      	mov	r8, r2
 8008e50:	f7f7 fafa 	bl	8000448 <strlen>
 8008e54:	9b01      	ldr	r3, [sp, #4]
 8008e56:	f8db 2000 	ldr.w	r2, [fp]
 8008e5a:	4403      	add	r3, r0
 8008e5c:	4682      	mov	sl, r0
 8008e5e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008e62:	9305      	str	r3, [sp, #20]
 8008e64:	1c93      	adds	r3, r2, #2
 8008e66:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008e6a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008e6e:	32fe      	adds	r2, #254	; 0xfe
 8008e70:	18d1      	adds	r1, r2, r3
 8008e72:	461f      	mov	r7, r3
 8008e74:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008e78:	9100      	str	r1, [sp, #0]
 8008e7a:	2830      	cmp	r0, #48	; 0x30
 8008e7c:	d0f8      	beq.n	8008e70 <__gethex+0x3c>
 8008e7e:	f7ff ffc3 	bl	8008e08 <__hexdig_fun>
 8008e82:	4604      	mov	r4, r0
 8008e84:	2800      	cmp	r0, #0
 8008e86:	d13a      	bne.n	8008efe <__gethex+0xca>
 8008e88:	9901      	ldr	r1, [sp, #4]
 8008e8a:	4652      	mov	r2, sl
 8008e8c:	4638      	mov	r0, r7
 8008e8e:	f001 fa33 	bl	800a2f8 <strncmp>
 8008e92:	4605      	mov	r5, r0
 8008e94:	2800      	cmp	r0, #0
 8008e96:	d168      	bne.n	8008f6a <__gethex+0x136>
 8008e98:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008e9c:	eb07 060a 	add.w	r6, r7, sl
 8008ea0:	f7ff ffb2 	bl	8008e08 <__hexdig_fun>
 8008ea4:	2800      	cmp	r0, #0
 8008ea6:	d062      	beq.n	8008f6e <__gethex+0x13a>
 8008ea8:	4633      	mov	r3, r6
 8008eaa:	7818      	ldrb	r0, [r3, #0]
 8008eac:	2830      	cmp	r0, #48	; 0x30
 8008eae:	461f      	mov	r7, r3
 8008eb0:	f103 0301 	add.w	r3, r3, #1
 8008eb4:	d0f9      	beq.n	8008eaa <__gethex+0x76>
 8008eb6:	f7ff ffa7 	bl	8008e08 <__hexdig_fun>
 8008eba:	2301      	movs	r3, #1
 8008ebc:	fab0 f480 	clz	r4, r0
 8008ec0:	0964      	lsrs	r4, r4, #5
 8008ec2:	4635      	mov	r5, r6
 8008ec4:	9300      	str	r3, [sp, #0]
 8008ec6:	463a      	mov	r2, r7
 8008ec8:	4616      	mov	r6, r2
 8008eca:	3201      	adds	r2, #1
 8008ecc:	7830      	ldrb	r0, [r6, #0]
 8008ece:	f7ff ff9b 	bl	8008e08 <__hexdig_fun>
 8008ed2:	2800      	cmp	r0, #0
 8008ed4:	d1f8      	bne.n	8008ec8 <__gethex+0x94>
 8008ed6:	9901      	ldr	r1, [sp, #4]
 8008ed8:	4652      	mov	r2, sl
 8008eda:	4630      	mov	r0, r6
 8008edc:	f001 fa0c 	bl	800a2f8 <strncmp>
 8008ee0:	b980      	cbnz	r0, 8008f04 <__gethex+0xd0>
 8008ee2:	b94d      	cbnz	r5, 8008ef8 <__gethex+0xc4>
 8008ee4:	eb06 050a 	add.w	r5, r6, sl
 8008ee8:	462a      	mov	r2, r5
 8008eea:	4616      	mov	r6, r2
 8008eec:	3201      	adds	r2, #1
 8008eee:	7830      	ldrb	r0, [r6, #0]
 8008ef0:	f7ff ff8a 	bl	8008e08 <__hexdig_fun>
 8008ef4:	2800      	cmp	r0, #0
 8008ef6:	d1f8      	bne.n	8008eea <__gethex+0xb6>
 8008ef8:	1bad      	subs	r5, r5, r6
 8008efa:	00ad      	lsls	r5, r5, #2
 8008efc:	e004      	b.n	8008f08 <__gethex+0xd4>
 8008efe:	2400      	movs	r4, #0
 8008f00:	4625      	mov	r5, r4
 8008f02:	e7e0      	b.n	8008ec6 <__gethex+0x92>
 8008f04:	2d00      	cmp	r5, #0
 8008f06:	d1f7      	bne.n	8008ef8 <__gethex+0xc4>
 8008f08:	7833      	ldrb	r3, [r6, #0]
 8008f0a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008f0e:	2b50      	cmp	r3, #80	; 0x50
 8008f10:	d13b      	bne.n	8008f8a <__gethex+0x156>
 8008f12:	7873      	ldrb	r3, [r6, #1]
 8008f14:	2b2b      	cmp	r3, #43	; 0x2b
 8008f16:	d02c      	beq.n	8008f72 <__gethex+0x13e>
 8008f18:	2b2d      	cmp	r3, #45	; 0x2d
 8008f1a:	d02e      	beq.n	8008f7a <__gethex+0x146>
 8008f1c:	1c71      	adds	r1, r6, #1
 8008f1e:	f04f 0900 	mov.w	r9, #0
 8008f22:	7808      	ldrb	r0, [r1, #0]
 8008f24:	f7ff ff70 	bl	8008e08 <__hexdig_fun>
 8008f28:	1e43      	subs	r3, r0, #1
 8008f2a:	b2db      	uxtb	r3, r3
 8008f2c:	2b18      	cmp	r3, #24
 8008f2e:	d82c      	bhi.n	8008f8a <__gethex+0x156>
 8008f30:	f1a0 0210 	sub.w	r2, r0, #16
 8008f34:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008f38:	f7ff ff66 	bl	8008e08 <__hexdig_fun>
 8008f3c:	1e43      	subs	r3, r0, #1
 8008f3e:	b2db      	uxtb	r3, r3
 8008f40:	2b18      	cmp	r3, #24
 8008f42:	d91d      	bls.n	8008f80 <__gethex+0x14c>
 8008f44:	f1b9 0f00 	cmp.w	r9, #0
 8008f48:	d000      	beq.n	8008f4c <__gethex+0x118>
 8008f4a:	4252      	negs	r2, r2
 8008f4c:	4415      	add	r5, r2
 8008f4e:	f8cb 1000 	str.w	r1, [fp]
 8008f52:	b1e4      	cbz	r4, 8008f8e <__gethex+0x15a>
 8008f54:	9b00      	ldr	r3, [sp, #0]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	bf14      	ite	ne
 8008f5a:	2700      	movne	r7, #0
 8008f5c:	2706      	moveq	r7, #6
 8008f5e:	4638      	mov	r0, r7
 8008f60:	b009      	add	sp, #36	; 0x24
 8008f62:	ecbd 8b02 	vpop	{d8}
 8008f66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f6a:	463e      	mov	r6, r7
 8008f6c:	4625      	mov	r5, r4
 8008f6e:	2401      	movs	r4, #1
 8008f70:	e7ca      	b.n	8008f08 <__gethex+0xd4>
 8008f72:	f04f 0900 	mov.w	r9, #0
 8008f76:	1cb1      	adds	r1, r6, #2
 8008f78:	e7d3      	b.n	8008f22 <__gethex+0xee>
 8008f7a:	f04f 0901 	mov.w	r9, #1
 8008f7e:	e7fa      	b.n	8008f76 <__gethex+0x142>
 8008f80:	230a      	movs	r3, #10
 8008f82:	fb03 0202 	mla	r2, r3, r2, r0
 8008f86:	3a10      	subs	r2, #16
 8008f88:	e7d4      	b.n	8008f34 <__gethex+0x100>
 8008f8a:	4631      	mov	r1, r6
 8008f8c:	e7df      	b.n	8008f4e <__gethex+0x11a>
 8008f8e:	1bf3      	subs	r3, r6, r7
 8008f90:	3b01      	subs	r3, #1
 8008f92:	4621      	mov	r1, r4
 8008f94:	2b07      	cmp	r3, #7
 8008f96:	dc0b      	bgt.n	8008fb0 <__gethex+0x17c>
 8008f98:	ee18 0a10 	vmov	r0, s16
 8008f9c:	f000 fa7e 	bl	800949c <_Balloc>
 8008fa0:	4604      	mov	r4, r0
 8008fa2:	b940      	cbnz	r0, 8008fb6 <__gethex+0x182>
 8008fa4:	4b5d      	ldr	r3, [pc, #372]	; (800911c <__gethex+0x2e8>)
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	21de      	movs	r1, #222	; 0xde
 8008faa:	485d      	ldr	r0, [pc, #372]	; (8009120 <__gethex+0x2ec>)
 8008fac:	f001 f9c6 	bl	800a33c <__assert_func>
 8008fb0:	3101      	adds	r1, #1
 8008fb2:	105b      	asrs	r3, r3, #1
 8008fb4:	e7ee      	b.n	8008f94 <__gethex+0x160>
 8008fb6:	f100 0914 	add.w	r9, r0, #20
 8008fba:	f04f 0b00 	mov.w	fp, #0
 8008fbe:	f1ca 0301 	rsb	r3, sl, #1
 8008fc2:	f8cd 9008 	str.w	r9, [sp, #8]
 8008fc6:	f8cd b000 	str.w	fp, [sp]
 8008fca:	9306      	str	r3, [sp, #24]
 8008fcc:	42b7      	cmp	r7, r6
 8008fce:	d340      	bcc.n	8009052 <__gethex+0x21e>
 8008fd0:	9802      	ldr	r0, [sp, #8]
 8008fd2:	9b00      	ldr	r3, [sp, #0]
 8008fd4:	f840 3b04 	str.w	r3, [r0], #4
 8008fd8:	eba0 0009 	sub.w	r0, r0, r9
 8008fdc:	1080      	asrs	r0, r0, #2
 8008fde:	0146      	lsls	r6, r0, #5
 8008fe0:	6120      	str	r0, [r4, #16]
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	f000 fb4c 	bl	8009680 <__hi0bits>
 8008fe8:	1a30      	subs	r0, r6, r0
 8008fea:	f8d8 6000 	ldr.w	r6, [r8]
 8008fee:	42b0      	cmp	r0, r6
 8008ff0:	dd63      	ble.n	80090ba <__gethex+0x286>
 8008ff2:	1b87      	subs	r7, r0, r6
 8008ff4:	4639      	mov	r1, r7
 8008ff6:	4620      	mov	r0, r4
 8008ff8:	f000 fef0 	bl	8009ddc <__any_on>
 8008ffc:	4682      	mov	sl, r0
 8008ffe:	b1a8      	cbz	r0, 800902c <__gethex+0x1f8>
 8009000:	1e7b      	subs	r3, r7, #1
 8009002:	1159      	asrs	r1, r3, #5
 8009004:	f003 021f 	and.w	r2, r3, #31
 8009008:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800900c:	f04f 0a01 	mov.w	sl, #1
 8009010:	fa0a f202 	lsl.w	r2, sl, r2
 8009014:	420a      	tst	r2, r1
 8009016:	d009      	beq.n	800902c <__gethex+0x1f8>
 8009018:	4553      	cmp	r3, sl
 800901a:	dd05      	ble.n	8009028 <__gethex+0x1f4>
 800901c:	1eb9      	subs	r1, r7, #2
 800901e:	4620      	mov	r0, r4
 8009020:	f000 fedc 	bl	8009ddc <__any_on>
 8009024:	2800      	cmp	r0, #0
 8009026:	d145      	bne.n	80090b4 <__gethex+0x280>
 8009028:	f04f 0a02 	mov.w	sl, #2
 800902c:	4639      	mov	r1, r7
 800902e:	4620      	mov	r0, r4
 8009030:	f7ff fe98 	bl	8008d64 <rshift>
 8009034:	443d      	add	r5, r7
 8009036:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800903a:	42ab      	cmp	r3, r5
 800903c:	da4c      	bge.n	80090d8 <__gethex+0x2a4>
 800903e:	ee18 0a10 	vmov	r0, s16
 8009042:	4621      	mov	r1, r4
 8009044:	f000 fa6a 	bl	800951c <_Bfree>
 8009048:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800904a:	2300      	movs	r3, #0
 800904c:	6013      	str	r3, [r2, #0]
 800904e:	27a3      	movs	r7, #163	; 0xa3
 8009050:	e785      	b.n	8008f5e <__gethex+0x12a>
 8009052:	1e73      	subs	r3, r6, #1
 8009054:	9a05      	ldr	r2, [sp, #20]
 8009056:	9303      	str	r3, [sp, #12]
 8009058:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800905c:	4293      	cmp	r3, r2
 800905e:	d019      	beq.n	8009094 <__gethex+0x260>
 8009060:	f1bb 0f20 	cmp.w	fp, #32
 8009064:	d107      	bne.n	8009076 <__gethex+0x242>
 8009066:	9b02      	ldr	r3, [sp, #8]
 8009068:	9a00      	ldr	r2, [sp, #0]
 800906a:	f843 2b04 	str.w	r2, [r3], #4
 800906e:	9302      	str	r3, [sp, #8]
 8009070:	2300      	movs	r3, #0
 8009072:	9300      	str	r3, [sp, #0]
 8009074:	469b      	mov	fp, r3
 8009076:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800907a:	f7ff fec5 	bl	8008e08 <__hexdig_fun>
 800907e:	9b00      	ldr	r3, [sp, #0]
 8009080:	f000 000f 	and.w	r0, r0, #15
 8009084:	fa00 f00b 	lsl.w	r0, r0, fp
 8009088:	4303      	orrs	r3, r0
 800908a:	9300      	str	r3, [sp, #0]
 800908c:	f10b 0b04 	add.w	fp, fp, #4
 8009090:	9b03      	ldr	r3, [sp, #12]
 8009092:	e00d      	b.n	80090b0 <__gethex+0x27c>
 8009094:	9b03      	ldr	r3, [sp, #12]
 8009096:	9a06      	ldr	r2, [sp, #24]
 8009098:	4413      	add	r3, r2
 800909a:	42bb      	cmp	r3, r7
 800909c:	d3e0      	bcc.n	8009060 <__gethex+0x22c>
 800909e:	4618      	mov	r0, r3
 80090a0:	9901      	ldr	r1, [sp, #4]
 80090a2:	9307      	str	r3, [sp, #28]
 80090a4:	4652      	mov	r2, sl
 80090a6:	f001 f927 	bl	800a2f8 <strncmp>
 80090aa:	9b07      	ldr	r3, [sp, #28]
 80090ac:	2800      	cmp	r0, #0
 80090ae:	d1d7      	bne.n	8009060 <__gethex+0x22c>
 80090b0:	461e      	mov	r6, r3
 80090b2:	e78b      	b.n	8008fcc <__gethex+0x198>
 80090b4:	f04f 0a03 	mov.w	sl, #3
 80090b8:	e7b8      	b.n	800902c <__gethex+0x1f8>
 80090ba:	da0a      	bge.n	80090d2 <__gethex+0x29e>
 80090bc:	1a37      	subs	r7, r6, r0
 80090be:	4621      	mov	r1, r4
 80090c0:	ee18 0a10 	vmov	r0, s16
 80090c4:	463a      	mov	r2, r7
 80090c6:	f000 fc45 	bl	8009954 <__lshift>
 80090ca:	1bed      	subs	r5, r5, r7
 80090cc:	4604      	mov	r4, r0
 80090ce:	f100 0914 	add.w	r9, r0, #20
 80090d2:	f04f 0a00 	mov.w	sl, #0
 80090d6:	e7ae      	b.n	8009036 <__gethex+0x202>
 80090d8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80090dc:	42a8      	cmp	r0, r5
 80090de:	dd72      	ble.n	80091c6 <__gethex+0x392>
 80090e0:	1b45      	subs	r5, r0, r5
 80090e2:	42ae      	cmp	r6, r5
 80090e4:	dc36      	bgt.n	8009154 <__gethex+0x320>
 80090e6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80090ea:	2b02      	cmp	r3, #2
 80090ec:	d02a      	beq.n	8009144 <__gethex+0x310>
 80090ee:	2b03      	cmp	r3, #3
 80090f0:	d02c      	beq.n	800914c <__gethex+0x318>
 80090f2:	2b01      	cmp	r3, #1
 80090f4:	d11c      	bne.n	8009130 <__gethex+0x2fc>
 80090f6:	42ae      	cmp	r6, r5
 80090f8:	d11a      	bne.n	8009130 <__gethex+0x2fc>
 80090fa:	2e01      	cmp	r6, #1
 80090fc:	d112      	bne.n	8009124 <__gethex+0x2f0>
 80090fe:	9a04      	ldr	r2, [sp, #16]
 8009100:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009104:	6013      	str	r3, [r2, #0]
 8009106:	2301      	movs	r3, #1
 8009108:	6123      	str	r3, [r4, #16]
 800910a:	f8c9 3000 	str.w	r3, [r9]
 800910e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009110:	2762      	movs	r7, #98	; 0x62
 8009112:	601c      	str	r4, [r3, #0]
 8009114:	e723      	b.n	8008f5e <__gethex+0x12a>
 8009116:	bf00      	nop
 8009118:	0800b210 	.word	0x0800b210
 800911c:	0800b198 	.word	0x0800b198
 8009120:	0800b1a9 	.word	0x0800b1a9
 8009124:	1e71      	subs	r1, r6, #1
 8009126:	4620      	mov	r0, r4
 8009128:	f000 fe58 	bl	8009ddc <__any_on>
 800912c:	2800      	cmp	r0, #0
 800912e:	d1e6      	bne.n	80090fe <__gethex+0x2ca>
 8009130:	ee18 0a10 	vmov	r0, s16
 8009134:	4621      	mov	r1, r4
 8009136:	f000 f9f1 	bl	800951c <_Bfree>
 800913a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800913c:	2300      	movs	r3, #0
 800913e:	6013      	str	r3, [r2, #0]
 8009140:	2750      	movs	r7, #80	; 0x50
 8009142:	e70c      	b.n	8008f5e <__gethex+0x12a>
 8009144:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009146:	2b00      	cmp	r3, #0
 8009148:	d1f2      	bne.n	8009130 <__gethex+0x2fc>
 800914a:	e7d8      	b.n	80090fe <__gethex+0x2ca>
 800914c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800914e:	2b00      	cmp	r3, #0
 8009150:	d1d5      	bne.n	80090fe <__gethex+0x2ca>
 8009152:	e7ed      	b.n	8009130 <__gethex+0x2fc>
 8009154:	1e6f      	subs	r7, r5, #1
 8009156:	f1ba 0f00 	cmp.w	sl, #0
 800915a:	d131      	bne.n	80091c0 <__gethex+0x38c>
 800915c:	b127      	cbz	r7, 8009168 <__gethex+0x334>
 800915e:	4639      	mov	r1, r7
 8009160:	4620      	mov	r0, r4
 8009162:	f000 fe3b 	bl	8009ddc <__any_on>
 8009166:	4682      	mov	sl, r0
 8009168:	117b      	asrs	r3, r7, #5
 800916a:	2101      	movs	r1, #1
 800916c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009170:	f007 071f 	and.w	r7, r7, #31
 8009174:	fa01 f707 	lsl.w	r7, r1, r7
 8009178:	421f      	tst	r7, r3
 800917a:	4629      	mov	r1, r5
 800917c:	4620      	mov	r0, r4
 800917e:	bf18      	it	ne
 8009180:	f04a 0a02 	orrne.w	sl, sl, #2
 8009184:	1b76      	subs	r6, r6, r5
 8009186:	f7ff fded 	bl	8008d64 <rshift>
 800918a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800918e:	2702      	movs	r7, #2
 8009190:	f1ba 0f00 	cmp.w	sl, #0
 8009194:	d048      	beq.n	8009228 <__gethex+0x3f4>
 8009196:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800919a:	2b02      	cmp	r3, #2
 800919c:	d015      	beq.n	80091ca <__gethex+0x396>
 800919e:	2b03      	cmp	r3, #3
 80091a0:	d017      	beq.n	80091d2 <__gethex+0x39e>
 80091a2:	2b01      	cmp	r3, #1
 80091a4:	d109      	bne.n	80091ba <__gethex+0x386>
 80091a6:	f01a 0f02 	tst.w	sl, #2
 80091aa:	d006      	beq.n	80091ba <__gethex+0x386>
 80091ac:	f8d9 0000 	ldr.w	r0, [r9]
 80091b0:	ea4a 0a00 	orr.w	sl, sl, r0
 80091b4:	f01a 0f01 	tst.w	sl, #1
 80091b8:	d10e      	bne.n	80091d8 <__gethex+0x3a4>
 80091ba:	f047 0710 	orr.w	r7, r7, #16
 80091be:	e033      	b.n	8009228 <__gethex+0x3f4>
 80091c0:	f04f 0a01 	mov.w	sl, #1
 80091c4:	e7d0      	b.n	8009168 <__gethex+0x334>
 80091c6:	2701      	movs	r7, #1
 80091c8:	e7e2      	b.n	8009190 <__gethex+0x35c>
 80091ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80091cc:	f1c3 0301 	rsb	r3, r3, #1
 80091d0:	9315      	str	r3, [sp, #84]	; 0x54
 80091d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d0f0      	beq.n	80091ba <__gethex+0x386>
 80091d8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80091dc:	f104 0314 	add.w	r3, r4, #20
 80091e0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80091e4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80091e8:	f04f 0c00 	mov.w	ip, #0
 80091ec:	4618      	mov	r0, r3
 80091ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80091f2:	f1b2 3fff 	cmp.w	r2, #4294967295
 80091f6:	d01c      	beq.n	8009232 <__gethex+0x3fe>
 80091f8:	3201      	adds	r2, #1
 80091fa:	6002      	str	r2, [r0, #0]
 80091fc:	2f02      	cmp	r7, #2
 80091fe:	f104 0314 	add.w	r3, r4, #20
 8009202:	d13f      	bne.n	8009284 <__gethex+0x450>
 8009204:	f8d8 2000 	ldr.w	r2, [r8]
 8009208:	3a01      	subs	r2, #1
 800920a:	42b2      	cmp	r2, r6
 800920c:	d10a      	bne.n	8009224 <__gethex+0x3f0>
 800920e:	1171      	asrs	r1, r6, #5
 8009210:	2201      	movs	r2, #1
 8009212:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009216:	f006 061f 	and.w	r6, r6, #31
 800921a:	fa02 f606 	lsl.w	r6, r2, r6
 800921e:	421e      	tst	r6, r3
 8009220:	bf18      	it	ne
 8009222:	4617      	movne	r7, r2
 8009224:	f047 0720 	orr.w	r7, r7, #32
 8009228:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800922a:	601c      	str	r4, [r3, #0]
 800922c:	9b04      	ldr	r3, [sp, #16]
 800922e:	601d      	str	r5, [r3, #0]
 8009230:	e695      	b.n	8008f5e <__gethex+0x12a>
 8009232:	4299      	cmp	r1, r3
 8009234:	f843 cc04 	str.w	ip, [r3, #-4]
 8009238:	d8d8      	bhi.n	80091ec <__gethex+0x3b8>
 800923a:	68a3      	ldr	r3, [r4, #8]
 800923c:	459b      	cmp	fp, r3
 800923e:	db19      	blt.n	8009274 <__gethex+0x440>
 8009240:	6861      	ldr	r1, [r4, #4]
 8009242:	ee18 0a10 	vmov	r0, s16
 8009246:	3101      	adds	r1, #1
 8009248:	f000 f928 	bl	800949c <_Balloc>
 800924c:	4681      	mov	r9, r0
 800924e:	b918      	cbnz	r0, 8009258 <__gethex+0x424>
 8009250:	4b1a      	ldr	r3, [pc, #104]	; (80092bc <__gethex+0x488>)
 8009252:	4602      	mov	r2, r0
 8009254:	2184      	movs	r1, #132	; 0x84
 8009256:	e6a8      	b.n	8008faa <__gethex+0x176>
 8009258:	6922      	ldr	r2, [r4, #16]
 800925a:	3202      	adds	r2, #2
 800925c:	f104 010c 	add.w	r1, r4, #12
 8009260:	0092      	lsls	r2, r2, #2
 8009262:	300c      	adds	r0, #12
 8009264:	f000 f90c 	bl	8009480 <memcpy>
 8009268:	4621      	mov	r1, r4
 800926a:	ee18 0a10 	vmov	r0, s16
 800926e:	f000 f955 	bl	800951c <_Bfree>
 8009272:	464c      	mov	r4, r9
 8009274:	6923      	ldr	r3, [r4, #16]
 8009276:	1c5a      	adds	r2, r3, #1
 8009278:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800927c:	6122      	str	r2, [r4, #16]
 800927e:	2201      	movs	r2, #1
 8009280:	615a      	str	r2, [r3, #20]
 8009282:	e7bb      	b.n	80091fc <__gethex+0x3c8>
 8009284:	6922      	ldr	r2, [r4, #16]
 8009286:	455a      	cmp	r2, fp
 8009288:	dd0b      	ble.n	80092a2 <__gethex+0x46e>
 800928a:	2101      	movs	r1, #1
 800928c:	4620      	mov	r0, r4
 800928e:	f7ff fd69 	bl	8008d64 <rshift>
 8009292:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009296:	3501      	adds	r5, #1
 8009298:	42ab      	cmp	r3, r5
 800929a:	f6ff aed0 	blt.w	800903e <__gethex+0x20a>
 800929e:	2701      	movs	r7, #1
 80092a0:	e7c0      	b.n	8009224 <__gethex+0x3f0>
 80092a2:	f016 061f 	ands.w	r6, r6, #31
 80092a6:	d0fa      	beq.n	800929e <__gethex+0x46a>
 80092a8:	4453      	add	r3, sl
 80092aa:	f1c6 0620 	rsb	r6, r6, #32
 80092ae:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80092b2:	f000 f9e5 	bl	8009680 <__hi0bits>
 80092b6:	42b0      	cmp	r0, r6
 80092b8:	dbe7      	blt.n	800928a <__gethex+0x456>
 80092ba:	e7f0      	b.n	800929e <__gethex+0x46a>
 80092bc:	0800b198 	.word	0x0800b198

080092c0 <L_shift>:
 80092c0:	f1c2 0208 	rsb	r2, r2, #8
 80092c4:	0092      	lsls	r2, r2, #2
 80092c6:	b570      	push	{r4, r5, r6, lr}
 80092c8:	f1c2 0620 	rsb	r6, r2, #32
 80092cc:	6843      	ldr	r3, [r0, #4]
 80092ce:	6804      	ldr	r4, [r0, #0]
 80092d0:	fa03 f506 	lsl.w	r5, r3, r6
 80092d4:	432c      	orrs	r4, r5
 80092d6:	40d3      	lsrs	r3, r2
 80092d8:	6004      	str	r4, [r0, #0]
 80092da:	f840 3f04 	str.w	r3, [r0, #4]!
 80092de:	4288      	cmp	r0, r1
 80092e0:	d3f4      	bcc.n	80092cc <L_shift+0xc>
 80092e2:	bd70      	pop	{r4, r5, r6, pc}

080092e4 <__match>:
 80092e4:	b530      	push	{r4, r5, lr}
 80092e6:	6803      	ldr	r3, [r0, #0]
 80092e8:	3301      	adds	r3, #1
 80092ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80092ee:	b914      	cbnz	r4, 80092f6 <__match+0x12>
 80092f0:	6003      	str	r3, [r0, #0]
 80092f2:	2001      	movs	r0, #1
 80092f4:	bd30      	pop	{r4, r5, pc}
 80092f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092fa:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80092fe:	2d19      	cmp	r5, #25
 8009300:	bf98      	it	ls
 8009302:	3220      	addls	r2, #32
 8009304:	42a2      	cmp	r2, r4
 8009306:	d0f0      	beq.n	80092ea <__match+0x6>
 8009308:	2000      	movs	r0, #0
 800930a:	e7f3      	b.n	80092f4 <__match+0x10>

0800930c <__hexnan>:
 800930c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009310:	680b      	ldr	r3, [r1, #0]
 8009312:	115e      	asrs	r6, r3, #5
 8009314:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009318:	f013 031f 	ands.w	r3, r3, #31
 800931c:	b087      	sub	sp, #28
 800931e:	bf18      	it	ne
 8009320:	3604      	addne	r6, #4
 8009322:	2500      	movs	r5, #0
 8009324:	1f37      	subs	r7, r6, #4
 8009326:	4690      	mov	r8, r2
 8009328:	6802      	ldr	r2, [r0, #0]
 800932a:	9301      	str	r3, [sp, #4]
 800932c:	4682      	mov	sl, r0
 800932e:	f846 5c04 	str.w	r5, [r6, #-4]
 8009332:	46b9      	mov	r9, r7
 8009334:	463c      	mov	r4, r7
 8009336:	9502      	str	r5, [sp, #8]
 8009338:	46ab      	mov	fp, r5
 800933a:	7851      	ldrb	r1, [r2, #1]
 800933c:	1c53      	adds	r3, r2, #1
 800933e:	9303      	str	r3, [sp, #12]
 8009340:	b341      	cbz	r1, 8009394 <__hexnan+0x88>
 8009342:	4608      	mov	r0, r1
 8009344:	9205      	str	r2, [sp, #20]
 8009346:	9104      	str	r1, [sp, #16]
 8009348:	f7ff fd5e 	bl	8008e08 <__hexdig_fun>
 800934c:	2800      	cmp	r0, #0
 800934e:	d14f      	bne.n	80093f0 <__hexnan+0xe4>
 8009350:	9904      	ldr	r1, [sp, #16]
 8009352:	9a05      	ldr	r2, [sp, #20]
 8009354:	2920      	cmp	r1, #32
 8009356:	d818      	bhi.n	800938a <__hexnan+0x7e>
 8009358:	9b02      	ldr	r3, [sp, #8]
 800935a:	459b      	cmp	fp, r3
 800935c:	dd13      	ble.n	8009386 <__hexnan+0x7a>
 800935e:	454c      	cmp	r4, r9
 8009360:	d206      	bcs.n	8009370 <__hexnan+0x64>
 8009362:	2d07      	cmp	r5, #7
 8009364:	dc04      	bgt.n	8009370 <__hexnan+0x64>
 8009366:	462a      	mov	r2, r5
 8009368:	4649      	mov	r1, r9
 800936a:	4620      	mov	r0, r4
 800936c:	f7ff ffa8 	bl	80092c0 <L_shift>
 8009370:	4544      	cmp	r4, r8
 8009372:	d950      	bls.n	8009416 <__hexnan+0x10a>
 8009374:	2300      	movs	r3, #0
 8009376:	f1a4 0904 	sub.w	r9, r4, #4
 800937a:	f844 3c04 	str.w	r3, [r4, #-4]
 800937e:	f8cd b008 	str.w	fp, [sp, #8]
 8009382:	464c      	mov	r4, r9
 8009384:	461d      	mov	r5, r3
 8009386:	9a03      	ldr	r2, [sp, #12]
 8009388:	e7d7      	b.n	800933a <__hexnan+0x2e>
 800938a:	2929      	cmp	r1, #41	; 0x29
 800938c:	d156      	bne.n	800943c <__hexnan+0x130>
 800938e:	3202      	adds	r2, #2
 8009390:	f8ca 2000 	str.w	r2, [sl]
 8009394:	f1bb 0f00 	cmp.w	fp, #0
 8009398:	d050      	beq.n	800943c <__hexnan+0x130>
 800939a:	454c      	cmp	r4, r9
 800939c:	d206      	bcs.n	80093ac <__hexnan+0xa0>
 800939e:	2d07      	cmp	r5, #7
 80093a0:	dc04      	bgt.n	80093ac <__hexnan+0xa0>
 80093a2:	462a      	mov	r2, r5
 80093a4:	4649      	mov	r1, r9
 80093a6:	4620      	mov	r0, r4
 80093a8:	f7ff ff8a 	bl	80092c0 <L_shift>
 80093ac:	4544      	cmp	r4, r8
 80093ae:	d934      	bls.n	800941a <__hexnan+0x10e>
 80093b0:	f1a8 0204 	sub.w	r2, r8, #4
 80093b4:	4623      	mov	r3, r4
 80093b6:	f853 1b04 	ldr.w	r1, [r3], #4
 80093ba:	f842 1f04 	str.w	r1, [r2, #4]!
 80093be:	429f      	cmp	r7, r3
 80093c0:	d2f9      	bcs.n	80093b6 <__hexnan+0xaa>
 80093c2:	1b3b      	subs	r3, r7, r4
 80093c4:	f023 0303 	bic.w	r3, r3, #3
 80093c8:	3304      	adds	r3, #4
 80093ca:	3401      	adds	r4, #1
 80093cc:	3e03      	subs	r6, #3
 80093ce:	42b4      	cmp	r4, r6
 80093d0:	bf88      	it	hi
 80093d2:	2304      	movhi	r3, #4
 80093d4:	4443      	add	r3, r8
 80093d6:	2200      	movs	r2, #0
 80093d8:	f843 2b04 	str.w	r2, [r3], #4
 80093dc:	429f      	cmp	r7, r3
 80093de:	d2fb      	bcs.n	80093d8 <__hexnan+0xcc>
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	b91b      	cbnz	r3, 80093ec <__hexnan+0xe0>
 80093e4:	4547      	cmp	r7, r8
 80093e6:	d127      	bne.n	8009438 <__hexnan+0x12c>
 80093e8:	2301      	movs	r3, #1
 80093ea:	603b      	str	r3, [r7, #0]
 80093ec:	2005      	movs	r0, #5
 80093ee:	e026      	b.n	800943e <__hexnan+0x132>
 80093f0:	3501      	adds	r5, #1
 80093f2:	2d08      	cmp	r5, #8
 80093f4:	f10b 0b01 	add.w	fp, fp, #1
 80093f8:	dd06      	ble.n	8009408 <__hexnan+0xfc>
 80093fa:	4544      	cmp	r4, r8
 80093fc:	d9c3      	bls.n	8009386 <__hexnan+0x7a>
 80093fe:	2300      	movs	r3, #0
 8009400:	f844 3c04 	str.w	r3, [r4, #-4]
 8009404:	2501      	movs	r5, #1
 8009406:	3c04      	subs	r4, #4
 8009408:	6822      	ldr	r2, [r4, #0]
 800940a:	f000 000f 	and.w	r0, r0, #15
 800940e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009412:	6022      	str	r2, [r4, #0]
 8009414:	e7b7      	b.n	8009386 <__hexnan+0x7a>
 8009416:	2508      	movs	r5, #8
 8009418:	e7b5      	b.n	8009386 <__hexnan+0x7a>
 800941a:	9b01      	ldr	r3, [sp, #4]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d0df      	beq.n	80093e0 <__hexnan+0xd4>
 8009420:	f04f 32ff 	mov.w	r2, #4294967295
 8009424:	f1c3 0320 	rsb	r3, r3, #32
 8009428:	fa22 f303 	lsr.w	r3, r2, r3
 800942c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009430:	401a      	ands	r2, r3
 8009432:	f846 2c04 	str.w	r2, [r6, #-4]
 8009436:	e7d3      	b.n	80093e0 <__hexnan+0xd4>
 8009438:	3f04      	subs	r7, #4
 800943a:	e7d1      	b.n	80093e0 <__hexnan+0xd4>
 800943c:	2004      	movs	r0, #4
 800943e:	b007      	add	sp, #28
 8009440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009444 <_localeconv_r>:
 8009444:	4800      	ldr	r0, [pc, #0]	; (8009448 <_localeconv_r+0x4>)
 8009446:	4770      	bx	lr
 8009448:	20000170 	.word	0x20000170

0800944c <malloc>:
 800944c:	4b02      	ldr	r3, [pc, #8]	; (8009458 <malloc+0xc>)
 800944e:	4601      	mov	r1, r0
 8009450:	6818      	ldr	r0, [r3, #0]
 8009452:	f000 bd67 	b.w	8009f24 <_malloc_r>
 8009456:	bf00      	nop
 8009458:	20000018 	.word	0x20000018

0800945c <__ascii_mbtowc>:
 800945c:	b082      	sub	sp, #8
 800945e:	b901      	cbnz	r1, 8009462 <__ascii_mbtowc+0x6>
 8009460:	a901      	add	r1, sp, #4
 8009462:	b142      	cbz	r2, 8009476 <__ascii_mbtowc+0x1a>
 8009464:	b14b      	cbz	r3, 800947a <__ascii_mbtowc+0x1e>
 8009466:	7813      	ldrb	r3, [r2, #0]
 8009468:	600b      	str	r3, [r1, #0]
 800946a:	7812      	ldrb	r2, [r2, #0]
 800946c:	1e10      	subs	r0, r2, #0
 800946e:	bf18      	it	ne
 8009470:	2001      	movne	r0, #1
 8009472:	b002      	add	sp, #8
 8009474:	4770      	bx	lr
 8009476:	4610      	mov	r0, r2
 8009478:	e7fb      	b.n	8009472 <__ascii_mbtowc+0x16>
 800947a:	f06f 0001 	mvn.w	r0, #1
 800947e:	e7f8      	b.n	8009472 <__ascii_mbtowc+0x16>

08009480 <memcpy>:
 8009480:	440a      	add	r2, r1
 8009482:	4291      	cmp	r1, r2
 8009484:	f100 33ff 	add.w	r3, r0, #4294967295
 8009488:	d100      	bne.n	800948c <memcpy+0xc>
 800948a:	4770      	bx	lr
 800948c:	b510      	push	{r4, lr}
 800948e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009492:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009496:	4291      	cmp	r1, r2
 8009498:	d1f9      	bne.n	800948e <memcpy+0xe>
 800949a:	bd10      	pop	{r4, pc}

0800949c <_Balloc>:
 800949c:	b570      	push	{r4, r5, r6, lr}
 800949e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80094a0:	4604      	mov	r4, r0
 80094a2:	460d      	mov	r5, r1
 80094a4:	b976      	cbnz	r6, 80094c4 <_Balloc+0x28>
 80094a6:	2010      	movs	r0, #16
 80094a8:	f7ff ffd0 	bl	800944c <malloc>
 80094ac:	4602      	mov	r2, r0
 80094ae:	6260      	str	r0, [r4, #36]	; 0x24
 80094b0:	b920      	cbnz	r0, 80094bc <_Balloc+0x20>
 80094b2:	4b18      	ldr	r3, [pc, #96]	; (8009514 <_Balloc+0x78>)
 80094b4:	4818      	ldr	r0, [pc, #96]	; (8009518 <_Balloc+0x7c>)
 80094b6:	2166      	movs	r1, #102	; 0x66
 80094b8:	f000 ff40 	bl	800a33c <__assert_func>
 80094bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80094c0:	6006      	str	r6, [r0, #0]
 80094c2:	60c6      	str	r6, [r0, #12]
 80094c4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80094c6:	68f3      	ldr	r3, [r6, #12]
 80094c8:	b183      	cbz	r3, 80094ec <_Balloc+0x50>
 80094ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80094cc:	68db      	ldr	r3, [r3, #12]
 80094ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80094d2:	b9b8      	cbnz	r0, 8009504 <_Balloc+0x68>
 80094d4:	2101      	movs	r1, #1
 80094d6:	fa01 f605 	lsl.w	r6, r1, r5
 80094da:	1d72      	adds	r2, r6, #5
 80094dc:	0092      	lsls	r2, r2, #2
 80094de:	4620      	mov	r0, r4
 80094e0:	f000 fc9d 	bl	8009e1e <_calloc_r>
 80094e4:	b160      	cbz	r0, 8009500 <_Balloc+0x64>
 80094e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80094ea:	e00e      	b.n	800950a <_Balloc+0x6e>
 80094ec:	2221      	movs	r2, #33	; 0x21
 80094ee:	2104      	movs	r1, #4
 80094f0:	4620      	mov	r0, r4
 80094f2:	f000 fc94 	bl	8009e1e <_calloc_r>
 80094f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80094f8:	60f0      	str	r0, [r6, #12]
 80094fa:	68db      	ldr	r3, [r3, #12]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d1e4      	bne.n	80094ca <_Balloc+0x2e>
 8009500:	2000      	movs	r0, #0
 8009502:	bd70      	pop	{r4, r5, r6, pc}
 8009504:	6802      	ldr	r2, [r0, #0]
 8009506:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800950a:	2300      	movs	r3, #0
 800950c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009510:	e7f7      	b.n	8009502 <_Balloc+0x66>
 8009512:	bf00      	nop
 8009514:	0800b126 	.word	0x0800b126
 8009518:	0800b224 	.word	0x0800b224

0800951c <_Bfree>:
 800951c:	b570      	push	{r4, r5, r6, lr}
 800951e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009520:	4605      	mov	r5, r0
 8009522:	460c      	mov	r4, r1
 8009524:	b976      	cbnz	r6, 8009544 <_Bfree+0x28>
 8009526:	2010      	movs	r0, #16
 8009528:	f7ff ff90 	bl	800944c <malloc>
 800952c:	4602      	mov	r2, r0
 800952e:	6268      	str	r0, [r5, #36]	; 0x24
 8009530:	b920      	cbnz	r0, 800953c <_Bfree+0x20>
 8009532:	4b09      	ldr	r3, [pc, #36]	; (8009558 <_Bfree+0x3c>)
 8009534:	4809      	ldr	r0, [pc, #36]	; (800955c <_Bfree+0x40>)
 8009536:	218a      	movs	r1, #138	; 0x8a
 8009538:	f000 ff00 	bl	800a33c <__assert_func>
 800953c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009540:	6006      	str	r6, [r0, #0]
 8009542:	60c6      	str	r6, [r0, #12]
 8009544:	b13c      	cbz	r4, 8009556 <_Bfree+0x3a>
 8009546:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009548:	6862      	ldr	r2, [r4, #4]
 800954a:	68db      	ldr	r3, [r3, #12]
 800954c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009550:	6021      	str	r1, [r4, #0]
 8009552:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009556:	bd70      	pop	{r4, r5, r6, pc}
 8009558:	0800b126 	.word	0x0800b126
 800955c:	0800b224 	.word	0x0800b224

08009560 <__multadd>:
 8009560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009564:	690d      	ldr	r5, [r1, #16]
 8009566:	4607      	mov	r7, r0
 8009568:	460c      	mov	r4, r1
 800956a:	461e      	mov	r6, r3
 800956c:	f101 0c14 	add.w	ip, r1, #20
 8009570:	2000      	movs	r0, #0
 8009572:	f8dc 3000 	ldr.w	r3, [ip]
 8009576:	b299      	uxth	r1, r3
 8009578:	fb02 6101 	mla	r1, r2, r1, r6
 800957c:	0c1e      	lsrs	r6, r3, #16
 800957e:	0c0b      	lsrs	r3, r1, #16
 8009580:	fb02 3306 	mla	r3, r2, r6, r3
 8009584:	b289      	uxth	r1, r1
 8009586:	3001      	adds	r0, #1
 8009588:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800958c:	4285      	cmp	r5, r0
 800958e:	f84c 1b04 	str.w	r1, [ip], #4
 8009592:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009596:	dcec      	bgt.n	8009572 <__multadd+0x12>
 8009598:	b30e      	cbz	r6, 80095de <__multadd+0x7e>
 800959a:	68a3      	ldr	r3, [r4, #8]
 800959c:	42ab      	cmp	r3, r5
 800959e:	dc19      	bgt.n	80095d4 <__multadd+0x74>
 80095a0:	6861      	ldr	r1, [r4, #4]
 80095a2:	4638      	mov	r0, r7
 80095a4:	3101      	adds	r1, #1
 80095a6:	f7ff ff79 	bl	800949c <_Balloc>
 80095aa:	4680      	mov	r8, r0
 80095ac:	b928      	cbnz	r0, 80095ba <__multadd+0x5a>
 80095ae:	4602      	mov	r2, r0
 80095b0:	4b0c      	ldr	r3, [pc, #48]	; (80095e4 <__multadd+0x84>)
 80095b2:	480d      	ldr	r0, [pc, #52]	; (80095e8 <__multadd+0x88>)
 80095b4:	21b5      	movs	r1, #181	; 0xb5
 80095b6:	f000 fec1 	bl	800a33c <__assert_func>
 80095ba:	6922      	ldr	r2, [r4, #16]
 80095bc:	3202      	adds	r2, #2
 80095be:	f104 010c 	add.w	r1, r4, #12
 80095c2:	0092      	lsls	r2, r2, #2
 80095c4:	300c      	adds	r0, #12
 80095c6:	f7ff ff5b 	bl	8009480 <memcpy>
 80095ca:	4621      	mov	r1, r4
 80095cc:	4638      	mov	r0, r7
 80095ce:	f7ff ffa5 	bl	800951c <_Bfree>
 80095d2:	4644      	mov	r4, r8
 80095d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80095d8:	3501      	adds	r5, #1
 80095da:	615e      	str	r6, [r3, #20]
 80095dc:	6125      	str	r5, [r4, #16]
 80095de:	4620      	mov	r0, r4
 80095e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095e4:	0800b198 	.word	0x0800b198
 80095e8:	0800b224 	.word	0x0800b224

080095ec <__s2b>:
 80095ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095f0:	460c      	mov	r4, r1
 80095f2:	4615      	mov	r5, r2
 80095f4:	461f      	mov	r7, r3
 80095f6:	2209      	movs	r2, #9
 80095f8:	3308      	adds	r3, #8
 80095fa:	4606      	mov	r6, r0
 80095fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8009600:	2100      	movs	r1, #0
 8009602:	2201      	movs	r2, #1
 8009604:	429a      	cmp	r2, r3
 8009606:	db09      	blt.n	800961c <__s2b+0x30>
 8009608:	4630      	mov	r0, r6
 800960a:	f7ff ff47 	bl	800949c <_Balloc>
 800960e:	b940      	cbnz	r0, 8009622 <__s2b+0x36>
 8009610:	4602      	mov	r2, r0
 8009612:	4b19      	ldr	r3, [pc, #100]	; (8009678 <__s2b+0x8c>)
 8009614:	4819      	ldr	r0, [pc, #100]	; (800967c <__s2b+0x90>)
 8009616:	21ce      	movs	r1, #206	; 0xce
 8009618:	f000 fe90 	bl	800a33c <__assert_func>
 800961c:	0052      	lsls	r2, r2, #1
 800961e:	3101      	adds	r1, #1
 8009620:	e7f0      	b.n	8009604 <__s2b+0x18>
 8009622:	9b08      	ldr	r3, [sp, #32]
 8009624:	6143      	str	r3, [r0, #20]
 8009626:	2d09      	cmp	r5, #9
 8009628:	f04f 0301 	mov.w	r3, #1
 800962c:	6103      	str	r3, [r0, #16]
 800962e:	dd16      	ble.n	800965e <__s2b+0x72>
 8009630:	f104 0909 	add.w	r9, r4, #9
 8009634:	46c8      	mov	r8, r9
 8009636:	442c      	add	r4, r5
 8009638:	f818 3b01 	ldrb.w	r3, [r8], #1
 800963c:	4601      	mov	r1, r0
 800963e:	3b30      	subs	r3, #48	; 0x30
 8009640:	220a      	movs	r2, #10
 8009642:	4630      	mov	r0, r6
 8009644:	f7ff ff8c 	bl	8009560 <__multadd>
 8009648:	45a0      	cmp	r8, r4
 800964a:	d1f5      	bne.n	8009638 <__s2b+0x4c>
 800964c:	f1a5 0408 	sub.w	r4, r5, #8
 8009650:	444c      	add	r4, r9
 8009652:	1b2d      	subs	r5, r5, r4
 8009654:	1963      	adds	r3, r4, r5
 8009656:	42bb      	cmp	r3, r7
 8009658:	db04      	blt.n	8009664 <__s2b+0x78>
 800965a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800965e:	340a      	adds	r4, #10
 8009660:	2509      	movs	r5, #9
 8009662:	e7f6      	b.n	8009652 <__s2b+0x66>
 8009664:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009668:	4601      	mov	r1, r0
 800966a:	3b30      	subs	r3, #48	; 0x30
 800966c:	220a      	movs	r2, #10
 800966e:	4630      	mov	r0, r6
 8009670:	f7ff ff76 	bl	8009560 <__multadd>
 8009674:	e7ee      	b.n	8009654 <__s2b+0x68>
 8009676:	bf00      	nop
 8009678:	0800b198 	.word	0x0800b198
 800967c:	0800b224 	.word	0x0800b224

08009680 <__hi0bits>:
 8009680:	0c03      	lsrs	r3, r0, #16
 8009682:	041b      	lsls	r3, r3, #16
 8009684:	b9d3      	cbnz	r3, 80096bc <__hi0bits+0x3c>
 8009686:	0400      	lsls	r0, r0, #16
 8009688:	2310      	movs	r3, #16
 800968a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800968e:	bf04      	itt	eq
 8009690:	0200      	lsleq	r0, r0, #8
 8009692:	3308      	addeq	r3, #8
 8009694:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009698:	bf04      	itt	eq
 800969a:	0100      	lsleq	r0, r0, #4
 800969c:	3304      	addeq	r3, #4
 800969e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80096a2:	bf04      	itt	eq
 80096a4:	0080      	lsleq	r0, r0, #2
 80096a6:	3302      	addeq	r3, #2
 80096a8:	2800      	cmp	r0, #0
 80096aa:	db05      	blt.n	80096b8 <__hi0bits+0x38>
 80096ac:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80096b0:	f103 0301 	add.w	r3, r3, #1
 80096b4:	bf08      	it	eq
 80096b6:	2320      	moveq	r3, #32
 80096b8:	4618      	mov	r0, r3
 80096ba:	4770      	bx	lr
 80096bc:	2300      	movs	r3, #0
 80096be:	e7e4      	b.n	800968a <__hi0bits+0xa>

080096c0 <__lo0bits>:
 80096c0:	6803      	ldr	r3, [r0, #0]
 80096c2:	f013 0207 	ands.w	r2, r3, #7
 80096c6:	4601      	mov	r1, r0
 80096c8:	d00b      	beq.n	80096e2 <__lo0bits+0x22>
 80096ca:	07da      	lsls	r2, r3, #31
 80096cc:	d423      	bmi.n	8009716 <__lo0bits+0x56>
 80096ce:	0798      	lsls	r0, r3, #30
 80096d0:	bf49      	itett	mi
 80096d2:	085b      	lsrmi	r3, r3, #1
 80096d4:	089b      	lsrpl	r3, r3, #2
 80096d6:	2001      	movmi	r0, #1
 80096d8:	600b      	strmi	r3, [r1, #0]
 80096da:	bf5c      	itt	pl
 80096dc:	600b      	strpl	r3, [r1, #0]
 80096de:	2002      	movpl	r0, #2
 80096e0:	4770      	bx	lr
 80096e2:	b298      	uxth	r0, r3
 80096e4:	b9a8      	cbnz	r0, 8009712 <__lo0bits+0x52>
 80096e6:	0c1b      	lsrs	r3, r3, #16
 80096e8:	2010      	movs	r0, #16
 80096ea:	b2da      	uxtb	r2, r3
 80096ec:	b90a      	cbnz	r2, 80096f2 <__lo0bits+0x32>
 80096ee:	3008      	adds	r0, #8
 80096f0:	0a1b      	lsrs	r3, r3, #8
 80096f2:	071a      	lsls	r2, r3, #28
 80096f4:	bf04      	itt	eq
 80096f6:	091b      	lsreq	r3, r3, #4
 80096f8:	3004      	addeq	r0, #4
 80096fa:	079a      	lsls	r2, r3, #30
 80096fc:	bf04      	itt	eq
 80096fe:	089b      	lsreq	r3, r3, #2
 8009700:	3002      	addeq	r0, #2
 8009702:	07da      	lsls	r2, r3, #31
 8009704:	d403      	bmi.n	800970e <__lo0bits+0x4e>
 8009706:	085b      	lsrs	r3, r3, #1
 8009708:	f100 0001 	add.w	r0, r0, #1
 800970c:	d005      	beq.n	800971a <__lo0bits+0x5a>
 800970e:	600b      	str	r3, [r1, #0]
 8009710:	4770      	bx	lr
 8009712:	4610      	mov	r0, r2
 8009714:	e7e9      	b.n	80096ea <__lo0bits+0x2a>
 8009716:	2000      	movs	r0, #0
 8009718:	4770      	bx	lr
 800971a:	2020      	movs	r0, #32
 800971c:	4770      	bx	lr
	...

08009720 <__i2b>:
 8009720:	b510      	push	{r4, lr}
 8009722:	460c      	mov	r4, r1
 8009724:	2101      	movs	r1, #1
 8009726:	f7ff feb9 	bl	800949c <_Balloc>
 800972a:	4602      	mov	r2, r0
 800972c:	b928      	cbnz	r0, 800973a <__i2b+0x1a>
 800972e:	4b05      	ldr	r3, [pc, #20]	; (8009744 <__i2b+0x24>)
 8009730:	4805      	ldr	r0, [pc, #20]	; (8009748 <__i2b+0x28>)
 8009732:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009736:	f000 fe01 	bl	800a33c <__assert_func>
 800973a:	2301      	movs	r3, #1
 800973c:	6144      	str	r4, [r0, #20]
 800973e:	6103      	str	r3, [r0, #16]
 8009740:	bd10      	pop	{r4, pc}
 8009742:	bf00      	nop
 8009744:	0800b198 	.word	0x0800b198
 8009748:	0800b224 	.word	0x0800b224

0800974c <__multiply>:
 800974c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009750:	4691      	mov	r9, r2
 8009752:	690a      	ldr	r2, [r1, #16]
 8009754:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009758:	429a      	cmp	r2, r3
 800975a:	bfb8      	it	lt
 800975c:	460b      	movlt	r3, r1
 800975e:	460c      	mov	r4, r1
 8009760:	bfbc      	itt	lt
 8009762:	464c      	movlt	r4, r9
 8009764:	4699      	movlt	r9, r3
 8009766:	6927      	ldr	r7, [r4, #16]
 8009768:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800976c:	68a3      	ldr	r3, [r4, #8]
 800976e:	6861      	ldr	r1, [r4, #4]
 8009770:	eb07 060a 	add.w	r6, r7, sl
 8009774:	42b3      	cmp	r3, r6
 8009776:	b085      	sub	sp, #20
 8009778:	bfb8      	it	lt
 800977a:	3101      	addlt	r1, #1
 800977c:	f7ff fe8e 	bl	800949c <_Balloc>
 8009780:	b930      	cbnz	r0, 8009790 <__multiply+0x44>
 8009782:	4602      	mov	r2, r0
 8009784:	4b44      	ldr	r3, [pc, #272]	; (8009898 <__multiply+0x14c>)
 8009786:	4845      	ldr	r0, [pc, #276]	; (800989c <__multiply+0x150>)
 8009788:	f240 115d 	movw	r1, #349	; 0x15d
 800978c:	f000 fdd6 	bl	800a33c <__assert_func>
 8009790:	f100 0514 	add.w	r5, r0, #20
 8009794:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009798:	462b      	mov	r3, r5
 800979a:	2200      	movs	r2, #0
 800979c:	4543      	cmp	r3, r8
 800979e:	d321      	bcc.n	80097e4 <__multiply+0x98>
 80097a0:	f104 0314 	add.w	r3, r4, #20
 80097a4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80097a8:	f109 0314 	add.w	r3, r9, #20
 80097ac:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80097b0:	9202      	str	r2, [sp, #8]
 80097b2:	1b3a      	subs	r2, r7, r4
 80097b4:	3a15      	subs	r2, #21
 80097b6:	f022 0203 	bic.w	r2, r2, #3
 80097ba:	3204      	adds	r2, #4
 80097bc:	f104 0115 	add.w	r1, r4, #21
 80097c0:	428f      	cmp	r7, r1
 80097c2:	bf38      	it	cc
 80097c4:	2204      	movcc	r2, #4
 80097c6:	9201      	str	r2, [sp, #4]
 80097c8:	9a02      	ldr	r2, [sp, #8]
 80097ca:	9303      	str	r3, [sp, #12]
 80097cc:	429a      	cmp	r2, r3
 80097ce:	d80c      	bhi.n	80097ea <__multiply+0x9e>
 80097d0:	2e00      	cmp	r6, #0
 80097d2:	dd03      	ble.n	80097dc <__multiply+0x90>
 80097d4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d05a      	beq.n	8009892 <__multiply+0x146>
 80097dc:	6106      	str	r6, [r0, #16]
 80097de:	b005      	add	sp, #20
 80097e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097e4:	f843 2b04 	str.w	r2, [r3], #4
 80097e8:	e7d8      	b.n	800979c <__multiply+0x50>
 80097ea:	f8b3 a000 	ldrh.w	sl, [r3]
 80097ee:	f1ba 0f00 	cmp.w	sl, #0
 80097f2:	d024      	beq.n	800983e <__multiply+0xf2>
 80097f4:	f104 0e14 	add.w	lr, r4, #20
 80097f8:	46a9      	mov	r9, r5
 80097fa:	f04f 0c00 	mov.w	ip, #0
 80097fe:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009802:	f8d9 1000 	ldr.w	r1, [r9]
 8009806:	fa1f fb82 	uxth.w	fp, r2
 800980a:	b289      	uxth	r1, r1
 800980c:	fb0a 110b 	mla	r1, sl, fp, r1
 8009810:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009814:	f8d9 2000 	ldr.w	r2, [r9]
 8009818:	4461      	add	r1, ip
 800981a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800981e:	fb0a c20b 	mla	r2, sl, fp, ip
 8009822:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009826:	b289      	uxth	r1, r1
 8009828:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800982c:	4577      	cmp	r7, lr
 800982e:	f849 1b04 	str.w	r1, [r9], #4
 8009832:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009836:	d8e2      	bhi.n	80097fe <__multiply+0xb2>
 8009838:	9a01      	ldr	r2, [sp, #4]
 800983a:	f845 c002 	str.w	ip, [r5, r2]
 800983e:	9a03      	ldr	r2, [sp, #12]
 8009840:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009844:	3304      	adds	r3, #4
 8009846:	f1b9 0f00 	cmp.w	r9, #0
 800984a:	d020      	beq.n	800988e <__multiply+0x142>
 800984c:	6829      	ldr	r1, [r5, #0]
 800984e:	f104 0c14 	add.w	ip, r4, #20
 8009852:	46ae      	mov	lr, r5
 8009854:	f04f 0a00 	mov.w	sl, #0
 8009858:	f8bc b000 	ldrh.w	fp, [ip]
 800985c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009860:	fb09 220b 	mla	r2, r9, fp, r2
 8009864:	4492      	add	sl, r2
 8009866:	b289      	uxth	r1, r1
 8009868:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800986c:	f84e 1b04 	str.w	r1, [lr], #4
 8009870:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009874:	f8be 1000 	ldrh.w	r1, [lr]
 8009878:	0c12      	lsrs	r2, r2, #16
 800987a:	fb09 1102 	mla	r1, r9, r2, r1
 800987e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009882:	4567      	cmp	r7, ip
 8009884:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009888:	d8e6      	bhi.n	8009858 <__multiply+0x10c>
 800988a:	9a01      	ldr	r2, [sp, #4]
 800988c:	50a9      	str	r1, [r5, r2]
 800988e:	3504      	adds	r5, #4
 8009890:	e79a      	b.n	80097c8 <__multiply+0x7c>
 8009892:	3e01      	subs	r6, #1
 8009894:	e79c      	b.n	80097d0 <__multiply+0x84>
 8009896:	bf00      	nop
 8009898:	0800b198 	.word	0x0800b198
 800989c:	0800b224 	.word	0x0800b224

080098a0 <__pow5mult>:
 80098a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098a4:	4615      	mov	r5, r2
 80098a6:	f012 0203 	ands.w	r2, r2, #3
 80098aa:	4606      	mov	r6, r0
 80098ac:	460f      	mov	r7, r1
 80098ae:	d007      	beq.n	80098c0 <__pow5mult+0x20>
 80098b0:	4c25      	ldr	r4, [pc, #148]	; (8009948 <__pow5mult+0xa8>)
 80098b2:	3a01      	subs	r2, #1
 80098b4:	2300      	movs	r3, #0
 80098b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80098ba:	f7ff fe51 	bl	8009560 <__multadd>
 80098be:	4607      	mov	r7, r0
 80098c0:	10ad      	asrs	r5, r5, #2
 80098c2:	d03d      	beq.n	8009940 <__pow5mult+0xa0>
 80098c4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80098c6:	b97c      	cbnz	r4, 80098e8 <__pow5mult+0x48>
 80098c8:	2010      	movs	r0, #16
 80098ca:	f7ff fdbf 	bl	800944c <malloc>
 80098ce:	4602      	mov	r2, r0
 80098d0:	6270      	str	r0, [r6, #36]	; 0x24
 80098d2:	b928      	cbnz	r0, 80098e0 <__pow5mult+0x40>
 80098d4:	4b1d      	ldr	r3, [pc, #116]	; (800994c <__pow5mult+0xac>)
 80098d6:	481e      	ldr	r0, [pc, #120]	; (8009950 <__pow5mult+0xb0>)
 80098d8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80098dc:	f000 fd2e 	bl	800a33c <__assert_func>
 80098e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80098e4:	6004      	str	r4, [r0, #0]
 80098e6:	60c4      	str	r4, [r0, #12]
 80098e8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80098ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80098f0:	b94c      	cbnz	r4, 8009906 <__pow5mult+0x66>
 80098f2:	f240 2171 	movw	r1, #625	; 0x271
 80098f6:	4630      	mov	r0, r6
 80098f8:	f7ff ff12 	bl	8009720 <__i2b>
 80098fc:	2300      	movs	r3, #0
 80098fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8009902:	4604      	mov	r4, r0
 8009904:	6003      	str	r3, [r0, #0]
 8009906:	f04f 0900 	mov.w	r9, #0
 800990a:	07eb      	lsls	r3, r5, #31
 800990c:	d50a      	bpl.n	8009924 <__pow5mult+0x84>
 800990e:	4639      	mov	r1, r7
 8009910:	4622      	mov	r2, r4
 8009912:	4630      	mov	r0, r6
 8009914:	f7ff ff1a 	bl	800974c <__multiply>
 8009918:	4639      	mov	r1, r7
 800991a:	4680      	mov	r8, r0
 800991c:	4630      	mov	r0, r6
 800991e:	f7ff fdfd 	bl	800951c <_Bfree>
 8009922:	4647      	mov	r7, r8
 8009924:	106d      	asrs	r5, r5, #1
 8009926:	d00b      	beq.n	8009940 <__pow5mult+0xa0>
 8009928:	6820      	ldr	r0, [r4, #0]
 800992a:	b938      	cbnz	r0, 800993c <__pow5mult+0x9c>
 800992c:	4622      	mov	r2, r4
 800992e:	4621      	mov	r1, r4
 8009930:	4630      	mov	r0, r6
 8009932:	f7ff ff0b 	bl	800974c <__multiply>
 8009936:	6020      	str	r0, [r4, #0]
 8009938:	f8c0 9000 	str.w	r9, [r0]
 800993c:	4604      	mov	r4, r0
 800993e:	e7e4      	b.n	800990a <__pow5mult+0x6a>
 8009940:	4638      	mov	r0, r7
 8009942:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009946:	bf00      	nop
 8009948:	0800b370 	.word	0x0800b370
 800994c:	0800b126 	.word	0x0800b126
 8009950:	0800b224 	.word	0x0800b224

08009954 <__lshift>:
 8009954:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009958:	460c      	mov	r4, r1
 800995a:	6849      	ldr	r1, [r1, #4]
 800995c:	6923      	ldr	r3, [r4, #16]
 800995e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009962:	68a3      	ldr	r3, [r4, #8]
 8009964:	4607      	mov	r7, r0
 8009966:	4691      	mov	r9, r2
 8009968:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800996c:	f108 0601 	add.w	r6, r8, #1
 8009970:	42b3      	cmp	r3, r6
 8009972:	db0b      	blt.n	800998c <__lshift+0x38>
 8009974:	4638      	mov	r0, r7
 8009976:	f7ff fd91 	bl	800949c <_Balloc>
 800997a:	4605      	mov	r5, r0
 800997c:	b948      	cbnz	r0, 8009992 <__lshift+0x3e>
 800997e:	4602      	mov	r2, r0
 8009980:	4b2a      	ldr	r3, [pc, #168]	; (8009a2c <__lshift+0xd8>)
 8009982:	482b      	ldr	r0, [pc, #172]	; (8009a30 <__lshift+0xdc>)
 8009984:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009988:	f000 fcd8 	bl	800a33c <__assert_func>
 800998c:	3101      	adds	r1, #1
 800998e:	005b      	lsls	r3, r3, #1
 8009990:	e7ee      	b.n	8009970 <__lshift+0x1c>
 8009992:	2300      	movs	r3, #0
 8009994:	f100 0114 	add.w	r1, r0, #20
 8009998:	f100 0210 	add.w	r2, r0, #16
 800999c:	4618      	mov	r0, r3
 800999e:	4553      	cmp	r3, sl
 80099a0:	db37      	blt.n	8009a12 <__lshift+0xbe>
 80099a2:	6920      	ldr	r0, [r4, #16]
 80099a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80099a8:	f104 0314 	add.w	r3, r4, #20
 80099ac:	f019 091f 	ands.w	r9, r9, #31
 80099b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80099b4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80099b8:	d02f      	beq.n	8009a1a <__lshift+0xc6>
 80099ba:	f1c9 0e20 	rsb	lr, r9, #32
 80099be:	468a      	mov	sl, r1
 80099c0:	f04f 0c00 	mov.w	ip, #0
 80099c4:	681a      	ldr	r2, [r3, #0]
 80099c6:	fa02 f209 	lsl.w	r2, r2, r9
 80099ca:	ea42 020c 	orr.w	r2, r2, ip
 80099ce:	f84a 2b04 	str.w	r2, [sl], #4
 80099d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80099d6:	4298      	cmp	r0, r3
 80099d8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80099dc:	d8f2      	bhi.n	80099c4 <__lshift+0x70>
 80099de:	1b03      	subs	r3, r0, r4
 80099e0:	3b15      	subs	r3, #21
 80099e2:	f023 0303 	bic.w	r3, r3, #3
 80099e6:	3304      	adds	r3, #4
 80099e8:	f104 0215 	add.w	r2, r4, #21
 80099ec:	4290      	cmp	r0, r2
 80099ee:	bf38      	it	cc
 80099f0:	2304      	movcc	r3, #4
 80099f2:	f841 c003 	str.w	ip, [r1, r3]
 80099f6:	f1bc 0f00 	cmp.w	ip, #0
 80099fa:	d001      	beq.n	8009a00 <__lshift+0xac>
 80099fc:	f108 0602 	add.w	r6, r8, #2
 8009a00:	3e01      	subs	r6, #1
 8009a02:	4638      	mov	r0, r7
 8009a04:	612e      	str	r6, [r5, #16]
 8009a06:	4621      	mov	r1, r4
 8009a08:	f7ff fd88 	bl	800951c <_Bfree>
 8009a0c:	4628      	mov	r0, r5
 8009a0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a12:	f842 0f04 	str.w	r0, [r2, #4]!
 8009a16:	3301      	adds	r3, #1
 8009a18:	e7c1      	b.n	800999e <__lshift+0x4a>
 8009a1a:	3904      	subs	r1, #4
 8009a1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a20:	f841 2f04 	str.w	r2, [r1, #4]!
 8009a24:	4298      	cmp	r0, r3
 8009a26:	d8f9      	bhi.n	8009a1c <__lshift+0xc8>
 8009a28:	e7ea      	b.n	8009a00 <__lshift+0xac>
 8009a2a:	bf00      	nop
 8009a2c:	0800b198 	.word	0x0800b198
 8009a30:	0800b224 	.word	0x0800b224

08009a34 <__mcmp>:
 8009a34:	b530      	push	{r4, r5, lr}
 8009a36:	6902      	ldr	r2, [r0, #16]
 8009a38:	690c      	ldr	r4, [r1, #16]
 8009a3a:	1b12      	subs	r2, r2, r4
 8009a3c:	d10e      	bne.n	8009a5c <__mcmp+0x28>
 8009a3e:	f100 0314 	add.w	r3, r0, #20
 8009a42:	3114      	adds	r1, #20
 8009a44:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009a48:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009a4c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009a50:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009a54:	42a5      	cmp	r5, r4
 8009a56:	d003      	beq.n	8009a60 <__mcmp+0x2c>
 8009a58:	d305      	bcc.n	8009a66 <__mcmp+0x32>
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	4610      	mov	r0, r2
 8009a5e:	bd30      	pop	{r4, r5, pc}
 8009a60:	4283      	cmp	r3, r0
 8009a62:	d3f3      	bcc.n	8009a4c <__mcmp+0x18>
 8009a64:	e7fa      	b.n	8009a5c <__mcmp+0x28>
 8009a66:	f04f 32ff 	mov.w	r2, #4294967295
 8009a6a:	e7f7      	b.n	8009a5c <__mcmp+0x28>

08009a6c <__mdiff>:
 8009a6c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a70:	460c      	mov	r4, r1
 8009a72:	4606      	mov	r6, r0
 8009a74:	4611      	mov	r1, r2
 8009a76:	4620      	mov	r0, r4
 8009a78:	4690      	mov	r8, r2
 8009a7a:	f7ff ffdb 	bl	8009a34 <__mcmp>
 8009a7e:	1e05      	subs	r5, r0, #0
 8009a80:	d110      	bne.n	8009aa4 <__mdiff+0x38>
 8009a82:	4629      	mov	r1, r5
 8009a84:	4630      	mov	r0, r6
 8009a86:	f7ff fd09 	bl	800949c <_Balloc>
 8009a8a:	b930      	cbnz	r0, 8009a9a <__mdiff+0x2e>
 8009a8c:	4b3a      	ldr	r3, [pc, #232]	; (8009b78 <__mdiff+0x10c>)
 8009a8e:	4602      	mov	r2, r0
 8009a90:	f240 2132 	movw	r1, #562	; 0x232
 8009a94:	4839      	ldr	r0, [pc, #228]	; (8009b7c <__mdiff+0x110>)
 8009a96:	f000 fc51 	bl	800a33c <__assert_func>
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009aa0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009aa4:	bfa4      	itt	ge
 8009aa6:	4643      	movge	r3, r8
 8009aa8:	46a0      	movge	r8, r4
 8009aaa:	4630      	mov	r0, r6
 8009aac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009ab0:	bfa6      	itte	ge
 8009ab2:	461c      	movge	r4, r3
 8009ab4:	2500      	movge	r5, #0
 8009ab6:	2501      	movlt	r5, #1
 8009ab8:	f7ff fcf0 	bl	800949c <_Balloc>
 8009abc:	b920      	cbnz	r0, 8009ac8 <__mdiff+0x5c>
 8009abe:	4b2e      	ldr	r3, [pc, #184]	; (8009b78 <__mdiff+0x10c>)
 8009ac0:	4602      	mov	r2, r0
 8009ac2:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009ac6:	e7e5      	b.n	8009a94 <__mdiff+0x28>
 8009ac8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009acc:	6926      	ldr	r6, [r4, #16]
 8009ace:	60c5      	str	r5, [r0, #12]
 8009ad0:	f104 0914 	add.w	r9, r4, #20
 8009ad4:	f108 0514 	add.w	r5, r8, #20
 8009ad8:	f100 0e14 	add.w	lr, r0, #20
 8009adc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009ae0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009ae4:	f108 0210 	add.w	r2, r8, #16
 8009ae8:	46f2      	mov	sl, lr
 8009aea:	2100      	movs	r1, #0
 8009aec:	f859 3b04 	ldr.w	r3, [r9], #4
 8009af0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009af4:	fa1f f883 	uxth.w	r8, r3
 8009af8:	fa11 f18b 	uxtah	r1, r1, fp
 8009afc:	0c1b      	lsrs	r3, r3, #16
 8009afe:	eba1 0808 	sub.w	r8, r1, r8
 8009b02:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009b06:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009b0a:	fa1f f888 	uxth.w	r8, r8
 8009b0e:	1419      	asrs	r1, r3, #16
 8009b10:	454e      	cmp	r6, r9
 8009b12:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009b16:	f84a 3b04 	str.w	r3, [sl], #4
 8009b1a:	d8e7      	bhi.n	8009aec <__mdiff+0x80>
 8009b1c:	1b33      	subs	r3, r6, r4
 8009b1e:	3b15      	subs	r3, #21
 8009b20:	f023 0303 	bic.w	r3, r3, #3
 8009b24:	3304      	adds	r3, #4
 8009b26:	3415      	adds	r4, #21
 8009b28:	42a6      	cmp	r6, r4
 8009b2a:	bf38      	it	cc
 8009b2c:	2304      	movcc	r3, #4
 8009b2e:	441d      	add	r5, r3
 8009b30:	4473      	add	r3, lr
 8009b32:	469e      	mov	lr, r3
 8009b34:	462e      	mov	r6, r5
 8009b36:	4566      	cmp	r6, ip
 8009b38:	d30e      	bcc.n	8009b58 <__mdiff+0xec>
 8009b3a:	f10c 0203 	add.w	r2, ip, #3
 8009b3e:	1b52      	subs	r2, r2, r5
 8009b40:	f022 0203 	bic.w	r2, r2, #3
 8009b44:	3d03      	subs	r5, #3
 8009b46:	45ac      	cmp	ip, r5
 8009b48:	bf38      	it	cc
 8009b4a:	2200      	movcc	r2, #0
 8009b4c:	441a      	add	r2, r3
 8009b4e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009b52:	b17b      	cbz	r3, 8009b74 <__mdiff+0x108>
 8009b54:	6107      	str	r7, [r0, #16]
 8009b56:	e7a3      	b.n	8009aa0 <__mdiff+0x34>
 8009b58:	f856 8b04 	ldr.w	r8, [r6], #4
 8009b5c:	fa11 f288 	uxtah	r2, r1, r8
 8009b60:	1414      	asrs	r4, r2, #16
 8009b62:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009b66:	b292      	uxth	r2, r2
 8009b68:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009b6c:	f84e 2b04 	str.w	r2, [lr], #4
 8009b70:	1421      	asrs	r1, r4, #16
 8009b72:	e7e0      	b.n	8009b36 <__mdiff+0xca>
 8009b74:	3f01      	subs	r7, #1
 8009b76:	e7ea      	b.n	8009b4e <__mdiff+0xe2>
 8009b78:	0800b198 	.word	0x0800b198
 8009b7c:	0800b224 	.word	0x0800b224

08009b80 <__ulp>:
 8009b80:	b082      	sub	sp, #8
 8009b82:	ed8d 0b00 	vstr	d0, [sp]
 8009b86:	9b01      	ldr	r3, [sp, #4]
 8009b88:	4912      	ldr	r1, [pc, #72]	; (8009bd4 <__ulp+0x54>)
 8009b8a:	4019      	ands	r1, r3
 8009b8c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009b90:	2900      	cmp	r1, #0
 8009b92:	dd05      	ble.n	8009ba0 <__ulp+0x20>
 8009b94:	2200      	movs	r2, #0
 8009b96:	460b      	mov	r3, r1
 8009b98:	ec43 2b10 	vmov	d0, r2, r3
 8009b9c:	b002      	add	sp, #8
 8009b9e:	4770      	bx	lr
 8009ba0:	4249      	negs	r1, r1
 8009ba2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009ba6:	ea4f 5021 	mov.w	r0, r1, asr #20
 8009baa:	f04f 0200 	mov.w	r2, #0
 8009bae:	f04f 0300 	mov.w	r3, #0
 8009bb2:	da04      	bge.n	8009bbe <__ulp+0x3e>
 8009bb4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009bb8:	fa41 f300 	asr.w	r3, r1, r0
 8009bbc:	e7ec      	b.n	8009b98 <__ulp+0x18>
 8009bbe:	f1a0 0114 	sub.w	r1, r0, #20
 8009bc2:	291e      	cmp	r1, #30
 8009bc4:	bfda      	itte	le
 8009bc6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009bca:	fa20 f101 	lsrle.w	r1, r0, r1
 8009bce:	2101      	movgt	r1, #1
 8009bd0:	460a      	mov	r2, r1
 8009bd2:	e7e1      	b.n	8009b98 <__ulp+0x18>
 8009bd4:	7ff00000 	.word	0x7ff00000

08009bd8 <__b2d>:
 8009bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bda:	6905      	ldr	r5, [r0, #16]
 8009bdc:	f100 0714 	add.w	r7, r0, #20
 8009be0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009be4:	1f2e      	subs	r6, r5, #4
 8009be6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009bea:	4620      	mov	r0, r4
 8009bec:	f7ff fd48 	bl	8009680 <__hi0bits>
 8009bf0:	f1c0 0320 	rsb	r3, r0, #32
 8009bf4:	280a      	cmp	r0, #10
 8009bf6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009c74 <__b2d+0x9c>
 8009bfa:	600b      	str	r3, [r1, #0]
 8009bfc:	dc14      	bgt.n	8009c28 <__b2d+0x50>
 8009bfe:	f1c0 0e0b 	rsb	lr, r0, #11
 8009c02:	fa24 f10e 	lsr.w	r1, r4, lr
 8009c06:	42b7      	cmp	r7, r6
 8009c08:	ea41 030c 	orr.w	r3, r1, ip
 8009c0c:	bf34      	ite	cc
 8009c0e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009c12:	2100      	movcs	r1, #0
 8009c14:	3015      	adds	r0, #21
 8009c16:	fa04 f000 	lsl.w	r0, r4, r0
 8009c1a:	fa21 f10e 	lsr.w	r1, r1, lr
 8009c1e:	ea40 0201 	orr.w	r2, r0, r1
 8009c22:	ec43 2b10 	vmov	d0, r2, r3
 8009c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c28:	42b7      	cmp	r7, r6
 8009c2a:	bf3a      	itte	cc
 8009c2c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009c30:	f1a5 0608 	subcc.w	r6, r5, #8
 8009c34:	2100      	movcs	r1, #0
 8009c36:	380b      	subs	r0, #11
 8009c38:	d017      	beq.n	8009c6a <__b2d+0x92>
 8009c3a:	f1c0 0c20 	rsb	ip, r0, #32
 8009c3e:	fa04 f500 	lsl.w	r5, r4, r0
 8009c42:	42be      	cmp	r6, r7
 8009c44:	fa21 f40c 	lsr.w	r4, r1, ip
 8009c48:	ea45 0504 	orr.w	r5, r5, r4
 8009c4c:	bf8c      	ite	hi
 8009c4e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009c52:	2400      	movls	r4, #0
 8009c54:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009c58:	fa01 f000 	lsl.w	r0, r1, r0
 8009c5c:	fa24 f40c 	lsr.w	r4, r4, ip
 8009c60:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009c64:	ea40 0204 	orr.w	r2, r0, r4
 8009c68:	e7db      	b.n	8009c22 <__b2d+0x4a>
 8009c6a:	ea44 030c 	orr.w	r3, r4, ip
 8009c6e:	460a      	mov	r2, r1
 8009c70:	e7d7      	b.n	8009c22 <__b2d+0x4a>
 8009c72:	bf00      	nop
 8009c74:	3ff00000 	.word	0x3ff00000

08009c78 <__d2b>:
 8009c78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009c7c:	4689      	mov	r9, r1
 8009c7e:	2101      	movs	r1, #1
 8009c80:	ec57 6b10 	vmov	r6, r7, d0
 8009c84:	4690      	mov	r8, r2
 8009c86:	f7ff fc09 	bl	800949c <_Balloc>
 8009c8a:	4604      	mov	r4, r0
 8009c8c:	b930      	cbnz	r0, 8009c9c <__d2b+0x24>
 8009c8e:	4602      	mov	r2, r0
 8009c90:	4b25      	ldr	r3, [pc, #148]	; (8009d28 <__d2b+0xb0>)
 8009c92:	4826      	ldr	r0, [pc, #152]	; (8009d2c <__d2b+0xb4>)
 8009c94:	f240 310a 	movw	r1, #778	; 0x30a
 8009c98:	f000 fb50 	bl	800a33c <__assert_func>
 8009c9c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009ca0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009ca4:	bb35      	cbnz	r5, 8009cf4 <__d2b+0x7c>
 8009ca6:	2e00      	cmp	r6, #0
 8009ca8:	9301      	str	r3, [sp, #4]
 8009caa:	d028      	beq.n	8009cfe <__d2b+0x86>
 8009cac:	4668      	mov	r0, sp
 8009cae:	9600      	str	r6, [sp, #0]
 8009cb0:	f7ff fd06 	bl	80096c0 <__lo0bits>
 8009cb4:	9900      	ldr	r1, [sp, #0]
 8009cb6:	b300      	cbz	r0, 8009cfa <__d2b+0x82>
 8009cb8:	9a01      	ldr	r2, [sp, #4]
 8009cba:	f1c0 0320 	rsb	r3, r0, #32
 8009cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8009cc2:	430b      	orrs	r3, r1
 8009cc4:	40c2      	lsrs	r2, r0
 8009cc6:	6163      	str	r3, [r4, #20]
 8009cc8:	9201      	str	r2, [sp, #4]
 8009cca:	9b01      	ldr	r3, [sp, #4]
 8009ccc:	61a3      	str	r3, [r4, #24]
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	bf14      	ite	ne
 8009cd2:	2202      	movne	r2, #2
 8009cd4:	2201      	moveq	r2, #1
 8009cd6:	6122      	str	r2, [r4, #16]
 8009cd8:	b1d5      	cbz	r5, 8009d10 <__d2b+0x98>
 8009cda:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009cde:	4405      	add	r5, r0
 8009ce0:	f8c9 5000 	str.w	r5, [r9]
 8009ce4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009ce8:	f8c8 0000 	str.w	r0, [r8]
 8009cec:	4620      	mov	r0, r4
 8009cee:	b003      	add	sp, #12
 8009cf0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009cf4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009cf8:	e7d5      	b.n	8009ca6 <__d2b+0x2e>
 8009cfa:	6161      	str	r1, [r4, #20]
 8009cfc:	e7e5      	b.n	8009cca <__d2b+0x52>
 8009cfe:	a801      	add	r0, sp, #4
 8009d00:	f7ff fcde 	bl	80096c0 <__lo0bits>
 8009d04:	9b01      	ldr	r3, [sp, #4]
 8009d06:	6163      	str	r3, [r4, #20]
 8009d08:	2201      	movs	r2, #1
 8009d0a:	6122      	str	r2, [r4, #16]
 8009d0c:	3020      	adds	r0, #32
 8009d0e:	e7e3      	b.n	8009cd8 <__d2b+0x60>
 8009d10:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009d14:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009d18:	f8c9 0000 	str.w	r0, [r9]
 8009d1c:	6918      	ldr	r0, [r3, #16]
 8009d1e:	f7ff fcaf 	bl	8009680 <__hi0bits>
 8009d22:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009d26:	e7df      	b.n	8009ce8 <__d2b+0x70>
 8009d28:	0800b198 	.word	0x0800b198
 8009d2c:	0800b224 	.word	0x0800b224

08009d30 <__ratio>:
 8009d30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d34:	4688      	mov	r8, r1
 8009d36:	4669      	mov	r1, sp
 8009d38:	4681      	mov	r9, r0
 8009d3a:	f7ff ff4d 	bl	8009bd8 <__b2d>
 8009d3e:	a901      	add	r1, sp, #4
 8009d40:	4640      	mov	r0, r8
 8009d42:	ec55 4b10 	vmov	r4, r5, d0
 8009d46:	f7ff ff47 	bl	8009bd8 <__b2d>
 8009d4a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009d4e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009d52:	eba3 0c02 	sub.w	ip, r3, r2
 8009d56:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009d5a:	1a9b      	subs	r3, r3, r2
 8009d5c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009d60:	ec51 0b10 	vmov	r0, r1, d0
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	bfd6      	itet	le
 8009d68:	460a      	movle	r2, r1
 8009d6a:	462a      	movgt	r2, r5
 8009d6c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009d70:	468b      	mov	fp, r1
 8009d72:	462f      	mov	r7, r5
 8009d74:	bfd4      	ite	le
 8009d76:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009d7a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009d7e:	4620      	mov	r0, r4
 8009d80:	ee10 2a10 	vmov	r2, s0
 8009d84:	465b      	mov	r3, fp
 8009d86:	4639      	mov	r1, r7
 8009d88:	f7f6 fea0 	bl	8000acc <__aeabi_ddiv>
 8009d8c:	ec41 0b10 	vmov	d0, r0, r1
 8009d90:	b003      	add	sp, #12
 8009d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009d96 <__copybits>:
 8009d96:	3901      	subs	r1, #1
 8009d98:	b570      	push	{r4, r5, r6, lr}
 8009d9a:	1149      	asrs	r1, r1, #5
 8009d9c:	6914      	ldr	r4, [r2, #16]
 8009d9e:	3101      	adds	r1, #1
 8009da0:	f102 0314 	add.w	r3, r2, #20
 8009da4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009da8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009dac:	1f05      	subs	r5, r0, #4
 8009dae:	42a3      	cmp	r3, r4
 8009db0:	d30c      	bcc.n	8009dcc <__copybits+0x36>
 8009db2:	1aa3      	subs	r3, r4, r2
 8009db4:	3b11      	subs	r3, #17
 8009db6:	f023 0303 	bic.w	r3, r3, #3
 8009dba:	3211      	adds	r2, #17
 8009dbc:	42a2      	cmp	r2, r4
 8009dbe:	bf88      	it	hi
 8009dc0:	2300      	movhi	r3, #0
 8009dc2:	4418      	add	r0, r3
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	4288      	cmp	r0, r1
 8009dc8:	d305      	bcc.n	8009dd6 <__copybits+0x40>
 8009dca:	bd70      	pop	{r4, r5, r6, pc}
 8009dcc:	f853 6b04 	ldr.w	r6, [r3], #4
 8009dd0:	f845 6f04 	str.w	r6, [r5, #4]!
 8009dd4:	e7eb      	b.n	8009dae <__copybits+0x18>
 8009dd6:	f840 3b04 	str.w	r3, [r0], #4
 8009dda:	e7f4      	b.n	8009dc6 <__copybits+0x30>

08009ddc <__any_on>:
 8009ddc:	f100 0214 	add.w	r2, r0, #20
 8009de0:	6900      	ldr	r0, [r0, #16]
 8009de2:	114b      	asrs	r3, r1, #5
 8009de4:	4298      	cmp	r0, r3
 8009de6:	b510      	push	{r4, lr}
 8009de8:	db11      	blt.n	8009e0e <__any_on+0x32>
 8009dea:	dd0a      	ble.n	8009e02 <__any_on+0x26>
 8009dec:	f011 011f 	ands.w	r1, r1, #31
 8009df0:	d007      	beq.n	8009e02 <__any_on+0x26>
 8009df2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009df6:	fa24 f001 	lsr.w	r0, r4, r1
 8009dfa:	fa00 f101 	lsl.w	r1, r0, r1
 8009dfe:	428c      	cmp	r4, r1
 8009e00:	d10b      	bne.n	8009e1a <__any_on+0x3e>
 8009e02:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009e06:	4293      	cmp	r3, r2
 8009e08:	d803      	bhi.n	8009e12 <__any_on+0x36>
 8009e0a:	2000      	movs	r0, #0
 8009e0c:	bd10      	pop	{r4, pc}
 8009e0e:	4603      	mov	r3, r0
 8009e10:	e7f7      	b.n	8009e02 <__any_on+0x26>
 8009e12:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009e16:	2900      	cmp	r1, #0
 8009e18:	d0f5      	beq.n	8009e06 <__any_on+0x2a>
 8009e1a:	2001      	movs	r0, #1
 8009e1c:	e7f6      	b.n	8009e0c <__any_on+0x30>

08009e1e <_calloc_r>:
 8009e1e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009e20:	fba1 2402 	umull	r2, r4, r1, r2
 8009e24:	b94c      	cbnz	r4, 8009e3a <_calloc_r+0x1c>
 8009e26:	4611      	mov	r1, r2
 8009e28:	9201      	str	r2, [sp, #4]
 8009e2a:	f000 f87b 	bl	8009f24 <_malloc_r>
 8009e2e:	9a01      	ldr	r2, [sp, #4]
 8009e30:	4605      	mov	r5, r0
 8009e32:	b930      	cbnz	r0, 8009e42 <_calloc_r+0x24>
 8009e34:	4628      	mov	r0, r5
 8009e36:	b003      	add	sp, #12
 8009e38:	bd30      	pop	{r4, r5, pc}
 8009e3a:	220c      	movs	r2, #12
 8009e3c:	6002      	str	r2, [r0, #0]
 8009e3e:	2500      	movs	r5, #0
 8009e40:	e7f8      	b.n	8009e34 <_calloc_r+0x16>
 8009e42:	4621      	mov	r1, r4
 8009e44:	f7fc fbbe 	bl	80065c4 <memset>
 8009e48:	e7f4      	b.n	8009e34 <_calloc_r+0x16>
	...

08009e4c <_free_r>:
 8009e4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009e4e:	2900      	cmp	r1, #0
 8009e50:	d044      	beq.n	8009edc <_free_r+0x90>
 8009e52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e56:	9001      	str	r0, [sp, #4]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	f1a1 0404 	sub.w	r4, r1, #4
 8009e5e:	bfb8      	it	lt
 8009e60:	18e4      	addlt	r4, r4, r3
 8009e62:	f000 fab5 	bl	800a3d0 <__malloc_lock>
 8009e66:	4a1e      	ldr	r2, [pc, #120]	; (8009ee0 <_free_r+0x94>)
 8009e68:	9801      	ldr	r0, [sp, #4]
 8009e6a:	6813      	ldr	r3, [r2, #0]
 8009e6c:	b933      	cbnz	r3, 8009e7c <_free_r+0x30>
 8009e6e:	6063      	str	r3, [r4, #4]
 8009e70:	6014      	str	r4, [r2, #0]
 8009e72:	b003      	add	sp, #12
 8009e74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009e78:	f000 bab0 	b.w	800a3dc <__malloc_unlock>
 8009e7c:	42a3      	cmp	r3, r4
 8009e7e:	d908      	bls.n	8009e92 <_free_r+0x46>
 8009e80:	6825      	ldr	r5, [r4, #0]
 8009e82:	1961      	adds	r1, r4, r5
 8009e84:	428b      	cmp	r3, r1
 8009e86:	bf01      	itttt	eq
 8009e88:	6819      	ldreq	r1, [r3, #0]
 8009e8a:	685b      	ldreq	r3, [r3, #4]
 8009e8c:	1949      	addeq	r1, r1, r5
 8009e8e:	6021      	streq	r1, [r4, #0]
 8009e90:	e7ed      	b.n	8009e6e <_free_r+0x22>
 8009e92:	461a      	mov	r2, r3
 8009e94:	685b      	ldr	r3, [r3, #4]
 8009e96:	b10b      	cbz	r3, 8009e9c <_free_r+0x50>
 8009e98:	42a3      	cmp	r3, r4
 8009e9a:	d9fa      	bls.n	8009e92 <_free_r+0x46>
 8009e9c:	6811      	ldr	r1, [r2, #0]
 8009e9e:	1855      	adds	r5, r2, r1
 8009ea0:	42a5      	cmp	r5, r4
 8009ea2:	d10b      	bne.n	8009ebc <_free_r+0x70>
 8009ea4:	6824      	ldr	r4, [r4, #0]
 8009ea6:	4421      	add	r1, r4
 8009ea8:	1854      	adds	r4, r2, r1
 8009eaa:	42a3      	cmp	r3, r4
 8009eac:	6011      	str	r1, [r2, #0]
 8009eae:	d1e0      	bne.n	8009e72 <_free_r+0x26>
 8009eb0:	681c      	ldr	r4, [r3, #0]
 8009eb2:	685b      	ldr	r3, [r3, #4]
 8009eb4:	6053      	str	r3, [r2, #4]
 8009eb6:	4421      	add	r1, r4
 8009eb8:	6011      	str	r1, [r2, #0]
 8009eba:	e7da      	b.n	8009e72 <_free_r+0x26>
 8009ebc:	d902      	bls.n	8009ec4 <_free_r+0x78>
 8009ebe:	230c      	movs	r3, #12
 8009ec0:	6003      	str	r3, [r0, #0]
 8009ec2:	e7d6      	b.n	8009e72 <_free_r+0x26>
 8009ec4:	6825      	ldr	r5, [r4, #0]
 8009ec6:	1961      	adds	r1, r4, r5
 8009ec8:	428b      	cmp	r3, r1
 8009eca:	bf04      	itt	eq
 8009ecc:	6819      	ldreq	r1, [r3, #0]
 8009ece:	685b      	ldreq	r3, [r3, #4]
 8009ed0:	6063      	str	r3, [r4, #4]
 8009ed2:	bf04      	itt	eq
 8009ed4:	1949      	addeq	r1, r1, r5
 8009ed6:	6021      	streq	r1, [r4, #0]
 8009ed8:	6054      	str	r4, [r2, #4]
 8009eda:	e7ca      	b.n	8009e72 <_free_r+0x26>
 8009edc:	b003      	add	sp, #12
 8009ede:	bd30      	pop	{r4, r5, pc}
 8009ee0:	200014b0 	.word	0x200014b0

08009ee4 <sbrk_aligned>:
 8009ee4:	b570      	push	{r4, r5, r6, lr}
 8009ee6:	4e0e      	ldr	r6, [pc, #56]	; (8009f20 <sbrk_aligned+0x3c>)
 8009ee8:	460c      	mov	r4, r1
 8009eea:	6831      	ldr	r1, [r6, #0]
 8009eec:	4605      	mov	r5, r0
 8009eee:	b911      	cbnz	r1, 8009ef6 <sbrk_aligned+0x12>
 8009ef0:	f000 f9f2 	bl	800a2d8 <_sbrk_r>
 8009ef4:	6030      	str	r0, [r6, #0]
 8009ef6:	4621      	mov	r1, r4
 8009ef8:	4628      	mov	r0, r5
 8009efa:	f000 f9ed 	bl	800a2d8 <_sbrk_r>
 8009efe:	1c43      	adds	r3, r0, #1
 8009f00:	d00a      	beq.n	8009f18 <sbrk_aligned+0x34>
 8009f02:	1cc4      	adds	r4, r0, #3
 8009f04:	f024 0403 	bic.w	r4, r4, #3
 8009f08:	42a0      	cmp	r0, r4
 8009f0a:	d007      	beq.n	8009f1c <sbrk_aligned+0x38>
 8009f0c:	1a21      	subs	r1, r4, r0
 8009f0e:	4628      	mov	r0, r5
 8009f10:	f000 f9e2 	bl	800a2d8 <_sbrk_r>
 8009f14:	3001      	adds	r0, #1
 8009f16:	d101      	bne.n	8009f1c <sbrk_aligned+0x38>
 8009f18:	f04f 34ff 	mov.w	r4, #4294967295
 8009f1c:	4620      	mov	r0, r4
 8009f1e:	bd70      	pop	{r4, r5, r6, pc}
 8009f20:	200014b4 	.word	0x200014b4

08009f24 <_malloc_r>:
 8009f24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f28:	1ccd      	adds	r5, r1, #3
 8009f2a:	f025 0503 	bic.w	r5, r5, #3
 8009f2e:	3508      	adds	r5, #8
 8009f30:	2d0c      	cmp	r5, #12
 8009f32:	bf38      	it	cc
 8009f34:	250c      	movcc	r5, #12
 8009f36:	2d00      	cmp	r5, #0
 8009f38:	4607      	mov	r7, r0
 8009f3a:	db01      	blt.n	8009f40 <_malloc_r+0x1c>
 8009f3c:	42a9      	cmp	r1, r5
 8009f3e:	d905      	bls.n	8009f4c <_malloc_r+0x28>
 8009f40:	230c      	movs	r3, #12
 8009f42:	603b      	str	r3, [r7, #0]
 8009f44:	2600      	movs	r6, #0
 8009f46:	4630      	mov	r0, r6
 8009f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f4c:	4e2e      	ldr	r6, [pc, #184]	; (800a008 <_malloc_r+0xe4>)
 8009f4e:	f000 fa3f 	bl	800a3d0 <__malloc_lock>
 8009f52:	6833      	ldr	r3, [r6, #0]
 8009f54:	461c      	mov	r4, r3
 8009f56:	bb34      	cbnz	r4, 8009fa6 <_malloc_r+0x82>
 8009f58:	4629      	mov	r1, r5
 8009f5a:	4638      	mov	r0, r7
 8009f5c:	f7ff ffc2 	bl	8009ee4 <sbrk_aligned>
 8009f60:	1c43      	adds	r3, r0, #1
 8009f62:	4604      	mov	r4, r0
 8009f64:	d14d      	bne.n	800a002 <_malloc_r+0xde>
 8009f66:	6834      	ldr	r4, [r6, #0]
 8009f68:	4626      	mov	r6, r4
 8009f6a:	2e00      	cmp	r6, #0
 8009f6c:	d140      	bne.n	8009ff0 <_malloc_r+0xcc>
 8009f6e:	6823      	ldr	r3, [r4, #0]
 8009f70:	4631      	mov	r1, r6
 8009f72:	4638      	mov	r0, r7
 8009f74:	eb04 0803 	add.w	r8, r4, r3
 8009f78:	f000 f9ae 	bl	800a2d8 <_sbrk_r>
 8009f7c:	4580      	cmp	r8, r0
 8009f7e:	d13a      	bne.n	8009ff6 <_malloc_r+0xd2>
 8009f80:	6821      	ldr	r1, [r4, #0]
 8009f82:	3503      	adds	r5, #3
 8009f84:	1a6d      	subs	r5, r5, r1
 8009f86:	f025 0503 	bic.w	r5, r5, #3
 8009f8a:	3508      	adds	r5, #8
 8009f8c:	2d0c      	cmp	r5, #12
 8009f8e:	bf38      	it	cc
 8009f90:	250c      	movcc	r5, #12
 8009f92:	4629      	mov	r1, r5
 8009f94:	4638      	mov	r0, r7
 8009f96:	f7ff ffa5 	bl	8009ee4 <sbrk_aligned>
 8009f9a:	3001      	adds	r0, #1
 8009f9c:	d02b      	beq.n	8009ff6 <_malloc_r+0xd2>
 8009f9e:	6823      	ldr	r3, [r4, #0]
 8009fa0:	442b      	add	r3, r5
 8009fa2:	6023      	str	r3, [r4, #0]
 8009fa4:	e00e      	b.n	8009fc4 <_malloc_r+0xa0>
 8009fa6:	6822      	ldr	r2, [r4, #0]
 8009fa8:	1b52      	subs	r2, r2, r5
 8009faa:	d41e      	bmi.n	8009fea <_malloc_r+0xc6>
 8009fac:	2a0b      	cmp	r2, #11
 8009fae:	d916      	bls.n	8009fde <_malloc_r+0xba>
 8009fb0:	1961      	adds	r1, r4, r5
 8009fb2:	42a3      	cmp	r3, r4
 8009fb4:	6025      	str	r5, [r4, #0]
 8009fb6:	bf18      	it	ne
 8009fb8:	6059      	strne	r1, [r3, #4]
 8009fba:	6863      	ldr	r3, [r4, #4]
 8009fbc:	bf08      	it	eq
 8009fbe:	6031      	streq	r1, [r6, #0]
 8009fc0:	5162      	str	r2, [r4, r5]
 8009fc2:	604b      	str	r3, [r1, #4]
 8009fc4:	4638      	mov	r0, r7
 8009fc6:	f104 060b 	add.w	r6, r4, #11
 8009fca:	f000 fa07 	bl	800a3dc <__malloc_unlock>
 8009fce:	f026 0607 	bic.w	r6, r6, #7
 8009fd2:	1d23      	adds	r3, r4, #4
 8009fd4:	1af2      	subs	r2, r6, r3
 8009fd6:	d0b6      	beq.n	8009f46 <_malloc_r+0x22>
 8009fd8:	1b9b      	subs	r3, r3, r6
 8009fda:	50a3      	str	r3, [r4, r2]
 8009fdc:	e7b3      	b.n	8009f46 <_malloc_r+0x22>
 8009fde:	6862      	ldr	r2, [r4, #4]
 8009fe0:	42a3      	cmp	r3, r4
 8009fe2:	bf0c      	ite	eq
 8009fe4:	6032      	streq	r2, [r6, #0]
 8009fe6:	605a      	strne	r2, [r3, #4]
 8009fe8:	e7ec      	b.n	8009fc4 <_malloc_r+0xa0>
 8009fea:	4623      	mov	r3, r4
 8009fec:	6864      	ldr	r4, [r4, #4]
 8009fee:	e7b2      	b.n	8009f56 <_malloc_r+0x32>
 8009ff0:	4634      	mov	r4, r6
 8009ff2:	6876      	ldr	r6, [r6, #4]
 8009ff4:	e7b9      	b.n	8009f6a <_malloc_r+0x46>
 8009ff6:	230c      	movs	r3, #12
 8009ff8:	603b      	str	r3, [r7, #0]
 8009ffa:	4638      	mov	r0, r7
 8009ffc:	f000 f9ee 	bl	800a3dc <__malloc_unlock>
 800a000:	e7a1      	b.n	8009f46 <_malloc_r+0x22>
 800a002:	6025      	str	r5, [r4, #0]
 800a004:	e7de      	b.n	8009fc4 <_malloc_r+0xa0>
 800a006:	bf00      	nop
 800a008:	200014b0 	.word	0x200014b0

0800a00c <__ssputs_r>:
 800a00c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a010:	688e      	ldr	r6, [r1, #8]
 800a012:	429e      	cmp	r6, r3
 800a014:	4682      	mov	sl, r0
 800a016:	460c      	mov	r4, r1
 800a018:	4690      	mov	r8, r2
 800a01a:	461f      	mov	r7, r3
 800a01c:	d838      	bhi.n	800a090 <__ssputs_r+0x84>
 800a01e:	898a      	ldrh	r2, [r1, #12]
 800a020:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a024:	d032      	beq.n	800a08c <__ssputs_r+0x80>
 800a026:	6825      	ldr	r5, [r4, #0]
 800a028:	6909      	ldr	r1, [r1, #16]
 800a02a:	eba5 0901 	sub.w	r9, r5, r1
 800a02e:	6965      	ldr	r5, [r4, #20]
 800a030:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a034:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a038:	3301      	adds	r3, #1
 800a03a:	444b      	add	r3, r9
 800a03c:	106d      	asrs	r5, r5, #1
 800a03e:	429d      	cmp	r5, r3
 800a040:	bf38      	it	cc
 800a042:	461d      	movcc	r5, r3
 800a044:	0553      	lsls	r3, r2, #21
 800a046:	d531      	bpl.n	800a0ac <__ssputs_r+0xa0>
 800a048:	4629      	mov	r1, r5
 800a04a:	f7ff ff6b 	bl	8009f24 <_malloc_r>
 800a04e:	4606      	mov	r6, r0
 800a050:	b950      	cbnz	r0, 800a068 <__ssputs_r+0x5c>
 800a052:	230c      	movs	r3, #12
 800a054:	f8ca 3000 	str.w	r3, [sl]
 800a058:	89a3      	ldrh	r3, [r4, #12]
 800a05a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a05e:	81a3      	strh	r3, [r4, #12]
 800a060:	f04f 30ff 	mov.w	r0, #4294967295
 800a064:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a068:	6921      	ldr	r1, [r4, #16]
 800a06a:	464a      	mov	r2, r9
 800a06c:	f7ff fa08 	bl	8009480 <memcpy>
 800a070:	89a3      	ldrh	r3, [r4, #12]
 800a072:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a076:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a07a:	81a3      	strh	r3, [r4, #12]
 800a07c:	6126      	str	r6, [r4, #16]
 800a07e:	6165      	str	r5, [r4, #20]
 800a080:	444e      	add	r6, r9
 800a082:	eba5 0509 	sub.w	r5, r5, r9
 800a086:	6026      	str	r6, [r4, #0]
 800a088:	60a5      	str	r5, [r4, #8]
 800a08a:	463e      	mov	r6, r7
 800a08c:	42be      	cmp	r6, r7
 800a08e:	d900      	bls.n	800a092 <__ssputs_r+0x86>
 800a090:	463e      	mov	r6, r7
 800a092:	6820      	ldr	r0, [r4, #0]
 800a094:	4632      	mov	r2, r6
 800a096:	4641      	mov	r1, r8
 800a098:	f000 f980 	bl	800a39c <memmove>
 800a09c:	68a3      	ldr	r3, [r4, #8]
 800a09e:	1b9b      	subs	r3, r3, r6
 800a0a0:	60a3      	str	r3, [r4, #8]
 800a0a2:	6823      	ldr	r3, [r4, #0]
 800a0a4:	4433      	add	r3, r6
 800a0a6:	6023      	str	r3, [r4, #0]
 800a0a8:	2000      	movs	r0, #0
 800a0aa:	e7db      	b.n	800a064 <__ssputs_r+0x58>
 800a0ac:	462a      	mov	r2, r5
 800a0ae:	f000 f99b 	bl	800a3e8 <_realloc_r>
 800a0b2:	4606      	mov	r6, r0
 800a0b4:	2800      	cmp	r0, #0
 800a0b6:	d1e1      	bne.n	800a07c <__ssputs_r+0x70>
 800a0b8:	6921      	ldr	r1, [r4, #16]
 800a0ba:	4650      	mov	r0, sl
 800a0bc:	f7ff fec6 	bl	8009e4c <_free_r>
 800a0c0:	e7c7      	b.n	800a052 <__ssputs_r+0x46>
	...

0800a0c4 <_svfiprintf_r>:
 800a0c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0c8:	4698      	mov	r8, r3
 800a0ca:	898b      	ldrh	r3, [r1, #12]
 800a0cc:	061b      	lsls	r3, r3, #24
 800a0ce:	b09d      	sub	sp, #116	; 0x74
 800a0d0:	4607      	mov	r7, r0
 800a0d2:	460d      	mov	r5, r1
 800a0d4:	4614      	mov	r4, r2
 800a0d6:	d50e      	bpl.n	800a0f6 <_svfiprintf_r+0x32>
 800a0d8:	690b      	ldr	r3, [r1, #16]
 800a0da:	b963      	cbnz	r3, 800a0f6 <_svfiprintf_r+0x32>
 800a0dc:	2140      	movs	r1, #64	; 0x40
 800a0de:	f7ff ff21 	bl	8009f24 <_malloc_r>
 800a0e2:	6028      	str	r0, [r5, #0]
 800a0e4:	6128      	str	r0, [r5, #16]
 800a0e6:	b920      	cbnz	r0, 800a0f2 <_svfiprintf_r+0x2e>
 800a0e8:	230c      	movs	r3, #12
 800a0ea:	603b      	str	r3, [r7, #0]
 800a0ec:	f04f 30ff 	mov.w	r0, #4294967295
 800a0f0:	e0d1      	b.n	800a296 <_svfiprintf_r+0x1d2>
 800a0f2:	2340      	movs	r3, #64	; 0x40
 800a0f4:	616b      	str	r3, [r5, #20]
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	9309      	str	r3, [sp, #36]	; 0x24
 800a0fa:	2320      	movs	r3, #32
 800a0fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a100:	f8cd 800c 	str.w	r8, [sp, #12]
 800a104:	2330      	movs	r3, #48	; 0x30
 800a106:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a2b0 <_svfiprintf_r+0x1ec>
 800a10a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a10e:	f04f 0901 	mov.w	r9, #1
 800a112:	4623      	mov	r3, r4
 800a114:	469a      	mov	sl, r3
 800a116:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a11a:	b10a      	cbz	r2, 800a120 <_svfiprintf_r+0x5c>
 800a11c:	2a25      	cmp	r2, #37	; 0x25
 800a11e:	d1f9      	bne.n	800a114 <_svfiprintf_r+0x50>
 800a120:	ebba 0b04 	subs.w	fp, sl, r4
 800a124:	d00b      	beq.n	800a13e <_svfiprintf_r+0x7a>
 800a126:	465b      	mov	r3, fp
 800a128:	4622      	mov	r2, r4
 800a12a:	4629      	mov	r1, r5
 800a12c:	4638      	mov	r0, r7
 800a12e:	f7ff ff6d 	bl	800a00c <__ssputs_r>
 800a132:	3001      	adds	r0, #1
 800a134:	f000 80aa 	beq.w	800a28c <_svfiprintf_r+0x1c8>
 800a138:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a13a:	445a      	add	r2, fp
 800a13c:	9209      	str	r2, [sp, #36]	; 0x24
 800a13e:	f89a 3000 	ldrb.w	r3, [sl]
 800a142:	2b00      	cmp	r3, #0
 800a144:	f000 80a2 	beq.w	800a28c <_svfiprintf_r+0x1c8>
 800a148:	2300      	movs	r3, #0
 800a14a:	f04f 32ff 	mov.w	r2, #4294967295
 800a14e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a152:	f10a 0a01 	add.w	sl, sl, #1
 800a156:	9304      	str	r3, [sp, #16]
 800a158:	9307      	str	r3, [sp, #28]
 800a15a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a15e:	931a      	str	r3, [sp, #104]	; 0x68
 800a160:	4654      	mov	r4, sl
 800a162:	2205      	movs	r2, #5
 800a164:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a168:	4851      	ldr	r0, [pc, #324]	; (800a2b0 <_svfiprintf_r+0x1ec>)
 800a16a:	f7f6 f979 	bl	8000460 <memchr>
 800a16e:	9a04      	ldr	r2, [sp, #16]
 800a170:	b9d8      	cbnz	r0, 800a1aa <_svfiprintf_r+0xe6>
 800a172:	06d0      	lsls	r0, r2, #27
 800a174:	bf44      	itt	mi
 800a176:	2320      	movmi	r3, #32
 800a178:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a17c:	0711      	lsls	r1, r2, #28
 800a17e:	bf44      	itt	mi
 800a180:	232b      	movmi	r3, #43	; 0x2b
 800a182:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a186:	f89a 3000 	ldrb.w	r3, [sl]
 800a18a:	2b2a      	cmp	r3, #42	; 0x2a
 800a18c:	d015      	beq.n	800a1ba <_svfiprintf_r+0xf6>
 800a18e:	9a07      	ldr	r2, [sp, #28]
 800a190:	4654      	mov	r4, sl
 800a192:	2000      	movs	r0, #0
 800a194:	f04f 0c0a 	mov.w	ip, #10
 800a198:	4621      	mov	r1, r4
 800a19a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a19e:	3b30      	subs	r3, #48	; 0x30
 800a1a0:	2b09      	cmp	r3, #9
 800a1a2:	d94e      	bls.n	800a242 <_svfiprintf_r+0x17e>
 800a1a4:	b1b0      	cbz	r0, 800a1d4 <_svfiprintf_r+0x110>
 800a1a6:	9207      	str	r2, [sp, #28]
 800a1a8:	e014      	b.n	800a1d4 <_svfiprintf_r+0x110>
 800a1aa:	eba0 0308 	sub.w	r3, r0, r8
 800a1ae:	fa09 f303 	lsl.w	r3, r9, r3
 800a1b2:	4313      	orrs	r3, r2
 800a1b4:	9304      	str	r3, [sp, #16]
 800a1b6:	46a2      	mov	sl, r4
 800a1b8:	e7d2      	b.n	800a160 <_svfiprintf_r+0x9c>
 800a1ba:	9b03      	ldr	r3, [sp, #12]
 800a1bc:	1d19      	adds	r1, r3, #4
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	9103      	str	r1, [sp, #12]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	bfbb      	ittet	lt
 800a1c6:	425b      	neglt	r3, r3
 800a1c8:	f042 0202 	orrlt.w	r2, r2, #2
 800a1cc:	9307      	strge	r3, [sp, #28]
 800a1ce:	9307      	strlt	r3, [sp, #28]
 800a1d0:	bfb8      	it	lt
 800a1d2:	9204      	strlt	r2, [sp, #16]
 800a1d4:	7823      	ldrb	r3, [r4, #0]
 800a1d6:	2b2e      	cmp	r3, #46	; 0x2e
 800a1d8:	d10c      	bne.n	800a1f4 <_svfiprintf_r+0x130>
 800a1da:	7863      	ldrb	r3, [r4, #1]
 800a1dc:	2b2a      	cmp	r3, #42	; 0x2a
 800a1de:	d135      	bne.n	800a24c <_svfiprintf_r+0x188>
 800a1e0:	9b03      	ldr	r3, [sp, #12]
 800a1e2:	1d1a      	adds	r2, r3, #4
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	9203      	str	r2, [sp, #12]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	bfb8      	it	lt
 800a1ec:	f04f 33ff 	movlt.w	r3, #4294967295
 800a1f0:	3402      	adds	r4, #2
 800a1f2:	9305      	str	r3, [sp, #20]
 800a1f4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a2c0 <_svfiprintf_r+0x1fc>
 800a1f8:	7821      	ldrb	r1, [r4, #0]
 800a1fa:	2203      	movs	r2, #3
 800a1fc:	4650      	mov	r0, sl
 800a1fe:	f7f6 f92f 	bl	8000460 <memchr>
 800a202:	b140      	cbz	r0, 800a216 <_svfiprintf_r+0x152>
 800a204:	2340      	movs	r3, #64	; 0x40
 800a206:	eba0 000a 	sub.w	r0, r0, sl
 800a20a:	fa03 f000 	lsl.w	r0, r3, r0
 800a20e:	9b04      	ldr	r3, [sp, #16]
 800a210:	4303      	orrs	r3, r0
 800a212:	3401      	adds	r4, #1
 800a214:	9304      	str	r3, [sp, #16]
 800a216:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a21a:	4826      	ldr	r0, [pc, #152]	; (800a2b4 <_svfiprintf_r+0x1f0>)
 800a21c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a220:	2206      	movs	r2, #6
 800a222:	f7f6 f91d 	bl	8000460 <memchr>
 800a226:	2800      	cmp	r0, #0
 800a228:	d038      	beq.n	800a29c <_svfiprintf_r+0x1d8>
 800a22a:	4b23      	ldr	r3, [pc, #140]	; (800a2b8 <_svfiprintf_r+0x1f4>)
 800a22c:	bb1b      	cbnz	r3, 800a276 <_svfiprintf_r+0x1b2>
 800a22e:	9b03      	ldr	r3, [sp, #12]
 800a230:	3307      	adds	r3, #7
 800a232:	f023 0307 	bic.w	r3, r3, #7
 800a236:	3308      	adds	r3, #8
 800a238:	9303      	str	r3, [sp, #12]
 800a23a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a23c:	4433      	add	r3, r6
 800a23e:	9309      	str	r3, [sp, #36]	; 0x24
 800a240:	e767      	b.n	800a112 <_svfiprintf_r+0x4e>
 800a242:	fb0c 3202 	mla	r2, ip, r2, r3
 800a246:	460c      	mov	r4, r1
 800a248:	2001      	movs	r0, #1
 800a24a:	e7a5      	b.n	800a198 <_svfiprintf_r+0xd4>
 800a24c:	2300      	movs	r3, #0
 800a24e:	3401      	adds	r4, #1
 800a250:	9305      	str	r3, [sp, #20]
 800a252:	4619      	mov	r1, r3
 800a254:	f04f 0c0a 	mov.w	ip, #10
 800a258:	4620      	mov	r0, r4
 800a25a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a25e:	3a30      	subs	r2, #48	; 0x30
 800a260:	2a09      	cmp	r2, #9
 800a262:	d903      	bls.n	800a26c <_svfiprintf_r+0x1a8>
 800a264:	2b00      	cmp	r3, #0
 800a266:	d0c5      	beq.n	800a1f4 <_svfiprintf_r+0x130>
 800a268:	9105      	str	r1, [sp, #20]
 800a26a:	e7c3      	b.n	800a1f4 <_svfiprintf_r+0x130>
 800a26c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a270:	4604      	mov	r4, r0
 800a272:	2301      	movs	r3, #1
 800a274:	e7f0      	b.n	800a258 <_svfiprintf_r+0x194>
 800a276:	ab03      	add	r3, sp, #12
 800a278:	9300      	str	r3, [sp, #0]
 800a27a:	462a      	mov	r2, r5
 800a27c:	4b0f      	ldr	r3, [pc, #60]	; (800a2bc <_svfiprintf_r+0x1f8>)
 800a27e:	a904      	add	r1, sp, #16
 800a280:	4638      	mov	r0, r7
 800a282:	f7fc fa47 	bl	8006714 <_printf_float>
 800a286:	1c42      	adds	r2, r0, #1
 800a288:	4606      	mov	r6, r0
 800a28a:	d1d6      	bne.n	800a23a <_svfiprintf_r+0x176>
 800a28c:	89ab      	ldrh	r3, [r5, #12]
 800a28e:	065b      	lsls	r3, r3, #25
 800a290:	f53f af2c 	bmi.w	800a0ec <_svfiprintf_r+0x28>
 800a294:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a296:	b01d      	add	sp, #116	; 0x74
 800a298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a29c:	ab03      	add	r3, sp, #12
 800a29e:	9300      	str	r3, [sp, #0]
 800a2a0:	462a      	mov	r2, r5
 800a2a2:	4b06      	ldr	r3, [pc, #24]	; (800a2bc <_svfiprintf_r+0x1f8>)
 800a2a4:	a904      	add	r1, sp, #16
 800a2a6:	4638      	mov	r0, r7
 800a2a8:	f7fc fcd8 	bl	8006c5c <_printf_i>
 800a2ac:	e7eb      	b.n	800a286 <_svfiprintf_r+0x1c2>
 800a2ae:	bf00      	nop
 800a2b0:	0800b37c 	.word	0x0800b37c
 800a2b4:	0800b386 	.word	0x0800b386
 800a2b8:	08006715 	.word	0x08006715
 800a2bc:	0800a00d 	.word	0x0800a00d
 800a2c0:	0800b382 	.word	0x0800b382
 800a2c4:	00000000 	.word	0x00000000

0800a2c8 <nan>:
 800a2c8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a2d0 <nan+0x8>
 800a2cc:	4770      	bx	lr
 800a2ce:	bf00      	nop
 800a2d0:	00000000 	.word	0x00000000
 800a2d4:	7ff80000 	.word	0x7ff80000

0800a2d8 <_sbrk_r>:
 800a2d8:	b538      	push	{r3, r4, r5, lr}
 800a2da:	4d06      	ldr	r5, [pc, #24]	; (800a2f4 <_sbrk_r+0x1c>)
 800a2dc:	2300      	movs	r3, #0
 800a2de:	4604      	mov	r4, r0
 800a2e0:	4608      	mov	r0, r1
 800a2e2:	602b      	str	r3, [r5, #0]
 800a2e4:	f7f8 f87a 	bl	80023dc <_sbrk>
 800a2e8:	1c43      	adds	r3, r0, #1
 800a2ea:	d102      	bne.n	800a2f2 <_sbrk_r+0x1a>
 800a2ec:	682b      	ldr	r3, [r5, #0]
 800a2ee:	b103      	cbz	r3, 800a2f2 <_sbrk_r+0x1a>
 800a2f0:	6023      	str	r3, [r4, #0]
 800a2f2:	bd38      	pop	{r3, r4, r5, pc}
 800a2f4:	200014b8 	.word	0x200014b8

0800a2f8 <strncmp>:
 800a2f8:	b510      	push	{r4, lr}
 800a2fa:	b17a      	cbz	r2, 800a31c <strncmp+0x24>
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	3901      	subs	r1, #1
 800a300:	1884      	adds	r4, r0, r2
 800a302:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a306:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a30a:	4290      	cmp	r0, r2
 800a30c:	d101      	bne.n	800a312 <strncmp+0x1a>
 800a30e:	42a3      	cmp	r3, r4
 800a310:	d101      	bne.n	800a316 <strncmp+0x1e>
 800a312:	1a80      	subs	r0, r0, r2
 800a314:	bd10      	pop	{r4, pc}
 800a316:	2800      	cmp	r0, #0
 800a318:	d1f3      	bne.n	800a302 <strncmp+0xa>
 800a31a:	e7fa      	b.n	800a312 <strncmp+0x1a>
 800a31c:	4610      	mov	r0, r2
 800a31e:	e7f9      	b.n	800a314 <strncmp+0x1c>

0800a320 <__ascii_wctomb>:
 800a320:	b149      	cbz	r1, 800a336 <__ascii_wctomb+0x16>
 800a322:	2aff      	cmp	r2, #255	; 0xff
 800a324:	bf85      	ittet	hi
 800a326:	238a      	movhi	r3, #138	; 0x8a
 800a328:	6003      	strhi	r3, [r0, #0]
 800a32a:	700a      	strbls	r2, [r1, #0]
 800a32c:	f04f 30ff 	movhi.w	r0, #4294967295
 800a330:	bf98      	it	ls
 800a332:	2001      	movls	r0, #1
 800a334:	4770      	bx	lr
 800a336:	4608      	mov	r0, r1
 800a338:	4770      	bx	lr
	...

0800a33c <__assert_func>:
 800a33c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a33e:	4614      	mov	r4, r2
 800a340:	461a      	mov	r2, r3
 800a342:	4b09      	ldr	r3, [pc, #36]	; (800a368 <__assert_func+0x2c>)
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	4605      	mov	r5, r0
 800a348:	68d8      	ldr	r0, [r3, #12]
 800a34a:	b14c      	cbz	r4, 800a360 <__assert_func+0x24>
 800a34c:	4b07      	ldr	r3, [pc, #28]	; (800a36c <__assert_func+0x30>)
 800a34e:	9100      	str	r1, [sp, #0]
 800a350:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a354:	4906      	ldr	r1, [pc, #24]	; (800a370 <__assert_func+0x34>)
 800a356:	462b      	mov	r3, r5
 800a358:	f000 f80e 	bl	800a378 <fiprintf>
 800a35c:	f000 fa8c 	bl	800a878 <abort>
 800a360:	4b04      	ldr	r3, [pc, #16]	; (800a374 <__assert_func+0x38>)
 800a362:	461c      	mov	r4, r3
 800a364:	e7f3      	b.n	800a34e <__assert_func+0x12>
 800a366:	bf00      	nop
 800a368:	20000018 	.word	0x20000018
 800a36c:	0800b38d 	.word	0x0800b38d
 800a370:	0800b39a 	.word	0x0800b39a
 800a374:	0800b3c8 	.word	0x0800b3c8

0800a378 <fiprintf>:
 800a378:	b40e      	push	{r1, r2, r3}
 800a37a:	b503      	push	{r0, r1, lr}
 800a37c:	4601      	mov	r1, r0
 800a37e:	ab03      	add	r3, sp, #12
 800a380:	4805      	ldr	r0, [pc, #20]	; (800a398 <fiprintf+0x20>)
 800a382:	f853 2b04 	ldr.w	r2, [r3], #4
 800a386:	6800      	ldr	r0, [r0, #0]
 800a388:	9301      	str	r3, [sp, #4]
 800a38a:	f000 f885 	bl	800a498 <_vfiprintf_r>
 800a38e:	b002      	add	sp, #8
 800a390:	f85d eb04 	ldr.w	lr, [sp], #4
 800a394:	b003      	add	sp, #12
 800a396:	4770      	bx	lr
 800a398:	20000018 	.word	0x20000018

0800a39c <memmove>:
 800a39c:	4288      	cmp	r0, r1
 800a39e:	b510      	push	{r4, lr}
 800a3a0:	eb01 0402 	add.w	r4, r1, r2
 800a3a4:	d902      	bls.n	800a3ac <memmove+0x10>
 800a3a6:	4284      	cmp	r4, r0
 800a3a8:	4623      	mov	r3, r4
 800a3aa:	d807      	bhi.n	800a3bc <memmove+0x20>
 800a3ac:	1e43      	subs	r3, r0, #1
 800a3ae:	42a1      	cmp	r1, r4
 800a3b0:	d008      	beq.n	800a3c4 <memmove+0x28>
 800a3b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a3b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a3ba:	e7f8      	b.n	800a3ae <memmove+0x12>
 800a3bc:	4402      	add	r2, r0
 800a3be:	4601      	mov	r1, r0
 800a3c0:	428a      	cmp	r2, r1
 800a3c2:	d100      	bne.n	800a3c6 <memmove+0x2a>
 800a3c4:	bd10      	pop	{r4, pc}
 800a3c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a3ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a3ce:	e7f7      	b.n	800a3c0 <memmove+0x24>

0800a3d0 <__malloc_lock>:
 800a3d0:	4801      	ldr	r0, [pc, #4]	; (800a3d8 <__malloc_lock+0x8>)
 800a3d2:	f000 bc11 	b.w	800abf8 <__retarget_lock_acquire_recursive>
 800a3d6:	bf00      	nop
 800a3d8:	200014bc 	.word	0x200014bc

0800a3dc <__malloc_unlock>:
 800a3dc:	4801      	ldr	r0, [pc, #4]	; (800a3e4 <__malloc_unlock+0x8>)
 800a3de:	f000 bc0c 	b.w	800abfa <__retarget_lock_release_recursive>
 800a3e2:	bf00      	nop
 800a3e4:	200014bc 	.word	0x200014bc

0800a3e8 <_realloc_r>:
 800a3e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3ec:	4680      	mov	r8, r0
 800a3ee:	4614      	mov	r4, r2
 800a3f0:	460e      	mov	r6, r1
 800a3f2:	b921      	cbnz	r1, 800a3fe <_realloc_r+0x16>
 800a3f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a3f8:	4611      	mov	r1, r2
 800a3fa:	f7ff bd93 	b.w	8009f24 <_malloc_r>
 800a3fe:	b92a      	cbnz	r2, 800a40c <_realloc_r+0x24>
 800a400:	f7ff fd24 	bl	8009e4c <_free_r>
 800a404:	4625      	mov	r5, r4
 800a406:	4628      	mov	r0, r5
 800a408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a40c:	f000 fc5c 	bl	800acc8 <_malloc_usable_size_r>
 800a410:	4284      	cmp	r4, r0
 800a412:	4607      	mov	r7, r0
 800a414:	d802      	bhi.n	800a41c <_realloc_r+0x34>
 800a416:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a41a:	d812      	bhi.n	800a442 <_realloc_r+0x5a>
 800a41c:	4621      	mov	r1, r4
 800a41e:	4640      	mov	r0, r8
 800a420:	f7ff fd80 	bl	8009f24 <_malloc_r>
 800a424:	4605      	mov	r5, r0
 800a426:	2800      	cmp	r0, #0
 800a428:	d0ed      	beq.n	800a406 <_realloc_r+0x1e>
 800a42a:	42bc      	cmp	r4, r7
 800a42c:	4622      	mov	r2, r4
 800a42e:	4631      	mov	r1, r6
 800a430:	bf28      	it	cs
 800a432:	463a      	movcs	r2, r7
 800a434:	f7ff f824 	bl	8009480 <memcpy>
 800a438:	4631      	mov	r1, r6
 800a43a:	4640      	mov	r0, r8
 800a43c:	f7ff fd06 	bl	8009e4c <_free_r>
 800a440:	e7e1      	b.n	800a406 <_realloc_r+0x1e>
 800a442:	4635      	mov	r5, r6
 800a444:	e7df      	b.n	800a406 <_realloc_r+0x1e>

0800a446 <__sfputc_r>:
 800a446:	6893      	ldr	r3, [r2, #8]
 800a448:	3b01      	subs	r3, #1
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	b410      	push	{r4}
 800a44e:	6093      	str	r3, [r2, #8]
 800a450:	da08      	bge.n	800a464 <__sfputc_r+0x1e>
 800a452:	6994      	ldr	r4, [r2, #24]
 800a454:	42a3      	cmp	r3, r4
 800a456:	db01      	blt.n	800a45c <__sfputc_r+0x16>
 800a458:	290a      	cmp	r1, #10
 800a45a:	d103      	bne.n	800a464 <__sfputc_r+0x1e>
 800a45c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a460:	f000 b94a 	b.w	800a6f8 <__swbuf_r>
 800a464:	6813      	ldr	r3, [r2, #0]
 800a466:	1c58      	adds	r0, r3, #1
 800a468:	6010      	str	r0, [r2, #0]
 800a46a:	7019      	strb	r1, [r3, #0]
 800a46c:	4608      	mov	r0, r1
 800a46e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a472:	4770      	bx	lr

0800a474 <__sfputs_r>:
 800a474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a476:	4606      	mov	r6, r0
 800a478:	460f      	mov	r7, r1
 800a47a:	4614      	mov	r4, r2
 800a47c:	18d5      	adds	r5, r2, r3
 800a47e:	42ac      	cmp	r4, r5
 800a480:	d101      	bne.n	800a486 <__sfputs_r+0x12>
 800a482:	2000      	movs	r0, #0
 800a484:	e007      	b.n	800a496 <__sfputs_r+0x22>
 800a486:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a48a:	463a      	mov	r2, r7
 800a48c:	4630      	mov	r0, r6
 800a48e:	f7ff ffda 	bl	800a446 <__sfputc_r>
 800a492:	1c43      	adds	r3, r0, #1
 800a494:	d1f3      	bne.n	800a47e <__sfputs_r+0xa>
 800a496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a498 <_vfiprintf_r>:
 800a498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a49c:	460d      	mov	r5, r1
 800a49e:	b09d      	sub	sp, #116	; 0x74
 800a4a0:	4614      	mov	r4, r2
 800a4a2:	4698      	mov	r8, r3
 800a4a4:	4606      	mov	r6, r0
 800a4a6:	b118      	cbz	r0, 800a4b0 <_vfiprintf_r+0x18>
 800a4a8:	6983      	ldr	r3, [r0, #24]
 800a4aa:	b90b      	cbnz	r3, 800a4b0 <_vfiprintf_r+0x18>
 800a4ac:	f000 fb06 	bl	800aabc <__sinit>
 800a4b0:	4b89      	ldr	r3, [pc, #548]	; (800a6d8 <_vfiprintf_r+0x240>)
 800a4b2:	429d      	cmp	r5, r3
 800a4b4:	d11b      	bne.n	800a4ee <_vfiprintf_r+0x56>
 800a4b6:	6875      	ldr	r5, [r6, #4]
 800a4b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a4ba:	07d9      	lsls	r1, r3, #31
 800a4bc:	d405      	bmi.n	800a4ca <_vfiprintf_r+0x32>
 800a4be:	89ab      	ldrh	r3, [r5, #12]
 800a4c0:	059a      	lsls	r2, r3, #22
 800a4c2:	d402      	bmi.n	800a4ca <_vfiprintf_r+0x32>
 800a4c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a4c6:	f000 fb97 	bl	800abf8 <__retarget_lock_acquire_recursive>
 800a4ca:	89ab      	ldrh	r3, [r5, #12]
 800a4cc:	071b      	lsls	r3, r3, #28
 800a4ce:	d501      	bpl.n	800a4d4 <_vfiprintf_r+0x3c>
 800a4d0:	692b      	ldr	r3, [r5, #16]
 800a4d2:	b9eb      	cbnz	r3, 800a510 <_vfiprintf_r+0x78>
 800a4d4:	4629      	mov	r1, r5
 800a4d6:	4630      	mov	r0, r6
 800a4d8:	f000 f960 	bl	800a79c <__swsetup_r>
 800a4dc:	b1c0      	cbz	r0, 800a510 <_vfiprintf_r+0x78>
 800a4de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a4e0:	07dc      	lsls	r4, r3, #31
 800a4e2:	d50e      	bpl.n	800a502 <_vfiprintf_r+0x6a>
 800a4e4:	f04f 30ff 	mov.w	r0, #4294967295
 800a4e8:	b01d      	add	sp, #116	; 0x74
 800a4ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4ee:	4b7b      	ldr	r3, [pc, #492]	; (800a6dc <_vfiprintf_r+0x244>)
 800a4f0:	429d      	cmp	r5, r3
 800a4f2:	d101      	bne.n	800a4f8 <_vfiprintf_r+0x60>
 800a4f4:	68b5      	ldr	r5, [r6, #8]
 800a4f6:	e7df      	b.n	800a4b8 <_vfiprintf_r+0x20>
 800a4f8:	4b79      	ldr	r3, [pc, #484]	; (800a6e0 <_vfiprintf_r+0x248>)
 800a4fa:	429d      	cmp	r5, r3
 800a4fc:	bf08      	it	eq
 800a4fe:	68f5      	ldreq	r5, [r6, #12]
 800a500:	e7da      	b.n	800a4b8 <_vfiprintf_r+0x20>
 800a502:	89ab      	ldrh	r3, [r5, #12]
 800a504:	0598      	lsls	r0, r3, #22
 800a506:	d4ed      	bmi.n	800a4e4 <_vfiprintf_r+0x4c>
 800a508:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a50a:	f000 fb76 	bl	800abfa <__retarget_lock_release_recursive>
 800a50e:	e7e9      	b.n	800a4e4 <_vfiprintf_r+0x4c>
 800a510:	2300      	movs	r3, #0
 800a512:	9309      	str	r3, [sp, #36]	; 0x24
 800a514:	2320      	movs	r3, #32
 800a516:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a51a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a51e:	2330      	movs	r3, #48	; 0x30
 800a520:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a6e4 <_vfiprintf_r+0x24c>
 800a524:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a528:	f04f 0901 	mov.w	r9, #1
 800a52c:	4623      	mov	r3, r4
 800a52e:	469a      	mov	sl, r3
 800a530:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a534:	b10a      	cbz	r2, 800a53a <_vfiprintf_r+0xa2>
 800a536:	2a25      	cmp	r2, #37	; 0x25
 800a538:	d1f9      	bne.n	800a52e <_vfiprintf_r+0x96>
 800a53a:	ebba 0b04 	subs.w	fp, sl, r4
 800a53e:	d00b      	beq.n	800a558 <_vfiprintf_r+0xc0>
 800a540:	465b      	mov	r3, fp
 800a542:	4622      	mov	r2, r4
 800a544:	4629      	mov	r1, r5
 800a546:	4630      	mov	r0, r6
 800a548:	f7ff ff94 	bl	800a474 <__sfputs_r>
 800a54c:	3001      	adds	r0, #1
 800a54e:	f000 80aa 	beq.w	800a6a6 <_vfiprintf_r+0x20e>
 800a552:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a554:	445a      	add	r2, fp
 800a556:	9209      	str	r2, [sp, #36]	; 0x24
 800a558:	f89a 3000 	ldrb.w	r3, [sl]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	f000 80a2 	beq.w	800a6a6 <_vfiprintf_r+0x20e>
 800a562:	2300      	movs	r3, #0
 800a564:	f04f 32ff 	mov.w	r2, #4294967295
 800a568:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a56c:	f10a 0a01 	add.w	sl, sl, #1
 800a570:	9304      	str	r3, [sp, #16]
 800a572:	9307      	str	r3, [sp, #28]
 800a574:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a578:	931a      	str	r3, [sp, #104]	; 0x68
 800a57a:	4654      	mov	r4, sl
 800a57c:	2205      	movs	r2, #5
 800a57e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a582:	4858      	ldr	r0, [pc, #352]	; (800a6e4 <_vfiprintf_r+0x24c>)
 800a584:	f7f5 ff6c 	bl	8000460 <memchr>
 800a588:	9a04      	ldr	r2, [sp, #16]
 800a58a:	b9d8      	cbnz	r0, 800a5c4 <_vfiprintf_r+0x12c>
 800a58c:	06d1      	lsls	r1, r2, #27
 800a58e:	bf44      	itt	mi
 800a590:	2320      	movmi	r3, #32
 800a592:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a596:	0713      	lsls	r3, r2, #28
 800a598:	bf44      	itt	mi
 800a59a:	232b      	movmi	r3, #43	; 0x2b
 800a59c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5a0:	f89a 3000 	ldrb.w	r3, [sl]
 800a5a4:	2b2a      	cmp	r3, #42	; 0x2a
 800a5a6:	d015      	beq.n	800a5d4 <_vfiprintf_r+0x13c>
 800a5a8:	9a07      	ldr	r2, [sp, #28]
 800a5aa:	4654      	mov	r4, sl
 800a5ac:	2000      	movs	r0, #0
 800a5ae:	f04f 0c0a 	mov.w	ip, #10
 800a5b2:	4621      	mov	r1, r4
 800a5b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5b8:	3b30      	subs	r3, #48	; 0x30
 800a5ba:	2b09      	cmp	r3, #9
 800a5bc:	d94e      	bls.n	800a65c <_vfiprintf_r+0x1c4>
 800a5be:	b1b0      	cbz	r0, 800a5ee <_vfiprintf_r+0x156>
 800a5c0:	9207      	str	r2, [sp, #28]
 800a5c2:	e014      	b.n	800a5ee <_vfiprintf_r+0x156>
 800a5c4:	eba0 0308 	sub.w	r3, r0, r8
 800a5c8:	fa09 f303 	lsl.w	r3, r9, r3
 800a5cc:	4313      	orrs	r3, r2
 800a5ce:	9304      	str	r3, [sp, #16]
 800a5d0:	46a2      	mov	sl, r4
 800a5d2:	e7d2      	b.n	800a57a <_vfiprintf_r+0xe2>
 800a5d4:	9b03      	ldr	r3, [sp, #12]
 800a5d6:	1d19      	adds	r1, r3, #4
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	9103      	str	r1, [sp, #12]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	bfbb      	ittet	lt
 800a5e0:	425b      	neglt	r3, r3
 800a5e2:	f042 0202 	orrlt.w	r2, r2, #2
 800a5e6:	9307      	strge	r3, [sp, #28]
 800a5e8:	9307      	strlt	r3, [sp, #28]
 800a5ea:	bfb8      	it	lt
 800a5ec:	9204      	strlt	r2, [sp, #16]
 800a5ee:	7823      	ldrb	r3, [r4, #0]
 800a5f0:	2b2e      	cmp	r3, #46	; 0x2e
 800a5f2:	d10c      	bne.n	800a60e <_vfiprintf_r+0x176>
 800a5f4:	7863      	ldrb	r3, [r4, #1]
 800a5f6:	2b2a      	cmp	r3, #42	; 0x2a
 800a5f8:	d135      	bne.n	800a666 <_vfiprintf_r+0x1ce>
 800a5fa:	9b03      	ldr	r3, [sp, #12]
 800a5fc:	1d1a      	adds	r2, r3, #4
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	9203      	str	r2, [sp, #12]
 800a602:	2b00      	cmp	r3, #0
 800a604:	bfb8      	it	lt
 800a606:	f04f 33ff 	movlt.w	r3, #4294967295
 800a60a:	3402      	adds	r4, #2
 800a60c:	9305      	str	r3, [sp, #20]
 800a60e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a6f4 <_vfiprintf_r+0x25c>
 800a612:	7821      	ldrb	r1, [r4, #0]
 800a614:	2203      	movs	r2, #3
 800a616:	4650      	mov	r0, sl
 800a618:	f7f5 ff22 	bl	8000460 <memchr>
 800a61c:	b140      	cbz	r0, 800a630 <_vfiprintf_r+0x198>
 800a61e:	2340      	movs	r3, #64	; 0x40
 800a620:	eba0 000a 	sub.w	r0, r0, sl
 800a624:	fa03 f000 	lsl.w	r0, r3, r0
 800a628:	9b04      	ldr	r3, [sp, #16]
 800a62a:	4303      	orrs	r3, r0
 800a62c:	3401      	adds	r4, #1
 800a62e:	9304      	str	r3, [sp, #16]
 800a630:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a634:	482c      	ldr	r0, [pc, #176]	; (800a6e8 <_vfiprintf_r+0x250>)
 800a636:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a63a:	2206      	movs	r2, #6
 800a63c:	f7f5 ff10 	bl	8000460 <memchr>
 800a640:	2800      	cmp	r0, #0
 800a642:	d03f      	beq.n	800a6c4 <_vfiprintf_r+0x22c>
 800a644:	4b29      	ldr	r3, [pc, #164]	; (800a6ec <_vfiprintf_r+0x254>)
 800a646:	bb1b      	cbnz	r3, 800a690 <_vfiprintf_r+0x1f8>
 800a648:	9b03      	ldr	r3, [sp, #12]
 800a64a:	3307      	adds	r3, #7
 800a64c:	f023 0307 	bic.w	r3, r3, #7
 800a650:	3308      	adds	r3, #8
 800a652:	9303      	str	r3, [sp, #12]
 800a654:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a656:	443b      	add	r3, r7
 800a658:	9309      	str	r3, [sp, #36]	; 0x24
 800a65a:	e767      	b.n	800a52c <_vfiprintf_r+0x94>
 800a65c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a660:	460c      	mov	r4, r1
 800a662:	2001      	movs	r0, #1
 800a664:	e7a5      	b.n	800a5b2 <_vfiprintf_r+0x11a>
 800a666:	2300      	movs	r3, #0
 800a668:	3401      	adds	r4, #1
 800a66a:	9305      	str	r3, [sp, #20]
 800a66c:	4619      	mov	r1, r3
 800a66e:	f04f 0c0a 	mov.w	ip, #10
 800a672:	4620      	mov	r0, r4
 800a674:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a678:	3a30      	subs	r2, #48	; 0x30
 800a67a:	2a09      	cmp	r2, #9
 800a67c:	d903      	bls.n	800a686 <_vfiprintf_r+0x1ee>
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d0c5      	beq.n	800a60e <_vfiprintf_r+0x176>
 800a682:	9105      	str	r1, [sp, #20]
 800a684:	e7c3      	b.n	800a60e <_vfiprintf_r+0x176>
 800a686:	fb0c 2101 	mla	r1, ip, r1, r2
 800a68a:	4604      	mov	r4, r0
 800a68c:	2301      	movs	r3, #1
 800a68e:	e7f0      	b.n	800a672 <_vfiprintf_r+0x1da>
 800a690:	ab03      	add	r3, sp, #12
 800a692:	9300      	str	r3, [sp, #0]
 800a694:	462a      	mov	r2, r5
 800a696:	4b16      	ldr	r3, [pc, #88]	; (800a6f0 <_vfiprintf_r+0x258>)
 800a698:	a904      	add	r1, sp, #16
 800a69a:	4630      	mov	r0, r6
 800a69c:	f7fc f83a 	bl	8006714 <_printf_float>
 800a6a0:	4607      	mov	r7, r0
 800a6a2:	1c78      	adds	r0, r7, #1
 800a6a4:	d1d6      	bne.n	800a654 <_vfiprintf_r+0x1bc>
 800a6a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a6a8:	07d9      	lsls	r1, r3, #31
 800a6aa:	d405      	bmi.n	800a6b8 <_vfiprintf_r+0x220>
 800a6ac:	89ab      	ldrh	r3, [r5, #12]
 800a6ae:	059a      	lsls	r2, r3, #22
 800a6b0:	d402      	bmi.n	800a6b8 <_vfiprintf_r+0x220>
 800a6b2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a6b4:	f000 faa1 	bl	800abfa <__retarget_lock_release_recursive>
 800a6b8:	89ab      	ldrh	r3, [r5, #12]
 800a6ba:	065b      	lsls	r3, r3, #25
 800a6bc:	f53f af12 	bmi.w	800a4e4 <_vfiprintf_r+0x4c>
 800a6c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a6c2:	e711      	b.n	800a4e8 <_vfiprintf_r+0x50>
 800a6c4:	ab03      	add	r3, sp, #12
 800a6c6:	9300      	str	r3, [sp, #0]
 800a6c8:	462a      	mov	r2, r5
 800a6ca:	4b09      	ldr	r3, [pc, #36]	; (800a6f0 <_vfiprintf_r+0x258>)
 800a6cc:	a904      	add	r1, sp, #16
 800a6ce:	4630      	mov	r0, r6
 800a6d0:	f7fc fac4 	bl	8006c5c <_printf_i>
 800a6d4:	e7e4      	b.n	800a6a0 <_vfiprintf_r+0x208>
 800a6d6:	bf00      	nop
 800a6d8:	0800b3ec 	.word	0x0800b3ec
 800a6dc:	0800b40c 	.word	0x0800b40c
 800a6e0:	0800b3cc 	.word	0x0800b3cc
 800a6e4:	0800b37c 	.word	0x0800b37c
 800a6e8:	0800b386 	.word	0x0800b386
 800a6ec:	08006715 	.word	0x08006715
 800a6f0:	0800a475 	.word	0x0800a475
 800a6f4:	0800b382 	.word	0x0800b382

0800a6f8 <__swbuf_r>:
 800a6f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6fa:	460e      	mov	r6, r1
 800a6fc:	4614      	mov	r4, r2
 800a6fe:	4605      	mov	r5, r0
 800a700:	b118      	cbz	r0, 800a70a <__swbuf_r+0x12>
 800a702:	6983      	ldr	r3, [r0, #24]
 800a704:	b90b      	cbnz	r3, 800a70a <__swbuf_r+0x12>
 800a706:	f000 f9d9 	bl	800aabc <__sinit>
 800a70a:	4b21      	ldr	r3, [pc, #132]	; (800a790 <__swbuf_r+0x98>)
 800a70c:	429c      	cmp	r4, r3
 800a70e:	d12b      	bne.n	800a768 <__swbuf_r+0x70>
 800a710:	686c      	ldr	r4, [r5, #4]
 800a712:	69a3      	ldr	r3, [r4, #24]
 800a714:	60a3      	str	r3, [r4, #8]
 800a716:	89a3      	ldrh	r3, [r4, #12]
 800a718:	071a      	lsls	r2, r3, #28
 800a71a:	d52f      	bpl.n	800a77c <__swbuf_r+0x84>
 800a71c:	6923      	ldr	r3, [r4, #16]
 800a71e:	b36b      	cbz	r3, 800a77c <__swbuf_r+0x84>
 800a720:	6923      	ldr	r3, [r4, #16]
 800a722:	6820      	ldr	r0, [r4, #0]
 800a724:	1ac0      	subs	r0, r0, r3
 800a726:	6963      	ldr	r3, [r4, #20]
 800a728:	b2f6      	uxtb	r6, r6
 800a72a:	4283      	cmp	r3, r0
 800a72c:	4637      	mov	r7, r6
 800a72e:	dc04      	bgt.n	800a73a <__swbuf_r+0x42>
 800a730:	4621      	mov	r1, r4
 800a732:	4628      	mov	r0, r5
 800a734:	f000 f92e 	bl	800a994 <_fflush_r>
 800a738:	bb30      	cbnz	r0, 800a788 <__swbuf_r+0x90>
 800a73a:	68a3      	ldr	r3, [r4, #8]
 800a73c:	3b01      	subs	r3, #1
 800a73e:	60a3      	str	r3, [r4, #8]
 800a740:	6823      	ldr	r3, [r4, #0]
 800a742:	1c5a      	adds	r2, r3, #1
 800a744:	6022      	str	r2, [r4, #0]
 800a746:	701e      	strb	r6, [r3, #0]
 800a748:	6963      	ldr	r3, [r4, #20]
 800a74a:	3001      	adds	r0, #1
 800a74c:	4283      	cmp	r3, r0
 800a74e:	d004      	beq.n	800a75a <__swbuf_r+0x62>
 800a750:	89a3      	ldrh	r3, [r4, #12]
 800a752:	07db      	lsls	r3, r3, #31
 800a754:	d506      	bpl.n	800a764 <__swbuf_r+0x6c>
 800a756:	2e0a      	cmp	r6, #10
 800a758:	d104      	bne.n	800a764 <__swbuf_r+0x6c>
 800a75a:	4621      	mov	r1, r4
 800a75c:	4628      	mov	r0, r5
 800a75e:	f000 f919 	bl	800a994 <_fflush_r>
 800a762:	b988      	cbnz	r0, 800a788 <__swbuf_r+0x90>
 800a764:	4638      	mov	r0, r7
 800a766:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a768:	4b0a      	ldr	r3, [pc, #40]	; (800a794 <__swbuf_r+0x9c>)
 800a76a:	429c      	cmp	r4, r3
 800a76c:	d101      	bne.n	800a772 <__swbuf_r+0x7a>
 800a76e:	68ac      	ldr	r4, [r5, #8]
 800a770:	e7cf      	b.n	800a712 <__swbuf_r+0x1a>
 800a772:	4b09      	ldr	r3, [pc, #36]	; (800a798 <__swbuf_r+0xa0>)
 800a774:	429c      	cmp	r4, r3
 800a776:	bf08      	it	eq
 800a778:	68ec      	ldreq	r4, [r5, #12]
 800a77a:	e7ca      	b.n	800a712 <__swbuf_r+0x1a>
 800a77c:	4621      	mov	r1, r4
 800a77e:	4628      	mov	r0, r5
 800a780:	f000 f80c 	bl	800a79c <__swsetup_r>
 800a784:	2800      	cmp	r0, #0
 800a786:	d0cb      	beq.n	800a720 <__swbuf_r+0x28>
 800a788:	f04f 37ff 	mov.w	r7, #4294967295
 800a78c:	e7ea      	b.n	800a764 <__swbuf_r+0x6c>
 800a78e:	bf00      	nop
 800a790:	0800b3ec 	.word	0x0800b3ec
 800a794:	0800b40c 	.word	0x0800b40c
 800a798:	0800b3cc 	.word	0x0800b3cc

0800a79c <__swsetup_r>:
 800a79c:	4b32      	ldr	r3, [pc, #200]	; (800a868 <__swsetup_r+0xcc>)
 800a79e:	b570      	push	{r4, r5, r6, lr}
 800a7a0:	681d      	ldr	r5, [r3, #0]
 800a7a2:	4606      	mov	r6, r0
 800a7a4:	460c      	mov	r4, r1
 800a7a6:	b125      	cbz	r5, 800a7b2 <__swsetup_r+0x16>
 800a7a8:	69ab      	ldr	r3, [r5, #24]
 800a7aa:	b913      	cbnz	r3, 800a7b2 <__swsetup_r+0x16>
 800a7ac:	4628      	mov	r0, r5
 800a7ae:	f000 f985 	bl	800aabc <__sinit>
 800a7b2:	4b2e      	ldr	r3, [pc, #184]	; (800a86c <__swsetup_r+0xd0>)
 800a7b4:	429c      	cmp	r4, r3
 800a7b6:	d10f      	bne.n	800a7d8 <__swsetup_r+0x3c>
 800a7b8:	686c      	ldr	r4, [r5, #4]
 800a7ba:	89a3      	ldrh	r3, [r4, #12]
 800a7bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a7c0:	0719      	lsls	r1, r3, #28
 800a7c2:	d42c      	bmi.n	800a81e <__swsetup_r+0x82>
 800a7c4:	06dd      	lsls	r5, r3, #27
 800a7c6:	d411      	bmi.n	800a7ec <__swsetup_r+0x50>
 800a7c8:	2309      	movs	r3, #9
 800a7ca:	6033      	str	r3, [r6, #0]
 800a7cc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a7d0:	81a3      	strh	r3, [r4, #12]
 800a7d2:	f04f 30ff 	mov.w	r0, #4294967295
 800a7d6:	e03e      	b.n	800a856 <__swsetup_r+0xba>
 800a7d8:	4b25      	ldr	r3, [pc, #148]	; (800a870 <__swsetup_r+0xd4>)
 800a7da:	429c      	cmp	r4, r3
 800a7dc:	d101      	bne.n	800a7e2 <__swsetup_r+0x46>
 800a7de:	68ac      	ldr	r4, [r5, #8]
 800a7e0:	e7eb      	b.n	800a7ba <__swsetup_r+0x1e>
 800a7e2:	4b24      	ldr	r3, [pc, #144]	; (800a874 <__swsetup_r+0xd8>)
 800a7e4:	429c      	cmp	r4, r3
 800a7e6:	bf08      	it	eq
 800a7e8:	68ec      	ldreq	r4, [r5, #12]
 800a7ea:	e7e6      	b.n	800a7ba <__swsetup_r+0x1e>
 800a7ec:	0758      	lsls	r0, r3, #29
 800a7ee:	d512      	bpl.n	800a816 <__swsetup_r+0x7a>
 800a7f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a7f2:	b141      	cbz	r1, 800a806 <__swsetup_r+0x6a>
 800a7f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a7f8:	4299      	cmp	r1, r3
 800a7fa:	d002      	beq.n	800a802 <__swsetup_r+0x66>
 800a7fc:	4630      	mov	r0, r6
 800a7fe:	f7ff fb25 	bl	8009e4c <_free_r>
 800a802:	2300      	movs	r3, #0
 800a804:	6363      	str	r3, [r4, #52]	; 0x34
 800a806:	89a3      	ldrh	r3, [r4, #12]
 800a808:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a80c:	81a3      	strh	r3, [r4, #12]
 800a80e:	2300      	movs	r3, #0
 800a810:	6063      	str	r3, [r4, #4]
 800a812:	6923      	ldr	r3, [r4, #16]
 800a814:	6023      	str	r3, [r4, #0]
 800a816:	89a3      	ldrh	r3, [r4, #12]
 800a818:	f043 0308 	orr.w	r3, r3, #8
 800a81c:	81a3      	strh	r3, [r4, #12]
 800a81e:	6923      	ldr	r3, [r4, #16]
 800a820:	b94b      	cbnz	r3, 800a836 <__swsetup_r+0x9a>
 800a822:	89a3      	ldrh	r3, [r4, #12]
 800a824:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a828:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a82c:	d003      	beq.n	800a836 <__swsetup_r+0x9a>
 800a82e:	4621      	mov	r1, r4
 800a830:	4630      	mov	r0, r6
 800a832:	f000 fa09 	bl	800ac48 <__smakebuf_r>
 800a836:	89a0      	ldrh	r0, [r4, #12]
 800a838:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a83c:	f010 0301 	ands.w	r3, r0, #1
 800a840:	d00a      	beq.n	800a858 <__swsetup_r+0xbc>
 800a842:	2300      	movs	r3, #0
 800a844:	60a3      	str	r3, [r4, #8]
 800a846:	6963      	ldr	r3, [r4, #20]
 800a848:	425b      	negs	r3, r3
 800a84a:	61a3      	str	r3, [r4, #24]
 800a84c:	6923      	ldr	r3, [r4, #16]
 800a84e:	b943      	cbnz	r3, 800a862 <__swsetup_r+0xc6>
 800a850:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a854:	d1ba      	bne.n	800a7cc <__swsetup_r+0x30>
 800a856:	bd70      	pop	{r4, r5, r6, pc}
 800a858:	0781      	lsls	r1, r0, #30
 800a85a:	bf58      	it	pl
 800a85c:	6963      	ldrpl	r3, [r4, #20]
 800a85e:	60a3      	str	r3, [r4, #8]
 800a860:	e7f4      	b.n	800a84c <__swsetup_r+0xb0>
 800a862:	2000      	movs	r0, #0
 800a864:	e7f7      	b.n	800a856 <__swsetup_r+0xba>
 800a866:	bf00      	nop
 800a868:	20000018 	.word	0x20000018
 800a86c:	0800b3ec 	.word	0x0800b3ec
 800a870:	0800b40c 	.word	0x0800b40c
 800a874:	0800b3cc 	.word	0x0800b3cc

0800a878 <abort>:
 800a878:	b508      	push	{r3, lr}
 800a87a:	2006      	movs	r0, #6
 800a87c:	f000 fa54 	bl	800ad28 <raise>
 800a880:	2001      	movs	r0, #1
 800a882:	f7f7 fd33 	bl	80022ec <_exit>
	...

0800a888 <__sflush_r>:
 800a888:	898a      	ldrh	r2, [r1, #12]
 800a88a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a88e:	4605      	mov	r5, r0
 800a890:	0710      	lsls	r0, r2, #28
 800a892:	460c      	mov	r4, r1
 800a894:	d458      	bmi.n	800a948 <__sflush_r+0xc0>
 800a896:	684b      	ldr	r3, [r1, #4]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	dc05      	bgt.n	800a8a8 <__sflush_r+0x20>
 800a89c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	dc02      	bgt.n	800a8a8 <__sflush_r+0x20>
 800a8a2:	2000      	movs	r0, #0
 800a8a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a8aa:	2e00      	cmp	r6, #0
 800a8ac:	d0f9      	beq.n	800a8a2 <__sflush_r+0x1a>
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a8b4:	682f      	ldr	r7, [r5, #0]
 800a8b6:	602b      	str	r3, [r5, #0]
 800a8b8:	d032      	beq.n	800a920 <__sflush_r+0x98>
 800a8ba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a8bc:	89a3      	ldrh	r3, [r4, #12]
 800a8be:	075a      	lsls	r2, r3, #29
 800a8c0:	d505      	bpl.n	800a8ce <__sflush_r+0x46>
 800a8c2:	6863      	ldr	r3, [r4, #4]
 800a8c4:	1ac0      	subs	r0, r0, r3
 800a8c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a8c8:	b10b      	cbz	r3, 800a8ce <__sflush_r+0x46>
 800a8ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a8cc:	1ac0      	subs	r0, r0, r3
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	4602      	mov	r2, r0
 800a8d2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a8d4:	6a21      	ldr	r1, [r4, #32]
 800a8d6:	4628      	mov	r0, r5
 800a8d8:	47b0      	blx	r6
 800a8da:	1c43      	adds	r3, r0, #1
 800a8dc:	89a3      	ldrh	r3, [r4, #12]
 800a8de:	d106      	bne.n	800a8ee <__sflush_r+0x66>
 800a8e0:	6829      	ldr	r1, [r5, #0]
 800a8e2:	291d      	cmp	r1, #29
 800a8e4:	d82c      	bhi.n	800a940 <__sflush_r+0xb8>
 800a8e6:	4a2a      	ldr	r2, [pc, #168]	; (800a990 <__sflush_r+0x108>)
 800a8e8:	40ca      	lsrs	r2, r1
 800a8ea:	07d6      	lsls	r6, r2, #31
 800a8ec:	d528      	bpl.n	800a940 <__sflush_r+0xb8>
 800a8ee:	2200      	movs	r2, #0
 800a8f0:	6062      	str	r2, [r4, #4]
 800a8f2:	04d9      	lsls	r1, r3, #19
 800a8f4:	6922      	ldr	r2, [r4, #16]
 800a8f6:	6022      	str	r2, [r4, #0]
 800a8f8:	d504      	bpl.n	800a904 <__sflush_r+0x7c>
 800a8fa:	1c42      	adds	r2, r0, #1
 800a8fc:	d101      	bne.n	800a902 <__sflush_r+0x7a>
 800a8fe:	682b      	ldr	r3, [r5, #0]
 800a900:	b903      	cbnz	r3, 800a904 <__sflush_r+0x7c>
 800a902:	6560      	str	r0, [r4, #84]	; 0x54
 800a904:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a906:	602f      	str	r7, [r5, #0]
 800a908:	2900      	cmp	r1, #0
 800a90a:	d0ca      	beq.n	800a8a2 <__sflush_r+0x1a>
 800a90c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a910:	4299      	cmp	r1, r3
 800a912:	d002      	beq.n	800a91a <__sflush_r+0x92>
 800a914:	4628      	mov	r0, r5
 800a916:	f7ff fa99 	bl	8009e4c <_free_r>
 800a91a:	2000      	movs	r0, #0
 800a91c:	6360      	str	r0, [r4, #52]	; 0x34
 800a91e:	e7c1      	b.n	800a8a4 <__sflush_r+0x1c>
 800a920:	6a21      	ldr	r1, [r4, #32]
 800a922:	2301      	movs	r3, #1
 800a924:	4628      	mov	r0, r5
 800a926:	47b0      	blx	r6
 800a928:	1c41      	adds	r1, r0, #1
 800a92a:	d1c7      	bne.n	800a8bc <__sflush_r+0x34>
 800a92c:	682b      	ldr	r3, [r5, #0]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d0c4      	beq.n	800a8bc <__sflush_r+0x34>
 800a932:	2b1d      	cmp	r3, #29
 800a934:	d001      	beq.n	800a93a <__sflush_r+0xb2>
 800a936:	2b16      	cmp	r3, #22
 800a938:	d101      	bne.n	800a93e <__sflush_r+0xb6>
 800a93a:	602f      	str	r7, [r5, #0]
 800a93c:	e7b1      	b.n	800a8a2 <__sflush_r+0x1a>
 800a93e:	89a3      	ldrh	r3, [r4, #12]
 800a940:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a944:	81a3      	strh	r3, [r4, #12]
 800a946:	e7ad      	b.n	800a8a4 <__sflush_r+0x1c>
 800a948:	690f      	ldr	r7, [r1, #16]
 800a94a:	2f00      	cmp	r7, #0
 800a94c:	d0a9      	beq.n	800a8a2 <__sflush_r+0x1a>
 800a94e:	0793      	lsls	r3, r2, #30
 800a950:	680e      	ldr	r6, [r1, #0]
 800a952:	bf08      	it	eq
 800a954:	694b      	ldreq	r3, [r1, #20]
 800a956:	600f      	str	r7, [r1, #0]
 800a958:	bf18      	it	ne
 800a95a:	2300      	movne	r3, #0
 800a95c:	eba6 0807 	sub.w	r8, r6, r7
 800a960:	608b      	str	r3, [r1, #8]
 800a962:	f1b8 0f00 	cmp.w	r8, #0
 800a966:	dd9c      	ble.n	800a8a2 <__sflush_r+0x1a>
 800a968:	6a21      	ldr	r1, [r4, #32]
 800a96a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a96c:	4643      	mov	r3, r8
 800a96e:	463a      	mov	r2, r7
 800a970:	4628      	mov	r0, r5
 800a972:	47b0      	blx	r6
 800a974:	2800      	cmp	r0, #0
 800a976:	dc06      	bgt.n	800a986 <__sflush_r+0xfe>
 800a978:	89a3      	ldrh	r3, [r4, #12]
 800a97a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a97e:	81a3      	strh	r3, [r4, #12]
 800a980:	f04f 30ff 	mov.w	r0, #4294967295
 800a984:	e78e      	b.n	800a8a4 <__sflush_r+0x1c>
 800a986:	4407      	add	r7, r0
 800a988:	eba8 0800 	sub.w	r8, r8, r0
 800a98c:	e7e9      	b.n	800a962 <__sflush_r+0xda>
 800a98e:	bf00      	nop
 800a990:	20400001 	.word	0x20400001

0800a994 <_fflush_r>:
 800a994:	b538      	push	{r3, r4, r5, lr}
 800a996:	690b      	ldr	r3, [r1, #16]
 800a998:	4605      	mov	r5, r0
 800a99a:	460c      	mov	r4, r1
 800a99c:	b913      	cbnz	r3, 800a9a4 <_fflush_r+0x10>
 800a99e:	2500      	movs	r5, #0
 800a9a0:	4628      	mov	r0, r5
 800a9a2:	bd38      	pop	{r3, r4, r5, pc}
 800a9a4:	b118      	cbz	r0, 800a9ae <_fflush_r+0x1a>
 800a9a6:	6983      	ldr	r3, [r0, #24]
 800a9a8:	b90b      	cbnz	r3, 800a9ae <_fflush_r+0x1a>
 800a9aa:	f000 f887 	bl	800aabc <__sinit>
 800a9ae:	4b14      	ldr	r3, [pc, #80]	; (800aa00 <_fflush_r+0x6c>)
 800a9b0:	429c      	cmp	r4, r3
 800a9b2:	d11b      	bne.n	800a9ec <_fflush_r+0x58>
 800a9b4:	686c      	ldr	r4, [r5, #4]
 800a9b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d0ef      	beq.n	800a99e <_fflush_r+0xa>
 800a9be:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a9c0:	07d0      	lsls	r0, r2, #31
 800a9c2:	d404      	bmi.n	800a9ce <_fflush_r+0x3a>
 800a9c4:	0599      	lsls	r1, r3, #22
 800a9c6:	d402      	bmi.n	800a9ce <_fflush_r+0x3a>
 800a9c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a9ca:	f000 f915 	bl	800abf8 <__retarget_lock_acquire_recursive>
 800a9ce:	4628      	mov	r0, r5
 800a9d0:	4621      	mov	r1, r4
 800a9d2:	f7ff ff59 	bl	800a888 <__sflush_r>
 800a9d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a9d8:	07da      	lsls	r2, r3, #31
 800a9da:	4605      	mov	r5, r0
 800a9dc:	d4e0      	bmi.n	800a9a0 <_fflush_r+0xc>
 800a9de:	89a3      	ldrh	r3, [r4, #12]
 800a9e0:	059b      	lsls	r3, r3, #22
 800a9e2:	d4dd      	bmi.n	800a9a0 <_fflush_r+0xc>
 800a9e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a9e6:	f000 f908 	bl	800abfa <__retarget_lock_release_recursive>
 800a9ea:	e7d9      	b.n	800a9a0 <_fflush_r+0xc>
 800a9ec:	4b05      	ldr	r3, [pc, #20]	; (800aa04 <_fflush_r+0x70>)
 800a9ee:	429c      	cmp	r4, r3
 800a9f0:	d101      	bne.n	800a9f6 <_fflush_r+0x62>
 800a9f2:	68ac      	ldr	r4, [r5, #8]
 800a9f4:	e7df      	b.n	800a9b6 <_fflush_r+0x22>
 800a9f6:	4b04      	ldr	r3, [pc, #16]	; (800aa08 <_fflush_r+0x74>)
 800a9f8:	429c      	cmp	r4, r3
 800a9fa:	bf08      	it	eq
 800a9fc:	68ec      	ldreq	r4, [r5, #12]
 800a9fe:	e7da      	b.n	800a9b6 <_fflush_r+0x22>
 800aa00:	0800b3ec 	.word	0x0800b3ec
 800aa04:	0800b40c 	.word	0x0800b40c
 800aa08:	0800b3cc 	.word	0x0800b3cc

0800aa0c <std>:
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	b510      	push	{r4, lr}
 800aa10:	4604      	mov	r4, r0
 800aa12:	e9c0 3300 	strd	r3, r3, [r0]
 800aa16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aa1a:	6083      	str	r3, [r0, #8]
 800aa1c:	8181      	strh	r1, [r0, #12]
 800aa1e:	6643      	str	r3, [r0, #100]	; 0x64
 800aa20:	81c2      	strh	r2, [r0, #14]
 800aa22:	6183      	str	r3, [r0, #24]
 800aa24:	4619      	mov	r1, r3
 800aa26:	2208      	movs	r2, #8
 800aa28:	305c      	adds	r0, #92	; 0x5c
 800aa2a:	f7fb fdcb 	bl	80065c4 <memset>
 800aa2e:	4b05      	ldr	r3, [pc, #20]	; (800aa44 <std+0x38>)
 800aa30:	6263      	str	r3, [r4, #36]	; 0x24
 800aa32:	4b05      	ldr	r3, [pc, #20]	; (800aa48 <std+0x3c>)
 800aa34:	62a3      	str	r3, [r4, #40]	; 0x28
 800aa36:	4b05      	ldr	r3, [pc, #20]	; (800aa4c <std+0x40>)
 800aa38:	62e3      	str	r3, [r4, #44]	; 0x2c
 800aa3a:	4b05      	ldr	r3, [pc, #20]	; (800aa50 <std+0x44>)
 800aa3c:	6224      	str	r4, [r4, #32]
 800aa3e:	6323      	str	r3, [r4, #48]	; 0x30
 800aa40:	bd10      	pop	{r4, pc}
 800aa42:	bf00      	nop
 800aa44:	0800ad61 	.word	0x0800ad61
 800aa48:	0800ad83 	.word	0x0800ad83
 800aa4c:	0800adbb 	.word	0x0800adbb
 800aa50:	0800addf 	.word	0x0800addf

0800aa54 <_cleanup_r>:
 800aa54:	4901      	ldr	r1, [pc, #4]	; (800aa5c <_cleanup_r+0x8>)
 800aa56:	f000 b8af 	b.w	800abb8 <_fwalk_reent>
 800aa5a:	bf00      	nop
 800aa5c:	0800a995 	.word	0x0800a995

0800aa60 <__sfmoreglue>:
 800aa60:	b570      	push	{r4, r5, r6, lr}
 800aa62:	2268      	movs	r2, #104	; 0x68
 800aa64:	1e4d      	subs	r5, r1, #1
 800aa66:	4355      	muls	r5, r2
 800aa68:	460e      	mov	r6, r1
 800aa6a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800aa6e:	f7ff fa59 	bl	8009f24 <_malloc_r>
 800aa72:	4604      	mov	r4, r0
 800aa74:	b140      	cbz	r0, 800aa88 <__sfmoreglue+0x28>
 800aa76:	2100      	movs	r1, #0
 800aa78:	e9c0 1600 	strd	r1, r6, [r0]
 800aa7c:	300c      	adds	r0, #12
 800aa7e:	60a0      	str	r0, [r4, #8]
 800aa80:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800aa84:	f7fb fd9e 	bl	80065c4 <memset>
 800aa88:	4620      	mov	r0, r4
 800aa8a:	bd70      	pop	{r4, r5, r6, pc}

0800aa8c <__sfp_lock_acquire>:
 800aa8c:	4801      	ldr	r0, [pc, #4]	; (800aa94 <__sfp_lock_acquire+0x8>)
 800aa8e:	f000 b8b3 	b.w	800abf8 <__retarget_lock_acquire_recursive>
 800aa92:	bf00      	nop
 800aa94:	200014bd 	.word	0x200014bd

0800aa98 <__sfp_lock_release>:
 800aa98:	4801      	ldr	r0, [pc, #4]	; (800aaa0 <__sfp_lock_release+0x8>)
 800aa9a:	f000 b8ae 	b.w	800abfa <__retarget_lock_release_recursive>
 800aa9e:	bf00      	nop
 800aaa0:	200014bd 	.word	0x200014bd

0800aaa4 <__sinit_lock_acquire>:
 800aaa4:	4801      	ldr	r0, [pc, #4]	; (800aaac <__sinit_lock_acquire+0x8>)
 800aaa6:	f000 b8a7 	b.w	800abf8 <__retarget_lock_acquire_recursive>
 800aaaa:	bf00      	nop
 800aaac:	200014be 	.word	0x200014be

0800aab0 <__sinit_lock_release>:
 800aab0:	4801      	ldr	r0, [pc, #4]	; (800aab8 <__sinit_lock_release+0x8>)
 800aab2:	f000 b8a2 	b.w	800abfa <__retarget_lock_release_recursive>
 800aab6:	bf00      	nop
 800aab8:	200014be 	.word	0x200014be

0800aabc <__sinit>:
 800aabc:	b510      	push	{r4, lr}
 800aabe:	4604      	mov	r4, r0
 800aac0:	f7ff fff0 	bl	800aaa4 <__sinit_lock_acquire>
 800aac4:	69a3      	ldr	r3, [r4, #24]
 800aac6:	b11b      	cbz	r3, 800aad0 <__sinit+0x14>
 800aac8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aacc:	f7ff bff0 	b.w	800aab0 <__sinit_lock_release>
 800aad0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800aad4:	6523      	str	r3, [r4, #80]	; 0x50
 800aad6:	4b13      	ldr	r3, [pc, #76]	; (800ab24 <__sinit+0x68>)
 800aad8:	4a13      	ldr	r2, [pc, #76]	; (800ab28 <__sinit+0x6c>)
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	62a2      	str	r2, [r4, #40]	; 0x28
 800aade:	42a3      	cmp	r3, r4
 800aae0:	bf04      	itt	eq
 800aae2:	2301      	moveq	r3, #1
 800aae4:	61a3      	streq	r3, [r4, #24]
 800aae6:	4620      	mov	r0, r4
 800aae8:	f000 f820 	bl	800ab2c <__sfp>
 800aaec:	6060      	str	r0, [r4, #4]
 800aaee:	4620      	mov	r0, r4
 800aaf0:	f000 f81c 	bl	800ab2c <__sfp>
 800aaf4:	60a0      	str	r0, [r4, #8]
 800aaf6:	4620      	mov	r0, r4
 800aaf8:	f000 f818 	bl	800ab2c <__sfp>
 800aafc:	2200      	movs	r2, #0
 800aafe:	60e0      	str	r0, [r4, #12]
 800ab00:	2104      	movs	r1, #4
 800ab02:	6860      	ldr	r0, [r4, #4]
 800ab04:	f7ff ff82 	bl	800aa0c <std>
 800ab08:	68a0      	ldr	r0, [r4, #8]
 800ab0a:	2201      	movs	r2, #1
 800ab0c:	2109      	movs	r1, #9
 800ab0e:	f7ff ff7d 	bl	800aa0c <std>
 800ab12:	68e0      	ldr	r0, [r4, #12]
 800ab14:	2202      	movs	r2, #2
 800ab16:	2112      	movs	r1, #18
 800ab18:	f7ff ff78 	bl	800aa0c <std>
 800ab1c:	2301      	movs	r3, #1
 800ab1e:	61a3      	str	r3, [r4, #24]
 800ab20:	e7d2      	b.n	800aac8 <__sinit+0xc>
 800ab22:	bf00      	nop
 800ab24:	0800af88 	.word	0x0800af88
 800ab28:	0800aa55 	.word	0x0800aa55

0800ab2c <__sfp>:
 800ab2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab2e:	4607      	mov	r7, r0
 800ab30:	f7ff ffac 	bl	800aa8c <__sfp_lock_acquire>
 800ab34:	4b1e      	ldr	r3, [pc, #120]	; (800abb0 <__sfp+0x84>)
 800ab36:	681e      	ldr	r6, [r3, #0]
 800ab38:	69b3      	ldr	r3, [r6, #24]
 800ab3a:	b913      	cbnz	r3, 800ab42 <__sfp+0x16>
 800ab3c:	4630      	mov	r0, r6
 800ab3e:	f7ff ffbd 	bl	800aabc <__sinit>
 800ab42:	3648      	adds	r6, #72	; 0x48
 800ab44:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ab48:	3b01      	subs	r3, #1
 800ab4a:	d503      	bpl.n	800ab54 <__sfp+0x28>
 800ab4c:	6833      	ldr	r3, [r6, #0]
 800ab4e:	b30b      	cbz	r3, 800ab94 <__sfp+0x68>
 800ab50:	6836      	ldr	r6, [r6, #0]
 800ab52:	e7f7      	b.n	800ab44 <__sfp+0x18>
 800ab54:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ab58:	b9d5      	cbnz	r5, 800ab90 <__sfp+0x64>
 800ab5a:	4b16      	ldr	r3, [pc, #88]	; (800abb4 <__sfp+0x88>)
 800ab5c:	60e3      	str	r3, [r4, #12]
 800ab5e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ab62:	6665      	str	r5, [r4, #100]	; 0x64
 800ab64:	f000 f847 	bl	800abf6 <__retarget_lock_init_recursive>
 800ab68:	f7ff ff96 	bl	800aa98 <__sfp_lock_release>
 800ab6c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ab70:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ab74:	6025      	str	r5, [r4, #0]
 800ab76:	61a5      	str	r5, [r4, #24]
 800ab78:	2208      	movs	r2, #8
 800ab7a:	4629      	mov	r1, r5
 800ab7c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ab80:	f7fb fd20 	bl	80065c4 <memset>
 800ab84:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ab88:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ab8c:	4620      	mov	r0, r4
 800ab8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab90:	3468      	adds	r4, #104	; 0x68
 800ab92:	e7d9      	b.n	800ab48 <__sfp+0x1c>
 800ab94:	2104      	movs	r1, #4
 800ab96:	4638      	mov	r0, r7
 800ab98:	f7ff ff62 	bl	800aa60 <__sfmoreglue>
 800ab9c:	4604      	mov	r4, r0
 800ab9e:	6030      	str	r0, [r6, #0]
 800aba0:	2800      	cmp	r0, #0
 800aba2:	d1d5      	bne.n	800ab50 <__sfp+0x24>
 800aba4:	f7ff ff78 	bl	800aa98 <__sfp_lock_release>
 800aba8:	230c      	movs	r3, #12
 800abaa:	603b      	str	r3, [r7, #0]
 800abac:	e7ee      	b.n	800ab8c <__sfp+0x60>
 800abae:	bf00      	nop
 800abb0:	0800af88 	.word	0x0800af88
 800abb4:	ffff0001 	.word	0xffff0001

0800abb8 <_fwalk_reent>:
 800abb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800abbc:	4606      	mov	r6, r0
 800abbe:	4688      	mov	r8, r1
 800abc0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800abc4:	2700      	movs	r7, #0
 800abc6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800abca:	f1b9 0901 	subs.w	r9, r9, #1
 800abce:	d505      	bpl.n	800abdc <_fwalk_reent+0x24>
 800abd0:	6824      	ldr	r4, [r4, #0]
 800abd2:	2c00      	cmp	r4, #0
 800abd4:	d1f7      	bne.n	800abc6 <_fwalk_reent+0xe>
 800abd6:	4638      	mov	r0, r7
 800abd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800abdc:	89ab      	ldrh	r3, [r5, #12]
 800abde:	2b01      	cmp	r3, #1
 800abe0:	d907      	bls.n	800abf2 <_fwalk_reent+0x3a>
 800abe2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800abe6:	3301      	adds	r3, #1
 800abe8:	d003      	beq.n	800abf2 <_fwalk_reent+0x3a>
 800abea:	4629      	mov	r1, r5
 800abec:	4630      	mov	r0, r6
 800abee:	47c0      	blx	r8
 800abf0:	4307      	orrs	r7, r0
 800abf2:	3568      	adds	r5, #104	; 0x68
 800abf4:	e7e9      	b.n	800abca <_fwalk_reent+0x12>

0800abf6 <__retarget_lock_init_recursive>:
 800abf6:	4770      	bx	lr

0800abf8 <__retarget_lock_acquire_recursive>:
 800abf8:	4770      	bx	lr

0800abfa <__retarget_lock_release_recursive>:
 800abfa:	4770      	bx	lr

0800abfc <__swhatbuf_r>:
 800abfc:	b570      	push	{r4, r5, r6, lr}
 800abfe:	460e      	mov	r6, r1
 800ac00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac04:	2900      	cmp	r1, #0
 800ac06:	b096      	sub	sp, #88	; 0x58
 800ac08:	4614      	mov	r4, r2
 800ac0a:	461d      	mov	r5, r3
 800ac0c:	da08      	bge.n	800ac20 <__swhatbuf_r+0x24>
 800ac0e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ac12:	2200      	movs	r2, #0
 800ac14:	602a      	str	r2, [r5, #0]
 800ac16:	061a      	lsls	r2, r3, #24
 800ac18:	d410      	bmi.n	800ac3c <__swhatbuf_r+0x40>
 800ac1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac1e:	e00e      	b.n	800ac3e <__swhatbuf_r+0x42>
 800ac20:	466a      	mov	r2, sp
 800ac22:	f000 f903 	bl	800ae2c <_fstat_r>
 800ac26:	2800      	cmp	r0, #0
 800ac28:	dbf1      	blt.n	800ac0e <__swhatbuf_r+0x12>
 800ac2a:	9a01      	ldr	r2, [sp, #4]
 800ac2c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ac30:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ac34:	425a      	negs	r2, r3
 800ac36:	415a      	adcs	r2, r3
 800ac38:	602a      	str	r2, [r5, #0]
 800ac3a:	e7ee      	b.n	800ac1a <__swhatbuf_r+0x1e>
 800ac3c:	2340      	movs	r3, #64	; 0x40
 800ac3e:	2000      	movs	r0, #0
 800ac40:	6023      	str	r3, [r4, #0]
 800ac42:	b016      	add	sp, #88	; 0x58
 800ac44:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ac48 <__smakebuf_r>:
 800ac48:	898b      	ldrh	r3, [r1, #12]
 800ac4a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ac4c:	079d      	lsls	r5, r3, #30
 800ac4e:	4606      	mov	r6, r0
 800ac50:	460c      	mov	r4, r1
 800ac52:	d507      	bpl.n	800ac64 <__smakebuf_r+0x1c>
 800ac54:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ac58:	6023      	str	r3, [r4, #0]
 800ac5a:	6123      	str	r3, [r4, #16]
 800ac5c:	2301      	movs	r3, #1
 800ac5e:	6163      	str	r3, [r4, #20]
 800ac60:	b002      	add	sp, #8
 800ac62:	bd70      	pop	{r4, r5, r6, pc}
 800ac64:	ab01      	add	r3, sp, #4
 800ac66:	466a      	mov	r2, sp
 800ac68:	f7ff ffc8 	bl	800abfc <__swhatbuf_r>
 800ac6c:	9900      	ldr	r1, [sp, #0]
 800ac6e:	4605      	mov	r5, r0
 800ac70:	4630      	mov	r0, r6
 800ac72:	f7ff f957 	bl	8009f24 <_malloc_r>
 800ac76:	b948      	cbnz	r0, 800ac8c <__smakebuf_r+0x44>
 800ac78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac7c:	059a      	lsls	r2, r3, #22
 800ac7e:	d4ef      	bmi.n	800ac60 <__smakebuf_r+0x18>
 800ac80:	f023 0303 	bic.w	r3, r3, #3
 800ac84:	f043 0302 	orr.w	r3, r3, #2
 800ac88:	81a3      	strh	r3, [r4, #12]
 800ac8a:	e7e3      	b.n	800ac54 <__smakebuf_r+0xc>
 800ac8c:	4b0d      	ldr	r3, [pc, #52]	; (800acc4 <__smakebuf_r+0x7c>)
 800ac8e:	62b3      	str	r3, [r6, #40]	; 0x28
 800ac90:	89a3      	ldrh	r3, [r4, #12]
 800ac92:	6020      	str	r0, [r4, #0]
 800ac94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac98:	81a3      	strh	r3, [r4, #12]
 800ac9a:	9b00      	ldr	r3, [sp, #0]
 800ac9c:	6163      	str	r3, [r4, #20]
 800ac9e:	9b01      	ldr	r3, [sp, #4]
 800aca0:	6120      	str	r0, [r4, #16]
 800aca2:	b15b      	cbz	r3, 800acbc <__smakebuf_r+0x74>
 800aca4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aca8:	4630      	mov	r0, r6
 800acaa:	f000 f8d1 	bl	800ae50 <_isatty_r>
 800acae:	b128      	cbz	r0, 800acbc <__smakebuf_r+0x74>
 800acb0:	89a3      	ldrh	r3, [r4, #12]
 800acb2:	f023 0303 	bic.w	r3, r3, #3
 800acb6:	f043 0301 	orr.w	r3, r3, #1
 800acba:	81a3      	strh	r3, [r4, #12]
 800acbc:	89a0      	ldrh	r0, [r4, #12]
 800acbe:	4305      	orrs	r5, r0
 800acc0:	81a5      	strh	r5, [r4, #12]
 800acc2:	e7cd      	b.n	800ac60 <__smakebuf_r+0x18>
 800acc4:	0800aa55 	.word	0x0800aa55

0800acc8 <_malloc_usable_size_r>:
 800acc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800accc:	1f18      	subs	r0, r3, #4
 800acce:	2b00      	cmp	r3, #0
 800acd0:	bfbc      	itt	lt
 800acd2:	580b      	ldrlt	r3, [r1, r0]
 800acd4:	18c0      	addlt	r0, r0, r3
 800acd6:	4770      	bx	lr

0800acd8 <_raise_r>:
 800acd8:	291f      	cmp	r1, #31
 800acda:	b538      	push	{r3, r4, r5, lr}
 800acdc:	4604      	mov	r4, r0
 800acde:	460d      	mov	r5, r1
 800ace0:	d904      	bls.n	800acec <_raise_r+0x14>
 800ace2:	2316      	movs	r3, #22
 800ace4:	6003      	str	r3, [r0, #0]
 800ace6:	f04f 30ff 	mov.w	r0, #4294967295
 800acea:	bd38      	pop	{r3, r4, r5, pc}
 800acec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800acee:	b112      	cbz	r2, 800acf6 <_raise_r+0x1e>
 800acf0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800acf4:	b94b      	cbnz	r3, 800ad0a <_raise_r+0x32>
 800acf6:	4620      	mov	r0, r4
 800acf8:	f000 f830 	bl	800ad5c <_getpid_r>
 800acfc:	462a      	mov	r2, r5
 800acfe:	4601      	mov	r1, r0
 800ad00:	4620      	mov	r0, r4
 800ad02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad06:	f000 b817 	b.w	800ad38 <_kill_r>
 800ad0a:	2b01      	cmp	r3, #1
 800ad0c:	d00a      	beq.n	800ad24 <_raise_r+0x4c>
 800ad0e:	1c59      	adds	r1, r3, #1
 800ad10:	d103      	bne.n	800ad1a <_raise_r+0x42>
 800ad12:	2316      	movs	r3, #22
 800ad14:	6003      	str	r3, [r0, #0]
 800ad16:	2001      	movs	r0, #1
 800ad18:	e7e7      	b.n	800acea <_raise_r+0x12>
 800ad1a:	2400      	movs	r4, #0
 800ad1c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ad20:	4628      	mov	r0, r5
 800ad22:	4798      	blx	r3
 800ad24:	2000      	movs	r0, #0
 800ad26:	e7e0      	b.n	800acea <_raise_r+0x12>

0800ad28 <raise>:
 800ad28:	4b02      	ldr	r3, [pc, #8]	; (800ad34 <raise+0xc>)
 800ad2a:	4601      	mov	r1, r0
 800ad2c:	6818      	ldr	r0, [r3, #0]
 800ad2e:	f7ff bfd3 	b.w	800acd8 <_raise_r>
 800ad32:	bf00      	nop
 800ad34:	20000018 	.word	0x20000018

0800ad38 <_kill_r>:
 800ad38:	b538      	push	{r3, r4, r5, lr}
 800ad3a:	4d07      	ldr	r5, [pc, #28]	; (800ad58 <_kill_r+0x20>)
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	4604      	mov	r4, r0
 800ad40:	4608      	mov	r0, r1
 800ad42:	4611      	mov	r1, r2
 800ad44:	602b      	str	r3, [r5, #0]
 800ad46:	f7f7 fac1 	bl	80022cc <_kill>
 800ad4a:	1c43      	adds	r3, r0, #1
 800ad4c:	d102      	bne.n	800ad54 <_kill_r+0x1c>
 800ad4e:	682b      	ldr	r3, [r5, #0]
 800ad50:	b103      	cbz	r3, 800ad54 <_kill_r+0x1c>
 800ad52:	6023      	str	r3, [r4, #0]
 800ad54:	bd38      	pop	{r3, r4, r5, pc}
 800ad56:	bf00      	nop
 800ad58:	200014b8 	.word	0x200014b8

0800ad5c <_getpid_r>:
 800ad5c:	f7f7 baae 	b.w	80022bc <_getpid>

0800ad60 <__sread>:
 800ad60:	b510      	push	{r4, lr}
 800ad62:	460c      	mov	r4, r1
 800ad64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad68:	f000 f894 	bl	800ae94 <_read_r>
 800ad6c:	2800      	cmp	r0, #0
 800ad6e:	bfab      	itete	ge
 800ad70:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ad72:	89a3      	ldrhlt	r3, [r4, #12]
 800ad74:	181b      	addge	r3, r3, r0
 800ad76:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ad7a:	bfac      	ite	ge
 800ad7c:	6563      	strge	r3, [r4, #84]	; 0x54
 800ad7e:	81a3      	strhlt	r3, [r4, #12]
 800ad80:	bd10      	pop	{r4, pc}

0800ad82 <__swrite>:
 800ad82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad86:	461f      	mov	r7, r3
 800ad88:	898b      	ldrh	r3, [r1, #12]
 800ad8a:	05db      	lsls	r3, r3, #23
 800ad8c:	4605      	mov	r5, r0
 800ad8e:	460c      	mov	r4, r1
 800ad90:	4616      	mov	r6, r2
 800ad92:	d505      	bpl.n	800ada0 <__swrite+0x1e>
 800ad94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad98:	2302      	movs	r3, #2
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	f000 f868 	bl	800ae70 <_lseek_r>
 800ada0:	89a3      	ldrh	r3, [r4, #12]
 800ada2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ada6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800adaa:	81a3      	strh	r3, [r4, #12]
 800adac:	4632      	mov	r2, r6
 800adae:	463b      	mov	r3, r7
 800adb0:	4628      	mov	r0, r5
 800adb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800adb6:	f000 b817 	b.w	800ade8 <_write_r>

0800adba <__sseek>:
 800adba:	b510      	push	{r4, lr}
 800adbc:	460c      	mov	r4, r1
 800adbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adc2:	f000 f855 	bl	800ae70 <_lseek_r>
 800adc6:	1c43      	adds	r3, r0, #1
 800adc8:	89a3      	ldrh	r3, [r4, #12]
 800adca:	bf15      	itete	ne
 800adcc:	6560      	strne	r0, [r4, #84]	; 0x54
 800adce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800add2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800add6:	81a3      	strheq	r3, [r4, #12]
 800add8:	bf18      	it	ne
 800adda:	81a3      	strhne	r3, [r4, #12]
 800addc:	bd10      	pop	{r4, pc}

0800adde <__sclose>:
 800adde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ade2:	f000 b813 	b.w	800ae0c <_close_r>
	...

0800ade8 <_write_r>:
 800ade8:	b538      	push	{r3, r4, r5, lr}
 800adea:	4d07      	ldr	r5, [pc, #28]	; (800ae08 <_write_r+0x20>)
 800adec:	4604      	mov	r4, r0
 800adee:	4608      	mov	r0, r1
 800adf0:	4611      	mov	r1, r2
 800adf2:	2200      	movs	r2, #0
 800adf4:	602a      	str	r2, [r5, #0]
 800adf6:	461a      	mov	r2, r3
 800adf8:	f7f7 fa9f 	bl	800233a <_write>
 800adfc:	1c43      	adds	r3, r0, #1
 800adfe:	d102      	bne.n	800ae06 <_write_r+0x1e>
 800ae00:	682b      	ldr	r3, [r5, #0]
 800ae02:	b103      	cbz	r3, 800ae06 <_write_r+0x1e>
 800ae04:	6023      	str	r3, [r4, #0]
 800ae06:	bd38      	pop	{r3, r4, r5, pc}
 800ae08:	200014b8 	.word	0x200014b8

0800ae0c <_close_r>:
 800ae0c:	b538      	push	{r3, r4, r5, lr}
 800ae0e:	4d06      	ldr	r5, [pc, #24]	; (800ae28 <_close_r+0x1c>)
 800ae10:	2300      	movs	r3, #0
 800ae12:	4604      	mov	r4, r0
 800ae14:	4608      	mov	r0, r1
 800ae16:	602b      	str	r3, [r5, #0]
 800ae18:	f7f7 faab 	bl	8002372 <_close>
 800ae1c:	1c43      	adds	r3, r0, #1
 800ae1e:	d102      	bne.n	800ae26 <_close_r+0x1a>
 800ae20:	682b      	ldr	r3, [r5, #0]
 800ae22:	b103      	cbz	r3, 800ae26 <_close_r+0x1a>
 800ae24:	6023      	str	r3, [r4, #0]
 800ae26:	bd38      	pop	{r3, r4, r5, pc}
 800ae28:	200014b8 	.word	0x200014b8

0800ae2c <_fstat_r>:
 800ae2c:	b538      	push	{r3, r4, r5, lr}
 800ae2e:	4d07      	ldr	r5, [pc, #28]	; (800ae4c <_fstat_r+0x20>)
 800ae30:	2300      	movs	r3, #0
 800ae32:	4604      	mov	r4, r0
 800ae34:	4608      	mov	r0, r1
 800ae36:	4611      	mov	r1, r2
 800ae38:	602b      	str	r3, [r5, #0]
 800ae3a:	f7f7 faa6 	bl	800238a <_fstat>
 800ae3e:	1c43      	adds	r3, r0, #1
 800ae40:	d102      	bne.n	800ae48 <_fstat_r+0x1c>
 800ae42:	682b      	ldr	r3, [r5, #0]
 800ae44:	b103      	cbz	r3, 800ae48 <_fstat_r+0x1c>
 800ae46:	6023      	str	r3, [r4, #0]
 800ae48:	bd38      	pop	{r3, r4, r5, pc}
 800ae4a:	bf00      	nop
 800ae4c:	200014b8 	.word	0x200014b8

0800ae50 <_isatty_r>:
 800ae50:	b538      	push	{r3, r4, r5, lr}
 800ae52:	4d06      	ldr	r5, [pc, #24]	; (800ae6c <_isatty_r+0x1c>)
 800ae54:	2300      	movs	r3, #0
 800ae56:	4604      	mov	r4, r0
 800ae58:	4608      	mov	r0, r1
 800ae5a:	602b      	str	r3, [r5, #0]
 800ae5c:	f7f7 faa5 	bl	80023aa <_isatty>
 800ae60:	1c43      	adds	r3, r0, #1
 800ae62:	d102      	bne.n	800ae6a <_isatty_r+0x1a>
 800ae64:	682b      	ldr	r3, [r5, #0]
 800ae66:	b103      	cbz	r3, 800ae6a <_isatty_r+0x1a>
 800ae68:	6023      	str	r3, [r4, #0]
 800ae6a:	bd38      	pop	{r3, r4, r5, pc}
 800ae6c:	200014b8 	.word	0x200014b8

0800ae70 <_lseek_r>:
 800ae70:	b538      	push	{r3, r4, r5, lr}
 800ae72:	4d07      	ldr	r5, [pc, #28]	; (800ae90 <_lseek_r+0x20>)
 800ae74:	4604      	mov	r4, r0
 800ae76:	4608      	mov	r0, r1
 800ae78:	4611      	mov	r1, r2
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	602a      	str	r2, [r5, #0]
 800ae7e:	461a      	mov	r2, r3
 800ae80:	f7f7 fa9e 	bl	80023c0 <_lseek>
 800ae84:	1c43      	adds	r3, r0, #1
 800ae86:	d102      	bne.n	800ae8e <_lseek_r+0x1e>
 800ae88:	682b      	ldr	r3, [r5, #0]
 800ae8a:	b103      	cbz	r3, 800ae8e <_lseek_r+0x1e>
 800ae8c:	6023      	str	r3, [r4, #0]
 800ae8e:	bd38      	pop	{r3, r4, r5, pc}
 800ae90:	200014b8 	.word	0x200014b8

0800ae94 <_read_r>:
 800ae94:	b538      	push	{r3, r4, r5, lr}
 800ae96:	4d07      	ldr	r5, [pc, #28]	; (800aeb4 <_read_r+0x20>)
 800ae98:	4604      	mov	r4, r0
 800ae9a:	4608      	mov	r0, r1
 800ae9c:	4611      	mov	r1, r2
 800ae9e:	2200      	movs	r2, #0
 800aea0:	602a      	str	r2, [r5, #0]
 800aea2:	461a      	mov	r2, r3
 800aea4:	f7f7 fa2c 	bl	8002300 <_read>
 800aea8:	1c43      	adds	r3, r0, #1
 800aeaa:	d102      	bne.n	800aeb2 <_read_r+0x1e>
 800aeac:	682b      	ldr	r3, [r5, #0]
 800aeae:	b103      	cbz	r3, 800aeb2 <_read_r+0x1e>
 800aeb0:	6023      	str	r3, [r4, #0]
 800aeb2:	bd38      	pop	{r3, r4, r5, pc}
 800aeb4:	200014b8 	.word	0x200014b8

0800aeb8 <_init>:
 800aeb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aeba:	bf00      	nop
 800aebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aebe:	bc08      	pop	{r3}
 800aec0:	469e      	mov	lr, r3
 800aec2:	4770      	bx	lr

0800aec4 <_fini>:
 800aec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aec6:	bf00      	nop
 800aec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aeca:	bc08      	pop	{r3}
 800aecc:	469e      	mov	lr, r3
 800aece:	4770      	bx	lr
