<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>MOVSLDUP—Move Packed Single-FP Low and Duplicate</title>
</head>
<body>
<h1 id="movsldup-move-packed-single-fp-low-and-duplicate">MOVSLDUP—Move Packed Single-FP Low and Duplicate</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32-bit Mode</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>F3 0F 12 /r MOVSLDUP xmm1, xmm2/m128</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE3</td>
	<td>Move two single-precision floating-point values from the lower 32-bit operand of each qword in xmm2/m128 to xmm1 and duplicate each 32-bit operand to the higher 32-bits of each qword.</td>
</tr>
<tr>
	<td>VEX.128.F3.0F.WIG 12 /r VMOVSLDUP xmm1, xmm2/m128</td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Move even index single-precision floatingpoint values from xmm2/mem and duplicate each element into xmm1.</td>
</tr>
<tr>
	<td>VEX.256.F3.0F.WIG 12 /r VMOVSLDUP ymm1, ymm2/m256</td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Move even index single-precision floatingpoint values from ymm2/mem and duplicate each element into ymm1.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>The linear address corresponds to the address of the least-significant byte of the referenced memory data. When a memory address is indicated, the 16 bytes of data at memory location m128 are loaded and the single-precision elements in positions 0 and 2 are duplicated. When the register-register form of this operation is used, the same operation is performed but with data coming from the 128-bit source register.</p>
<p>See Figure 3-26.</p>
<p>MOVSLDUP xmm1, xmm2/m128</p>
<p>xmm2/</p>
<table>
<tr>
	<td>[127:96]xmm2/</td>
	<td>[95:64]xmm1[95:64]xmm2/m128[95:64]</td>
	<td>[63:32]xmm1[63:32]xmm2/m128[31:0]</td>
	<td>[31:0]m128 xmm1[31:0]RESULT: xmm2/xmm1 m128[31:0]</td>
</tr>
<tr>
	<td>[127:96]</td>
	<td>[95:64]</td>
	<td>[63:32]</td>
	<td>[31:0]</td>
</tr>
</table>
<p>OM15999</p>
<table>
<tr>
	<td>Figure 3-26.</td>
	<td>MOVSLDUP—Move Packed Single-FP Low and Duplicate</td>
</tr>
</table>
<p>In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15). 128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.</p>
<p>Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.</p>
<h2 id="operation">Operation</h2>
<pre>MOVSLDUP (128-bit Legacy SSE version)
DEST[31:0] ← SRC[31:0]
DEST[63:32] ← SRC[31:0]
DEST[95:64] ← SRC[95:64]
DEST[127:96] ← SRC[95:64]
DEST[VLMAX-1:128] (Unmodified)
VMOVSLDUP (VEX.128 encoded version)
DEST[31:0] ← SRC[31:0]
DEST[63:32] ← SRC[31:0]
DEST[95:64] ← SRC[95:64]
DEST[127:96] ← SRC[95:64]
DEST[VLMAX-1:128] ← 0
VMOVSLDUP (VEX.256 encoded version)
DEST[31:0] ← SRC[31:0]
DEST[63:32] ← SRC[31:0]
DEST[95:64] ← SRC[95:64]
DEST[127:96] ← SRC[95:64]
DEST[159:128] ← SRC[159:128]
DEST[191:160] ← SRC[159:128]
DEST[223:192] ← SRC[223:192]
DEST[255:224] ← SRC[223:192]
</pre>
<h2 id="intel-c-c-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>(V)MOVSLDUP:</td>
	<td>__m128 _mm_moveldup_ps(__m128 a)</td>
</tr>
<tr>
	<td>VMOVSLDUP:</td>
	<td>__m256 _mm256_moveldup_ps (__m256 a);</td>
</tr>
</table>
<h2 id="exceptions">Exceptions</h2>
<p>General protection exception if not aligned on 16-byte boundary, regardless of segment.</p>
<h2 id="numeric-exceptions">Numeric Exceptions</h2>
<p>None.</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 4; additionally</p>
<table>
<tr>
	<td>#UD</td>
	<td>If VEX.vvvv != 1111B.</td>
</tr>
</table>
</body>
</html>
