VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml helloworldfpga.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/deekshitha/qorc-sdk/fpga-examples/incdec/build/helloworldfpga_dummy.sdc --fix_clusters helloworldfpga_constraints.place --place

Using up to 1 parallel worker(s)

Architecture file: /home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: helloworldfpga

# Loading Architecture Description
# Loading Architecture Description took 0.77 seconds (max_rss 30.8 MiB, delta_rss +24.4 MiB)
# Building complex block graph
# Building complex block graph took 0.16 seconds (max_rss 39.7 MiB, delta_rss +8.9 MiB)
# Load circuit
# Load circuit took 0.00 seconds (max_rss 39.7 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 114 LUT buffers
Inferred    3 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 3
# Clean circuit took 0.00 seconds (max_rss 39.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 39.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 39.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 31
    .input      :       4
    .output     :       7
    BIDIR_CELL  :       8
    C_FRAG      :       6
    GND         :       1
    SDIOMUX_CELL:       3
    T_FRAG      :       1
    VCC         :       1
  Nets  : 24
    Avg Fanout:     5.2
    Max Fanout:    44.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 149
  Timing Graph Edges: 232
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 40.2 MiB, delta_rss +0.5 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/home/deekshitha/qorc-sdk/fpga-examples/incdec/build/helloworldfpga_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 40.2 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: helloworldfpga.net
Circuit placement file: helloworldfpga.place
Circuit routing file: helloworldfpga.route
Circuit SDC file: /home/deekshitha/qorc-sdk/fpga-examples/incdec/build/helloworldfpga_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'helloworldfpga_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'helloworldfpga.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.0212 seconds).
# Load Packing took 0.02 seconds (max_rss 40.5 MiB, delta_rss +0.3 MiB)
Warning 1: Netlist contains 0 global net to non-global architecture pin connections
Warning 2: Logic block #18 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 3: Logic block #19 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 13
Netlist num_blocks: 20
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 8.
Netlist PB-ASSP blocks: 0.
Netlist PB-LOGIC blocks: 7.
Netlist PB-SDIOMUX blocks: 3.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 4
Netlist output pins: 29


Pb types usage...
  PB-SYN_GND        : 1
   GND              : 1
  PB-BIDIR          : 8
   BIDIR            : 8
    INPUT           : 3
     bidir          : 3
     inpad          : 3
    OUTPUT          : 5
     bidir          : 5
     outpad         : 5
  PB-LOGIC          : 7
   LOGIC            : 7
    FRAGS           : 7
     c_frag_modes   : 7
      SINGLE        : 6
       c_frag       : 6
      SPLIT         : 1
       b_frag       : 1
  PB-SDIOMUX        : 3
   SDIOMUX          : 3
    INPUT           : 1
     inpad          : 1
     sdiomux        : 1
    OUTPUT          : 2
     outpad         : 2
     sdiomux        : 2
  PB-SYN_VCC        : 1
   VCC              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		8	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		0	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		7	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		3	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.01 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.01 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.25 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.21 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 0.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 40.7 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 1.14 seconds (max_rss 350.1 MiB, delta_rss +309.4 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 2.25 seconds (max_rss 351.8 MiB, delta_rss +311.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 4: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 5: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 7: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 41.23 seconds (max_rss 351.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 351.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 41.23 seconds (max_rss 351.8 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 1.17 seconds (max_rss 401.3 MiB, delta_rss +49.5 MiB)
Warning 8: CHANX place cost fac is 0 at 2 2
Warning 9: CHANX place cost fac is 0 at 34 34
Warning 10: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading helloworldfpga_constraints.place.

Successfully read helloworldfpga_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 401.3 MiB, delta_rss +0.0 MiB)

There are 114 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 820

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 1.21707 td_cost: 4.16808e-07
Initial placement estimated Critical Path Delay (CPD): 51.4273 ns
Initial placement estimated setup Total Negative Slack (sTNS): -306.738 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -51.4273 ns

Initial placement estimated setup slack histogram:
[ -5.1e-08:   -5e-08) 1 ( 14.3%) |*************************
[   -5e-08: -4.9e-08) 0 (  0.0%) |
[ -4.9e-08: -4.8e-08) 0 (  0.0%) |
[ -4.8e-08: -4.7e-08) 0 (  0.0%) |
[ -4.7e-08: -4.6e-08) 1 ( 14.3%) |*************************
[ -4.6e-08: -4.4e-08) 0 (  0.0%) |
[ -4.4e-08: -4.3e-08) 1 ( 14.3%) |*************************
[ -4.3e-08: -4.2e-08) 2 ( 28.6%) |*************************************************
[ -4.2e-08: -4.1e-08) 0 (  0.0%) |
[ -4.1e-08:   -4e-08) 2 ( 28.6%) |*************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 54
Warning 11: Starting t: 13 of 20 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 7.3e-01   1.018       1.17 4.4097e-07  46.588       -302  -46.588   0.852  0.0402   38.0     1.00        54  0.200
   2    0.0 6.5e-01   1.013       1.21 4.2625e-07  49.058       -302  -49.058   0.667  0.0240   38.0     1.00       108  0.900
   3    0.0 6.2e-01   0.953       1.22 4.4077e-07  49.468       -315  -49.468   0.704  0.0375   38.0     1.00       162  0.950
   4    0.0 5.9e-01   0.997       1.23 4.096e-07   56.707       -333  -56.707   0.667  0.0264   38.0     1.00       216  0.950
   5    0.0 5.6e-01   0.971       1.16 4.4595e-07  49.138       -320  -49.138   0.759  0.0548   38.0     1.00       270  0.950
   6    0.0 5.3e-01   1.036       1.15 4.1636e-07  46.779       -297  -46.779   0.759  0.0409   38.0     1.00       324  0.950
   7    0.0 5.1e-01   1.017       1.22 4.2711e-07  52.098       -317  -52.098   0.796  0.0369   38.0     1.00       378  0.950
   8    0.0 4.8e-01   0.953       1.14 4.1157e-07  51.387       -313  -51.387   0.722  0.0472   38.0     1.00       432  0.950
   9    0.0 4.6e-01   1.064       1.20 4.1142e-07  48.579       -301  -48.579   0.722  0.0659   38.0     1.00       486  0.950
  10    0.0 4.3e-01   0.883       1.19 4.433e-07   52.651       -338  -52.651   0.778  0.0567   38.0     1.00       540  0.950
  11    0.0 4.1e-01   1.051       1.17 4.4759e-07  47.960       -311  -47.960   0.759  0.0316   38.0     1.00       594  0.950
  12    0.0 3.9e-01   1.067       1.23 4.5721e-07  48.308       -306  -48.308   0.759  0.0392   38.0     1.00       648  0.950
  13    0.0 3.7e-01   1.011       1.16 4.0422e-07  51.975       -319  -51.975   0.741  0.0312   38.0     1.00       702  0.950
  14    0.0 3.5e-01   1.014       1.22 4.0416e-07  51.860       -303  -51.860   0.815  0.0505   38.0     1.00       756  0.950
  15    0.0 3.2e-01   0.973       1.16 4.4593e-07  46.713       -310  -46.713   0.722  0.0346   38.0     1.00       810  0.900
  16    0.0 3.0e-01   1.091       1.19 4.1503e-07  46.892       -294  -46.892   0.778  0.0309   38.0     1.00       864  0.950
  17    0.0 2.9e-01   1.022       1.21 4.2942e-07  47.834       -315  -47.834   0.593  0.0240   38.0     1.00       918  0.950
  18    0.0 2.7e-01   0.987       1.16 4.6264e-07  46.323       -305  -46.323   0.741  0.0402   38.0     1.00       972  0.950
  19    0.0 2.6e-01   1.033       1.21 4.3246e-07  46.588       -300  -46.588   0.796  0.0330   38.0     1.00      1026  0.950
  20    0.0 2.5e-01   0.988       1.23 4.3669e-07  52.043       -311  -52.043   0.722  0.0369   38.0     1.00      1080  0.950
  21    0.0 2.3e-01   0.924       1.16 4.095e-07   53.797       -324  -53.797   0.704  0.0276   38.0     1.00      1134  0.950
  22    0.0 2.2e-01   0.976       1.18 4.1447e-07  48.242       -308  -48.242   0.722  0.0292   38.0     1.00      1188  0.950
  23    0.0 2.1e-01   0.920       1.14 4.1934e-07  53.000       -330  -53.000   0.815  0.0359   38.0     1.00      1242  0.950
  24    0.0 1.9e-01   0.966       1.23 4.5612e-07  51.119       -322  -51.119   0.741  0.0359   38.0     1.00      1296  0.900
  25    0.0 1.8e-01   0.961       1.16 4.3654e-07  48.842       -325  -48.842   0.611  0.0668   38.0     1.00      1350  0.950
  26    0.0 1.7e-01   1.058       1.19 4.4128e-07  46.994       -309  -46.994   0.648  0.0482   38.0     1.00      1404  0.950
  27    0.0 1.6e-01   0.978       1.20 4.2597e-07  51.241       -311  -51.241   0.667  0.0437   38.0     1.00      1458  0.950
  28    0.0 1.5e-01   0.984       1.19 3.9626e-07  52.858       -312  -52.858   0.704  0.0438   38.0     1.00      1512  0.950
  29    0.0 1.5e-01   0.971       1.13 4.2987e-07  48.528       -313  -48.528   0.667  0.0352   38.0     1.00      1566  0.950
  30    0.0 1.4e-01   1.058       1.22 4.092e-07   52.593       -316  -52.593   0.704  0.0424   38.0     1.00      1620  0.950
  31    0.0 1.3e-01   1.047       1.22 4.4841e-07  47.994       -304  -47.994   0.722  0.0393   38.0     1.00      1674  0.950
  32    0.0 1.3e-01   0.962       1.15 4.0141e-07  51.263       -309  -51.263   0.685  0.0407   38.0     1.00      1728  0.950
  33    0.0 1.2e-01   0.998       1.20 4.3221e-07  49.333       -312  -49.333   0.741  0.0349   38.0     1.00      1782  0.950
  34    0.0 1.1e-01   0.986       1.18 3.9921e-07  51.831       -310  -51.831   0.778  0.0507   38.0     1.00      1836  0.950
  35    0.0 1.1e-01   0.989       1.12 4.3941e-07  44.570       -298  -44.570   0.796  0.0246   38.0     1.00      1890  0.950
  36    0.0 1.0e-01   1.035       1.17 4.3174e-07  48.195       -305  -48.195   0.796  0.0518   38.0     1.00      1944  0.950
  37    0.0 9.7e-02   1.003       1.15 3.9607e-07  49.640       -298  -49.640   0.611  0.0378   38.0     1.00      1998  0.950
  38    0.0 9.2e-02   1.074       1.18 4.6782e-07  45.259       -298  -45.259   0.630  0.0481   38.0     1.00      2052  0.950
  39    0.0 8.8e-02   0.958       1.14 4.042e-07   50.145       -324  -50.145   0.648  0.0620   38.0     1.00      2106  0.950
  40    0.0 8.3e-02   1.193       1.09 4.1533e-07  43.662       -293  -43.662   0.593  0.0447   38.0     1.00      2160  0.950
  41    0.0 7.9e-02   1.033       1.15 4.0159e-07  51.146       -307  -51.146   0.722  0.0528   38.0     1.00      2214  0.950
  42    0.0 7.5e-02   0.932       1.09 3.5016e-07  55.025       -315  -55.025   0.574  0.0579   38.0     1.00      2268  0.950
  43    0.0 7.2e-02   0.983       1.16 4.0584e-07  50.174       -312  -50.174   0.630  0.0339   38.0     1.00      2322  0.950
  44    0.0 6.8e-02   1.053       1.18 4.2366e-07  48.249       -300  -48.249   0.778  0.0435   38.0     1.00      2376  0.950
  45    0.0 6.5e-02   1.009       1.23 4.2576e-07  49.274       -306  -49.274   0.741  0.0329   38.0     1.00      2430  0.950
  46    0.0 6.1e-02   0.934       1.15 4.1286e-07  48.383       -309  -48.383   0.630  0.0469   38.0     1.00      2484  0.950
  47    0.0 5.8e-02   1.074       1.18 4.2378e-07  47.214       -301  -47.214   0.685  0.0246   38.0     1.00      2538  0.950
  48    0.0 5.5e-02   1.013       1.18 4.0957e-07  52.618       -316  -52.618   0.574  0.0426   38.0     1.00      2592  0.950
  49    0.0 5.3e-02   1.026       1.18 4.5647e-07  47.669       -304  -47.669   0.574  0.0465   38.0     1.00      2646  0.950
  50    0.0 5.0e-02   0.993       1.14 4.1874e-07  50.060       -320  -50.060   0.667  0.0362   38.0     1.00      2700  0.950
  51    0.0 4.7e-02   0.962       1.16 4.1185e-07  50.171       -315  -50.171   0.611  0.0312   38.0     1.00      2754  0.950
  52    0.0 4.5e-02   0.921       1.12 3.9531e-07  49.720       -302  -49.720   0.537  0.0520   38.0     1.00      2808  0.950
  53    0.0 4.3e-02   1.047       1.12 3.8904e-07  46.002       -292  -46.002   0.537  0.0408   38.0     1.00      2862  0.950
  54    0.0 4.1e-02   1.041       1.13 3.6412e-07  51.511       -310  -51.511   0.500  0.0277   38.0     1.00      2916  0.950
  55    0.0 3.9e-02   0.966       1.12 3.9964e-07  49.925       -309  -49.925   0.556  0.0328   38.0     1.00      2970  0.950
  56    0.0 3.7e-02   0.948       1.14 3.8051e-07  52.025       -322  -52.025   0.519  0.0214   38.0     1.00      3024  0.950
  57    0.0 3.5e-02   1.057       1.17 4.2666e-07  46.322       -293  -46.322   0.574  0.0394   38.0     1.00      3078  0.950
  58    0.0 3.3e-02   0.995       1.10 3.7943e-07  47.418       -294  -47.418   0.426  0.0385   38.0     1.00      3132  0.950
  59    0.0 3.1e-02   1.065       1.06 3.9008e-07  44.375       -290  -44.375   0.463  0.0586   37.5     1.10      3186  0.950
  60    0.0 3.0e-02   1.028       1.12 4.324e-07   44.668       -292  -44.668   0.463  0.0335   38.0     1.00      3240  0.950
  61    0.0 2.8e-02   0.930       1.11 4.1299e-07  49.057       -310  -49.057   0.444  0.0339   38.0     1.00      3294  0.950
  62    0.0 2.7e-02   0.993       0.99 3.6667e-07  47.566       -294  -47.566   0.333  0.0412   38.0     1.00      3348  0.950
  63    0.0 2.6e-02   1.002       1.02 3.6249e-07  46.574       -295  -46.574   0.444  0.0578   33.9     1.77      3402  0.950
  64    0.0 2.4e-02   1.064       1.04 3.6582e-07  44.014       -286  -44.014   0.389  0.0479   34.1     1.74      3456  0.950
  65    0.0 2.3e-02   0.968       1.05 3.234e-07   45.330       -286  -45.330   0.426  0.0248   32.4     2.07      3510  0.950
  66    0.0 2.2e-02   0.976       0.97 2.6079e-07  48.693       -284  -48.693   0.315  0.0144   31.9     2.15      3564  0.950
  67    0.0 2.1e-02   0.956       0.98 3.4655e-07  44.386       -294  -44.386   0.148  0.0195   27.9     2.91      3618  0.950
  68    0.0 2.0e-02   0.998       1.02 2.6317e-07  44.386       -290  -44.386   0.407  0.0141   19.8     4.45      3672  0.950
  69    0.0 1.9e-02   0.968       0.97 2.3946e-07  45.641       -294  -45.641   0.333  0.0236   19.1     4.57      3726  0.950
  70    0.0 1.8e-02   0.953       0.96 2.2719e-07  45.218       -298  -45.218   0.426  0.0271   17.1     4.96      3780  0.950
  71    0.0 1.7e-02   0.989       0.95 1.6716e-07  46.349       -284  -46.349   0.370  0.0327   16.8     5.00      3834  0.950
  72    0.0 1.6e-02   1.048       1.02 2.0584e-07  45.335       -291  -45.335   0.463  0.0249   15.7     5.23      3888  0.950
  73    0.0 1.5e-02   0.949       1.00 2.447e-07   45.851       -300  -45.851   0.352  0.0307   16.0     5.16      3942  0.950
  74    0.0 1.5e-02   0.935       0.92 2.0085e-07  46.009       -302  -46.009   0.315  0.0351   14.6     5.42      3996  0.950
  75    0.0 1.4e-02   1.007       0.95 2.1611e-07  43.916       -287  -43.916   0.444  0.0283   12.8     5.77      4050  0.950
  76    0.0 1.3e-02   1.002       1.02 1.958e-07   45.489       -291  -45.489   0.370  0.0211   12.8     5.76      4104  0.950
  77    0.0 1.3e-02   0.902       0.95 2.2728e-07  45.113       -299  -45.113   0.481  0.0438   11.9     5.93      4158  0.950
  78    0.0 1.2e-02   0.971       0.99 1.767e-07   46.639       -302  -46.639   0.333  0.0495   12.4     5.84      4212  0.950
  79    0.0 1.1e-02   1.024       1.04 1.4543e-07  47.780       -297  -47.780   0.389  0.0166   11.1     6.09      4266  0.950
  80    0.0 1.1e-02   0.945       0.99 1.7097e-07  47.996       -309  -47.996   0.463  0.0250   10.5     6.19      4320  0.950
  81    0.0 1.0e-02   0.969       0.97 1.4778e-07  46.573       -289  -46.573   0.315  0.0218   10.8     6.15      4374  0.950
  82    0.0 9.7e-03   1.011       0.96 1.9959e-07  42.670       -284  -42.670   0.352  0.0177    9.4     6.40      4428  0.950
  83    0.0 9.2e-03   1.008       0.95 1.3946e-07  44.496       -283  -44.496   0.463  0.0153    8.6     6.56      4482  0.950
  84    0.0 8.7e-03   0.964       0.93 1.74e-07    44.272       -284  -44.272   0.352  0.0303    8.8     6.52      4536  0.950
  85    0.0 8.3e-03   0.979       0.87 1.4312e-07  44.199       -279  -44.199   0.370  0.0145    8.0     6.67      4590  0.950
  86    0.0 7.9e-03   0.987       0.85 1.0256e-07  46.626       -279  -46.626   0.278  0.0077    7.5     6.78      4644  0.950
  87    0.0 7.5e-03   0.980       0.85 1.82e-07    42.593       -282  -42.593   0.296  0.0065    6.3     7.01      4698  0.950
  88    0.0 7.1e-03   0.983       0.82 1.521e-07   42.967       -278  -42.967   0.426  0.0065    5.4     7.18      4752  0.950
  89    0.0 6.8e-03   0.999       0.83 1.3267e-07  44.577       -282  -44.577   0.407  0.0066    5.3     7.19      4806  0.950
  90    0.0 6.4e-03   0.998       0.83 1.5712e-07  42.802       -278  -42.802   0.463  0.0075    5.1     7.22      4860  0.950
  91    0.0 6.1e-03   0.971       0.82 1.5612e-07  43.421       -280  -43.421   0.407  0.0127    5.2     7.20      4914  0.950
  92    0.0 5.8e-03   1.006       0.85 1.6812e-07  42.476       -279  -42.476   0.352  0.0087    5.1     7.23      4968  0.950
  93    0.0 5.5e-03   0.979       0.86 1.5409e-07  43.256       -283  -43.256   0.426  0.0133    4.6     7.32      5022  0.950
  94    0.0 5.2e-03   0.980       0.84 1.7232e-07  41.622       -275  -41.622   0.389  0.0108    4.5     7.33      5076  0.950
  95    0.0 5.0e-03   1.002       0.85 1.2505e-07  45.105       -285  -45.105   0.352  0.0170    4.3     7.37      5130  0.950
  96    0.0 4.7e-03   1.003       0.83 1.6791e-07  42.136       -277  -42.136   0.370  0.0090    3.9     7.44      5184  0.950
  97    0.0 4.5e-03   0.997       0.82 1.5255e-07  42.996       -281  -42.996   0.370  0.0081    3.7     7.50      5238  0.950
  98    0.0 4.3e-03   0.993       0.84 1.2456e-07  44.669       -282  -44.669   0.352  0.0094    3.4     7.54      5292  0.950
  99    0.0 4.0e-03   0.976       0.81 1.6023e-07  42.677       -281  -42.677   0.241  0.0070    3.1     7.60      5346  0.950
 100    0.0 3.8e-03   0.982       0.78 1.453e-07   42.677       -276  -42.677   0.278  0.0104    2.5     7.72      5400  0.950
 101    0.0 3.7e-03   1.003       0.79 1.3678e-07  42.996       -277  -42.996   0.296  0.0088    2.1     7.80      5454  0.950
 102    0.0 3.5e-03   0.983       0.80 1.3279e-07  42.677       -275  -42.677   0.296  0.0080    1.8     7.85      5508  0.950
 103    0.0 3.3e-03   1.000       0.81 1.5323e-07  41.595       -273  -41.595   0.389  0.0062    1.5     7.90      5562  0.950
 104    0.0 3.1e-03   0.998       0.81 1.462e-07   41.595       -271  -41.595   0.296  0.0026    1.4     7.91      5616  0.950
 105    0.0 3.0e-03   1.000       0.81 1.6544e-07  41.269       -273  -41.269   0.426  0.0044    1.2     7.95      5670  0.950
 106    0.0 2.8e-03   1.002       0.81 1.5443e-07  41.595       -272  -41.595   0.370  0.0054    1.2     7.96      5724  0.950
 107    0.0 2.7e-03   0.996       0.80 1.4093e-07  41.595       -272  -41.595   0.241  0.0046    1.1     7.97      5778  0.950
 108    0.0 2.6e-03   0.993       0.79 1.5209e-07  41.269       -272  -41.269   0.167  0.0044    1.0     8.00      5832  0.950
 109    0.0 2.4e-03   1.009       0.79 1.5615e-07  41.269       -273  -41.269   0.407  0.0034    1.0     8.00      5886  0.950
 110    0.0 2.3e-03   0.995       0.79 1.6294e-07  41.269       -274  -41.269   0.333  0.0081    1.0     8.00      5940  0.950
 111    0.0 2.2e-03   1.007       0.79 1.4803e-07  41.501       -272  -41.501   0.315  0.0054    1.0     8.00      5994  0.950
 112    0.0 2.1e-03   1.004       0.79 1.4453e-07  41.269       -269  -41.269   0.259  0.0037    1.0     8.00      6048  0.950
 113    0.0 2.0e-03   0.991       0.78 1.4497e-07  41.595       -272  -41.595   0.222  0.0042    1.0     8.00      6102  0.950
 114    0.0 1.9e-03   1.003       0.78 1.4297e-07  41.595       -272  -41.595   0.185  0.0026    1.0     8.00      6156  0.950
 115    0.0 1.8e-03   1.001       0.78 1.5496e-07  41.595       -275  -41.595   0.241  0.0031    1.0     8.00      6210  0.950
 116    0.0 1.7e-03   0.992       0.78 1.468e-07   41.595       -273  -41.595   0.093  0.0022    1.0     8.00      6264  0.950
 117    0.0 1.4e-03   1.001       0.78 1.402e-07   41.595       -272  -41.595   0.093  0.0009    1.0     8.00      6318  0.800
 118    0.0 1.1e-03   0.998       0.77 1.4148e-07  41.595       -272  -41.595   0.167  0.0024    1.0     8.00      6372  0.800
 119    0.0 1.0e-03   1.000       0.77 1.3857e-07  41.595       -270  -41.595   0.074  0.0030    1.0     8.00      6426  0.950
 120    0.0 8.2e-04   0.993       0.77 1.436e-07   41.595       -273  -41.595   0.074  0.0037    1.0     8.00      6480  0.800
 121    0.0 6.6e-04   0.999       0.77 1.4452e-07  41.269       -270  -41.269   0.130  0.0007    1.0     8.00      6534  0.800
 122    0.0 5.3e-04   0.998       0.77 1.3806e-07  41.595       -271  -41.595   0.019  0.0000    1.0     8.00      6588  0.800
 123    0.0 4.2e-04   1.000       0.77 1.3822e-07  41.595       -271  -41.595   0.019  0.0000    1.0     8.00      6642  0.800
 124    0.0 0.0e+00   0.998       0.77 1.3784e-07  41.595       -271  -41.595   0.037  0.0000    1.0     8.00      6696  0.800
## Placement Quench took 0.00 seconds (max_rss 401.3 MiB)

BB estimate of min-dist (placement) wire length: 520

Completed placement consistency check successfully.

Swaps called: 6716

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 41.2695 ns, Fmax: 24.231 MHz
Placement estimated setup Worst Negative Slack (sWNS): -41.2695 ns
Placement estimated setup Total Negative Slack (sTNS): -270.326 ns

Placement estimated setup slack histogram:
[ -4.1e-08: -4.1e-08) 1 ( 14.3%) |*************************
[ -4.1e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08:   -4e-08) 1 ( 14.3%) |*************************
[   -4e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 2 ( 28.6%) |*************************************************
[ -3.9e-08: -3.8e-08) 0 (  0.0%) |
[ -3.8e-08: -3.8e-08) 1 ( 14.3%) |*************************
[ -3.8e-08: -3.7e-08) 0 (  0.0%) |
[ -3.7e-08: -3.7e-08) 1 ( 14.3%) |*************************
[ -3.7e-08: -3.6e-08) 1 ( 14.3%) |*************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.998459, bb_cost: 0.775841, td_cost: 1.46244e-07, 

Placement resource usage:
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-BIDIR   implemented as TL-BIDIR  : 8
  PB-LOGIC   implemented as TL-LOGIC  : 7
  PB-SDIOMUX implemented as TL-SDIOMUX: 3
  PB-SYN_VCC implemented as TL-SYN_VCC: 1

Placement number of temperatures: 124
Placement total # of swap attempts: 6716
	Swaps accepted: 3288 (49.0 %)
	Swaps rejected: 1954 (29.1 %)
	Swaps aborted : 1474 (21.9 %)
Placement Quench timing analysis took 0.000109404 seconds (8.0885e-05 STA, 2.8519e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.015798 seconds (0.0113736 STA, 0.0044244 slack) (126 full updates: 126 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 126 in 0.00181276 sec
Full Max Req/Worst Slack updates 71 in 0.000133375 sec
Incr Max Req/Worst Slack updates 55 in 8.0075e-05 sec
Incr Criticality updates 15 in 0.000249648 sec
Full Criticality updates 111 in 0.00187271 sec
# Placement took 1.21 seconds (max_rss 401.3 MiB, delta_rss +49.5 MiB)

Flow timing analysis took 0.015798 seconds (0.0113736 STA, 0.0044244 slack) (126 full updates: 126 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 45.70 seconds (max_rss 401.3 MiB)
