<stg><name>axpy_2fused_Pipeline_axpy_2fused</name>


<trans_list>

<trans id="320" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasLbRay_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasUbRay_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasConstr_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasConstr_axpyfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32">
<![CDATA[
newFuncRoot:5 %muxLogicCE_to_nCols_assign_load_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_nCols_assign_load_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
newFuncRoot:6 %nCols_assign_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nCols_assign_load

]]></Node>
<StgValue><ssdm name="nCols_assign_load_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:7 %muxLogicData_to_store_ln0 = muxlogic i31 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:8 %muxLogicAddr_to_store_ln0 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln302 = br void %VITIS_LOOP_309_1.i

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31">
<![CDATA[
VITIS_LOOP_309_1.i:0 %MuxLogicAddr_to_i_load = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_i_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_309_1.i:1 %i_load = load i31 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_309_1.i:2 %i_cast = zext i31 %i_load

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_309_1.i:3 %icmp_ln302 = icmp_slt  i32 %i_cast, i32 %nCols_assign_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln302"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_309_1.i:4 %br_ln302 = br i1 %icmp_ln302, void %axpy_2fused.exit.exitStub, void %VITIS_LOOP_309_1.split.i

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_309_1.split.i:0 %add_ln302 = add i31 %i_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln302"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="31">
<![CDATA[
VITIS_LOOP_309_1.split.i:116 %muxLogicData_to_store_ln302 = muxlogic i31 %add_ln302

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln302"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="31">
<![CDATA[
VITIS_LOOP_309_1.split.i:117 %muxLogicAddr_to_store_ln302 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln302"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_309_1.split.i:118 %store_ln302 = store i31 %add_ln302, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="512">
<![CDATA[
VITIS_LOOP_309_1.split.i:3 %muxLogicCE_to_dualInfeasConstr_SVfifo_i_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_dualInfeasConstr_SVfifo_i_read"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
VITIS_LOOP_309_1.split.i:4 %dualInfeasConstr_SVfifo_i_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %dualInfeasConstr_SVfifo_i

]]></Node>
<StgValue><ssdm name="dualInfeasConstr_SVfifo_i_read"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="512">
<![CDATA[
VITIS_LOOP_309_1.split.i:5 %trunc_ln304 = trunc i512 %dualInfeasConstr_SVfifo_i_read

]]></Node>
<StgValue><ssdm name="trunc_ln304"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:6 %trunc_ln304_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_SVfifo_i_read, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln304_7"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:7 %trunc_ln304_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_SVfifo_i_read, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln304_8"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:8 %trunc_ln304_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_SVfifo_i_read, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln304_9"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:9 %trunc_ln304_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_SVfifo_i_read, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln304_s"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:10 %trunc_ln304_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_SVfifo_i_read, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln304_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:11 %trunc_ln304_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_SVfifo_i_read, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln304_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:12 %trunc_ln304_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_SVfifo_i_read, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln304_3"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="512">
<![CDATA[
VITIS_LOOP_309_1.split.i:21 %muxLogicCE_to_dualInfeasLbRay_SVfifo_i_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_dualInfeasLbRay_SVfifo_i_read"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
VITIS_LOOP_309_1.split.i:22 %dualInfeasLbRay_SVfifo_i_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %dualInfeasLbRay_SVfifo_i

]]></Node>
<StgValue><ssdm name="dualInfeasLbRay_SVfifo_i_read"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="512">
<![CDATA[
VITIS_LOOP_309_1.split.i:23 %trunc_ln305 = trunc i512 %dualInfeasLbRay_SVfifo_i_read

]]></Node>
<StgValue><ssdm name="trunc_ln305"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:24 %trunc_ln305_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasLbRay_SVfifo_i_read, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln305_7"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:25 %trunc_ln305_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasLbRay_SVfifo_i_read, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln305_8"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:26 %trunc_ln305_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasLbRay_SVfifo_i_read, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln305_9"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:27 %trunc_ln305_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasLbRay_SVfifo_i_read, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln305_s"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:28 %trunc_ln305_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasLbRay_SVfifo_i_read, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln305_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:29 %trunc_ln305_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasLbRay_SVfifo_i_read, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln305_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:30 %trunc_ln305_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasLbRay_SVfifo_i_read, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln305_3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:31 %bitcast_ln305 = bitcast i64 %trunc_ln305

]]></Node>
<StgValue><ssdm name="bitcast_ln305"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:32 %bitcast_ln305_1 = bitcast i64 %trunc_ln305_7

]]></Node>
<StgValue><ssdm name="bitcast_ln305_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:33 %bitcast_ln305_2 = bitcast i64 %trunc_ln305_8

]]></Node>
<StgValue><ssdm name="bitcast_ln305_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:34 %bitcast_ln305_3 = bitcast i64 %trunc_ln305_9

]]></Node>
<StgValue><ssdm name="bitcast_ln305_3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:35 %bitcast_ln305_4 = bitcast i64 %trunc_ln305_s

]]></Node>
<StgValue><ssdm name="bitcast_ln305_4"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:36 %bitcast_ln305_5 = bitcast i64 %trunc_ln305_1

]]></Node>
<StgValue><ssdm name="bitcast_ln305_5"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:37 %bitcast_ln305_6 = bitcast i64 %trunc_ln305_2

]]></Node>
<StgValue><ssdm name="bitcast_ln305_6"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:38 %bitcast_ln305_7 = bitcast i64 %trunc_ln305_3

]]></Node>
<StgValue><ssdm name="bitcast_ln305_7"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="512">
<![CDATA[
VITIS_LOOP_309_1.split.i:39 %muxLogicCE_to_dualInfeasUbRay_SVfifo_i_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_dualInfeasUbRay_SVfifo_i_read"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
VITIS_LOOP_309_1.split.i:40 %dualInfeasUbRay_SVfifo_i_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %dualInfeasUbRay_SVfifo_i

]]></Node>
<StgValue><ssdm name="dualInfeasUbRay_SVfifo_i_read"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="512">
<![CDATA[
VITIS_LOOP_309_1.split.i:41 %trunc_ln306 = trunc i512 %dualInfeasUbRay_SVfifo_i_read

]]></Node>
<StgValue><ssdm name="trunc_ln306"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:42 %trunc_ln306_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasUbRay_SVfifo_i_read, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln306_7"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:43 %trunc_ln306_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasUbRay_SVfifo_i_read, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln306_8"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:44 %trunc_ln306_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasUbRay_SVfifo_i_read, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln306_9"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:45 %trunc_ln306_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasUbRay_SVfifo_i_read, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln306_s"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:46 %trunc_ln306_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasUbRay_SVfifo_i_read, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln306_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:47 %trunc_ln306_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasUbRay_SVfifo_i_read, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln306_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:48 %trunc_ln306_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasUbRay_SVfifo_i_read, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln306_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:49 %bitcast_ln306 = bitcast i64 %trunc_ln306

]]></Node>
<StgValue><ssdm name="bitcast_ln306"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:50 %bitcast_ln306_1 = bitcast i64 %trunc_ln306_7

]]></Node>
<StgValue><ssdm name="bitcast_ln306_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:51 %bitcast_ln306_2 = bitcast i64 %trunc_ln306_8

]]></Node>
<StgValue><ssdm name="bitcast_ln306_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:52 %bitcast_ln306_3 = bitcast i64 %trunc_ln306_9

]]></Node>
<StgValue><ssdm name="bitcast_ln306_3"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:53 %bitcast_ln306_4 = bitcast i64 %trunc_ln306_s

]]></Node>
<StgValue><ssdm name="bitcast_ln306_4"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:54 %bitcast_ln306_5 = bitcast i64 %trunc_ln306_1

]]></Node>
<StgValue><ssdm name="bitcast_ln306_5"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:55 %bitcast_ln306_6 = bitcast i64 %trunc_ln306_2

]]></Node>
<StgValue><ssdm name="bitcast_ln306_6"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:56 %bitcast_ln306_7 = bitcast i64 %trunc_ln306_3

]]></Node>
<StgValue><ssdm name="bitcast_ln306_7"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:57 %muxLogicI0_to_sub_i = muxlogic i64 %bitcast_ln305

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_i"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:58 %muxLogicI1_to_sub_i = muxlogic i64 %bitcast_ln306

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_i"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:63 %muxLogicI0_to_sub_1_i = muxlogic i64 %bitcast_ln305_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_1_i"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:64 %muxLogicI1_to_sub_1_i = muxlogic i64 %bitcast_ln306_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_1_i"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:69 %muxLogicI0_to_sub_2_i = muxlogic i64 %bitcast_ln305_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_2_i"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:70 %muxLogicI1_to_sub_2_i = muxlogic i64 %bitcast_ln306_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_2_i"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:75 %muxLogicI0_to_sub_3_i = muxlogic i64 %bitcast_ln305_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_3_i"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:76 %muxLogicI1_to_sub_3_i = muxlogic i64 %bitcast_ln306_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_3_i"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:81 %muxLogicI0_to_sub_4_i = muxlogic i64 %bitcast_ln305_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_4_i"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:82 %muxLogicI1_to_sub_4_i = muxlogic i64 %bitcast_ln306_4

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_4_i"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:87 %muxLogicI0_to_sub_5_i = muxlogic i64 %bitcast_ln305_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_5_i"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:88 %muxLogicI1_to_sub_5_i = muxlogic i64 %bitcast_ln306_5

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_5_i"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:93 %muxLogicI0_to_sub_6_i = muxlogic i64 %bitcast_ln305_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_6_i"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:94 %muxLogicI1_to_sub_6_i = muxlogic i64 %bitcast_ln306_6

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_6_i"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:99 %muxLogicI0_to_sub_7_i = muxlogic i64 %bitcast_ln305_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_7_i"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:100 %muxLogicI1_to_sub_7_i = muxlogic i64 %bitcast_ln306_7

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_7_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="101" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:57 %muxLogicI0_to_sub_i = muxlogic i64 %bitcast_ln305

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_i"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:58 %muxLogicI1_to_sub_i = muxlogic i64 %bitcast_ln306

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_i"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:59 %sub_i = dsub i64 %bitcast_ln305, i64 %bitcast_ln306

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:63 %muxLogicI0_to_sub_1_i = muxlogic i64 %bitcast_ln305_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_1_i"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:64 %muxLogicI1_to_sub_1_i = muxlogic i64 %bitcast_ln306_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_1_i"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:65 %sub_1_i = dsub i64 %bitcast_ln305_1, i64 %bitcast_ln306_1

]]></Node>
<StgValue><ssdm name="sub_1_i"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:69 %muxLogicI0_to_sub_2_i = muxlogic i64 %bitcast_ln305_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_2_i"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:70 %muxLogicI1_to_sub_2_i = muxlogic i64 %bitcast_ln306_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_2_i"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:71 %sub_2_i = dsub i64 %bitcast_ln305_2, i64 %bitcast_ln306_2

]]></Node>
<StgValue><ssdm name="sub_2_i"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:75 %muxLogicI0_to_sub_3_i = muxlogic i64 %bitcast_ln305_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_3_i"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:76 %muxLogicI1_to_sub_3_i = muxlogic i64 %bitcast_ln306_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_3_i"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:77 %sub_3_i = dsub i64 %bitcast_ln305_3, i64 %bitcast_ln306_3

]]></Node>
<StgValue><ssdm name="sub_3_i"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:81 %muxLogicI0_to_sub_4_i = muxlogic i64 %bitcast_ln305_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_4_i"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:82 %muxLogicI1_to_sub_4_i = muxlogic i64 %bitcast_ln306_4

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_4_i"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:83 %sub_4_i = dsub i64 %bitcast_ln305_4, i64 %bitcast_ln306_4

]]></Node>
<StgValue><ssdm name="sub_4_i"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:87 %muxLogicI0_to_sub_5_i = muxlogic i64 %bitcast_ln305_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_5_i"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:88 %muxLogicI1_to_sub_5_i = muxlogic i64 %bitcast_ln306_5

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_5_i"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:89 %sub_5_i = dsub i64 %bitcast_ln305_5, i64 %bitcast_ln306_5

]]></Node>
<StgValue><ssdm name="sub_5_i"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:93 %muxLogicI0_to_sub_6_i = muxlogic i64 %bitcast_ln305_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_6_i"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:94 %muxLogicI1_to_sub_6_i = muxlogic i64 %bitcast_ln306_6

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_6_i"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:95 %sub_6_i = dsub i64 %bitcast_ln305_6, i64 %bitcast_ln306_6

]]></Node>
<StgValue><ssdm name="sub_6_i"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:99 %muxLogicI0_to_sub_7_i = muxlogic i64 %bitcast_ln305_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_7_i"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:100 %muxLogicI1_to_sub_7_i = muxlogic i64 %bitcast_ln306_7

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_7_i"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:101 %sub_7_i = dsub i64 %bitcast_ln305_7, i64 %bitcast_ln306_7

]]></Node>
<StgValue><ssdm name="sub_7_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="125" st_id="4" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:59 %sub_i = dsub i64 %bitcast_ln305, i64 %bitcast_ln306

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:65 %sub_1_i = dsub i64 %bitcast_ln305_1, i64 %bitcast_ln306_1

]]></Node>
<StgValue><ssdm name="sub_1_i"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:71 %sub_2_i = dsub i64 %bitcast_ln305_2, i64 %bitcast_ln306_2

]]></Node>
<StgValue><ssdm name="sub_2_i"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:77 %sub_3_i = dsub i64 %bitcast_ln305_3, i64 %bitcast_ln306_3

]]></Node>
<StgValue><ssdm name="sub_3_i"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:83 %sub_4_i = dsub i64 %bitcast_ln305_4, i64 %bitcast_ln306_4

]]></Node>
<StgValue><ssdm name="sub_4_i"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:89 %sub_5_i = dsub i64 %bitcast_ln305_5, i64 %bitcast_ln306_5

]]></Node>
<StgValue><ssdm name="sub_5_i"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:95 %sub_6_i = dsub i64 %bitcast_ln305_6, i64 %bitcast_ln306_6

]]></Node>
<StgValue><ssdm name="sub_6_i"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:101 %sub_7_i = dsub i64 %bitcast_ln305_7, i64 %bitcast_ln306_7

]]></Node>
<StgValue><ssdm name="sub_7_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="133" st_id="5" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:59 %sub_i = dsub i64 %bitcast_ln305, i64 %bitcast_ln306

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:65 %sub_1_i = dsub i64 %bitcast_ln305_1, i64 %bitcast_ln306_1

]]></Node>
<StgValue><ssdm name="sub_1_i"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:71 %sub_2_i = dsub i64 %bitcast_ln305_2, i64 %bitcast_ln306_2

]]></Node>
<StgValue><ssdm name="sub_2_i"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:77 %sub_3_i = dsub i64 %bitcast_ln305_3, i64 %bitcast_ln306_3

]]></Node>
<StgValue><ssdm name="sub_3_i"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:83 %sub_4_i = dsub i64 %bitcast_ln305_4, i64 %bitcast_ln306_4

]]></Node>
<StgValue><ssdm name="sub_4_i"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:89 %sub_5_i = dsub i64 %bitcast_ln305_5, i64 %bitcast_ln306_5

]]></Node>
<StgValue><ssdm name="sub_5_i"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:95 %sub_6_i = dsub i64 %bitcast_ln305_6, i64 %bitcast_ln306_6

]]></Node>
<StgValue><ssdm name="sub_6_i"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:101 %sub_7_i = dsub i64 %bitcast_ln305_7, i64 %bitcast_ln306_7

]]></Node>
<StgValue><ssdm name="sub_7_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="141" st_id="6" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:59 %sub_i = dsub i64 %bitcast_ln305, i64 %bitcast_ln306

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:65 %sub_1_i = dsub i64 %bitcast_ln305_1, i64 %bitcast_ln306_1

]]></Node>
<StgValue><ssdm name="sub_1_i"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:71 %sub_2_i = dsub i64 %bitcast_ln305_2, i64 %bitcast_ln306_2

]]></Node>
<StgValue><ssdm name="sub_2_i"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:77 %sub_3_i = dsub i64 %bitcast_ln305_3, i64 %bitcast_ln306_3

]]></Node>
<StgValue><ssdm name="sub_3_i"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:83 %sub_4_i = dsub i64 %bitcast_ln305_4, i64 %bitcast_ln306_4

]]></Node>
<StgValue><ssdm name="sub_4_i"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:89 %sub_5_i = dsub i64 %bitcast_ln305_5, i64 %bitcast_ln306_5

]]></Node>
<StgValue><ssdm name="sub_5_i"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:95 %sub_6_i = dsub i64 %bitcast_ln305_6, i64 %bitcast_ln306_6

]]></Node>
<StgValue><ssdm name="sub_6_i"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:101 %sub_7_i = dsub i64 %bitcast_ln305_7, i64 %bitcast_ln306_7

]]></Node>
<StgValue><ssdm name="sub_7_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="149" st_id="7" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:59 %sub_i = dsub i64 %bitcast_ln305, i64 %bitcast_ln306

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:65 %sub_1_i = dsub i64 %bitcast_ln305_1, i64 %bitcast_ln306_1

]]></Node>
<StgValue><ssdm name="sub_1_i"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:71 %sub_2_i = dsub i64 %bitcast_ln305_2, i64 %bitcast_ln306_2

]]></Node>
<StgValue><ssdm name="sub_2_i"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:77 %sub_3_i = dsub i64 %bitcast_ln305_3, i64 %bitcast_ln306_3

]]></Node>
<StgValue><ssdm name="sub_3_i"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:83 %sub_4_i = dsub i64 %bitcast_ln305_4, i64 %bitcast_ln306_4

]]></Node>
<StgValue><ssdm name="sub_4_i"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:89 %sub_5_i = dsub i64 %bitcast_ln305_5, i64 %bitcast_ln306_5

]]></Node>
<StgValue><ssdm name="sub_5_i"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:95 %sub_6_i = dsub i64 %bitcast_ln305_6, i64 %bitcast_ln306_6

]]></Node>
<StgValue><ssdm name="sub_6_i"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:101 %sub_7_i = dsub i64 %bitcast_ln305_7, i64 %bitcast_ln306_7

]]></Node>
<StgValue><ssdm name="sub_7_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="157" st_id="8" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:59 %sub_i = dsub i64 %bitcast_ln305, i64 %bitcast_ln306

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:65 %sub_1_i = dsub i64 %bitcast_ln305_1, i64 %bitcast_ln306_1

]]></Node>
<StgValue><ssdm name="sub_1_i"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:71 %sub_2_i = dsub i64 %bitcast_ln305_2, i64 %bitcast_ln306_2

]]></Node>
<StgValue><ssdm name="sub_2_i"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:77 %sub_3_i = dsub i64 %bitcast_ln305_3, i64 %bitcast_ln306_3

]]></Node>
<StgValue><ssdm name="sub_3_i"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:83 %sub_4_i = dsub i64 %bitcast_ln305_4, i64 %bitcast_ln306_4

]]></Node>
<StgValue><ssdm name="sub_4_i"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:89 %sub_5_i = dsub i64 %bitcast_ln305_5, i64 %bitcast_ln306_5

]]></Node>
<StgValue><ssdm name="sub_5_i"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:95 %sub_6_i = dsub i64 %bitcast_ln305_6, i64 %bitcast_ln306_6

]]></Node>
<StgValue><ssdm name="sub_6_i"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:101 %sub_7_i = dsub i64 %bitcast_ln305_7, i64 %bitcast_ln306_7

]]></Node>
<StgValue><ssdm name="sub_7_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:13 %bitcast_ln304 = bitcast i64 %trunc_ln304

]]></Node>
<StgValue><ssdm name="bitcast_ln304"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:14 %bitcast_ln304_1 = bitcast i64 %trunc_ln304_7

]]></Node>
<StgValue><ssdm name="bitcast_ln304_1"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:15 %bitcast_ln304_2 = bitcast i64 %trunc_ln304_8

]]></Node>
<StgValue><ssdm name="bitcast_ln304_2"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:16 %bitcast_ln304_3 = bitcast i64 %trunc_ln304_9

]]></Node>
<StgValue><ssdm name="bitcast_ln304_3"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:17 %bitcast_ln304_4 = bitcast i64 %trunc_ln304_s

]]></Node>
<StgValue><ssdm name="bitcast_ln304_4"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:18 %bitcast_ln304_5 = bitcast i64 %trunc_ln304_1

]]></Node>
<StgValue><ssdm name="bitcast_ln304_5"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:19 %bitcast_ln304_6 = bitcast i64 %trunc_ln304_2

]]></Node>
<StgValue><ssdm name="bitcast_ln304_6"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:20 %bitcast_ln304_7 = bitcast i64 %trunc_ln304_3

]]></Node>
<StgValue><ssdm name="bitcast_ln304_7"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:59 %sub_i = dsub i64 %bitcast_ln305, i64 %bitcast_ln306

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:60 %muxLogicI0_to_add_i = muxlogic i64 %bitcast_ln304

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_i"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:61 %muxLogicI1_to_add_i = muxlogic i64 %sub_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_i"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:65 %sub_1_i = dsub i64 %bitcast_ln305_1, i64 %bitcast_ln306_1

]]></Node>
<StgValue><ssdm name="sub_1_i"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:66 %muxLogicI0_to_add_1_i = muxlogic i64 %bitcast_ln304_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_1_i"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:67 %muxLogicI1_to_add_1_i = muxlogic i64 %sub_1_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_1_i"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:71 %sub_2_i = dsub i64 %bitcast_ln305_2, i64 %bitcast_ln306_2

]]></Node>
<StgValue><ssdm name="sub_2_i"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:72 %muxLogicI0_to_add_2_i = muxlogic i64 %bitcast_ln304_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_2_i"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:73 %muxLogicI1_to_add_2_i = muxlogic i64 %sub_2_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_2_i"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:77 %sub_3_i = dsub i64 %bitcast_ln305_3, i64 %bitcast_ln306_3

]]></Node>
<StgValue><ssdm name="sub_3_i"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:78 %muxLogicI0_to_add_3_i = muxlogic i64 %bitcast_ln304_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_3_i"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:79 %muxLogicI1_to_add_3_i = muxlogic i64 %sub_3_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_3_i"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:83 %sub_4_i = dsub i64 %bitcast_ln305_4, i64 %bitcast_ln306_4

]]></Node>
<StgValue><ssdm name="sub_4_i"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:84 %muxLogicI0_to_add_4_i = muxlogic i64 %bitcast_ln304_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_4_i"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:85 %muxLogicI1_to_add_4_i = muxlogic i64 %sub_4_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_4_i"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:89 %sub_5_i = dsub i64 %bitcast_ln305_5, i64 %bitcast_ln306_5

]]></Node>
<StgValue><ssdm name="sub_5_i"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:90 %muxLogicI0_to_add_5_i = muxlogic i64 %bitcast_ln304_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_5_i"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:91 %muxLogicI1_to_add_5_i = muxlogic i64 %sub_5_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_5_i"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:95 %sub_6_i = dsub i64 %bitcast_ln305_6, i64 %bitcast_ln306_6

]]></Node>
<StgValue><ssdm name="sub_6_i"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:96 %muxLogicI0_to_add_6_i = muxlogic i64 %bitcast_ln304_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_6_i"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:97 %muxLogicI1_to_add_6_i = muxlogic i64 %sub_6_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_6_i"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:101 %sub_7_i = dsub i64 %bitcast_ln305_7, i64 %bitcast_ln306_7

]]></Node>
<StgValue><ssdm name="sub_7_i"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:102 %muxLogicI0_to_add_7_i = muxlogic i64 %bitcast_ln304_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_7_i"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:103 %muxLogicI1_to_add_7_i = muxlogic i64 %sub_7_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_7_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="197" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:60 %muxLogicI0_to_add_i = muxlogic i64 %bitcast_ln304

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_i"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:61 %muxLogicI1_to_add_i = muxlogic i64 %sub_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_i"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:62 %add_i = dadd i64 %bitcast_ln304, i64 %sub_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:66 %muxLogicI0_to_add_1_i = muxlogic i64 %bitcast_ln304_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_1_i"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:67 %muxLogicI1_to_add_1_i = muxlogic i64 %sub_1_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_1_i"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:68 %add_1_i = dadd i64 %bitcast_ln304_1, i64 %sub_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:72 %muxLogicI0_to_add_2_i = muxlogic i64 %bitcast_ln304_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_2_i"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:73 %muxLogicI1_to_add_2_i = muxlogic i64 %sub_2_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_2_i"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:74 %add_2_i = dadd i64 %bitcast_ln304_2, i64 %sub_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:78 %muxLogicI0_to_add_3_i = muxlogic i64 %bitcast_ln304_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_3_i"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:79 %muxLogicI1_to_add_3_i = muxlogic i64 %sub_3_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_3_i"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:80 %add_3_i = dadd i64 %bitcast_ln304_3, i64 %sub_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:84 %muxLogicI0_to_add_4_i = muxlogic i64 %bitcast_ln304_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_4_i"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:85 %muxLogicI1_to_add_4_i = muxlogic i64 %sub_4_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_4_i"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:86 %add_4_i = dadd i64 %bitcast_ln304_4, i64 %sub_4_i

]]></Node>
<StgValue><ssdm name="add_4_i"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:90 %muxLogicI0_to_add_5_i = muxlogic i64 %bitcast_ln304_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_5_i"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:91 %muxLogicI1_to_add_5_i = muxlogic i64 %sub_5_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_5_i"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:92 %add_5_i = dadd i64 %bitcast_ln304_5, i64 %sub_5_i

]]></Node>
<StgValue><ssdm name="add_5_i"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:96 %muxLogicI0_to_add_6_i = muxlogic i64 %bitcast_ln304_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_6_i"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:97 %muxLogicI1_to_add_6_i = muxlogic i64 %sub_6_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_6_i"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:98 %add_6_i = dadd i64 %bitcast_ln304_6, i64 %sub_6_i

]]></Node>
<StgValue><ssdm name="add_6_i"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:102 %muxLogicI0_to_add_7_i = muxlogic i64 %bitcast_ln304_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_7_i"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:103 %muxLogicI1_to_add_7_i = muxlogic i64 %sub_7_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_7_i"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:104 %add_7_i = dadd i64 %bitcast_ln304_7, i64 %sub_7_i

]]></Node>
<StgValue><ssdm name="add_7_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="221" st_id="11" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:62 %add_i = dadd i64 %bitcast_ln304, i64 %sub_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:68 %add_1_i = dadd i64 %bitcast_ln304_1, i64 %sub_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:74 %add_2_i = dadd i64 %bitcast_ln304_2, i64 %sub_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:80 %add_3_i = dadd i64 %bitcast_ln304_3, i64 %sub_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:86 %add_4_i = dadd i64 %bitcast_ln304_4, i64 %sub_4_i

]]></Node>
<StgValue><ssdm name="add_4_i"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:92 %add_5_i = dadd i64 %bitcast_ln304_5, i64 %sub_5_i

]]></Node>
<StgValue><ssdm name="add_5_i"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:98 %add_6_i = dadd i64 %bitcast_ln304_6, i64 %sub_6_i

]]></Node>
<StgValue><ssdm name="add_6_i"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:104 %add_7_i = dadd i64 %bitcast_ln304_7, i64 %sub_7_i

]]></Node>
<StgValue><ssdm name="add_7_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="229" st_id="12" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:62 %add_i = dadd i64 %bitcast_ln304, i64 %sub_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:68 %add_1_i = dadd i64 %bitcast_ln304_1, i64 %sub_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:74 %add_2_i = dadd i64 %bitcast_ln304_2, i64 %sub_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:80 %add_3_i = dadd i64 %bitcast_ln304_3, i64 %sub_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:86 %add_4_i = dadd i64 %bitcast_ln304_4, i64 %sub_4_i

]]></Node>
<StgValue><ssdm name="add_4_i"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:92 %add_5_i = dadd i64 %bitcast_ln304_5, i64 %sub_5_i

]]></Node>
<StgValue><ssdm name="add_5_i"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:98 %add_6_i = dadd i64 %bitcast_ln304_6, i64 %sub_6_i

]]></Node>
<StgValue><ssdm name="add_6_i"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:104 %add_7_i = dadd i64 %bitcast_ln304_7, i64 %sub_7_i

]]></Node>
<StgValue><ssdm name="add_7_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="237" st_id="13" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:62 %add_i = dadd i64 %bitcast_ln304, i64 %sub_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:68 %add_1_i = dadd i64 %bitcast_ln304_1, i64 %sub_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:74 %add_2_i = dadd i64 %bitcast_ln304_2, i64 %sub_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:80 %add_3_i = dadd i64 %bitcast_ln304_3, i64 %sub_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:86 %add_4_i = dadd i64 %bitcast_ln304_4, i64 %sub_4_i

]]></Node>
<StgValue><ssdm name="add_4_i"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:92 %add_5_i = dadd i64 %bitcast_ln304_5, i64 %sub_5_i

]]></Node>
<StgValue><ssdm name="add_5_i"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:98 %add_6_i = dadd i64 %bitcast_ln304_6, i64 %sub_6_i

]]></Node>
<StgValue><ssdm name="add_6_i"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:104 %add_7_i = dadd i64 %bitcast_ln304_7, i64 %sub_7_i

]]></Node>
<StgValue><ssdm name="add_7_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="245" st_id="14" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:62 %add_i = dadd i64 %bitcast_ln304, i64 %sub_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:68 %add_1_i = dadd i64 %bitcast_ln304_1, i64 %sub_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:74 %add_2_i = dadd i64 %bitcast_ln304_2, i64 %sub_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:80 %add_3_i = dadd i64 %bitcast_ln304_3, i64 %sub_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:86 %add_4_i = dadd i64 %bitcast_ln304_4, i64 %sub_4_i

]]></Node>
<StgValue><ssdm name="add_4_i"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:92 %add_5_i = dadd i64 %bitcast_ln304_5, i64 %sub_5_i

]]></Node>
<StgValue><ssdm name="add_5_i"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:98 %add_6_i = dadd i64 %bitcast_ln304_6, i64 %sub_6_i

]]></Node>
<StgValue><ssdm name="add_6_i"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:104 %add_7_i = dadd i64 %bitcast_ln304_7, i64 %sub_7_i

]]></Node>
<StgValue><ssdm name="add_7_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="253" st_id="15" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:62 %add_i = dadd i64 %bitcast_ln304, i64 %sub_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:68 %add_1_i = dadd i64 %bitcast_ln304_1, i64 %sub_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:74 %add_2_i = dadd i64 %bitcast_ln304_2, i64 %sub_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:80 %add_3_i = dadd i64 %bitcast_ln304_3, i64 %sub_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:86 %add_4_i = dadd i64 %bitcast_ln304_4, i64 %sub_4_i

]]></Node>
<StgValue><ssdm name="add_4_i"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:92 %add_5_i = dadd i64 %bitcast_ln304_5, i64 %sub_5_i

]]></Node>
<StgValue><ssdm name="add_5_i"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:98 %add_6_i = dadd i64 %bitcast_ln304_6, i64 %sub_6_i

]]></Node>
<StgValue><ssdm name="add_6_i"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:104 %add_7_i = dadd i64 %bitcast_ln304_7, i64 %sub_7_i

]]></Node>
<StgValue><ssdm name="add_7_i"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0">
<![CDATA[
axpy_2fused.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="261" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_309_1.split.i:1 %specpipeline_ln303 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln303"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_309_1.split.i:2 %specloopname_ln302 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln302"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:62 %add_i = dadd i64 %bitcast_ln304, i64 %sub_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:68 %add_1_i = dadd i64 %bitcast_ln304_1, i64 %sub_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:74 %add_2_i = dadd i64 %bitcast_ln304_2, i64 %sub_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:80 %add_3_i = dadd i64 %bitcast_ln304_3, i64 %sub_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:86 %add_4_i = dadd i64 %bitcast_ln304_4, i64 %sub_4_i

]]></Node>
<StgValue><ssdm name="add_4_i"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:92 %add_5_i = dadd i64 %bitcast_ln304_5, i64 %sub_5_i

]]></Node>
<StgValue><ssdm name="add_5_i"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:98 %add_6_i = dadd i64 %bitcast_ln304_6, i64 %sub_6_i

]]></Node>
<StgValue><ssdm name="add_6_i"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:104 %add_7_i = dadd i64 %bitcast_ln304_7, i64 %sub_7_i

]]></Node>
<StgValue><ssdm name="add_7_i"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:105 %bitcast_ln313 = bitcast i64 %add_i

]]></Node>
<StgValue><ssdm name="bitcast_ln313"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:106 %bitcast_ln313_1 = bitcast i64 %add_1_i

]]></Node>
<StgValue><ssdm name="bitcast_ln313_1"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:107 %bitcast_ln313_2 = bitcast i64 %add_2_i

]]></Node>
<StgValue><ssdm name="bitcast_ln313_2"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:108 %bitcast_ln313_3 = bitcast i64 %add_3_i

]]></Node>
<StgValue><ssdm name="bitcast_ln313_3"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:109 %bitcast_ln313_4 = bitcast i64 %add_4_i

]]></Node>
<StgValue><ssdm name="bitcast_ln313_4"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:110 %bitcast_ln313_5 = bitcast i64 %add_5_i

]]></Node>
<StgValue><ssdm name="bitcast_ln313_5"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:111 %bitcast_ln313_6 = bitcast i64 %add_6_i

]]></Node>
<StgValue><ssdm name="bitcast_ln313_6"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:112 %bitcast_ln313_7 = bitcast i64 %add_7_i

]]></Node>
<StgValue><ssdm name="bitcast_ln313_7"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="512" op_0_bw="512" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:113 %or_ln313_i = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %bitcast_ln313_7, i64 %bitcast_ln313_6, i64 %bitcast_ln313_5, i64 %bitcast_ln313_4, i64 %bitcast_ln313_3, i64 %bitcast_ln313_2, i64 %bitcast_ln313_1, i64 %bitcast_ln313

]]></Node>
<StgValue><ssdm name="or_ln313_i"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="512">
<![CDATA[
VITIS_LOOP_309_1.split.i:114 %muxLogicData_to_write_ln313 = muxlogic i512 %or_ln313_i

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln313"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
VITIS_LOOP_309_1.split.i:115 %write_ln313 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %dualInfeasConstr_axpyfifo_i, i512 %or_ln313_i

]]></Node>
<StgValue><ssdm name="write_ln313"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_309_1.split.i:119 %br_ln302 = br void %VITIS_LOOP_309_1.i

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="321" name="nCols_assign_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nCols_assign_load"/></StgValue>
</port>
<port id="322" name="dualInfeasConstr_SVfifo_i" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="dualInfeasConstr_SVfifo_i"/></StgValue>
</port>
<port id="323" name="dualInfeasLbRay_SVfifo_i" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="dualInfeasLbRay_SVfifo_i"/></StgValue>
</port>
<port id="324" name="dualInfeasUbRay_SVfifo_i" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="dualInfeasUbRay_SVfifo_i"/></StgValue>
</port>
<port id="325" name="dualInfeasConstr_axpyfifo_i" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="dualInfeasConstr_axpyfifo_i"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="327" from="StgValue_326" to="i" fromId="326" toId="19">
</dataflow>
<dataflow id="329" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="328" toId="20">
</dataflow>
<dataflow id="330" from="dualInfeasLbRay_SVfifo_i" to="specinterface_ln0" fromId="323" toId="20">
</dataflow>
<dataflow id="332" from="empty_14" to="specinterface_ln0" fromId="331" toId="20">
</dataflow>
<dataflow id="334" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="20">
</dataflow>
<dataflow id="335" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="20">
</dataflow>
<dataflow id="337" from="empty_3" to="specinterface_ln0" fromId="336" toId="20">
</dataflow>
<dataflow id="338" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="20">
</dataflow>
<dataflow id="339" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="20">
</dataflow>
<dataflow id="340" from="empty_3" to="specinterface_ln0" fromId="336" toId="20">
</dataflow>
<dataflow id="341" from="empty_3" to="specinterface_ln0" fromId="336" toId="20">
</dataflow>
<dataflow id="342" from="empty_3" to="specinterface_ln0" fromId="336" toId="20">
</dataflow>
<dataflow id="343" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="20">
</dataflow>
<dataflow id="344" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="20">
</dataflow>
<dataflow id="345" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="20">
</dataflow>
<dataflow id="346" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="20">
</dataflow>
<dataflow id="347" from="empty_3" to="specinterface_ln0" fromId="336" toId="20">
</dataflow>
<dataflow id="348" from="empty_3" to="specinterface_ln0" fromId="336" toId="20">
</dataflow>
<dataflow id="350" from="StgValue_349" to="specinterface_ln0" fromId="349" toId="20">
</dataflow>
<dataflow id="351" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="20">
</dataflow>
<dataflow id="352" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="20">
</dataflow>
<dataflow id="353" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="328" toId="21">
</dataflow>
<dataflow id="354" from="dualInfeasUbRay_SVfifo_i" to="specinterface_ln0" fromId="324" toId="21">
</dataflow>
<dataflow id="355" from="empty_14" to="specinterface_ln0" fromId="331" toId="21">
</dataflow>
<dataflow id="356" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="21">
</dataflow>
<dataflow id="357" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="21">
</dataflow>
<dataflow id="358" from="empty_3" to="specinterface_ln0" fromId="336" toId="21">
</dataflow>
<dataflow id="359" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="21">
</dataflow>
<dataflow id="360" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="21">
</dataflow>
<dataflow id="361" from="empty_3" to="specinterface_ln0" fromId="336" toId="21">
</dataflow>
<dataflow id="362" from="empty_3" to="specinterface_ln0" fromId="336" toId="21">
</dataflow>
<dataflow id="363" from="empty_3" to="specinterface_ln0" fromId="336" toId="21">
</dataflow>
<dataflow id="364" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="21">
</dataflow>
<dataflow id="365" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="21">
</dataflow>
<dataflow id="366" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="21">
</dataflow>
<dataflow id="367" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="21">
</dataflow>
<dataflow id="368" from="empty_3" to="specinterface_ln0" fromId="336" toId="21">
</dataflow>
<dataflow id="369" from="empty_3" to="specinterface_ln0" fromId="336" toId="21">
</dataflow>
<dataflow id="370" from="StgValue_349" to="specinterface_ln0" fromId="349" toId="21">
</dataflow>
<dataflow id="371" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="21">
</dataflow>
<dataflow id="372" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="21">
</dataflow>
<dataflow id="373" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="328" toId="22">
</dataflow>
<dataflow id="374" from="dualInfeasConstr_SVfifo_i" to="specinterface_ln0" fromId="322" toId="22">
</dataflow>
<dataflow id="375" from="empty_14" to="specinterface_ln0" fromId="331" toId="22">
</dataflow>
<dataflow id="376" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="22">
</dataflow>
<dataflow id="377" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="22">
</dataflow>
<dataflow id="378" from="empty_3" to="specinterface_ln0" fromId="336" toId="22">
</dataflow>
<dataflow id="379" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="22">
</dataflow>
<dataflow id="380" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="22">
</dataflow>
<dataflow id="381" from="empty_3" to="specinterface_ln0" fromId="336" toId="22">
</dataflow>
<dataflow id="382" from="empty_3" to="specinterface_ln0" fromId="336" toId="22">
</dataflow>
<dataflow id="383" from="empty_3" to="specinterface_ln0" fromId="336" toId="22">
</dataflow>
<dataflow id="384" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="22">
</dataflow>
<dataflow id="385" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="22">
</dataflow>
<dataflow id="386" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="22">
</dataflow>
<dataflow id="387" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="22">
</dataflow>
<dataflow id="388" from="empty_3" to="specinterface_ln0" fromId="336" toId="22">
</dataflow>
<dataflow id="389" from="empty_3" to="specinterface_ln0" fromId="336" toId="22">
</dataflow>
<dataflow id="390" from="StgValue_349" to="specinterface_ln0" fromId="349" toId="22">
</dataflow>
<dataflow id="391" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="22">
</dataflow>
<dataflow id="392" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="22">
</dataflow>
<dataflow id="393" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="328" toId="23">
</dataflow>
<dataflow id="394" from="dualInfeasConstr_axpyfifo_i" to="specinterface_ln0" fromId="325" toId="23">
</dataflow>
<dataflow id="395" from="empty_14" to="specinterface_ln0" fromId="331" toId="23">
</dataflow>
<dataflow id="396" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="23">
</dataflow>
<dataflow id="397" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="23">
</dataflow>
<dataflow id="398" from="empty_3" to="specinterface_ln0" fromId="336" toId="23">
</dataflow>
<dataflow id="399" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="23">
</dataflow>
<dataflow id="400" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="23">
</dataflow>
<dataflow id="401" from="empty_3" to="specinterface_ln0" fromId="336" toId="23">
</dataflow>
<dataflow id="402" from="empty_3" to="specinterface_ln0" fromId="336" toId="23">
</dataflow>
<dataflow id="403" from="empty_3" to="specinterface_ln0" fromId="336" toId="23">
</dataflow>
<dataflow id="404" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="23">
</dataflow>
<dataflow id="405" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="23">
</dataflow>
<dataflow id="406" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="23">
</dataflow>
<dataflow id="407" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="23">
</dataflow>
<dataflow id="408" from="empty_3" to="specinterface_ln0" fromId="336" toId="23">
</dataflow>
<dataflow id="409" from="empty_3" to="specinterface_ln0" fromId="336" toId="23">
</dataflow>
<dataflow id="410" from="StgValue_349" to="specinterface_ln0" fromId="349" toId="23">
</dataflow>
<dataflow id="411" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="23">
</dataflow>
<dataflow id="412" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="23">
</dataflow>
<dataflow id="414" from="_ssdm_op_Read.ap_auto.i32" to="nCols_assign_load_read" fromId="413" toId="25">
</dataflow>
<dataflow id="415" from="nCols_assign_load" to="nCols_assign_load_read" fromId="321" toId="25">
</dataflow>
<dataflow id="417" from="StgValue_416" to="muxLogicData_to_store_ln0" fromId="416" toId="26">
</dataflow>
<dataflow id="418" from="i" to="muxLogicAddr_to_store_ln0" fromId="19" toId="27">
</dataflow>
<dataflow id="419" from="StgValue_416" to="store_ln0" fromId="416" toId="28">
</dataflow>
<dataflow id="420" from="i" to="store_ln0" fromId="19" toId="28">
</dataflow>
<dataflow id="421" from="i" to="MuxLogicAddr_to_i_load" fromId="19" toId="30">
</dataflow>
<dataflow id="422" from="i" to="i_load" fromId="19" toId="31">
</dataflow>
<dataflow id="423" from="i_load" to="i_cast" fromId="31" toId="32">
</dataflow>
<dataflow id="424" from="i_cast" to="icmp_ln302" fromId="32" toId="33">
</dataflow>
<dataflow id="425" from="nCols_assign_load_read" to="icmp_ln302" fromId="25" toId="33">
</dataflow>
<dataflow id="426" from="icmp_ln302" to="br_ln302" fromId="33" toId="34">
</dataflow>
<dataflow id="427" from="i_load" to="add_ln302" fromId="31" toId="35">
</dataflow>
<dataflow id="429" from="StgValue_428" to="add_ln302" fromId="428" toId="35">
</dataflow>
<dataflow id="430" from="add_ln302" to="muxLogicData_to_store_ln302" fromId="35" toId="36">
</dataflow>
<dataflow id="431" from="i" to="muxLogicAddr_to_store_ln302" fromId="19" toId="37">
</dataflow>
<dataflow id="432" from="add_ln302" to="store_ln302" fromId="35" toId="38">
</dataflow>
<dataflow id="433" from="i" to="store_ln302" fromId="19" toId="38">
</dataflow>
<dataflow id="435" from="_ssdm_op_Read.ap_fifo.volatile.i512P0A" to="dualInfeasConstr_SVfifo_i_read" fromId="434" toId="40">
</dataflow>
<dataflow id="436" from="dualInfeasConstr_SVfifo_i" to="dualInfeasConstr_SVfifo_i_read" fromId="322" toId="40">
</dataflow>
<dataflow id="437" from="dualInfeasConstr_SVfifo_i_read" to="trunc_ln304" fromId="40" toId="41">
</dataflow>
<dataflow id="439" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln304_7" fromId="438" toId="42">
</dataflow>
<dataflow id="440" from="dualInfeasConstr_SVfifo_i_read" to="trunc_ln304_7" fromId="40" toId="42">
</dataflow>
<dataflow id="442" from="StgValue_441" to="trunc_ln304_7" fromId="441" toId="42">
</dataflow>
<dataflow id="444" from="StgValue_443" to="trunc_ln304_7" fromId="443" toId="42">
</dataflow>
<dataflow id="445" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln304_8" fromId="438" toId="43">
</dataflow>
<dataflow id="446" from="dualInfeasConstr_SVfifo_i_read" to="trunc_ln304_8" fromId="40" toId="43">
</dataflow>
<dataflow id="448" from="StgValue_447" to="trunc_ln304_8" fromId="447" toId="43">
</dataflow>
<dataflow id="450" from="StgValue_449" to="trunc_ln304_8" fromId="449" toId="43">
</dataflow>
<dataflow id="451" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln304_9" fromId="438" toId="44">
</dataflow>
<dataflow id="452" from="dualInfeasConstr_SVfifo_i_read" to="trunc_ln304_9" fromId="40" toId="44">
</dataflow>
<dataflow id="454" from="StgValue_453" to="trunc_ln304_9" fromId="453" toId="44">
</dataflow>
<dataflow id="456" from="StgValue_455" to="trunc_ln304_9" fromId="455" toId="44">
</dataflow>
<dataflow id="457" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln304_s" fromId="438" toId="45">
</dataflow>
<dataflow id="458" from="dualInfeasConstr_SVfifo_i_read" to="trunc_ln304_s" fromId="40" toId="45">
</dataflow>
<dataflow id="460" from="StgValue_459" to="trunc_ln304_s" fromId="459" toId="45">
</dataflow>
<dataflow id="462" from="StgValue_461" to="trunc_ln304_s" fromId="461" toId="45">
</dataflow>
<dataflow id="463" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln304_1" fromId="438" toId="46">
</dataflow>
<dataflow id="464" from="dualInfeasConstr_SVfifo_i_read" to="trunc_ln304_1" fromId="40" toId="46">
</dataflow>
<dataflow id="466" from="StgValue_465" to="trunc_ln304_1" fromId="465" toId="46">
</dataflow>
<dataflow id="468" from="StgValue_467" to="trunc_ln304_1" fromId="467" toId="46">
</dataflow>
<dataflow id="469" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln304_2" fromId="438" toId="47">
</dataflow>
<dataflow id="470" from="dualInfeasConstr_SVfifo_i_read" to="trunc_ln304_2" fromId="40" toId="47">
</dataflow>
<dataflow id="472" from="StgValue_471" to="trunc_ln304_2" fromId="471" toId="47">
</dataflow>
<dataflow id="474" from="StgValue_473" to="trunc_ln304_2" fromId="473" toId="47">
</dataflow>
<dataflow id="475" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln304_3" fromId="438" toId="48">
</dataflow>
<dataflow id="476" from="dualInfeasConstr_SVfifo_i_read" to="trunc_ln304_3" fromId="40" toId="48">
</dataflow>
<dataflow id="478" from="StgValue_477" to="trunc_ln304_3" fromId="477" toId="48">
</dataflow>
<dataflow id="480" from="StgValue_479" to="trunc_ln304_3" fromId="479" toId="48">
</dataflow>
<dataflow id="481" from="_ssdm_op_Read.ap_fifo.volatile.i512P0A" to="dualInfeasLbRay_SVfifo_i_read" fromId="434" toId="50">
</dataflow>
<dataflow id="482" from="dualInfeasLbRay_SVfifo_i" to="dualInfeasLbRay_SVfifo_i_read" fromId="323" toId="50">
</dataflow>
<dataflow id="483" from="dualInfeasLbRay_SVfifo_i_read" to="trunc_ln305" fromId="50" toId="51">
</dataflow>
<dataflow id="484" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln305_7" fromId="438" toId="52">
</dataflow>
<dataflow id="485" from="dualInfeasLbRay_SVfifo_i_read" to="trunc_ln305_7" fromId="50" toId="52">
</dataflow>
<dataflow id="486" from="StgValue_441" to="trunc_ln305_7" fromId="441" toId="52">
</dataflow>
<dataflow id="487" from="StgValue_443" to="trunc_ln305_7" fromId="443" toId="52">
</dataflow>
<dataflow id="488" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln305_8" fromId="438" toId="53">
</dataflow>
<dataflow id="489" from="dualInfeasLbRay_SVfifo_i_read" to="trunc_ln305_8" fromId="50" toId="53">
</dataflow>
<dataflow id="490" from="StgValue_447" to="trunc_ln305_8" fromId="447" toId="53">
</dataflow>
<dataflow id="491" from="StgValue_449" to="trunc_ln305_8" fromId="449" toId="53">
</dataflow>
<dataflow id="492" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln305_9" fromId="438" toId="54">
</dataflow>
<dataflow id="493" from="dualInfeasLbRay_SVfifo_i_read" to="trunc_ln305_9" fromId="50" toId="54">
</dataflow>
<dataflow id="494" from="StgValue_453" to="trunc_ln305_9" fromId="453" toId="54">
</dataflow>
<dataflow id="495" from="StgValue_455" to="trunc_ln305_9" fromId="455" toId="54">
</dataflow>
<dataflow id="496" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln305_s" fromId="438" toId="55">
</dataflow>
<dataflow id="497" from="dualInfeasLbRay_SVfifo_i_read" to="trunc_ln305_s" fromId="50" toId="55">
</dataflow>
<dataflow id="498" from="StgValue_459" to="trunc_ln305_s" fromId="459" toId="55">
</dataflow>
<dataflow id="499" from="StgValue_461" to="trunc_ln305_s" fromId="461" toId="55">
</dataflow>
<dataflow id="500" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln305_1" fromId="438" toId="56">
</dataflow>
<dataflow id="501" from="dualInfeasLbRay_SVfifo_i_read" to="trunc_ln305_1" fromId="50" toId="56">
</dataflow>
<dataflow id="502" from="StgValue_465" to="trunc_ln305_1" fromId="465" toId="56">
</dataflow>
<dataflow id="503" from="StgValue_467" to="trunc_ln305_1" fromId="467" toId="56">
</dataflow>
<dataflow id="504" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln305_2" fromId="438" toId="57">
</dataflow>
<dataflow id="505" from="dualInfeasLbRay_SVfifo_i_read" to="trunc_ln305_2" fromId="50" toId="57">
</dataflow>
<dataflow id="506" from="StgValue_471" to="trunc_ln305_2" fromId="471" toId="57">
</dataflow>
<dataflow id="507" from="StgValue_473" to="trunc_ln305_2" fromId="473" toId="57">
</dataflow>
<dataflow id="508" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln305_3" fromId="438" toId="58">
</dataflow>
<dataflow id="509" from="dualInfeasLbRay_SVfifo_i_read" to="trunc_ln305_3" fromId="50" toId="58">
</dataflow>
<dataflow id="510" from="StgValue_477" to="trunc_ln305_3" fromId="477" toId="58">
</dataflow>
<dataflow id="511" from="StgValue_479" to="trunc_ln305_3" fromId="479" toId="58">
</dataflow>
<dataflow id="512" from="trunc_ln305" to="bitcast_ln305" fromId="51" toId="59">
</dataflow>
<dataflow id="513" from="trunc_ln305_7" to="bitcast_ln305_1" fromId="52" toId="60">
</dataflow>
<dataflow id="514" from="trunc_ln305_8" to="bitcast_ln305_2" fromId="53" toId="61">
</dataflow>
<dataflow id="515" from="trunc_ln305_9" to="bitcast_ln305_3" fromId="54" toId="62">
</dataflow>
<dataflow id="516" from="trunc_ln305_s" to="bitcast_ln305_4" fromId="55" toId="63">
</dataflow>
<dataflow id="517" from="trunc_ln305_1" to="bitcast_ln305_5" fromId="56" toId="64">
</dataflow>
<dataflow id="518" from="trunc_ln305_2" to="bitcast_ln305_6" fromId="57" toId="65">
</dataflow>
<dataflow id="519" from="trunc_ln305_3" to="bitcast_ln305_7" fromId="58" toId="66">
</dataflow>
<dataflow id="520" from="_ssdm_op_Read.ap_fifo.volatile.i512P0A" to="dualInfeasUbRay_SVfifo_i_read" fromId="434" toId="68">
</dataflow>
<dataflow id="521" from="dualInfeasUbRay_SVfifo_i" to="dualInfeasUbRay_SVfifo_i_read" fromId="324" toId="68">
</dataflow>
<dataflow id="522" from="dualInfeasUbRay_SVfifo_i_read" to="trunc_ln306" fromId="68" toId="69">
</dataflow>
<dataflow id="523" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln306_7" fromId="438" toId="70">
</dataflow>
<dataflow id="524" from="dualInfeasUbRay_SVfifo_i_read" to="trunc_ln306_7" fromId="68" toId="70">
</dataflow>
<dataflow id="525" from="StgValue_441" to="trunc_ln306_7" fromId="441" toId="70">
</dataflow>
<dataflow id="526" from="StgValue_443" to="trunc_ln306_7" fromId="443" toId="70">
</dataflow>
<dataflow id="527" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln306_8" fromId="438" toId="71">
</dataflow>
<dataflow id="528" from="dualInfeasUbRay_SVfifo_i_read" to="trunc_ln306_8" fromId="68" toId="71">
</dataflow>
<dataflow id="529" from="StgValue_447" to="trunc_ln306_8" fromId="447" toId="71">
</dataflow>
<dataflow id="530" from="StgValue_449" to="trunc_ln306_8" fromId="449" toId="71">
</dataflow>
<dataflow id="531" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln306_9" fromId="438" toId="72">
</dataflow>
<dataflow id="532" from="dualInfeasUbRay_SVfifo_i_read" to="trunc_ln306_9" fromId="68" toId="72">
</dataflow>
<dataflow id="533" from="StgValue_453" to="trunc_ln306_9" fromId="453" toId="72">
</dataflow>
<dataflow id="534" from="StgValue_455" to="trunc_ln306_9" fromId="455" toId="72">
</dataflow>
<dataflow id="535" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln306_s" fromId="438" toId="73">
</dataflow>
<dataflow id="536" from="dualInfeasUbRay_SVfifo_i_read" to="trunc_ln306_s" fromId="68" toId="73">
</dataflow>
<dataflow id="537" from="StgValue_459" to="trunc_ln306_s" fromId="459" toId="73">
</dataflow>
<dataflow id="538" from="StgValue_461" to="trunc_ln306_s" fromId="461" toId="73">
</dataflow>
<dataflow id="539" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln306_1" fromId="438" toId="74">
</dataflow>
<dataflow id="540" from="dualInfeasUbRay_SVfifo_i_read" to="trunc_ln306_1" fromId="68" toId="74">
</dataflow>
<dataflow id="541" from="StgValue_465" to="trunc_ln306_1" fromId="465" toId="74">
</dataflow>
<dataflow id="542" from="StgValue_467" to="trunc_ln306_1" fromId="467" toId="74">
</dataflow>
<dataflow id="543" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln306_2" fromId="438" toId="75">
</dataflow>
<dataflow id="544" from="dualInfeasUbRay_SVfifo_i_read" to="trunc_ln306_2" fromId="68" toId="75">
</dataflow>
<dataflow id="545" from="StgValue_471" to="trunc_ln306_2" fromId="471" toId="75">
</dataflow>
<dataflow id="546" from="StgValue_473" to="trunc_ln306_2" fromId="473" toId="75">
</dataflow>
<dataflow id="547" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln306_3" fromId="438" toId="76">
</dataflow>
<dataflow id="548" from="dualInfeasUbRay_SVfifo_i_read" to="trunc_ln306_3" fromId="68" toId="76">
</dataflow>
<dataflow id="549" from="StgValue_477" to="trunc_ln306_3" fromId="477" toId="76">
</dataflow>
<dataflow id="550" from="StgValue_479" to="trunc_ln306_3" fromId="479" toId="76">
</dataflow>
<dataflow id="551" from="trunc_ln306" to="bitcast_ln306" fromId="69" toId="77">
</dataflow>
<dataflow id="552" from="trunc_ln306_7" to="bitcast_ln306_1" fromId="70" toId="78">
</dataflow>
<dataflow id="553" from="trunc_ln306_8" to="bitcast_ln306_2" fromId="71" toId="79">
</dataflow>
<dataflow id="554" from="trunc_ln306_9" to="bitcast_ln306_3" fromId="72" toId="80">
</dataflow>
<dataflow id="555" from="trunc_ln306_s" to="bitcast_ln306_4" fromId="73" toId="81">
</dataflow>
<dataflow id="556" from="trunc_ln306_1" to="bitcast_ln306_5" fromId="74" toId="82">
</dataflow>
<dataflow id="557" from="trunc_ln306_2" to="bitcast_ln306_6" fromId="75" toId="83">
</dataflow>
<dataflow id="558" from="trunc_ln306_3" to="bitcast_ln306_7" fromId="76" toId="84">
</dataflow>
<dataflow id="559" from="bitcast_ln305" to="muxLogicI0_to_sub_i" fromId="59" toId="85">
</dataflow>
<dataflow id="560" from="bitcast_ln306" to="muxLogicI1_to_sub_i" fromId="77" toId="86">
</dataflow>
<dataflow id="561" from="bitcast_ln305_1" to="muxLogicI0_to_sub_1_i" fromId="60" toId="87">
</dataflow>
<dataflow id="562" from="bitcast_ln306_1" to="muxLogicI1_to_sub_1_i" fromId="78" toId="88">
</dataflow>
<dataflow id="563" from="bitcast_ln305_2" to="muxLogicI0_to_sub_2_i" fromId="61" toId="89">
</dataflow>
<dataflow id="564" from="bitcast_ln306_2" to="muxLogicI1_to_sub_2_i" fromId="79" toId="90">
</dataflow>
<dataflow id="565" from="bitcast_ln305_3" to="muxLogicI0_to_sub_3_i" fromId="62" toId="91">
</dataflow>
<dataflow id="566" from="bitcast_ln306_3" to="muxLogicI1_to_sub_3_i" fromId="80" toId="92">
</dataflow>
<dataflow id="567" from="bitcast_ln305_4" to="muxLogicI0_to_sub_4_i" fromId="63" toId="93">
</dataflow>
<dataflow id="568" from="bitcast_ln306_4" to="muxLogicI1_to_sub_4_i" fromId="81" toId="94">
</dataflow>
<dataflow id="569" from="bitcast_ln305_5" to="muxLogicI0_to_sub_5_i" fromId="64" toId="95">
</dataflow>
<dataflow id="570" from="bitcast_ln306_5" to="muxLogicI1_to_sub_5_i" fromId="82" toId="96">
</dataflow>
<dataflow id="571" from="bitcast_ln305_6" to="muxLogicI0_to_sub_6_i" fromId="65" toId="97">
</dataflow>
<dataflow id="572" from="bitcast_ln306_6" to="muxLogicI1_to_sub_6_i" fromId="83" toId="98">
</dataflow>
<dataflow id="573" from="bitcast_ln305_7" to="muxLogicI0_to_sub_7_i" fromId="66" toId="99">
</dataflow>
<dataflow id="574" from="bitcast_ln306_7" to="muxLogicI1_to_sub_7_i" fromId="84" toId="100">
</dataflow>
<dataflow id="575" from="bitcast_ln305" to="muxLogicI0_to_sub_i" fromId="59" toId="101">
</dataflow>
<dataflow id="576" from="bitcast_ln306" to="muxLogicI1_to_sub_i" fromId="77" toId="102">
</dataflow>
<dataflow id="577" from="bitcast_ln305" to="sub_i" fromId="59" toId="103">
</dataflow>
<dataflow id="578" from="bitcast_ln306" to="sub_i" fromId="77" toId="103">
</dataflow>
<dataflow id="579" from="bitcast_ln305_1" to="muxLogicI0_to_sub_1_i" fromId="60" toId="104">
</dataflow>
<dataflow id="580" from="bitcast_ln306_1" to="muxLogicI1_to_sub_1_i" fromId="78" toId="105">
</dataflow>
<dataflow id="581" from="bitcast_ln305_1" to="sub_1_i" fromId="60" toId="106">
</dataflow>
<dataflow id="582" from="bitcast_ln306_1" to="sub_1_i" fromId="78" toId="106">
</dataflow>
<dataflow id="583" from="bitcast_ln305_2" to="muxLogicI0_to_sub_2_i" fromId="61" toId="107">
</dataflow>
<dataflow id="584" from="bitcast_ln306_2" to="muxLogicI1_to_sub_2_i" fromId="79" toId="108">
</dataflow>
<dataflow id="585" from="bitcast_ln305_2" to="sub_2_i" fromId="61" toId="109">
</dataflow>
<dataflow id="586" from="bitcast_ln306_2" to="sub_2_i" fromId="79" toId="109">
</dataflow>
<dataflow id="587" from="bitcast_ln305_3" to="muxLogicI0_to_sub_3_i" fromId="62" toId="110">
</dataflow>
<dataflow id="588" from="bitcast_ln306_3" to="muxLogicI1_to_sub_3_i" fromId="80" toId="111">
</dataflow>
<dataflow id="589" from="bitcast_ln305_3" to="sub_3_i" fromId="62" toId="112">
</dataflow>
<dataflow id="590" from="bitcast_ln306_3" to="sub_3_i" fromId="80" toId="112">
</dataflow>
<dataflow id="591" from="bitcast_ln305_4" to="muxLogicI0_to_sub_4_i" fromId="63" toId="113">
</dataflow>
<dataflow id="592" from="bitcast_ln306_4" to="muxLogicI1_to_sub_4_i" fromId="81" toId="114">
</dataflow>
<dataflow id="593" from="bitcast_ln305_4" to="sub_4_i" fromId="63" toId="115">
</dataflow>
<dataflow id="594" from="bitcast_ln306_4" to="sub_4_i" fromId="81" toId="115">
</dataflow>
<dataflow id="595" from="bitcast_ln305_5" to="muxLogicI0_to_sub_5_i" fromId="64" toId="116">
</dataflow>
<dataflow id="596" from="bitcast_ln306_5" to="muxLogicI1_to_sub_5_i" fromId="82" toId="117">
</dataflow>
<dataflow id="597" from="bitcast_ln305_5" to="sub_5_i" fromId="64" toId="118">
</dataflow>
<dataflow id="598" from="bitcast_ln306_5" to="sub_5_i" fromId="82" toId="118">
</dataflow>
<dataflow id="599" from="bitcast_ln305_6" to="muxLogicI0_to_sub_6_i" fromId="65" toId="119">
</dataflow>
<dataflow id="600" from="bitcast_ln306_6" to="muxLogicI1_to_sub_6_i" fromId="83" toId="120">
</dataflow>
<dataflow id="601" from="bitcast_ln305_6" to="sub_6_i" fromId="65" toId="121">
</dataflow>
<dataflow id="602" from="bitcast_ln306_6" to="sub_6_i" fromId="83" toId="121">
</dataflow>
<dataflow id="603" from="bitcast_ln305_7" to="muxLogicI0_to_sub_7_i" fromId="66" toId="122">
</dataflow>
<dataflow id="604" from="bitcast_ln306_7" to="muxLogicI1_to_sub_7_i" fromId="84" toId="123">
</dataflow>
<dataflow id="605" from="bitcast_ln305_7" to="sub_7_i" fromId="66" toId="124">
</dataflow>
<dataflow id="606" from="bitcast_ln306_7" to="sub_7_i" fromId="84" toId="124">
</dataflow>
<dataflow id="607" from="bitcast_ln305" to="sub_i" fromId="59" toId="125">
</dataflow>
<dataflow id="608" from="bitcast_ln306" to="sub_i" fromId="77" toId="125">
</dataflow>
<dataflow id="609" from="bitcast_ln305_1" to="sub_1_i" fromId="60" toId="126">
</dataflow>
<dataflow id="610" from="bitcast_ln306_1" to="sub_1_i" fromId="78" toId="126">
</dataflow>
<dataflow id="611" from="bitcast_ln305_2" to="sub_2_i" fromId="61" toId="127">
</dataflow>
<dataflow id="612" from="bitcast_ln306_2" to="sub_2_i" fromId="79" toId="127">
</dataflow>
<dataflow id="613" from="bitcast_ln305_3" to="sub_3_i" fromId="62" toId="128">
</dataflow>
<dataflow id="614" from="bitcast_ln306_3" to="sub_3_i" fromId="80" toId="128">
</dataflow>
<dataflow id="615" from="bitcast_ln305_4" to="sub_4_i" fromId="63" toId="129">
</dataflow>
<dataflow id="616" from="bitcast_ln306_4" to="sub_4_i" fromId="81" toId="129">
</dataflow>
<dataflow id="617" from="bitcast_ln305_5" to="sub_5_i" fromId="64" toId="130">
</dataflow>
<dataflow id="618" from="bitcast_ln306_5" to="sub_5_i" fromId="82" toId="130">
</dataflow>
<dataflow id="619" from="bitcast_ln305_6" to="sub_6_i" fromId="65" toId="131">
</dataflow>
<dataflow id="620" from="bitcast_ln306_6" to="sub_6_i" fromId="83" toId="131">
</dataflow>
<dataflow id="621" from="bitcast_ln305_7" to="sub_7_i" fromId="66" toId="132">
</dataflow>
<dataflow id="622" from="bitcast_ln306_7" to="sub_7_i" fromId="84" toId="132">
</dataflow>
<dataflow id="623" from="bitcast_ln305" to="sub_i" fromId="59" toId="133">
</dataflow>
<dataflow id="624" from="bitcast_ln306" to="sub_i" fromId="77" toId="133">
</dataflow>
<dataflow id="625" from="bitcast_ln305_1" to="sub_1_i" fromId="60" toId="134">
</dataflow>
<dataflow id="626" from="bitcast_ln306_1" to="sub_1_i" fromId="78" toId="134">
</dataflow>
<dataflow id="627" from="bitcast_ln305_2" to="sub_2_i" fromId="61" toId="135">
</dataflow>
<dataflow id="628" from="bitcast_ln306_2" to="sub_2_i" fromId="79" toId="135">
</dataflow>
<dataflow id="629" from="bitcast_ln305_3" to="sub_3_i" fromId="62" toId="136">
</dataflow>
<dataflow id="630" from="bitcast_ln306_3" to="sub_3_i" fromId="80" toId="136">
</dataflow>
<dataflow id="631" from="bitcast_ln305_4" to="sub_4_i" fromId="63" toId="137">
</dataflow>
<dataflow id="632" from="bitcast_ln306_4" to="sub_4_i" fromId="81" toId="137">
</dataflow>
<dataflow id="633" from="bitcast_ln305_5" to="sub_5_i" fromId="64" toId="138">
</dataflow>
<dataflow id="634" from="bitcast_ln306_5" to="sub_5_i" fromId="82" toId="138">
</dataflow>
<dataflow id="635" from="bitcast_ln305_6" to="sub_6_i" fromId="65" toId="139">
</dataflow>
<dataflow id="636" from="bitcast_ln306_6" to="sub_6_i" fromId="83" toId="139">
</dataflow>
<dataflow id="637" from="bitcast_ln305_7" to="sub_7_i" fromId="66" toId="140">
</dataflow>
<dataflow id="638" from="bitcast_ln306_7" to="sub_7_i" fromId="84" toId="140">
</dataflow>
<dataflow id="639" from="bitcast_ln305" to="sub_i" fromId="59" toId="141">
</dataflow>
<dataflow id="640" from="bitcast_ln306" to="sub_i" fromId="77" toId="141">
</dataflow>
<dataflow id="641" from="bitcast_ln305_1" to="sub_1_i" fromId="60" toId="142">
</dataflow>
<dataflow id="642" from="bitcast_ln306_1" to="sub_1_i" fromId="78" toId="142">
</dataflow>
<dataflow id="643" from="bitcast_ln305_2" to="sub_2_i" fromId="61" toId="143">
</dataflow>
<dataflow id="644" from="bitcast_ln306_2" to="sub_2_i" fromId="79" toId="143">
</dataflow>
<dataflow id="645" from="bitcast_ln305_3" to="sub_3_i" fromId="62" toId="144">
</dataflow>
<dataflow id="646" from="bitcast_ln306_3" to="sub_3_i" fromId="80" toId="144">
</dataflow>
<dataflow id="647" from="bitcast_ln305_4" to="sub_4_i" fromId="63" toId="145">
</dataflow>
<dataflow id="648" from="bitcast_ln306_4" to="sub_4_i" fromId="81" toId="145">
</dataflow>
<dataflow id="649" from="bitcast_ln305_5" to="sub_5_i" fromId="64" toId="146">
</dataflow>
<dataflow id="650" from="bitcast_ln306_5" to="sub_5_i" fromId="82" toId="146">
</dataflow>
<dataflow id="651" from="bitcast_ln305_6" to="sub_6_i" fromId="65" toId="147">
</dataflow>
<dataflow id="652" from="bitcast_ln306_6" to="sub_6_i" fromId="83" toId="147">
</dataflow>
<dataflow id="653" from="bitcast_ln305_7" to="sub_7_i" fromId="66" toId="148">
</dataflow>
<dataflow id="654" from="bitcast_ln306_7" to="sub_7_i" fromId="84" toId="148">
</dataflow>
<dataflow id="655" from="bitcast_ln305" to="sub_i" fromId="59" toId="149">
</dataflow>
<dataflow id="656" from="bitcast_ln306" to="sub_i" fromId="77" toId="149">
</dataflow>
<dataflow id="657" from="bitcast_ln305_1" to="sub_1_i" fromId="60" toId="150">
</dataflow>
<dataflow id="658" from="bitcast_ln306_1" to="sub_1_i" fromId="78" toId="150">
</dataflow>
<dataflow id="659" from="bitcast_ln305_2" to="sub_2_i" fromId="61" toId="151">
</dataflow>
<dataflow id="660" from="bitcast_ln306_2" to="sub_2_i" fromId="79" toId="151">
</dataflow>
<dataflow id="661" from="bitcast_ln305_3" to="sub_3_i" fromId="62" toId="152">
</dataflow>
<dataflow id="662" from="bitcast_ln306_3" to="sub_3_i" fromId="80" toId="152">
</dataflow>
<dataflow id="663" from="bitcast_ln305_4" to="sub_4_i" fromId="63" toId="153">
</dataflow>
<dataflow id="664" from="bitcast_ln306_4" to="sub_4_i" fromId="81" toId="153">
</dataflow>
<dataflow id="665" from="bitcast_ln305_5" to="sub_5_i" fromId="64" toId="154">
</dataflow>
<dataflow id="666" from="bitcast_ln306_5" to="sub_5_i" fromId="82" toId="154">
</dataflow>
<dataflow id="667" from="bitcast_ln305_6" to="sub_6_i" fromId="65" toId="155">
</dataflow>
<dataflow id="668" from="bitcast_ln306_6" to="sub_6_i" fromId="83" toId="155">
</dataflow>
<dataflow id="669" from="bitcast_ln305_7" to="sub_7_i" fromId="66" toId="156">
</dataflow>
<dataflow id="670" from="bitcast_ln306_7" to="sub_7_i" fromId="84" toId="156">
</dataflow>
<dataflow id="671" from="bitcast_ln305" to="sub_i" fromId="59" toId="157">
</dataflow>
<dataflow id="672" from="bitcast_ln306" to="sub_i" fromId="77" toId="157">
</dataflow>
<dataflow id="673" from="bitcast_ln305_1" to="sub_1_i" fromId="60" toId="158">
</dataflow>
<dataflow id="674" from="bitcast_ln306_1" to="sub_1_i" fromId="78" toId="158">
</dataflow>
<dataflow id="675" from="bitcast_ln305_2" to="sub_2_i" fromId="61" toId="159">
</dataflow>
<dataflow id="676" from="bitcast_ln306_2" to="sub_2_i" fromId="79" toId="159">
</dataflow>
<dataflow id="677" from="bitcast_ln305_3" to="sub_3_i" fromId="62" toId="160">
</dataflow>
<dataflow id="678" from="bitcast_ln306_3" to="sub_3_i" fromId="80" toId="160">
</dataflow>
<dataflow id="679" from="bitcast_ln305_4" to="sub_4_i" fromId="63" toId="161">
</dataflow>
<dataflow id="680" from="bitcast_ln306_4" to="sub_4_i" fromId="81" toId="161">
</dataflow>
<dataflow id="681" from="bitcast_ln305_5" to="sub_5_i" fromId="64" toId="162">
</dataflow>
<dataflow id="682" from="bitcast_ln306_5" to="sub_5_i" fromId="82" toId="162">
</dataflow>
<dataflow id="683" from="bitcast_ln305_6" to="sub_6_i" fromId="65" toId="163">
</dataflow>
<dataflow id="684" from="bitcast_ln306_6" to="sub_6_i" fromId="83" toId="163">
</dataflow>
<dataflow id="685" from="bitcast_ln305_7" to="sub_7_i" fromId="66" toId="164">
</dataflow>
<dataflow id="686" from="bitcast_ln306_7" to="sub_7_i" fromId="84" toId="164">
</dataflow>
<dataflow id="687" from="trunc_ln304" to="bitcast_ln304" fromId="41" toId="165">
</dataflow>
<dataflow id="688" from="trunc_ln304_7" to="bitcast_ln304_1" fromId="42" toId="166">
</dataflow>
<dataflow id="689" from="trunc_ln304_8" to="bitcast_ln304_2" fromId="43" toId="167">
</dataflow>
<dataflow id="690" from="trunc_ln304_9" to="bitcast_ln304_3" fromId="44" toId="168">
</dataflow>
<dataflow id="691" from="trunc_ln304_s" to="bitcast_ln304_4" fromId="45" toId="169">
</dataflow>
<dataflow id="692" from="trunc_ln304_1" to="bitcast_ln304_5" fromId="46" toId="170">
</dataflow>
<dataflow id="693" from="trunc_ln304_2" to="bitcast_ln304_6" fromId="47" toId="171">
</dataflow>
<dataflow id="694" from="trunc_ln304_3" to="bitcast_ln304_7" fromId="48" toId="172">
</dataflow>
<dataflow id="695" from="bitcast_ln305" to="sub_i" fromId="59" toId="173">
</dataflow>
<dataflow id="696" from="bitcast_ln306" to="sub_i" fromId="77" toId="173">
</dataflow>
<dataflow id="697" from="bitcast_ln304" to="muxLogicI0_to_add_i" fromId="165" toId="174">
</dataflow>
<dataflow id="698" from="sub_i" to="muxLogicI1_to_add_i" fromId="173" toId="175">
</dataflow>
<dataflow id="699" from="bitcast_ln305_1" to="sub_1_i" fromId="60" toId="176">
</dataflow>
<dataflow id="700" from="bitcast_ln306_1" to="sub_1_i" fromId="78" toId="176">
</dataflow>
<dataflow id="701" from="bitcast_ln304_1" to="muxLogicI0_to_add_1_i" fromId="166" toId="177">
</dataflow>
<dataflow id="702" from="sub_1_i" to="muxLogicI1_to_add_1_i" fromId="176" toId="178">
</dataflow>
<dataflow id="703" from="bitcast_ln305_2" to="sub_2_i" fromId="61" toId="179">
</dataflow>
<dataflow id="704" from="bitcast_ln306_2" to="sub_2_i" fromId="79" toId="179">
</dataflow>
<dataflow id="705" from="bitcast_ln304_2" to="muxLogicI0_to_add_2_i" fromId="167" toId="180">
</dataflow>
<dataflow id="706" from="sub_2_i" to="muxLogicI1_to_add_2_i" fromId="179" toId="181">
</dataflow>
<dataflow id="707" from="bitcast_ln305_3" to="sub_3_i" fromId="62" toId="182">
</dataflow>
<dataflow id="708" from="bitcast_ln306_3" to="sub_3_i" fromId="80" toId="182">
</dataflow>
<dataflow id="709" from="bitcast_ln304_3" to="muxLogicI0_to_add_3_i" fromId="168" toId="183">
</dataflow>
<dataflow id="710" from="sub_3_i" to="muxLogicI1_to_add_3_i" fromId="182" toId="184">
</dataflow>
<dataflow id="711" from="bitcast_ln305_4" to="sub_4_i" fromId="63" toId="185">
</dataflow>
<dataflow id="712" from="bitcast_ln306_4" to="sub_4_i" fromId="81" toId="185">
</dataflow>
<dataflow id="713" from="bitcast_ln304_4" to="muxLogicI0_to_add_4_i" fromId="169" toId="186">
</dataflow>
<dataflow id="714" from="sub_4_i" to="muxLogicI1_to_add_4_i" fromId="185" toId="187">
</dataflow>
<dataflow id="715" from="bitcast_ln305_5" to="sub_5_i" fromId="64" toId="188">
</dataflow>
<dataflow id="716" from="bitcast_ln306_5" to="sub_5_i" fromId="82" toId="188">
</dataflow>
<dataflow id="717" from="bitcast_ln304_5" to="muxLogicI0_to_add_5_i" fromId="170" toId="189">
</dataflow>
<dataflow id="718" from="sub_5_i" to="muxLogicI1_to_add_5_i" fromId="188" toId="190">
</dataflow>
<dataflow id="719" from="bitcast_ln305_6" to="sub_6_i" fromId="65" toId="191">
</dataflow>
<dataflow id="720" from="bitcast_ln306_6" to="sub_6_i" fromId="83" toId="191">
</dataflow>
<dataflow id="721" from="bitcast_ln304_6" to="muxLogicI0_to_add_6_i" fromId="171" toId="192">
</dataflow>
<dataflow id="722" from="sub_6_i" to="muxLogicI1_to_add_6_i" fromId="191" toId="193">
</dataflow>
<dataflow id="723" from="bitcast_ln305_7" to="sub_7_i" fromId="66" toId="194">
</dataflow>
<dataflow id="724" from="bitcast_ln306_7" to="sub_7_i" fromId="84" toId="194">
</dataflow>
<dataflow id="725" from="bitcast_ln304_7" to="muxLogicI0_to_add_7_i" fromId="172" toId="195">
</dataflow>
<dataflow id="726" from="sub_7_i" to="muxLogicI1_to_add_7_i" fromId="194" toId="196">
</dataflow>
<dataflow id="727" from="bitcast_ln304" to="muxLogicI0_to_add_i" fromId="165" toId="197">
</dataflow>
<dataflow id="728" from="sub_i" to="muxLogicI1_to_add_i" fromId="173" toId="198">
</dataflow>
<dataflow id="729" from="bitcast_ln304" to="add_i" fromId="165" toId="199">
</dataflow>
<dataflow id="730" from="sub_i" to="add_i" fromId="173" toId="199">
</dataflow>
<dataflow id="731" from="bitcast_ln304_1" to="muxLogicI0_to_add_1_i" fromId="166" toId="200">
</dataflow>
<dataflow id="732" from="sub_1_i" to="muxLogicI1_to_add_1_i" fromId="176" toId="201">
</dataflow>
<dataflow id="733" from="bitcast_ln304_1" to="add_1_i" fromId="166" toId="202">
</dataflow>
<dataflow id="734" from="sub_1_i" to="add_1_i" fromId="176" toId="202">
</dataflow>
<dataflow id="735" from="bitcast_ln304_2" to="muxLogicI0_to_add_2_i" fromId="167" toId="203">
</dataflow>
<dataflow id="736" from="sub_2_i" to="muxLogicI1_to_add_2_i" fromId="179" toId="204">
</dataflow>
<dataflow id="737" from="bitcast_ln304_2" to="add_2_i" fromId="167" toId="205">
</dataflow>
<dataflow id="738" from="sub_2_i" to="add_2_i" fromId="179" toId="205">
</dataflow>
<dataflow id="739" from="bitcast_ln304_3" to="muxLogicI0_to_add_3_i" fromId="168" toId="206">
</dataflow>
<dataflow id="740" from="sub_3_i" to="muxLogicI1_to_add_3_i" fromId="182" toId="207">
</dataflow>
<dataflow id="741" from="bitcast_ln304_3" to="add_3_i" fromId="168" toId="208">
</dataflow>
<dataflow id="742" from="sub_3_i" to="add_3_i" fromId="182" toId="208">
</dataflow>
<dataflow id="743" from="bitcast_ln304_4" to="muxLogicI0_to_add_4_i" fromId="169" toId="209">
</dataflow>
<dataflow id="744" from="sub_4_i" to="muxLogicI1_to_add_4_i" fromId="185" toId="210">
</dataflow>
<dataflow id="745" from="bitcast_ln304_4" to="add_4_i" fromId="169" toId="211">
</dataflow>
<dataflow id="746" from="sub_4_i" to="add_4_i" fromId="185" toId="211">
</dataflow>
<dataflow id="747" from="bitcast_ln304_5" to="muxLogicI0_to_add_5_i" fromId="170" toId="212">
</dataflow>
<dataflow id="748" from="sub_5_i" to="muxLogicI1_to_add_5_i" fromId="188" toId="213">
</dataflow>
<dataflow id="749" from="bitcast_ln304_5" to="add_5_i" fromId="170" toId="214">
</dataflow>
<dataflow id="750" from="sub_5_i" to="add_5_i" fromId="188" toId="214">
</dataflow>
<dataflow id="751" from="bitcast_ln304_6" to="muxLogicI0_to_add_6_i" fromId="171" toId="215">
</dataflow>
<dataflow id="752" from="sub_6_i" to="muxLogicI1_to_add_6_i" fromId="191" toId="216">
</dataflow>
<dataflow id="753" from="bitcast_ln304_6" to="add_6_i" fromId="171" toId="217">
</dataflow>
<dataflow id="754" from="sub_6_i" to="add_6_i" fromId="191" toId="217">
</dataflow>
<dataflow id="755" from="bitcast_ln304_7" to="muxLogicI0_to_add_7_i" fromId="172" toId="218">
</dataflow>
<dataflow id="756" from="sub_7_i" to="muxLogicI1_to_add_7_i" fromId="194" toId="219">
</dataflow>
<dataflow id="757" from="bitcast_ln304_7" to="add_7_i" fromId="172" toId="220">
</dataflow>
<dataflow id="758" from="sub_7_i" to="add_7_i" fromId="194" toId="220">
</dataflow>
<dataflow id="759" from="bitcast_ln304" to="add_i" fromId="165" toId="221">
</dataflow>
<dataflow id="760" from="sub_i" to="add_i" fromId="173" toId="221">
</dataflow>
<dataflow id="761" from="bitcast_ln304_1" to="add_1_i" fromId="166" toId="222">
</dataflow>
<dataflow id="762" from="sub_1_i" to="add_1_i" fromId="176" toId="222">
</dataflow>
<dataflow id="763" from="bitcast_ln304_2" to="add_2_i" fromId="167" toId="223">
</dataflow>
<dataflow id="764" from="sub_2_i" to="add_2_i" fromId="179" toId="223">
</dataflow>
<dataflow id="765" from="bitcast_ln304_3" to="add_3_i" fromId="168" toId="224">
</dataflow>
<dataflow id="766" from="sub_3_i" to="add_3_i" fromId="182" toId="224">
</dataflow>
<dataflow id="767" from="bitcast_ln304_4" to="add_4_i" fromId="169" toId="225">
</dataflow>
<dataflow id="768" from="sub_4_i" to="add_4_i" fromId="185" toId="225">
</dataflow>
<dataflow id="769" from="bitcast_ln304_5" to="add_5_i" fromId="170" toId="226">
</dataflow>
<dataflow id="770" from="sub_5_i" to="add_5_i" fromId="188" toId="226">
</dataflow>
<dataflow id="771" from="bitcast_ln304_6" to="add_6_i" fromId="171" toId="227">
</dataflow>
<dataflow id="772" from="sub_6_i" to="add_6_i" fromId="191" toId="227">
</dataflow>
<dataflow id="773" from="bitcast_ln304_7" to="add_7_i" fromId="172" toId="228">
</dataflow>
<dataflow id="774" from="sub_7_i" to="add_7_i" fromId="194" toId="228">
</dataflow>
<dataflow id="775" from="bitcast_ln304" to="add_i" fromId="165" toId="229">
</dataflow>
<dataflow id="776" from="sub_i" to="add_i" fromId="173" toId="229">
</dataflow>
<dataflow id="777" from="bitcast_ln304_1" to="add_1_i" fromId="166" toId="230">
</dataflow>
<dataflow id="778" from="sub_1_i" to="add_1_i" fromId="176" toId="230">
</dataflow>
<dataflow id="779" from="bitcast_ln304_2" to="add_2_i" fromId="167" toId="231">
</dataflow>
<dataflow id="780" from="sub_2_i" to="add_2_i" fromId="179" toId="231">
</dataflow>
<dataflow id="781" from="bitcast_ln304_3" to="add_3_i" fromId="168" toId="232">
</dataflow>
<dataflow id="782" from="sub_3_i" to="add_3_i" fromId="182" toId="232">
</dataflow>
<dataflow id="783" from="bitcast_ln304_4" to="add_4_i" fromId="169" toId="233">
</dataflow>
<dataflow id="784" from="sub_4_i" to="add_4_i" fromId="185" toId="233">
</dataflow>
<dataflow id="785" from="bitcast_ln304_5" to="add_5_i" fromId="170" toId="234">
</dataflow>
<dataflow id="786" from="sub_5_i" to="add_5_i" fromId="188" toId="234">
</dataflow>
<dataflow id="787" from="bitcast_ln304_6" to="add_6_i" fromId="171" toId="235">
</dataflow>
<dataflow id="788" from="sub_6_i" to="add_6_i" fromId="191" toId="235">
</dataflow>
<dataflow id="789" from="bitcast_ln304_7" to="add_7_i" fromId="172" toId="236">
</dataflow>
<dataflow id="790" from="sub_7_i" to="add_7_i" fromId="194" toId="236">
</dataflow>
<dataflow id="791" from="bitcast_ln304" to="add_i" fromId="165" toId="237">
</dataflow>
<dataflow id="792" from="sub_i" to="add_i" fromId="173" toId="237">
</dataflow>
<dataflow id="793" from="bitcast_ln304_1" to="add_1_i" fromId="166" toId="238">
</dataflow>
<dataflow id="794" from="sub_1_i" to="add_1_i" fromId="176" toId="238">
</dataflow>
<dataflow id="795" from="bitcast_ln304_2" to="add_2_i" fromId="167" toId="239">
</dataflow>
<dataflow id="796" from="sub_2_i" to="add_2_i" fromId="179" toId="239">
</dataflow>
<dataflow id="797" from="bitcast_ln304_3" to="add_3_i" fromId="168" toId="240">
</dataflow>
<dataflow id="798" from="sub_3_i" to="add_3_i" fromId="182" toId="240">
</dataflow>
<dataflow id="799" from="bitcast_ln304_4" to="add_4_i" fromId="169" toId="241">
</dataflow>
<dataflow id="800" from="sub_4_i" to="add_4_i" fromId="185" toId="241">
</dataflow>
<dataflow id="801" from="bitcast_ln304_5" to="add_5_i" fromId="170" toId="242">
</dataflow>
<dataflow id="802" from="sub_5_i" to="add_5_i" fromId="188" toId="242">
</dataflow>
<dataflow id="803" from="bitcast_ln304_6" to="add_6_i" fromId="171" toId="243">
</dataflow>
<dataflow id="804" from="sub_6_i" to="add_6_i" fromId="191" toId="243">
</dataflow>
<dataflow id="805" from="bitcast_ln304_7" to="add_7_i" fromId="172" toId="244">
</dataflow>
<dataflow id="806" from="sub_7_i" to="add_7_i" fromId="194" toId="244">
</dataflow>
<dataflow id="807" from="bitcast_ln304" to="add_i" fromId="165" toId="245">
</dataflow>
<dataflow id="808" from="sub_i" to="add_i" fromId="173" toId="245">
</dataflow>
<dataflow id="809" from="bitcast_ln304_1" to="add_1_i" fromId="166" toId="246">
</dataflow>
<dataflow id="810" from="sub_1_i" to="add_1_i" fromId="176" toId="246">
</dataflow>
<dataflow id="811" from="bitcast_ln304_2" to="add_2_i" fromId="167" toId="247">
</dataflow>
<dataflow id="812" from="sub_2_i" to="add_2_i" fromId="179" toId="247">
</dataflow>
<dataflow id="813" from="bitcast_ln304_3" to="add_3_i" fromId="168" toId="248">
</dataflow>
<dataflow id="814" from="sub_3_i" to="add_3_i" fromId="182" toId="248">
</dataflow>
<dataflow id="815" from="bitcast_ln304_4" to="add_4_i" fromId="169" toId="249">
</dataflow>
<dataflow id="816" from="sub_4_i" to="add_4_i" fromId="185" toId="249">
</dataflow>
<dataflow id="817" from="bitcast_ln304_5" to="add_5_i" fromId="170" toId="250">
</dataflow>
<dataflow id="818" from="sub_5_i" to="add_5_i" fromId="188" toId="250">
</dataflow>
<dataflow id="819" from="bitcast_ln304_6" to="add_6_i" fromId="171" toId="251">
</dataflow>
<dataflow id="820" from="sub_6_i" to="add_6_i" fromId="191" toId="251">
</dataflow>
<dataflow id="821" from="bitcast_ln304_7" to="add_7_i" fromId="172" toId="252">
</dataflow>
<dataflow id="822" from="sub_7_i" to="add_7_i" fromId="194" toId="252">
</dataflow>
<dataflow id="823" from="bitcast_ln304" to="add_i" fromId="165" toId="253">
</dataflow>
<dataflow id="824" from="sub_i" to="add_i" fromId="173" toId="253">
</dataflow>
<dataflow id="825" from="bitcast_ln304_1" to="add_1_i" fromId="166" toId="254">
</dataflow>
<dataflow id="826" from="sub_1_i" to="add_1_i" fromId="176" toId="254">
</dataflow>
<dataflow id="827" from="bitcast_ln304_2" to="add_2_i" fromId="167" toId="255">
</dataflow>
<dataflow id="828" from="sub_2_i" to="add_2_i" fromId="179" toId="255">
</dataflow>
<dataflow id="829" from="bitcast_ln304_3" to="add_3_i" fromId="168" toId="256">
</dataflow>
<dataflow id="830" from="sub_3_i" to="add_3_i" fromId="182" toId="256">
</dataflow>
<dataflow id="831" from="bitcast_ln304_4" to="add_4_i" fromId="169" toId="257">
</dataflow>
<dataflow id="832" from="sub_4_i" to="add_4_i" fromId="185" toId="257">
</dataflow>
<dataflow id="833" from="bitcast_ln304_5" to="add_5_i" fromId="170" toId="258">
</dataflow>
<dataflow id="834" from="sub_5_i" to="add_5_i" fromId="188" toId="258">
</dataflow>
<dataflow id="835" from="bitcast_ln304_6" to="add_6_i" fromId="171" toId="259">
</dataflow>
<dataflow id="836" from="sub_6_i" to="add_6_i" fromId="191" toId="259">
</dataflow>
<dataflow id="837" from="bitcast_ln304_7" to="add_7_i" fromId="172" toId="260">
</dataflow>
<dataflow id="838" from="sub_7_i" to="add_7_i" fromId="194" toId="260">
</dataflow>
<dataflow id="840" from="_ssdm_op_SpecPipeline" to="specpipeline_ln303" fromId="839" toId="261">
</dataflow>
<dataflow id="841" from="StgValue_326" to="specpipeline_ln303" fromId="326" toId="261">
</dataflow>
<dataflow id="842" from="StgValue_333" to="specpipeline_ln303" fromId="333" toId="261">
</dataflow>
<dataflow id="843" from="StgValue_333" to="specpipeline_ln303" fromId="333" toId="261">
</dataflow>
<dataflow id="844" from="StgValue_333" to="specpipeline_ln303" fromId="333" toId="261">
</dataflow>
<dataflow id="845" from="empty_3" to="specpipeline_ln303" fromId="336" toId="261">
</dataflow>
<dataflow id="847" from="_ssdm_op_SpecLoopName" to="specloopname_ln302" fromId="846" toId="262">
</dataflow>
<dataflow id="849" from="empty_35" to="specloopname_ln302" fromId="848" toId="262">
</dataflow>
<dataflow id="850" from="bitcast_ln304" to="add_i" fromId="165" toId="263">
</dataflow>
<dataflow id="851" from="sub_i" to="add_i" fromId="173" toId="263">
</dataflow>
<dataflow id="852" from="bitcast_ln304_1" to="add_1_i" fromId="166" toId="264">
</dataflow>
<dataflow id="853" from="sub_1_i" to="add_1_i" fromId="176" toId="264">
</dataflow>
<dataflow id="854" from="bitcast_ln304_2" to="add_2_i" fromId="167" toId="265">
</dataflow>
<dataflow id="855" from="sub_2_i" to="add_2_i" fromId="179" toId="265">
</dataflow>
<dataflow id="856" from="bitcast_ln304_3" to="add_3_i" fromId="168" toId="266">
</dataflow>
<dataflow id="857" from="sub_3_i" to="add_3_i" fromId="182" toId="266">
</dataflow>
<dataflow id="858" from="bitcast_ln304_4" to="add_4_i" fromId="169" toId="267">
</dataflow>
<dataflow id="859" from="sub_4_i" to="add_4_i" fromId="185" toId="267">
</dataflow>
<dataflow id="860" from="bitcast_ln304_5" to="add_5_i" fromId="170" toId="268">
</dataflow>
<dataflow id="861" from="sub_5_i" to="add_5_i" fromId="188" toId="268">
</dataflow>
<dataflow id="862" from="bitcast_ln304_6" to="add_6_i" fromId="171" toId="269">
</dataflow>
<dataflow id="863" from="sub_6_i" to="add_6_i" fromId="191" toId="269">
</dataflow>
<dataflow id="864" from="bitcast_ln304_7" to="add_7_i" fromId="172" toId="270">
</dataflow>
<dataflow id="865" from="sub_7_i" to="add_7_i" fromId="194" toId="270">
</dataflow>
<dataflow id="866" from="add_i" to="bitcast_ln313" fromId="263" toId="271">
</dataflow>
<dataflow id="867" from="add_1_i" to="bitcast_ln313_1" fromId="264" toId="272">
</dataflow>
<dataflow id="868" from="add_2_i" to="bitcast_ln313_2" fromId="265" toId="273">
</dataflow>
<dataflow id="869" from="add_3_i" to="bitcast_ln313_3" fromId="266" toId="274">
</dataflow>
<dataflow id="870" from="add_4_i" to="bitcast_ln313_4" fromId="267" toId="275">
</dataflow>
<dataflow id="871" from="add_5_i" to="bitcast_ln313_5" fromId="268" toId="276">
</dataflow>
<dataflow id="872" from="add_6_i" to="bitcast_ln313_6" fromId="269" toId="277">
</dataflow>
<dataflow id="873" from="add_7_i" to="bitcast_ln313_7" fromId="270" toId="278">
</dataflow>
<dataflow id="875" from="_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64" to="or_ln313_i" fromId="874" toId="279">
</dataflow>
<dataflow id="876" from="bitcast_ln313_7" to="or_ln313_i" fromId="278" toId="279">
</dataflow>
<dataflow id="877" from="bitcast_ln313_6" to="or_ln313_i" fromId="277" toId="279">
</dataflow>
<dataflow id="878" from="bitcast_ln313_5" to="or_ln313_i" fromId="276" toId="279">
</dataflow>
<dataflow id="879" from="bitcast_ln313_4" to="or_ln313_i" fromId="275" toId="279">
</dataflow>
<dataflow id="880" from="bitcast_ln313_3" to="or_ln313_i" fromId="274" toId="279">
</dataflow>
<dataflow id="881" from="bitcast_ln313_2" to="or_ln313_i" fromId="273" toId="279">
</dataflow>
<dataflow id="882" from="bitcast_ln313_1" to="or_ln313_i" fromId="272" toId="279">
</dataflow>
<dataflow id="883" from="bitcast_ln313" to="or_ln313_i" fromId="271" toId="279">
</dataflow>
<dataflow id="884" from="or_ln313_i" to="muxLogicData_to_write_ln313" fromId="279" toId="280">
</dataflow>
<dataflow id="886" from="_ssdm_op_Write.ap_fifo.volatile.i512P0A" to="write_ln313" fromId="885" toId="281">
</dataflow>
<dataflow id="887" from="dualInfeasConstr_axpyfifo_i" to="write_ln313" fromId="325" toId="281">
</dataflow>
<dataflow id="888" from="or_ln313_i" to="write_ln313" fromId="279" toId="281">
</dataflow>
<dataflow id="889" from="icmp_ln302" to="StgValue_2" fromId="33" toId="2">
</dataflow>
<dataflow id="890" from="icmp_ln302" to="StgValue_16" fromId="33" toId="16">
</dataflow>
</dataflows>


</stg>
