# 1 "arch/arm64/boot/dts/qcom/sc7280-idp.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/sc7280-idp.dts"







/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-adc7-pmr735a.h" 1
# 11 "arch/arm64/boot/dts/qcom/sc7280-idp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/sc7280-idp.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm64/boot/dts/qcom/sc7280-idp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-adc7-pmk8350.h" 1
# 10 "arch/arm64/boot/dts/qcom/sc7280-idp.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-sc7280.h" 1
# 9 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 10 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,sc7280.h" 1
# 11 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 12 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mailbox/qcom-ipcc.h" 1
# 13 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-aoss-qmp.h" 1
# 14 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 15 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/qcom,sdm845-aoss.h" 1
# 16 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/qcom,sdm845-pdc.h" 1
# 17 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 18 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 19 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 aliases {
  mmc1 = &sdhc_1;
  mmc2 = &sdhc_2;
 };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   clock-frequency = <76800000>;
   #clock-cells = <0>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32000>;
   #clock-cells = <0>;
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  aop_mem: memory@80800000 {
   reg = <0x0 0x80800000 0x0 0x60000>;
   no-map;
  };

  aop_cmd_db_mem: memory@80860000 {
   reg = <0x0 0x80860000 0x0 0x20000>;
   compatible = "qcom,cmd-db";
   no-map;
  };

  smem_mem: memory@80900000 {
   reg = <0x0 0x80900000 0x0 0x200000>;
   no-map;
  };

  cpucp_mem: memory@80b00000 {
   no-map;
   reg = <0x0 0x80b00000 0x0 0x100000>;
  };

  ipa_fw_mem: memory@8b700000 {
   reg = <0 0x8b700000 0 0x10000>;
   no-map;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x0>;
   enable-method = "psci";
   cpu-idle-states = <&LITTLE_CPU_SLEEP_0
        &LITTLE_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;
   L2_0: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
    L3_0: l3-cache {
     compatible = "cache";
    };
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x100>;
   enable-method = "psci";
   cpu-idle-states = <&LITTLE_CPU_SLEEP_0
        &LITTLE_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   next-level-cache = <&L2_100>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;
   L2_100: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x200>;
   enable-method = "psci";
   cpu-idle-states = <&LITTLE_CPU_SLEEP_0
        &LITTLE_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   next-level-cache = <&L2_200>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;
   L2_200: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x300>;
   enable-method = "psci";
   cpu-idle-states = <&LITTLE_CPU_SLEEP_0
        &LITTLE_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   next-level-cache = <&L2_300>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;
   L2_300: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU4: cpu@400 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x400>;
   enable-method = "psci";
   cpu-idle-states = <&BIG_CPU_SLEEP_0
        &BIG_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   next-level-cache = <&L2_400>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   #cooling-cells = <2>;
   L2_400: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU5: cpu@500 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x500>;
   enable-method = "psci";
   cpu-idle-states = <&BIG_CPU_SLEEP_0
        &BIG_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   next-level-cache = <&L2_500>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   #cooling-cells = <2>;
   L2_500: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU6: cpu@600 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x600>;
   enable-method = "psci";
   cpu-idle-states = <&BIG_CPU_SLEEP_0
        &BIG_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   next-level-cache = <&L2_600>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   #cooling-cells = <2>;
   L2_600: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU7: cpu@700 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x700>;
   enable-method = "psci";
   cpu-idle-states = <&BIG_CPU_SLEEP_0
        &BIG_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   next-level-cache = <&L2_700>;
   qcom,freq-domain = <&cpufreq_hw 2>;
   #cooling-cells = <2>;
   L2_700: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  idle-states {
   entry-method = "psci";

   LITTLE_CPU_SLEEP_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    idle-state-name = "little-power-down";
    arm,psci-suspend-param = <0x40000003>;
    entry-latency-us = <549>;
    exit-latency-us = <901>;
    min-residency-us = <1774>;
    local-timer-stop;
   };

   LITTLE_CPU_SLEEP_1: cpu-sleep-0-1 {
    compatible = "arm,idle-state";
    idle-state-name = "little-rail-power-down";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <702>;
    exit-latency-us = <915>;
    min-residency-us = <4001>;
    local-timer-stop;
   };

   BIG_CPU_SLEEP_0: cpu-sleep-1-0 {
    compatible = "arm,idle-state";
    idle-state-name = "big-power-down";
    arm,psci-suspend-param = <0x40000003>;
    entry-latency-us = <523>;
    exit-latency-us = <1244>;
    min-residency-us = <2207>;
    local-timer-stop;
   };

   BIG_CPU_SLEEP_1: cpu-sleep-1-1 {
    compatible = "arm,idle-state";
    idle-state-name = "big-rail-power-down";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <526>;
    exit-latency-us = <1854>;
    min-residency-us = <5555>;
    local-timer-stop;
   };

   CLUSTER_SLEEP_0: cluster-sleep-0 {
    compatible = "arm,idle-state";
    idle-state-name = "cluster-power-down";
    arm,psci-suspend-param = <0x40003444>;
    entry-latency-us = <3263>;
    exit-latency-us = <6562>;
    min-residency-us = <9926>;
    local-timer-stop;
   };
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0 0x80000000 0 0>;
 };

 firmware {
  scm {
   compatible = "qcom,scm-sc7280", "qcom,scm";
  };
 };

 clk_virt: interconnect {
  compatible = "qcom,sc7280-clk-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 smem {
  compatible = "qcom,smem";
  memory-region = <&smem_mem>;
  hwlocks = <&tcsr_mutex 3>;
 };

 smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;
  interrupts-extended = <&ipcc 3
          2
          1>;
  mboxes = <&ipcc 3
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-cdsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;
  interrupts-extended = <&ipcc 6
          2
          1>;
  mboxes = <&ipcc 6
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  cdsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  cdsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-mpss {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;
  interrupts-extended = <&ipcc 2
          2
          1>;
  mboxes = <&ipcc 2
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  modem_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  ipa_smp2p_out: ipa-ap-to-modem {
   qcom,entry-name = "ipa";
   #qcom,smem-state-cells = <1>;
  };

  ipa_smp2p_in: ipa-modem-to-ap {
   qcom,entry-name = "ipa";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-wpss {
  compatible = "qcom,smp2p";
  qcom,smem = <617>, <616>;
  interrupts-extended = <&ipcc 24
          2
          1>;
  mboxes = <&ipcc 24
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <13>;

  wpss_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  wpss_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 8>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 soc: soc@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;
  dma-ranges = <0 0 0 0 0x10 0>;
  compatible = "simple-bus";

  gcc: clock-controller@100000 {
   compatible = "qcom,gcc-sc7280";
   reg = <0 0x00100000 0 0x1f0000>;
   clocks = <&rpmhcc 0>,
     <&rpmhcc 1>, <&sleep_clk>,
     <0>, <0>, <0>, <0>, <0>, <0>;
   clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk",
          "pcie_0_pipe_clk", "pcie_1_pipe_clk",
          "ufs_phy_rx_symbol_0_clk", "ufs_phy_rx_symbol_1_clk",
          "ufs_phy_tx_symbol_0_clk",
          "usb3_phy_wrapper_gcc_usb30_pipe_clk";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  ipcc: mailbox@408000 {
   compatible = "qcom,sc7280-ipcc", "qcom,ipcc";
   reg = <0 0x00408000 0 0x1000>;
   interrupts = <0 229 4>;
   interrupt-controller;
   #interrupt-cells = <3>;
   #mbox-cells = <2>;
  };

  qfprom: efuse@784000 {
   compatible = "qcom,sc7280-qfprom", "qcom,qfprom";
   reg = <0 0x00784000 0 0xa20>,
         <0 0x00780000 0 0xa20>,
         <0 0x00782000 0 0x120>,
         <0 0x00786000 0 0x1fff>;
   clocks = <&gcc 184>;
   clock-names = "core";
   power-domains = <&rpmhpd 4>;
   #address-cells = <1>;
   #size-cells = <1>;
  };

  sdhc_1: sdhci@7c4000 {
   compatible = "qcom,sc7280-sdhci", "qcom,sdhci-msm-v5";
   status = "disabled";

   reg = <0 0x007c4000 0 0x1000>,
         <0 0x007c5000 0 0x1000>;
   reg-names = "hc", "cqhci";

   iommus = <&apps_smmu 0xc0 0x0>;
   interrupts = <0 652 4>,
         <0 656 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 109>,
     <&gcc 108>,
     <&rpmhcc 0>;
   clock-names = "core", "iface", "xo";
   interconnects = <&aggre1_noc 6 0 &mc_virt 1 0>,
     <&gem_noc 2 0 &cnoc2 31 0>;
   interconnect-names = "sdhc-ddr","cpu-sdhc";
   power-domains = <&rpmhpd 0>;
   operating-points-v2 = <&sdhc1_opp_table>;

   bus-width = <8>;
   supports-cqe;

   qcom,dll-config = <0x0007642c>;
   qcom,ddr-config = <0x80040868>;

   mmc-ddr-1_8v;
   mmc-hs200-1_8v;
   mmc-hs400-1_8v;
   mmc-hs400-enhanced-strobe;

   sdhc1_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
     opp-peak-kBps = <1800000 400000>;
     opp-avg-kBps = <100000 0>;
    };

    opp-384000000 {
     opp-hz = /bits/ 64 <384000000>;
     required-opps = <&rpmhpd_opp_nom>;
     opp-peak-kBps = <5400000 1600000>;
     opp-avg-kBps = <390000 0>;
    };
   };

  };

  qupv3_id_0: geniqup@9c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0 0x009c0000 0 0x2000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 104>,
     <&gcc 105>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   status = "disabled";

   uart5: serial@994000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0 0x00994000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 80>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart5_default>;
    interrupts = <0 606 4>;
    status = "disabled";
   };
  };

  cnoc2: interconnect@1500000 {
   reg = <0 0x01500000 0 0x1000>;
   compatible = "qcom,sc7280-cnoc2";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  cnoc3: interconnect@1502000 {
   reg = <0 0x01502000 0 0x1000>;
   compatible = "qcom,sc7280-cnoc3";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  mc_virt: interconnect@1580000 {
   reg = <0 0x01580000 0 0x4>;
   compatible = "qcom,sc7280-mc-virt";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system_noc: interconnect@1680000 {
   reg = <0 0x01680000 0 0x15480>;
   compatible = "qcom,sc7280-system-noc";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre1_noc: interconnect@16e0000 {
   compatible = "qcom,sc7280-aggre1-noc";
   reg = <0 0x016e0000 0 0x1c080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre2_noc: interconnect@1700000 {
   reg = <0 0x01700000 0 0x2b080>;
   compatible = "qcom,sc7280-aggre2-noc";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  mmss_noc: interconnect@1740000 {
   reg = <0 0x01740000 0 0x1e080>;
   compatible = "qcom,sc7280-mmss-noc";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  ipa: ipa@1e40000 {
   compatible = "qcom,sc7280-ipa";

   iommus = <&apps_smmu 0x480 0x0>,
     <&apps_smmu 0x482 0x0>;
   reg = <0 0x1e40000 0 0x8000>,
         <0 0x1e50000 0 0x4ad0>,
         <0 0x1e04000 0 0x23000>;
   reg-names = "ipa-reg",
        "ipa-shared",
        "gsi";

   interrupts-extended = <&intc 0 654 1>,
           <&intc 0 432 4>,
           <&ipa_smp2p_in 0 1>,
           <&ipa_smp2p_in 1 1>;
   interrupt-names = "ipa",
       "gsi",
       "ipa-clock-query",
       "ipa-setup-ready";

   clocks = <&rpmhcc 12>;
   clock-names = "core";

   interconnects = <&aggre2_noc 4 0 &mc_virt 1 0>,
     <&gem_noc 2 0 &cnoc2 16 0>;
   interconnect-names = "memory",
          "config";

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&ipa_smp2p_out 0>,
        <&ipa_smp2p_out 1>;
   qcom,smem-state-names = "ipa-clock-enabled-valid",
      "ipa-clock-enabled";

   status = "disabled";
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex", "syscon";
   reg = <0 0x01f40000 0 0x40000>;
   #hwlock-cells = <1>;
  };

  lpasscc: lpasscc@3000000 {
   compatible = "qcom,sc7280-lpasscc";
   reg = <0 0x03000000 0 0x40>,
         <0 0x03c04000 0 0x4>,
         <0 0x03389000 0 0x24>;
   reg-names = "qdsp6ss", "top_cc", "cc";
   clocks = <&gcc 169>;
   clock-names = "iface";
   #clock-cells = <1>;
  };

  lpass_ag_noc: interconnect@3c40000 {
   reg = <0 0x03c40000 0 0xf080>;
   compatible = "qcom,sc7280-lpass-ag-noc";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  gpucc: clock-controller@3d90000 {
   compatible = "qcom,sc7280-gpucc";
   reg = <0 0x03d90000 0 0x9000>;
   clocks = <&rpmhcc 0>,
     <&gcc 34>,
     <&gcc 35>;
   clock-names = "bi_tcxo",
          "gcc_gpu_gpll0_clk_src",
          "gcc_gpu_gpll0_div_clk_src";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  stm@6002000 {
   compatible = "arm,coresight-stm", "arm,primecell";
   reg = <0 0x06002000 0 0x1000>,
         <0 0x16280000 0 0x180000>;
   reg-names = "stm-base", "stm-stimulus-base";

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     stm_out: endpoint {
      remote-endpoint = <&funnel0_in7>;
     };
    };
   };
  };

  funnel@6041000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x06041000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     funnel0_out: endpoint {
      remote-endpoint = <&merge_funnel_in0>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@7 {
     reg = <7>;
     funnel0_in7: endpoint {
      remote-endpoint = <&stm_out>;
     };
    };
   };
  };

  funnel@6042000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x06042000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     funnel1_out: endpoint {
      remote-endpoint = <&merge_funnel_in1>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@4 {
     reg = <4>;
     funnel1_in4: endpoint {
      remote-endpoint = <&apss_merge_funnel_out>;
     };
    };
   };
  };

  funnel@6045000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x06045000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     merge_funnel_out: endpoint {
      remote-endpoint = <&swao_funnel_in>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     merge_funnel_in0: endpoint {
      remote-endpoint = <&funnel0_out>;
     };
    };

    port@1 {
     reg = <1>;
     merge_funnel_in1: endpoint {
      remote-endpoint = <&funnel1_out>;
     };
    };
   };
  };

  replicator@6046000 {
   compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
   reg = <0 0x06046000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     replicator_out: endpoint {
      remote-endpoint = <&etr_in>;
     };
    };
   };

   in-ports {
    port {
     replicator_in: endpoint {
      remote-endpoint = <&swao_replicator_out>;
     };
    };
   };
  };

  etr@6048000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0 0x06048000 0 0x1000>;
   iommus = <&apps_smmu 0x04c0 0>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,scatter-gather;

   in-ports {
    port {
     etr_in: endpoint {
      remote-endpoint = <&replicator_out>;
     };
    };
   };
  };

  funnel@6b04000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x06b04000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     swao_funnel_out: endpoint {
      remote-endpoint = <&etf_in>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@7 {
     reg = <7>;
     swao_funnel_in: endpoint {
      remote-endpoint = <&merge_funnel_out>;
     };
    };
   };
  };

  etf@6b05000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0 0x06b05000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     etf_out: endpoint {
      remote-endpoint = <&swao_replicator_in>;
     };
    };
   };

   in-ports {
    port {
     etf_in: endpoint {
      remote-endpoint = <&swao_funnel_out>;
     };
    };
   };
  };

  replicator@6b06000 {
   compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
   reg = <0 0x06b06000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   qcom,replicator-loses-context;

   out-ports {
    port {
     swao_replicator_out: endpoint {
      remote-endpoint = <&replicator_in>;
     };
    };
   };

   in-ports {
    port {
     swao_replicator_in: endpoint {
      remote-endpoint = <&etf_out>;
     };
    };
   };
  };

  etm@7040000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07040000 0 0x1000>;

   cpu = <&CPU0>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm0_out: endpoint {
      remote-endpoint = <&apss_funnel_in0>;
     };
    };
   };
  };

  etm@7140000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07140000 0 0x1000>;

   cpu = <&CPU1>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm1_out: endpoint {
      remote-endpoint = <&apss_funnel_in1>;
     };
    };
   };
  };

  etm@7240000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07240000 0 0x1000>;

   cpu = <&CPU2>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm2_out: endpoint {
      remote-endpoint = <&apss_funnel_in2>;
     };
    };
   };
  };

  etm@7340000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07340000 0 0x1000>;

   cpu = <&CPU3>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm3_out: endpoint {
      remote-endpoint = <&apss_funnel_in3>;
     };
    };
   };
  };

  etm@7440000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07440000 0 0x1000>;

   cpu = <&CPU4>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm4_out: endpoint {
      remote-endpoint = <&apss_funnel_in4>;
     };
    };
   };
  };

  etm@7540000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07540000 0 0x1000>;

   cpu = <&CPU5>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm5_out: endpoint {
      remote-endpoint = <&apss_funnel_in5>;
     };
    };
   };
  };

  etm@7640000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07640000 0 0x1000>;

   cpu = <&CPU6>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm6_out: endpoint {
      remote-endpoint = <&apss_funnel_in6>;
     };
    };
   };
  };

  etm@7740000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07740000 0 0x1000>;

   cpu = <&CPU7>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm7_out: endpoint {
      remote-endpoint = <&apss_funnel_in7>;
     };
    };
   };
  };

  funnel@7800000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x07800000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     apss_funnel_out: endpoint {
      remote-endpoint = <&apss_merge_funnel_in>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     apss_funnel_in0: endpoint {
      remote-endpoint = <&etm0_out>;
     };
    };

    port@1 {
     reg = <1>;
     apss_funnel_in1: endpoint {
      remote-endpoint = <&etm1_out>;
     };
    };

    port@2 {
     reg = <2>;
     apss_funnel_in2: endpoint {
      remote-endpoint = <&etm2_out>;
     };
    };

    port@3 {
     reg = <3>;
     apss_funnel_in3: endpoint {
      remote-endpoint = <&etm3_out>;
     };
    };

    port@4 {
     reg = <4>;
     apss_funnel_in4: endpoint {
      remote-endpoint = <&etm4_out>;
     };
    };

    port@5 {
     reg = <5>;
     apss_funnel_in5: endpoint {
      remote-endpoint = <&etm5_out>;
     };
    };

    port@6 {
     reg = <6>;
     apss_funnel_in6: endpoint {
      remote-endpoint = <&etm6_out>;
     };
    };

    port@7 {
     reg = <7>;
     apss_funnel_in7: endpoint {
      remote-endpoint = <&etm7_out>;
     };
    };
   };
  };

  funnel@7810000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x07810000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     apss_merge_funnel_out: endpoint {
      remote-endpoint = <&funnel1_in4>;
     };
    };
   };

   in-ports {
    port {
     apss_merge_funnel_in: endpoint {
      remote-endpoint = <&apss_funnel_out>;
     };
    };
   };
  };

  sdhc_2: sdhci@8804000 {
   compatible = "qcom,sc7280-sdhci", "qcom,sdhci-msm-v5";
   status = "disabled";

   reg = <0 0x08804000 0 0x1000>;

   iommus = <&apps_smmu 0x100 0x0>;
   interrupts = <0 207 4>,
         <0 223 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 114>,
     <&gcc 113>,
     <&rpmhcc 0>;
   clock-names = "core", "iface", "xo";
   interconnects = <&aggre1_noc 7 0 &mc_virt 1 0>,
     <&gem_noc 2 0 &cnoc2 32 0>;
   interconnect-names = "sdhc-ddr","cpu-sdhc";
   power-domains = <&rpmhpd 0>;
   operating-points-v2 = <&sdhc2_opp_table>;

   bus-width = <4>;

   qcom,dll-config = <0x0007642c>;

   sdhc2_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
     opp-peak-kBps = <1800000 400000>;
     opp-avg-kBps = <100000 0>;
    };

    opp-202000000 {
     opp-hz = /bits/ 64 <202000000>;
     required-opps = <&rpmhpd_opp_nom>;
     opp-peak-kBps = <5400000 1600000>;
     opp-avg-kBps = <200000 0>;
    };
   };

  };

  usb_1_hsphy: phy@88e3000 {
   compatible = "qcom,sc7280-usb-hs-phy",
         "qcom,usb-snps-hs-7nm-phy";
   reg = <0 0x088e3000 0 0x400>;
   status = "disabled";
   #phy-cells = <0>;

   clocks = <&rpmhcc 0>;
   clock-names = "ref";

   resets = <&gcc 4>;
  };

  usb_2_hsphy: phy@88e4000 {
   compatible = "qcom,sc7280-usb-hs-phy",
         "qcom,usb-snps-hs-7nm-phy";
   reg = <0 0x088e4000 0 0x400>;
   status = "disabled";
   #phy-cells = <0>;

   clocks = <&rpmhcc 0>;
   clock-names = "ref";

   resets = <&gcc 5>;
  };

  usb_1_qmpphy: phy-wrapper@88e9000 {
   compatible = "qcom,sc7280-qmp-usb3-dp-phy",
         "qcom,sm8250-qmp-usb3-dp-phy";
   reg = <0 0x088e9000 0 0x200>,
         <0 0x088e8000 0 0x40>,
         <0 0x088ea000 0 0x200>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 151>,
     <&rpmhcc 0>,
     <&gcc 153>;
   clock-names = "aux", "ref_clk_src", "com_aux";

   resets = <&gcc 12>,
     <&gcc 13>;
   reset-names = "phy", "common";

   usb_1_ssphy: usb3-phy@88e9200 {
    reg = <0 0x088e9200 0 0x200>,
          <0 0x088e9400 0 0x200>,
          <0 0x088e9c00 0 0x400>,
          <0 0x088e9600 0 0x200>,
          <0 0x088e9800 0 0x200>,
          <0 0x088e9a00 0 0x100>;
    #clock-cells = <0>;
    #phy-cells = <0>;
    clocks = <&gcc 154>;
    clock-names = "pipe0";
    clock-output-names = "usb3_phy_pipe_clk_src";
   };

   dp_phy: dp-phy@88ea200 {
    reg = <0 0x088ea200 0 0x200>,
          <0 0x088ea400 0 0x200>,
          <0 0x088eaa00 0 0x200>,
          <0 0x088ea600 0 0x200>,
          <0 0x088ea800 0 0x200>;
    #phy-cells = <0>;
    #clock-cells = <1>;
   };
  };

  usb_2: usb@8cf8800 {
   compatible = "qcom,sc7280-dwc3", "qcom,dwc3";
   reg = <0 0x08cf8800 0 0x400>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   dma-ranges;

   clocks = <&gcc 16>,
     <&gcc 145>,
     <&gcc 176>,
     <&gcc 147>,
     <&gcc 150>;
   clock-names = "cfg_noc", "core", "iface","mock_utmi",
          "sleep";

   assigned-clocks = <&gcc 147>,
       <&gcc 145>;
   assigned-clock-rates = <19200000>, <200000000>;

   interrupts-extended = <&intc 0 240 4>,
         <&pdc 13 1>,
         <&pdc 12 1>;
   interrupt-names = "hs_phy_irq",
       "dm_hs_phy_irq", "dp_hs_phy_irq";

   power-domains = <&gcc 4>;

   resets = <&gcc 11>;

   interconnects = <&aggre1_noc 10 0 &mc_virt 1 0>,
     <&gem_noc 2 0 &cnoc2 38 0>;
   interconnect-names = "usb-ddr", "apps-usb";

   usb_2_dwc3: usb@8c00000 {
    compatible = "snps,dwc3";
    reg = <0 0x08c00000 0 0xe000>;
    interrupts = <0 242 4>;
    iommus = <&apps_smmu 0xa0 0x0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    phys = <&usb_2_hsphy>;
    phy-names = "usb2-phy";
    maximum-speed = "high-speed";
   };
  };

  dc_noc: interconnect@90e0000 {
   reg = <0 0x090e0000 0 0x5080>;
   compatible = "qcom,sc7280-dc-noc";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  gem_noc: interconnect@9100000 {
   reg = <0 0x9100000 0 0xe2200>;
   compatible = "qcom,sc7280-gem-noc";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system-cache-controller@9200000 {
   compatible = "qcom,sc7280-llcc";
   reg = <0 0x09200000 0 0xd0000>, <0 0x09600000 0 0x50000>;
   reg-names = "llcc_base", "llcc_broadcast_base";
   interrupts = <0 582 4>;
  };

  nsp_noc: interconnect@a0c0000 {
   reg = <0 0x0a0c0000 0 0x10000>;
   compatible = "qcom,sc7280-nsp-noc";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  usb_1: usb@a6f8800 {
   compatible = "qcom,sc7280-dwc3", "qcom,dwc3";
   reg = <0 0x0a6f8800 0 0x400>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   dma-ranges;

   clocks = <&gcc 15>,
     <&gcc 139>,
     <&gcc 10>,
     <&gcc 141>,
     <&gcc 144>;
   clock-names = "cfg_noc", "core", "iface", "mock_utmi",
          "sleep";

   assigned-clocks = <&gcc 141>,
       <&gcc 139>;
   assigned-clock-rates = <19200000>, <200000000>;

   interrupts-extended = <&intc 0 131 4>,
           <&pdc 14 (2 | 1)>,
           <&pdc 15 (2 | 1)>,
           <&pdc 17 4>;
   interrupt-names = "hs_phy_irq", "dp_hs_phy_irq",
       "dm_hs_phy_irq", "ss_phy_irq";

   power-domains = <&gcc 3>;

   resets = <&gcc 10>;

   interconnects = <&aggre1_noc 11 0 &mc_virt 1 0>,
     <&gem_noc 2 0 &cnoc2 39 0>;
   interconnect-names = "usb-ddr", "apps-usb";

   usb_1_dwc3: usb@a600000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a600000 0 0xe000>;
    interrupts = <0 133 4>;
    iommus = <&apps_smmu 0xe0 0x0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    phys = <&usb_1_hsphy>, <&usb_1_ssphy>;
    phy-names = "usb2-phy", "usb3-phy";
    maximum-speed = "super-speed";
   };
  };

  videocc: clock-controller@aaf0000 {
   compatible = "qcom,sc7280-videocc";
   reg = <0 0xaaf0000 0 0x10000>;
   clocks = <&rpmhcc 0>,
    <&rpmhcc 1>;
   clock-names = "bi_tcxo", "bi_tcxo_ao";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  dispcc: clock-controller@af00000 {
   compatible = "qcom,sc7280-dispcc";
   reg = <0 0xaf00000 0 0x20000>;
   clocks = <&rpmhcc 0>,
     <&gcc 23>,
     <0>, <0>, <0>, <0>, <0>, <0>;
   clock-names = "bi_tcxo", "gcc_disp_gpll0_clk",
          "dsi0_phy_pll_out_byteclk",
          "dsi0_phy_pll_out_dsiclk",
          "dp_phy_pll_link_clk",
          "dp_phy_pll_vco_div_clk",
          "edp_phy_pll_link_clk",
          "edp_phy_pll_vco_div_clk";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  pdc: interrupt-controller@b220000 {
   compatible = "qcom,sc7280-pdc", "qcom,pdc";
   reg = <0 0x0b220000 0 0x30000>;
   qcom,pdc-ranges = <0 480 40>, <40 140 14>, <54 263 1>,
       <55 306 4>, <59 312 3>, <62 374 2>,
       <64 434 2>, <66 438 3>, <69 86 1>,
       <70 520 54>, <124 609 31>, <155 63 1>,
       <156 716 12>;
   #interrupt-cells = <2>;
   interrupt-parent = <&intc>;
   interrupt-controller;
  };

  pdc_reset: reset-controller@b5e0000 {
   compatible = "qcom,sc7280-pdc-global";
   reg = <0 0x0b5e0000 0 0x20000>;
   #reset-cells = <1>;
  };

  tsens0: thermal-sensor@c263000 {
   compatible = "qcom,sc7280-tsens","qcom,tsens-v2";
   reg = <0 0x0c263000 0 0x1ff>,
    <0 0x0c222000 0 0x1ff>;
   #qcom,sensors = <15>;
   interrupts = <0 506 4>,
         <0 508 4>;
   interrupt-names = "uplow","critical";
   #thermal-sensor-cells = <1>;
  };

  tsens1: thermal-sensor@c265000 {
   compatible = "qcom,sc7280-tsens","qcom,tsens-v2";
   reg = <0 0x0c265000 0 0x1ff>,
    <0 0x0c223000 0 0x1ff>;
   #qcom,sensors = <12>;
   interrupts = <0 507 4>,
         <0 509 4>;
   interrupt-names = "uplow","critical";
   #thermal-sensor-cells = <1>;
  };

  aoss_reset: reset-controller@c2a0000 {
   compatible = "qcom,sc7280-aoss-cc", "qcom,sdm845-aoss-cc";
   reg = <0 0x0c2a0000 0 0x31000>;
   #reset-cells = <1>;
  };

  aoss_qmp: power-controller@c300000 {
   compatible = "qcom,sc7280-aoss-qmp";
   reg = <0 0x0c300000 0 0x100000>;
   interrupts-extended = <&ipcc 0
           0
           1>;
   mboxes = <&ipcc 0
     0>;

   #clock-cells = <0>;
   #power-domain-cells = <1>;
  };

  spmi_bus: spmi@c440000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0 0x0c440000 0 0x1100>,
         <0 0x0c600000 0 0x2000000>,
         <0 0x0e600000 0 0x100000>,
         <0 0x0e700000 0 0xa0000>,
         <0 0x0c40a000 0 0x26000>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts-extended = <&pdc 1 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <1>;
   #size-cells = <1>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  tlmm: pinctrl@f100000 {
   compatible = "qcom,sc7280-pinctrl";
   reg = <0 0x0f100000 0 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&tlmm 0 0 175>;
   wakeup-parent = <&pdc>;

   qup_uart5_default: qup-uart5-default {
    pins = "gpio46", "gpio47";
    function = "qup13";
   };

   sdc1_on: sdc1-on {
    clk {
     pins = "sdc1_clk";
    };

    cmd {
     pins = "sdc1_cmd";
    };

    data {
     pins = "sdc1_data";
    };

    rclk {
     pins = "sdc1_rclk";
    };
   };

   sdc1_off: sdc1-off {
    clk {
     pins = "sdc1_clk";
     drive-strength = <2>;
     bias-bus-hold;
    };

    cmd {
     pins = "sdc1_cmd";
     drive-strength = <2>;
     bias-bus-hold;
    };

    data {
     pins = "sdc1_data";
     drive-strength = <2>;
     bias-bus-hold;
    };

    rclk {
     pins = "sdc1_rclk";
     bias-bus-hold;
    };
   };

   sdc2_on: sdc2-on {
    clk {
     pins = "sdc2_clk";
    };

    cmd {
     pins = "sdc2_cmd";
    };

    data {
     pins = "sdc2_data";
    };

    sd-cd {
     pins = "gpio91";
    };
   };

   sdc2_off: sdc2-off {
    clk {
     pins = "sdc2_clk";
     drive-strength = <2>;
     bias-bus-hold;
    };

    cmd {
     pins ="sdc2_cmd";
     drive-strength = <2>;
     bias-bus-hold;
    };

    data {
     pins ="sdc2_data";
     drive-strength = <2>;
     bias-bus-hold;
    };
   };
  };

  apps_smmu: iommu@15000000 {
   compatible = "qcom,sc7280-smmu-500", "arm,mmu-500";
   reg = <0 0x15000000 0 0x100000>;
   #iommu-cells = <2>;
   #global-interrupts = <1>;
   dma-coherent;
   interrupts = <0 65 4>,
         <0 96 4>,
         <0 97 4>,
         <0 98 4>,
         <0 99 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 181 4>,
         <0 182 4>,
         <0 183 4>,
         <0 184 4>,
         <0 185 4>,
         <0 186 4>,
         <0 187 4>,
         <0 188 4>,
         <0 189 4>,
         <0 190 4>,
         <0 191 4>,
         <0 192 4>,
         <0 315 4>,
         <0 316 4>,
         <0 317 4>,
         <0 318 4>,
         <0 319 4>,
         <0 320 4>,
         <0 321 4>,
         <0 322 4>,
         <0 323 4>,
         <0 324 4>,
         <0 325 4>,
         <0 326 4>,
         <0 327 4>,
         <0 328 4>,
         <0 329 4>,
         <0 330 4>,
         <0 331 4>,
         <0 332 4>,
         <0 333 4>,
         <0 334 4>,
         <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>,
         <0 342 4>,
         <0 343 4>,
         <0 344 4>,
         <0 345 4>,
         <0 395 4>,
         <0 396 4>,
         <0 397 4>,
         <0 398 4>,
         <0 399 4>,
         <0 400 4>,
         <0 401 4>,
         <0 402 4>,
         <0 403 4>,
         <0 404 4>,
         <0 405 4>,
         <0 406 4>,
         <0 407 4>,
         <0 408 4>;
  };

  intc: interrupt-controller@17a00000 {
   compatible = "arm,gic-v3";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   #interrupt-cells = <3>;
   interrupt-controller;
   reg = <0 0x17a00000 0 0x10000>,
         <0 0x17a60000 0 0x100000>;
   interrupts = <1 9 8>;

   gic-its@17a40000 {
    compatible = "arm,gic-v3-its";
    msi-controller;
    #msi-cells = <1>;
    reg = <0 0x17a40000 0 0x20000>;
    status = "disabled";
   };
  };

  watchdog@17c10000 {
   compatible = "qcom,apss-wdt-sc7280", "qcom,kpss-wdt";
   reg = <0 0x17c10000 0 0x1000>;
   clocks = <&sleep_clk>;
   interrupts = <0 0 4>;
  };

  timer@17c20000 {
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   compatible = "arm,armv7-timer-mem";
   reg = <0 0x17c20000 0 0x1000>;

   frame@17c21000 {
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 6 4>;
    reg = <0 0x17c21000 0 0x1000>,
          <0 0x17c22000 0 0x1000>;
   };

   frame@17c23000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0 0x17c23000 0 0x1000>;
    status = "disabled";
   };

   frame@17c25000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0 0x17c25000 0 0x1000>;
    status = "disabled";
   };

   frame@17c27000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0 0x17c27000 0 0x1000>;
    status = "disabled";
   };

   frame@17c29000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0 0x17c29000 0 0x1000>;
    status = "disabled";
   };

   frame@17c2b000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0 0x17c2b000 0 0x1000>;
    status = "disabled";
   };

   frame@17c2d000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0 0x17c2d000 0 0x1000>;
    status = "disabled";
   };
  };

  apps_rsc: rsc@18200000 {
   compatible = "qcom,rpmh-rsc";
   reg = <0 0x18200000 0 0x10000>,
         <0 0x18210000 0 0x10000>,
         <0 0x18220000 0 0x10000>;
   reg-names = "drv-0", "drv-1", "drv-2";
   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;
   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 2>,
       <0 3>,
       <1 3>,
       <3 1>;

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };

   rpmhpd: power-controller {
    compatible = "qcom,sc7280-rpmhpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmhpd_opp_table>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp1 {
      opp-level = <16>;
     };

     rpmhpd_opp_low_svs: opp2 {
      opp-level = <64>;
     };

     rpmhpd_opp_svs: opp3 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l1: opp4 {
      opp-level = <192>;
     };

     rpmhpd_opp_svs_l2: opp5 {
      opp-level = <224>;
     };

     rpmhpd_opp_nom: opp6 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp7 {
      opp-level = <320>;
     };

     rpmhpd_opp_turbo: opp8 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp9 {
      opp-level = <416>;
     };
    };
   };

   rpmhcc: clock-controller {
    compatible = "qcom,sc7280-rpmh-clk";
    clocks = <&xo_board>;
    clock-names = "xo";
    #clock-cells = <1>;
   };
  };

  cpufreq_hw: cpufreq@18591000 {
   compatible = "qcom,cpufreq-epss";
   reg = <0 0x18591000 0 0x1000>,
         <0 0x18592000 0 0x1000>,
         <0 0x18593000 0 0x1000>;
   clocks = <&rpmhcc 0>, <&gcc 0>;
   clock-names = "xo", "alternate";
   #freq-domain-cells = <1>;
  };
 };

 thermal_zones: thermal-zones {
  cpu0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 1>;

   trips {
    cpu0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu0_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu0_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 2>;

   trips {
    cpu1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu1_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu1_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 3>;

   trips {
    cpu2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu2_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu2_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu3-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 4>;

   trips {
    cpu3_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu3_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu3_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu4-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 7>;

   trips {
    cpu4_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu4_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu4_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu5-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 8>;

   trips {
    cpu5_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu5_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu5_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu6-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 9>;

   trips {
    cpu6_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu6_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu6_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu7-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 10>;

   trips {
    cpu7_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu7_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu7_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu8-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 11>;

   trips {
    cpu8_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu8_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu8_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu8_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu8_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu9-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 12>;

   trips {
    cpu9_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu9_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu9_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu9_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu9_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu10-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 13>;

   trips {
    cpu10_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu10_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu10_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu10_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu10_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu11-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 14>;

   trips {
    cpu11_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu11_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu11_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu11_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu11_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  aoss0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 0>;

   trips {
    aoss0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    aoss0_crit: aoss0-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  aoss1-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 0>;

   trips {
    aoss1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    aoss1_crit: aoss1-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  cpuss0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 5>;

   trips {
    cpuss0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cpuss0_crit: cluster0-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  cpuss1-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 6>;

   trips {
    cpuss1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cpuss1_crit: cluster0-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  gpuss0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 1>;

   trips {
    gpuss0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    gpuss0_crit: gpuss0-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  gpuss1-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 2>;

   trips {
    gpuss1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    gpuss1_crit: gpuss1-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  nspss0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 3>;

   trips {
    nspss0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    nspss0_crit: nspss0-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  nspss1-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 4>;

   trips {
    nspss1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    nspss1_crit: nspss1-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  video-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 5>;

   trips {
    video_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    video_crit: video-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  ddr-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 6>;

   trips {
    ddr_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    ddr_crit: ddr-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  mdmss0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 7>;

   trips {
    mdmss0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    mdmss0_crit: mdmss0-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  mdmss1-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 8>;

   trips {
    mdmss1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    mdmss1_crit: mdmss1-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  mdmss2-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 9>;

   trips {
    mdmss2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    mdmss2_crit: mdmss2-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  mdmss3-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 10>;

   trips {
    mdmss3_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    mdmss3_crit: mdmss3-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  camera0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 11>;

   trips {
    camera0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    camera0_crit: camera0-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };
};
# 11 "arch/arm64/boot/dts/qcom/sc7280-idp.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pm7325.dtsi" 1




# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 6 "arch/arm64/boot/dts/qcom/pm7325.dtsi" 2

&spmi_bus {
 pm7325: pmic@1 {
  compatible = "qcom,pm7325", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm7325_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x1 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm7325_gpios: gpios@8800 {
   compatible = "qcom,pm7325-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm7325_gpios 0 0 10>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};

&thermal_zones {
 pm7325_thermal: pm7325-thermal {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-sensors = <&pm7325_temp_alarm>;

  trips {
   pm7325_trip0: trip0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };

   pm7325_crit: pm7325-crit {
    temperature = <115000>;
    hysteresis = <0>;
    type = "critical";
   };
  };
 };
};
# 12 "arch/arm64/boot/dts/qcom/sc7280-idp.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pm8350c.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/pm8350c.dtsi"
&spmi_bus {
 pm8350c: pmic@2 {
  compatible = "qcom,pm8350c", "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8350c_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x2 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8350c_gpios: gpio@8800 {
   compatible = "qcom,pm8350c-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8350c_gpios 0 0 9>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};

&thermal_zones {
 pm8350c_thermal: pm8350c-thermal {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-sensors = <&pm8350c_temp_alarm>;

  trips {
   pm8350c_trip0: trip0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };

   pm8350c_crit: pm8350c-crit {
    temperature = <115000>;
    hysteresis = <0>;
    type = "critical";
   };
  };
 };
};
# 13 "arch/arm64/boot/dts/qcom/sc7280-idp.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pmk8350.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 7 "arch/arm64/boot/dts/qcom/pmk8350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 8 "arch/arm64/boot/dts/qcom/pmk8350.dtsi" 2



&spmi_bus {
 pmk8350: pmic@0 {
  compatible = "qcom,pmk8350", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmk8350_pon: pon@1300 {
   compatible = "qcom,pm8998-pon";
   reg = <0x1300>;

   pwrkey {
    compatible = "qcom,pmk8350-pwrkey";
    interrupts = <0x0 0x13 0x7 (2 | 1)>;
    linux,code = <116>;
   };

   resin {
    compatible = "qcom,pmk8350-resin";
    interrupts = <0x0 0x13 0x6 (2 | 1)>;
    linux,code = <114>;
   };
  };

  pmk8350_vadc: adc@3100 {
   compatible = "qcom,spmi-adc7";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0 1>;
   interrupt-names = "eoc-int-en-set";
   #io-channel-cells = <1>;
   io-channel-ranges;
  };

  pmk8350_adc_tm: adc-tm@3400 {
   compatible = "qcom,adc-tm7";
   reg = <0x3400>;
   interrupts = <0x0 0x34 0x0 1>;
   interrupt-names = "threshold";
   #address-cells = <1>;
   #size-cells = <0>;
   #thermal-sensor-cells = <1>;
   status = "disabled";
  };

  pmk8350_rtc: rtc@6100 {
   compatible = "qcom,pmk8350-rtc";
   reg = <0x6100>, <0x6200>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x62 0x1 1>;
  };

  pmk8350_gpios: gpio@b000 {
   compatible = "qcom,pmk8350-gpio", "qcom,spmi-gpio";
   reg = <0xb000>;
   gpio-controller;
   gpio-ranges = <&pmk8350_gpios 0 0 4>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 14 "arch/arm64/boot/dts/qcom/sc7280-idp.dtsi" 2

&apps_rsc {
 pm7325-regulators {
  compatible = "qcom,pm7325-rpmh-regulators";
  qcom,pmic-id = "b";

  vreg_s1b_1p8: smps1 {
   regulator-min-microvolt = <1856000>;
   regulator-max-microvolt = <2040000>;
  };

  vreg_s7b_0p9: smps7 {
   regulator-min-microvolt = <535000>;
   regulator-max-microvolt = <1120000>;
  };

  vreg_s8b_1p2: smps8 {
   regulator-min-microvolt = <1256000>;
   regulator-max-microvolt = <1500000>;
  };

  vreg_l1b_0p8: ldo1 {
   regulator-min-microvolt = <825000>;
   regulator-max-microvolt = <925000>;
  };

  vreg_l2b_3p0: ldo2 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <3544000>;
  };

  vreg_l6b_1p2: ldo6 {
   regulator-min-microvolt = <1140000>;
   regulator-max-microvolt = <1260000>;
  };

  vreg_l7b_2p9: ldo7 {
   regulator-min-microvolt = <2960000>;
   regulator-max-microvolt = <2960000>;
  };

  vreg_l8b_0p9: ldo8 {
   regulator-min-microvolt = <870000>;
   regulator-max-microvolt = <970000>;
  };

  vreg_l9b_1p2: ldo9 {
   regulator-min-microvolt = <1080000>;
   regulator-max-microvolt = <1304000>;
  };

  vreg_l11b_1p7: ldo11 {
   regulator-min-microvolt = <1504000>;
   regulator-max-microvolt = <2000000>;
  };

  vreg_l12b_0p8: ldo12 {
   regulator-min-microvolt = <751000>;
   regulator-max-microvolt = <824000>;
  };

  vreg_l13b_0p8: ldo13 {
   regulator-min-microvolt = <530000>;
   regulator-max-microvolt = <824000>;
  };

  vreg_l14b_1p2: ldo14 {
   regulator-min-microvolt = <1080000>;
   regulator-max-microvolt = <1304000>;
  };

  vreg_l15b_0p8: ldo15 {
   regulator-min-microvolt = <765000>;
   regulator-max-microvolt = <1020000>;
  };

  vreg_l16b_1p2: ldo16 {
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1300000>;
  };

  vreg_l17b_1p8: ldo17 {
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <1900000>;
  };

  vreg_l18b_1p8: ldo18 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2000000>;
  };

  vreg_l19b_1p8: ldo19 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };
 };

 pm8350c-regulators {
  compatible = "qcom,pm8350c-rpmh-regulators";
  qcom,pmic-id = "c";

  vreg_s1c_2p2: smps1 {
   regulator-min-microvolt = <2190000>;
   regulator-max-microvolt = <2210000>;
  };

  vreg_s9c_1p0: smps9 {
   regulator-min-microvolt = <1010000>;
   regulator-max-microvolt = <1170000>;
  };

  vreg_l1c_1p8: ldo1 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1980000>;
  };

  vreg_l2c_1p8: ldo2 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <1980000>;
  };

  vreg_l3c_3p0: ldo3 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3540000>;
  };

  vreg_l4c_1p8: ldo4 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <3300000>;
  };

  vreg_l5c_1p8: ldo5 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <3300000>;
  };

  vreg_l6c_2p9: ldo6 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
  };

  vreg_l7c_3p0: ldo7 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3544000>;
  };

  vreg_l8c_1p8: ldo8 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <2000000>;
  };

  vreg_l9c_2p9: ldo9 {
   regulator-min-microvolt = <2960000>;
   regulator-max-microvolt = <2960000>;
  };

  vreg_l10c_0p8: ldo10 {
   regulator-min-microvolt = <720000>;
   regulator-max-microvolt = <1050000>;
  };

  vreg_l11c_2p8: ldo11 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3544000>;
  };

  vreg_l12c_1p8: ldo12 {
   regulator-min-microvolt = <1650000>;
   regulator-max-microvolt = <2000000>;
  };

  vreg_l13c_3p0: ldo13 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <3544000>;
  };

  vreg_bob: bob {
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3960000>;
  };
 };
};

&ipa {
 status = "okay";
 modem-init;
};

&pmk8350_vadc {
 pmk8350_die_temp {
  reg = <(0 << 8 | 0x03)>;
  label = "pmk8350_die_temp";
  qcom,pre-scaling = <1 1>;
 };
};

&qupv3_id_0 {
 status = "okay";
};

&sdhc_1 {
 status = "okay";

 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&sdc1_on>;
 pinctrl-1 = <&sdc1_off>;

 non-removable;
 no-sd;
 no-sdio;

 vmmc-supply = <&vreg_l7b_2p9>;
 vqmmc-supply = <&vreg_l19b_1p8>;
};

&sdhc_2 {
 status = "okay";

 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&sdc2_on>;
 pinctrl-1 = <&sdc2_off>;

 vmmc-supply = <&vreg_l9c_2p9>;
 vqmmc-supply = <&vreg_l6c_2p9>;

 cd-gpios = <&tlmm 91 1>;
};

&uart5 {
 status = "okay";
};

&usb_1 {
 status = "okay";
};

&usb_1_dwc3 {
 dr_mode = "host";
};

&usb_1_hsphy {
 status = "okay";

 vdda-pll-supply = <&vreg_l10c_0p8>;
 vdda33-supply = <&vreg_l2b_3p0>;
 vdda18-supply = <&vreg_l1c_1p8>;
};

&usb_1_qmpphy {
 status = "okay";

 vdda-phy-supply = <&vreg_l6b_1p2>;
 vdda-pll-supply = <&vreg_l1b_0p8>;
};

&usb_2 {
 status = "okay";
};

&usb_2_dwc3 {
 dr_mode = "peripheral";
};

&usb_2_hsphy {
 status = "okay";

 vdda-pll-supply = <&vreg_l10c_0p8>;
 vdda33-supply = <&vreg_l2b_3p0>;
 vdda18-supply = <&vreg_l1c_1p8>;
};



&qup_uart5_default {
 tx {
  pins = "gpio46";
  drive-strength = <2>;
  bias-disable;
 };

 rx {
  pins = "gpio47";
  drive-strength = <2>;
  bias-pull-up;
 };
};

&sdc1_on {
 clk {
  bias-disable;
  drive-strength = <16>;
 };

 cmd {
  bias-pull-up;
  drive-strength = <10>;
 };

 data {
  bias-pull-up;
  drive-strength = <10>;
 };

 rclk {
  bias-pull-down;
 };
};

&sdc2_on {
 clk {
  bias-disable;
  drive-strength = <16>;
 };

 cmd {
  bias-pull-up;
  drive-strength = <10>;
 };

 data {
  bias-pull-up;
  drive-strength = <10>;
 };

 sd-cd {
  bias-pull-up;
 };
};
# 12 "arch/arm64/boot/dts/qcom/sc7280-idp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pmr735a.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/pmr735a.dtsi"
&spmi_bus {
 pmr735a: pmic@4 {
  compatible = "qcom,pmr735a", "qcom,spmi-pmic";
  reg = <0x4 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmr735a_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x4 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pmr735a_gpios: gpio@8800 {
   compatible = "qcom,pmr735a-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pmr735a_gpios 0 0 4>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};

&thermal_zones {
 pmr735a_thermal: pmr735a-thermal {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-sensors = <&pmr735a_temp_alarm>;

  trips {
   pmr735a_trip0: trip0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };

   pmr735a_crit: pmr735a-crit {
    temperature = <115000>;
    hysteresis = <0>;
    type = "critical";
   };
  };
 };
};
# 13 "arch/arm64/boot/dts/qcom/sc7280-idp.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. sc7280 IDP SKU1 platform";
 compatible = "qcom,sc7280-idp", "google,senor", "qcom,sc7280";

 aliases {
  serial0 = &uart5;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };
};

&apps_rsc {
 pmr735a-regulators {
  compatible = "qcom,pmr735a-rpmh-regulators";
  qcom,pmic-id = "e";

  vreg_l2e_1p2: ldo2 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
  };

  vreg_l3e_0p9: ldo3 {
   regulator-min-microvolt = <912000>;
   regulator-max-microvolt = <1020000>;
  };

  vreg_l4e_1p7: ldo4 {
   regulator-min-microvolt = <1776000>;
   regulator-max-microvolt = <1890000>;
  };

  vreg_l5e_0p8: ldo5 {
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <800000>;
  };

  vreg_l6e_0p8: ldo6 {
   regulator-min-microvolt = <480000>;
   regulator-max-microvolt = <904000>;
  };
 };
};

&ipa {
 status = "okay";
 modem-init;
};

&pmk8350_vadc {
 pmr735a_die_temp {
  reg = <(4 << 8 | 0x03)>;
  label = "pmr735a_die_temp";
  qcom,pre-scaling = <1 1>;
 };
};
