scale 1000 1 0.5
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D" 0 0 812 1750 0
rnode "D_in.t0" 0 0 794 2222 0
rnode "D_in.t1" 0 0 784 1647 0
rnode "D_in.n0" 0 0 808 1819 0
rnode "D_in.n1" 0 0 808 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.D" 0 0 -236 1820 0
rnode "D_in" 0 0 -327 1877 0
rnode "ShiftReg_row_10_2$1_0.D_in" 0 0 -313 1841 0
resist "ShiftReg_row_10_2$1_0.D_in" "D_in" 0.0126
resist "ShiftReg_row_10_2$1_0.D_in" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.D" 0.0693
resist "D_in.n1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D" 0.102006
resist "D_in.n1" "D_in.n0" 8
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.D" "D_in.n1" 9.9495
resist "D_in.n0" "D_in.t1" 11.4367
resist "D_in.n0" "D_in.t0" 29.419
rnode "d_out.t3" 0 68.9059 61011 2207 0
rnode "d_out.t2" 0 88.6556 61021 1671 0
rnode "d_out.n0" 0 80.648 60997 1987 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2" 0 12.5582 61004 1862 0
rnode "d_out.n1" 0 49.5189 61071 1875 0
rnode "d_out" 0 19723.5 62147 1845 0
rnode "d_out.n2" 0 201.679 61071 1875 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.Q" 0 44.8634 60949 1852 0
rnode "d_out.t1" 0 81.9897 60592 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q" 0 86.3845 60556 1974 0
rnode "d_out.t0" 0 57.423 60592 1671 0
rnode "d_out.n3" 0 97.8223 60532 1848 0
rnode "ShiftReg_row_10_2$1_0.Q[10]" 0 106.037 60695 1859 0
resist "d_out.n1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2" 0.00790541
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.Q" "d_out.n2" 0.13725
resist "d_out.n3" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q" 0.150231
resist "ShiftReg_row_10_2$1_0.Q[10]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.Q" 0.28575
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q" "d_out.t1" 3.91438
resist "d_out.n3" "d_out.t0" 4.5896
resist "d_out.n2" "d_out" 5.47586
resist "d_out.n1" "d_out.n0" 8.11962
resist "d_out.n2" "d_out.n1" 9
resist "ShiftReg_row_10_2$1_0.Q[10]" "d_out.n3" 9.16559
resist "d_out.n0" "d_out.t3" 16.06
resist "d_out.n0" "d_out.t2" 21.1943
rnode "BUS[7].t20" 0 82.7233 38492 642 0
rnode "BUS[7].t22" 0 82.7233 38388 642 0
rnode "BUS[7].n0" 0 445.515 38440 642 0
rnode "BUS[7].t21" 0 82.7233 38812 642 0
rnode "BUS[7].t17" 0 82.7233 38708 642 0
rnode "BUS[7].n1" 0 442.895 38760 642 0
rnode "BUS[7].n2" 0 259.375 38760 1163 0
rnode "BUS[7].t18" 0 82.7233 39132 642 0
rnode "BUS[7].t19" 0 82.7233 39028 642 0
rnode "BUS[7].n3" 0 442.895 39080 642 0
rnode "BUS[7].n4" 0 218.812 39080 1163 0
rnode "BUS[7].t6" 0 667.322 39916 643 0
rnode "BUS[7].n5" 0 211.39 39832 1163 0
rnode "BUS[7].t15" 0 82.7233 42476 643 0
rnode "BUS[7].t16" 0 82.7233 42372 643 0
rnode "BUS[7].n6" 0 448.134 42424 643 0
rnode "BUS[7].t7" 0 82.7233 42156 643 0
rnode "BUS[7].t10" 0 82.7233 42052 643 0
rnode "BUS[7].n7" 0 445.556 42104 643 0
rnode "BUS[7].n8" 0 253.491 42104 1163 0
rnode "BUS[7].t13" 0 82.7233 41836 643 0
rnode "BUS[7].t2" 0 82.7233 41732 643 0
rnode "BUS[7].n9" 0 445.556 41784 643 0
rnode "BUS[7].n10" 0 147.124 41784 1163 0
rnode "BUS[7].t4" 0 82.7233 41516 643 0
rnode "BUS[7].t14" 0 82.7233 41412 643 0
rnode "BUS[7].n11" 0 445.556 41464 643 0
rnode "BUS[7].n12" 0 147.124 41464 1163 0
rnode "BUS[7].t3" 0 82.7233 41196 643 0
rnode "BUS[7].t5" 0 82.7233 41092 643 0
rnode "BUS[7].n13" 0 445.556 41144 643 0
rnode "BUS[7].n14" 0 147.124 41144 1163 0
rnode "BUS[7].t8" 0 82.7233 40876 643 0
rnode "BUS[7].t11" 0 82.7233 40772 643 0
rnode "BUS[7].n15" 0 445.556 40824 643 0
rnode "BUS[7].n16" 0 147.124 40824 1163 0
rnode "BUS[7].t0" 0 82.7233 40556 643 0
rnode "BUS[7].t9" 0 82.7233 40452 643 0
rnode "BUS[7].n17" 0 445.556 40504 643 0
rnode "BUS[7].n18" 0 147.124 40504 1163 0
rnode "BUS[7].t12" 0 82.7233 40236 643 0
rnode "BUS[7].t1" 0 82.7233 40132 643 0
rnode "BUS[7].n19" 0 445.556 40184 643 0
rnode "BUS[7].n20" 0 111.967 40184 1163 0
rnode "BUS[7]" 0 342.701 40012 -136 0
rnode "BUS[7].n21" 0 379.505 39958 1163 0
rnode "swmatrix_Tgate_0.T2" 0 701.569 40074 1225 0
resist "swmatrix_Tgate_0.T2" "BUS[7].n21" 0.043937
resist "BUS[7].n21" "BUS[7].n20" 0.111375
resist "BUS[7].n21" "BUS[7].n5" 0.14175
resist "BUS[7].n20" "BUS[7].n18" 0.36
resist "BUS[7].n18" "BUS[7].n16" 0.36
resist "BUS[7].n16" "BUS[7].n14" 0.36
resist "BUS[7].n14" "BUS[7].n12" 0.36
resist "BUS[7].n12" "BUS[7].n10" 0.36
resist "BUS[7].n10" "BUS[7].n8" 0.36
resist "BUS[7].n4" "BUS[7].n2" 0.36
resist "BUS[7].n3" "BUS[7].t19" 0.4095
resist "BUS[7].n3" "BUS[7].t18" 0.4095
resist "BUS[7].n1" "BUS[7].t17" 0.4095
resist "BUS[7].n1" "BUS[7].t21" 0.4095
resist "BUS[7].n0" "BUS[7].t22" 0.4095
resist "BUS[7].n0" "BUS[7].t20" 0.4095
resist "BUS[7].n6" "BUS[7].t16" 0.455
resist "BUS[7].n6" "BUS[7].t15" 0.455
resist "BUS[7].n7" "BUS[7].t10" 0.455
resist "BUS[7].n7" "BUS[7].t7" 0.455
resist "BUS[7].n9" "BUS[7].t2" 0.455
resist "BUS[7].n9" "BUS[7].t13" 0.455
resist "BUS[7].n11" "BUS[7].t14" 0.455
resist "BUS[7].n11" "BUS[7].t4" 0.455
resist "BUS[7].n13" "BUS[7].t5" 0.455
resist "BUS[7].n13" "BUS[7].t3" 0.455
resist "BUS[7].n15" "BUS[7].t11" 0.455
resist "BUS[7].n15" "BUS[7].t8" 0.455
resist "BUS[7].n17" "BUS[7].t9" 0.455
resist "BUS[7].n17" "BUS[7].t0" 0.455
resist "BUS[7].n19" "BUS[7].t1" 0.455
resist "BUS[7].n19" "BUS[7].t12" 0.455
resist "BUS[7].n5" "BUS[7].n4" 0.846
resist "BUS[7].n21" "BUS[7]" 0.920551
resist "BUS[7].n8" "BUS[7].n7" 14.8563
resist "BUS[7].n10" "BUS[7].n9" 14.8563
resist "BUS[7].n12" "BUS[7].n11" 14.8563
resist "BUS[7].n14" "BUS[7].n13" 14.8563
resist "BUS[7].n16" "BUS[7].n15" 14.8563
resist "BUS[7].n18" "BUS[7].n17" 14.8563
resist "BUS[7].n20" "BUS[7].n19" 14.8563
resist "BUS[7].n4" "BUS[7].n3" 15.0146
resist "BUS[7].n2" "BUS[7].n1" 15.0146
resist "BUS[7].n8" "BUS[7].n6" 15.2163
resist "BUS[7].n2" "BUS[7].n0" 15.3746
resist "BUS[7].n5" "BUS[7].t6" 15.5913
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 0 69.4453 37760 949 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 0 95.8915 37760 394 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 0 124.432 42504 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 0 124.202 42344 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" 0 190.602 42344 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 0 124.202 42184 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" 0 101.273 42184 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 0 124.202 42024 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" 0 101.273 42024 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 0 124.202 41864 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" 0 101.273 41864 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 0 124.202 41704 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" 0 101.273 41704 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 0 124.202 41544 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" 0 101.273 41544 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 0 124.202 41384 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" 0 101.273 41384 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 0 124.202 41224 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" 0 101.273 41224 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 0 124.202 41064 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" 0 101.273 41064 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 0 124.202 40904 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" 0 101.273 40904 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 0 124.202 40744 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" 0 101.273 40744 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 0 124.202 40584 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" 0 101.273 40584 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 0 124.202 40424 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" 0 101.273 40424 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 0 124.202 40264 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" 0 101.273 40264 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 0 124.202 40104 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" 0 101.273 40104 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 0 124.202 39944 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" 0 528.421 39944 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" 0 491.45 37645 516 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" 0 94.7011 37724 758 0
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" 0.402056
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 3.85202
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 4.63322
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" 11.7116
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 71.7989
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 0 69.4453 50240 949 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 0 95.8915 50240 394 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 0 124.432 54984 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 0 124.202 54824 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" 0 190.602 54824 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 0 124.202 54664 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" 0 101.273 54664 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 0 124.202 54504 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" 0 101.273 54504 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 0 124.202 54344 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" 0 101.273 54344 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 0 124.202 54184 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" 0 101.273 54184 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 0 124.202 54024 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" 0 101.273 54024 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 0 124.202 53864 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" 0 101.273 53864 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 0 124.202 53704 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" 0 101.273 53704 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 0 124.202 53544 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" 0 101.273 53544 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 0 124.202 53384 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" 0 101.273 53384 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 0 124.202 53224 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" 0 101.273 53224 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 0 124.202 53064 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" 0 101.273 53064 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 0 124.202 52904 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" 0 101.273 52904 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 0 124.202 52744 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" 0 101.273 52744 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 0 124.202 52584 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" 0 101.273 52584 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 0 124.202 52424 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" 0 528.421 52424 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" 0 491.45 50125 516 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" 0 94.7011 50204 758 0
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" 0.402056
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 3.85202
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 4.63322
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" 11.7116
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 71.7989
rnode "BUS[9].t21" 0 82.7233 50972 642 0
rnode "BUS[9].t16" 0 82.7233 50868 642 0
rnode "BUS[9].n0" 0 445.515 50920 642 0
rnode "BUS[9].t18" 0 82.7233 51292 642 0
rnode "BUS[9].t20" 0 82.7233 51188 642 0
rnode "BUS[9].n1" 0 442.895 51240 642 0
rnode "BUS[9].n2" 0 259.375 51240 1163 0
rnode "BUS[9].t19" 0 82.7233 51612 642 0
rnode "BUS[9].t17" 0 82.7233 51508 642 0
rnode "BUS[9].n3" 0 442.895 51560 642 0
rnode "BUS[9].n4" 0 218.812 51560 1163 0
rnode "BUS[9].t7" 0 667.322 52396 643 0
rnode "BUS[9].n5" 0 211.39 52312 1163 0
rnode "BUS[9].t12" 0 82.7233 54956 643 0
rnode "BUS[9].t0" 0 82.7233 54852 643 0
rnode "BUS[9].n6" 0 448.134 54904 643 0
rnode "BUS[9].t4" 0 82.7233 54636 643 0
rnode "BUS[9].t11" 0 82.7233 54532 643 0
rnode "BUS[9].n7" 0 445.556 54584 643 0
rnode "BUS[9].n8" 0 253.491 54584 1163 0
rnode "BUS[9].t3" 0 82.7233 54316 643 0
rnode "BUS[9].t8" 0 82.7233 54212 643 0
rnode "BUS[9].n9" 0 445.556 54264 643 0
rnode "BUS[9].n10" 0 147.124 54264 1163 0
rnode "BUS[9].t6" 0 82.7233 53996 643 0
rnode "BUS[9].t10" 0 82.7233 53892 643 0
rnode "BUS[9].n11" 0 445.556 53944 643 0
rnode "BUS[9].n12" 0 147.124 53944 1163 0
rnode "BUS[9].t14" 0 82.7233 53676 643 0
rnode "BUS[9].t22" 0 82.7233 53572 643 0
rnode "BUS[9].n13" 0 445.556 53624 643 0
rnode "BUS[9].n14" 0 147.124 53624 1163 0
rnode "BUS[9].t9" 0 82.7233 53356 643 0
rnode "BUS[9].t1" 0 82.7233 53252 643 0
rnode "BUS[9].n15" 0 445.556 53304 643 0
rnode "BUS[9].n16" 0 147.124 53304 1163 0
rnode "BUS[9].t5" 0 82.7233 53036 643 0
rnode "BUS[9].t2" 0 82.7233 52932 643 0
rnode "BUS[9].n17" 0 445.556 52984 643 0
rnode "BUS[9].n18" 0 147.124 52984 1163 0
rnode "BUS[9].t13" 0 82.7233 52716 643 0
rnode "BUS[9].t15" 0 82.7233 52612 643 0
rnode "BUS[9].n19" 0 445.556 52664 643 0
rnode "BUS[9].n20" 0 111.967 52664 1163 0
rnode "BUS[9]" 0 342.701 52492 -136 0
rnode "BUS[9].n21" 0 379.505 52438 1163 0
rnode "swmatrix_Tgate_1.T2" 0 701.569 52554 1225 0
resist "swmatrix_Tgate_1.T2" "BUS[9].n21" 0.043937
resist "BUS[9].n21" "BUS[9].n20" 0.111375
resist "BUS[9].n21" "BUS[9].n5" 0.14175
resist "BUS[9].n20" "BUS[9].n18" 0.36
resist "BUS[9].n18" "BUS[9].n16" 0.36
resist "BUS[9].n16" "BUS[9].n14" 0.36
resist "BUS[9].n14" "BUS[9].n12" 0.36
resist "BUS[9].n12" "BUS[9].n10" 0.36
resist "BUS[9].n10" "BUS[9].n8" 0.36
resist "BUS[9].n4" "BUS[9].n2" 0.36
resist "BUS[9].n3" "BUS[9].t17" 0.4095
resist "BUS[9].n3" "BUS[9].t19" 0.4095
resist "BUS[9].n1" "BUS[9].t20" 0.4095
resist "BUS[9].n1" "BUS[9].t18" 0.4095
resist "BUS[9].n0" "BUS[9].t16" 0.4095
resist "BUS[9].n0" "BUS[9].t21" 0.4095
resist "BUS[9].n6" "BUS[9].t0" 0.455
resist "BUS[9].n6" "BUS[9].t12" 0.455
resist "BUS[9].n7" "BUS[9].t11" 0.455
resist "BUS[9].n7" "BUS[9].t4" 0.455
resist "BUS[9].n9" "BUS[9].t8" 0.455
resist "BUS[9].n9" "BUS[9].t3" 0.455
resist "BUS[9].n11" "BUS[9].t10" 0.455
resist "BUS[9].n11" "BUS[9].t6" 0.455
resist "BUS[9].n13" "BUS[9].t22" 0.455
resist "BUS[9].n13" "BUS[9].t14" 0.455
resist "BUS[9].n15" "BUS[9].t1" 0.455
resist "BUS[9].n15" "BUS[9].t9" 0.455
resist "BUS[9].n17" "BUS[9].t2" 0.455
resist "BUS[9].n17" "BUS[9].t5" 0.455
resist "BUS[9].n19" "BUS[9].t15" 0.455
resist "BUS[9].n19" "BUS[9].t13" 0.455
resist "BUS[9].n5" "BUS[9].n4" 0.846
resist "BUS[9].n21" "BUS[9]" 0.920551
resist "BUS[9].n8" "BUS[9].n7" 14.8563
resist "BUS[9].n10" "BUS[9].n9" 14.8563
resist "BUS[9].n12" "BUS[9].n11" 14.8563
resist "BUS[9].n14" "BUS[9].n13" 14.8563
resist "BUS[9].n16" "BUS[9].n15" 14.8563
resist "BUS[9].n18" "BUS[9].n17" 14.8563
resist "BUS[9].n20" "BUS[9].n19" 14.8563
resist "BUS[9].n4" "BUS[9].n3" 15.0146
resist "BUS[9].n2" "BUS[9].n1" 15.0146
resist "BUS[9].n8" "BUS[9].n6" 15.2163
resist "BUS[9].n2" "BUS[9].n0" 15.3746
resist "BUS[9].n5" "BUS[9].t7" 15.5913
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 0 69.4453 56480 949 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 0 95.8915 56480 394 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 0 124.432 61224 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 0 124.202 61064 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" 0 190.602 61064 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 0 124.202 60904 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" 0 101.273 60904 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 0 124.202 60744 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" 0 101.273 60744 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 0 124.202 60584 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" 0 101.273 60584 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 0 124.202 60424 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" 0 101.273 60424 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 0 124.202 60264 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" 0 101.273 60264 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 0 124.202 60104 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" 0 101.273 60104 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 0 124.202 59944 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" 0 101.273 59944 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 0 124.202 59784 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" 0 101.273 59784 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 0 124.202 59624 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" 0 101.273 59624 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 0 124.202 59464 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" 0 101.273 59464 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 0 124.202 59304 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" 0 101.273 59304 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 0 124.202 59144 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" 0 101.273 59144 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 0 124.202 58984 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" 0 101.273 58984 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 0 124.202 58824 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" 0 101.273 58824 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 0 124.202 58664 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" 0 528.421 58664 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" 0 491.45 56365 516 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" 0 94.7011 56444 758 0
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" 0.402056
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 3.85202
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 4.63322
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" 11.7116
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 71.7989
rnode "BUS[4].t18" 0 82.7233 19772 642 0
rnode "BUS[4].t19" 0 82.7233 19668 642 0
rnode "BUS[4].n0" 0 445.515 19720 642 0
rnode "BUS[4].t20" 0 82.7233 20092 642 0
rnode "BUS[4].t22" 0 82.7233 19988 642 0
rnode "BUS[4].n1" 0 442.895 20040 642 0
rnode "BUS[4].n2" 0 259.375 20040 1163 0
rnode "BUS[4].t21" 0 82.7233 20412 642 0
rnode "BUS[4].t17" 0 82.7233 20308 642 0
rnode "BUS[4].n3" 0 442.895 20360 642 0
rnode "BUS[4].n4" 0 218.812 20360 1163 0
rnode "BUS[4].t15" 0 667.322 21196 643 0
rnode "BUS[4].n5" 0 211.39 21112 1163 0
rnode "BUS[4].t3" 0 82.7233 23756 643 0
rnode "BUS[4].t11" 0 82.7233 23652 643 0
rnode "BUS[4].n6" 0 448.134 23704 643 0
rnode "BUS[4].t13" 0 82.7233 23436 643 0
rnode "BUS[4].t4" 0 82.7233 23332 643 0
rnode "BUS[4].n7" 0 445.556 23384 643 0
rnode "BUS[4].n8" 0 253.491 23384 1163 0
rnode "BUS[4].t6" 0 82.7233 23116 643 0
rnode "BUS[4].t9" 0 82.7233 23012 643 0
rnode "BUS[4].n9" 0 445.556 23064 643 0
rnode "BUS[4].n10" 0 147.124 23064 1163 0
rnode "BUS[4].t16" 0 82.7233 22796 643 0
rnode "BUS[4].t1" 0 82.7233 22692 643 0
rnode "BUS[4].n11" 0 445.556 22744 643 0
rnode "BUS[4].n12" 0 147.124 22744 1163 0
rnode "BUS[4].t10" 0 82.7233 22476 643 0
rnode "BUS[4].t12" 0 82.7233 22372 643 0
rnode "BUS[4].n13" 0 445.556 22424 643 0
rnode "BUS[4].n14" 0 147.124 22424 1163 0
rnode "BUS[4].t2" 0 82.7233 22156 643 0
rnode "BUS[4].t5" 0 82.7233 22052 643 0
rnode "BUS[4].n15" 0 445.556 22104 643 0
rnode "BUS[4].n16" 0 147.124 22104 1163 0
rnode "BUS[4].t7" 0 82.7233 21836 643 0
rnode "BUS[4].t14" 0 82.7233 21732 643 0
rnode "BUS[4].n17" 0 445.556 21784 643 0
rnode "BUS[4].n18" 0 147.124 21784 1163 0
rnode "BUS[4].t0" 0 82.7233 21516 643 0
rnode "BUS[4].t8" 0 82.7233 21412 643 0
rnode "BUS[4].n19" 0 445.556 21464 643 0
rnode "BUS[4].n20" 0 111.967 21464 1163 0
rnode "BUS[4]" 0 342.701 21292 -136 0
rnode "BUS[4].n21" 0 379.505 21238 1163 0
rnode "swmatrix_Tgate_7.T2" 0 701.569 21354 1225 0
resist "swmatrix_Tgate_7.T2" "BUS[4].n21" 0.043937
resist "BUS[4].n21" "BUS[4].n20" 0.111375
resist "BUS[4].n21" "BUS[4].n5" 0.14175
resist "BUS[4].n20" "BUS[4].n18" 0.36
resist "BUS[4].n18" "BUS[4].n16" 0.36
resist "BUS[4].n16" "BUS[4].n14" 0.36
resist "BUS[4].n14" "BUS[4].n12" 0.36
resist "BUS[4].n12" "BUS[4].n10" 0.36
resist "BUS[4].n10" "BUS[4].n8" 0.36
resist "BUS[4].n4" "BUS[4].n2" 0.36
resist "BUS[4].n3" "BUS[4].t17" 0.4095
resist "BUS[4].n3" "BUS[4].t21" 0.4095
resist "BUS[4].n1" "BUS[4].t22" 0.4095
resist "BUS[4].n1" "BUS[4].t20" 0.4095
resist "BUS[4].n0" "BUS[4].t19" 0.4095
resist "BUS[4].n0" "BUS[4].t18" 0.4095
resist "BUS[4].n6" "BUS[4].t11" 0.455
resist "BUS[4].n6" "BUS[4].t3" 0.455
resist "BUS[4].n7" "BUS[4].t4" 0.455
resist "BUS[4].n7" "BUS[4].t13" 0.455
resist "BUS[4].n9" "BUS[4].t9" 0.455
resist "BUS[4].n9" "BUS[4].t6" 0.455
resist "BUS[4].n11" "BUS[4].t1" 0.455
resist "BUS[4].n11" "BUS[4].t16" 0.455
resist "BUS[4].n13" "BUS[4].t12" 0.455
resist "BUS[4].n13" "BUS[4].t10" 0.455
resist "BUS[4].n15" "BUS[4].t5" 0.455
resist "BUS[4].n15" "BUS[4].t2" 0.455
resist "BUS[4].n17" "BUS[4].t14" 0.455
resist "BUS[4].n17" "BUS[4].t7" 0.455
resist "BUS[4].n19" "BUS[4].t8" 0.455
resist "BUS[4].n19" "BUS[4].t0" 0.455
resist "BUS[4].n5" "BUS[4].n4" 0.846
resist "BUS[4].n21" "BUS[4]" 0.920551
resist "BUS[4].n8" "BUS[4].n7" 14.8563
resist "BUS[4].n10" "BUS[4].n9" 14.8563
resist "BUS[4].n12" "BUS[4].n11" 14.8563
resist "BUS[4].n14" "BUS[4].n13" 14.8563
resist "BUS[4].n16" "BUS[4].n15" 14.8563
resist "BUS[4].n18" "BUS[4].n17" 14.8563
resist "BUS[4].n20" "BUS[4].n19" 14.8563
resist "BUS[4].n4" "BUS[4].n3" 15.0146
resist "BUS[4].n2" "BUS[4].n1" 15.0146
resist "BUS[4].n8" "BUS[4].n6" 15.2163
resist "BUS[4].n2" "BUS[4].n0" 15.3746
resist "BUS[4].n5" "BUS[4].t15" 15.5913
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 0 69.4453 19040 949 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 0 95.8915 19040 394 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 0 124.432 23784 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 0 124.202 23624 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" 0 190.602 23624 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 0 124.202 23464 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" 0 101.273 23464 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 0 124.202 23304 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" 0 101.273 23304 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 0 124.202 23144 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" 0 101.273 23144 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 0 124.202 22984 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" 0 101.273 22984 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 0 124.202 22824 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" 0 101.273 22824 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 0 124.202 22664 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" 0 101.273 22664 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 0 124.202 22504 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" 0 101.273 22504 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 0 124.202 22344 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" 0 101.273 22344 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 0 124.202 22184 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" 0 101.273 22184 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 0 124.202 22024 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" 0 101.273 22024 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 0 124.202 21864 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" 0 101.273 21864 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 0 124.202 21704 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" 0 101.273 21704 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 0 124.202 21544 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" 0 101.273 21544 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 0 124.202 21384 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" 0 101.273 21384 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 0 124.202 21224 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" 0 528.421 21224 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" 0 491.45 18925 516 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" 0 94.7011 19004 758 0
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" 0.402056
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 3.85202
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 4.63322
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" 11.7116
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 71.7989
rnode "phi_1.t18" 0 126.882 56326 2181 0
rnode "phi_1.t0" 0 70.1539 56316 1641 0
rnode "phi_1.n0" 0 126.241 56312 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" 0 279.326 56300 1862 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.PHI_1" 0 4147.5 55928 2252 0
rnode "phi_1.t4" 0 126.882 50086 2181 0
rnode "phi_1.t6" 0 70.1539 50076 1641 0
rnode "phi_1.n1" 0 126.241 50072 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" 0 177.874 50060 1862 0
rnode "phi_1.n2" 0 1468.15 50086 2282 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.PHI_1" 0 1439.54 49688 2252 0
rnode "phi_1.t8" 0 126.882 43846 2181 0
rnode "phi_1.t10" 0 70.1539 43836 1641 0
rnode "phi_1.n3" 0 126.241 43832 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" 0 177.874 43820 1862 0
rnode "phi_1.n4" 0 1468.15 43846 2282 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.PHI_1" 0 1439.54 43448 2252 0
rnode "phi_1.t16" 0 126.882 37606 2181 0
rnode "phi_1.t17" 0 70.1539 37596 1641 0
rnode "phi_1.n5" 0 126.241 37592 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" 0 177.874 37580 1862 0
rnode "phi_1.n6" 0 1468.15 37606 2282 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.PHI_1" 0 1439.54 37208 2252 0
rnode "phi_1.t19" 0 126.882 31366 2181 0
rnode "phi_1.t7" 0 70.1539 31356 1641 0
rnode "phi_1.n7" 0 126.241 31352 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" 0 177.874 31340 1862 0
rnode "phi_1.n8" 0 1468.15 31366 2282 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.PHI_1" 0 1439.54 30968 2252 0
rnode "phi_1.t11" 0 126.882 25126 2181 0
rnode "phi_1.t14" 0 70.1539 25116 1641 0
rnode "phi_1.n9" 0 126.241 25112 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" 0 177.874 25100 1862 0
rnode "phi_1.n10" 0 1468.15 25126 2282 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.PHI_1" 0 1439.54 24728 2252 0
rnode "phi_1.t12" 0 126.882 18886 2181 0
rnode "phi_1.t15" 0 70.1539 18876 1641 0
rnode "phi_1.n11" 0 126.241 18872 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" 0 177.874 18860 1862 0
rnode "phi_1.n12" 0 1468.15 18886 2282 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.PHI_1" 0 1439.54 18488 2252 0
rnode "phi_1.t1" 0 126.882 12646 2181 0
rnode "phi_1.t5" 0 70.1539 12636 1641 0
rnode "phi_1.n13" 0 126.241 12632 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" 0 177.874 12620 1862 0
rnode "phi_1.n14" 0 1468.15 12646 2282 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.PHI_1" 0 1439.54 12248 2252 0
rnode "phi_1.t9" 0 126.882 6406 2181 0
rnode "phi_1.t13" 0 70.1539 6396 1641 0
rnode "phi_1.n15" 0 126.241 6392 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" 0 177.874 6380 1862 0
rnode "phi_1.n16" 0 1468.15 6406 2282 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.PHI_1" 0 1439.54 6008 2252 0
rnode "phi_1.t2" 0 126.882 166 2181 0
rnode "phi_1.t3" 0 70.1539 156 1641 0
rnode "phi_1.n17" 0 126.241 152 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" 0 177.874 140 1862 0
rnode "phi_1.n18" 0 1468.15 166 2282 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.PHI_1" 0 108.196 -232 2252 0
rnode "phi_1" 0 1197.17 -685 2274 0
rnode "ShiftReg_row_10_2$1_0.PHI_1" 0 104.505 -303 2265 0
resist "ShiftReg_row_10_2$1_0.PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.PHI_1" 0.0639
resist "ShiftReg_row_10_2$1_0.PHI_1" "phi_1" 0.3438
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.PHI_1" "phi_1.n18" 0.3582
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.PHI_1" "phi_1.n16" 0.3582
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.PHI_1" "phi_1.n14" 0.3582
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.PHI_1" "phi_1.n12" 0.3582
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.PHI_1" "phi_1.n10" 0.3582
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.PHI_1" "phi_1.n8" 0.3582
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.PHI_1" "phi_1.n6" 0.3582
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.PHI_1" "phi_1.n4" 0.3582
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.PHI_1" "phi_1.n2" 0.3582
resist "phi_1.n18" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.PHI_1" 5.2578
resist "phi_1.n16" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.PHI_1" 5.2578
resist "phi_1.n14" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.PHI_1" 5.2578
resist "phi_1.n12" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.PHI_1" 5.2578
resist "phi_1.n10" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.PHI_1" 5.2578
resist "phi_1.n8" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.PHI_1" 5.2578
resist "phi_1.n6" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.PHI_1" 5.2578
resist "phi_1.n4" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.PHI_1" 5.2578
resist "phi_1.n2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.PHI_1" 5.2578
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" "phi_1.n0" 8.04663
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" "phi_1.n1" 8.04663
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" "phi_1.n3" 8.04663
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" "phi_1.n5" 8.04663
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" "phi_1.n7" 8.04663
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" "phi_1.n9" 8.04663
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" "phi_1.n11" 8.04663
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" "phi_1.n13" 8.04663
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" "phi_1.n15" 8.04663
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" "phi_1.n17" 8.04663
resist "phi_1.n2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" 9.56101
resist "phi_1.n4" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" 9.56101
resist "phi_1.n6" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" 9.56101
resist "phi_1.n8" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" 9.56101
resist "phi_1.n10" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" 9.56101
resist "phi_1.n12" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" 9.56101
resist "phi_1.n14" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" 9.56101
resist "phi_1.n16" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" 9.56101
resist "phi_1.n18" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" 9.56101
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E" 9.91921
resist "phi_1.n0" "phi_1.t0" 11.7652
resist "phi_1.n1" "phi_1.t6" 11.7652
resist "phi_1.n3" "phi_1.t10" 11.7652
resist "phi_1.n5" "phi_1.t17" 11.7652
resist "phi_1.n7" "phi_1.t7" 11.7652
resist "phi_1.n9" "phi_1.t14" 11.7652
resist "phi_1.n11" "phi_1.t15" 11.7652
resist "phi_1.n13" "phi_1.t5" 11.7652
resist "phi_1.n15" "phi_1.t13" 11.7652
resist "phi_1.n17" "phi_1.t3" 11.7652
resist "phi_1.n0" "phi_1.t18" 26.426
resist "phi_1.n1" "phi_1.t4" 26.426
resist "phi_1.n3" "phi_1.t8" 26.426
resist "phi_1.n5" "phi_1.t16" 26.426
resist "phi_1.n7" "phi_1.t19" 26.426
resist "phi_1.n9" "phi_1.t11" 26.426
resist "phi_1.n11" "phi_1.t12" 26.426
resist "phi_1.n13" "phi_1.t1" 26.426
resist "phi_1.n15" "phi_1.t9" 26.426
resist "phi_1.n17" "phi_1.t2" 26.426
rnode "BUS[2].t18" 0 82.7233 7292 642 0
rnode "BUS[2].t20" 0 82.7233 7188 642 0
rnode "BUS[2].n0" 0 445.515 7240 642 0
rnode "BUS[2].t19" 0 82.7233 7612 642 0
rnode "BUS[2].t22" 0 82.7233 7508 642 0
rnode "BUS[2].n1" 0 442.895 7560 642 0
rnode "BUS[2].n2" 0 259.375 7560 1163 0
rnode "BUS[2].t21" 0 82.7233 7932 642 0
rnode "BUS[2].t17" 0 82.7233 7828 642 0
rnode "BUS[2].n3" 0 442.895 7880 642 0
rnode "BUS[2].n4" 0 218.812 7880 1163 0
rnode "BUS[2].t12" 0 667.322 8716 643 0
rnode "BUS[2].n5" 0 211.39 8632 1163 0
rnode "BUS[2].t8" 0 82.7233 11276 643 0
rnode "BUS[2].t11" 0 82.7233 11172 643 0
rnode "BUS[2].n6" 0 448.134 11224 643 0
rnode "BUS[2].t15" 0 82.7233 10956 643 0
rnode "BUS[2].t3" 0 82.7233 10852 643 0
rnode "BUS[2].n7" 0 445.556 10904 643 0
rnode "BUS[2].n8" 0 253.491 10904 1163 0
rnode "BUS[2].t6" 0 82.7233 10636 643 0
rnode "BUS[2].t16" 0 82.7233 10532 643 0
rnode "BUS[2].n9" 0 445.556 10584 643 0
rnode "BUS[2].n10" 0 147.124 10584 1163 0
rnode "BUS[2].t0" 0 82.7233 10316 643 0
rnode "BUS[2].t7" 0 82.7233 10212 643 0
rnode "BUS[2].n11" 0 445.556 10264 643 0
rnode "BUS[2].n12" 0 147.124 10264 1163 0
rnode "BUS[2].t10" 0 82.7233 9996 643 0
rnode "BUS[2].t13" 0 82.7233 9892 643 0
rnode "BUS[2].n13" 0 445.556 9944 643 0
rnode "BUS[2].n14" 0 147.124 9944 1163 0
rnode "BUS[2].t1" 0 82.7233 9676 643 0
rnode "BUS[2].t4" 0 82.7233 9572 643 0
rnode "BUS[2].n15" 0 445.556 9624 643 0
rnode "BUS[2].n16" 0 147.124 9624 1163 0
rnode "BUS[2].t14" 0 82.7233 9356 643 0
rnode "BUS[2].t2" 0 82.7233 9252 643 0
rnode "BUS[2].n17" 0 445.556 9304 643 0
rnode "BUS[2].n18" 0 147.124 9304 1163 0
rnode "BUS[2].t5" 0 82.7233 9036 643 0
rnode "BUS[2].t9" 0 82.7233 8932 643 0
rnode "BUS[2].n19" 0 445.556 8984 643 0
rnode "BUS[2].n20" 0 111.967 8984 1163 0
rnode "BUS[2]" 0 342.701 8812 -136 0
rnode "BUS[2].n21" 0 379.505 8758 1163 0
rnode "swmatrix_Tgate_8.T2" 0 701.569 8874 1225 0
resist "swmatrix_Tgate_8.T2" "BUS[2].n21" 0.043937
resist "BUS[2].n21" "BUS[2].n20" 0.111375
resist "BUS[2].n21" "BUS[2].n5" 0.14175
resist "BUS[2].n20" "BUS[2].n18" 0.36
resist "BUS[2].n18" "BUS[2].n16" 0.36
resist "BUS[2].n16" "BUS[2].n14" 0.36
resist "BUS[2].n14" "BUS[2].n12" 0.36
resist "BUS[2].n12" "BUS[2].n10" 0.36
resist "BUS[2].n10" "BUS[2].n8" 0.36
resist "BUS[2].n4" "BUS[2].n2" 0.36
resist "BUS[2].n3" "BUS[2].t17" 0.4095
resist "BUS[2].n3" "BUS[2].t21" 0.4095
resist "BUS[2].n1" "BUS[2].t22" 0.4095
resist "BUS[2].n1" "BUS[2].t19" 0.4095
resist "BUS[2].n0" "BUS[2].t20" 0.4095
resist "BUS[2].n0" "BUS[2].t18" 0.4095
resist "BUS[2].n6" "BUS[2].t11" 0.455
resist "BUS[2].n6" "BUS[2].t8" 0.455
resist "BUS[2].n7" "BUS[2].t3" 0.455
resist "BUS[2].n7" "BUS[2].t15" 0.455
resist "BUS[2].n9" "BUS[2].t16" 0.455
resist "BUS[2].n9" "BUS[2].t6" 0.455
resist "BUS[2].n11" "BUS[2].t7" 0.455
resist "BUS[2].n11" "BUS[2].t0" 0.455
resist "BUS[2].n13" "BUS[2].t13" 0.455
resist "BUS[2].n13" "BUS[2].t10" 0.455
resist "BUS[2].n15" "BUS[2].t4" 0.455
resist "BUS[2].n15" "BUS[2].t1" 0.455
resist "BUS[2].n17" "BUS[2].t2" 0.455
resist "BUS[2].n17" "BUS[2].t14" 0.455
resist "BUS[2].n19" "BUS[2].t9" 0.455
resist "BUS[2].n19" "BUS[2].t5" 0.455
resist "BUS[2].n5" "BUS[2].n4" 0.846
resist "BUS[2].n21" "BUS[2]" 0.920551
resist "BUS[2].n8" "BUS[2].n7" 14.8563
resist "BUS[2].n10" "BUS[2].n9" 14.8563
resist "BUS[2].n12" "BUS[2].n11" 14.8563
resist "BUS[2].n14" "BUS[2].n13" 14.8563
resist "BUS[2].n16" "BUS[2].n15" 14.8563
resist "BUS[2].n18" "BUS[2].n17" 14.8563
resist "BUS[2].n20" "BUS[2].n19" 14.8563
resist "BUS[2].n4" "BUS[2].n3" 15.0146
resist "BUS[2].n2" "BUS[2].n1" 15.0146
resist "BUS[2].n8" "BUS[2].n6" 15.2163
resist "BUS[2].n2" "BUS[2].n0" 15.3746
resist "BUS[2].n5" "BUS[2].t12" 15.5913
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 0 69.4453 6560 949 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 0 95.8915 6560 394 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 0 124.432 11304 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 0 124.202 11144 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" 0 190.602 11144 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 0 124.202 10984 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" 0 101.273 10984 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 0 124.202 10824 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" 0 101.273 10824 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 0 124.202 10664 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" 0 101.273 10664 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 0 124.202 10504 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" 0 101.273 10504 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 0 124.202 10344 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" 0 101.273 10344 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 0 124.202 10184 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" 0 101.273 10184 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 0 124.202 10024 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" 0 101.273 10024 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 0 124.202 9864 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" 0 101.273 9864 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 0 124.202 9704 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" 0 101.273 9704 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 0 124.202 9544 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" 0 101.273 9544 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 0 124.202 9384 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" 0 101.273 9384 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 0 124.202 9224 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" 0 101.273 9224 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 0 124.202 9064 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" 0 101.273 9064 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 0 124.202 8904 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" 0 101.273 8904 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 0 124.202 8744 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" 0 528.421 8744 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" 0 491.45 6445 516 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" 0 94.7011 6524 758 0
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" 0.402056
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 3.85202
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 4.63322
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" 11.7116
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 71.7989
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1" 0 5.17846 5068 1974 0
rnode "enable.t1" 0 15.6913 5055 2207 0
rnode "enable.t7" 0 18.8566 5045 1671 0
rnode "enable.n0" 0 17.7216 5065 1970 0
rnode "enable.n1" 0 5.69144 5065 1970 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1" 0 5.17846 11308 1974 0
rnode "enable.t13" 0 15.6913 11295 2207 0
rnode "enable.t0" 0 18.8566 11285 1671 0
rnode "enable.n2" 0 17.7216 11305 1970 0
rnode "enable.n3" 0 5.69144 11305 1970 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1" 0 5.17846 17548 1974 0
rnode "enable.t9" 0 15.6913 17535 2207 0
rnode "enable.t15" 0 18.8566 17525 1671 0
rnode "enable.n4" 0 17.7216 17545 1970 0
rnode "enable.n5" 0 5.69144 17545 1970 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1" 0 5.17846 23788 1974 0
rnode "enable.t16" 0 15.6913 23775 2207 0
rnode "enable.t5" 0 18.8566 23765 1671 0
rnode "enable.n6" 0 17.7216 23785 1970 0
rnode "enable.n7" 0 5.69144 23785 1970 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1" 0 5.17846 30028 1974 0
rnode "enable.t12" 0 15.6913 30015 2207 0
rnode "enable.t19" 0 18.8566 30005 1671 0
rnode "enable.n8" 0 17.7216 30025 1970 0
rnode "enable.n9" 0 5.69144 30025 1970 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1" 0 5.17846 36268 1974 0
rnode "enable.t6" 0 15.6913 36255 2207 0
rnode "enable.t17" 0 18.8566 36245 1671 0
rnode "enable.n10" 0 17.7216 36265 1970 0
rnode "enable.n11" 0 5.69144 36265 1970 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1" 0 5.17846 42508 1974 0
rnode "enable.t18" 0 15.6913 42495 2207 0
rnode "enable.t8" 0 18.8566 42485 1671 0
rnode "enable.n12" 0 17.7216 42505 1970 0
rnode "enable.n13" 0 5.69144 42505 1970 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1" 0 5.17846 48748 1974 0
rnode "enable.t14" 0 15.6913 48735 2207 0
rnode "enable.t4" 0 18.8566 48725 1671 0
rnode "enable.n14" 0 17.7216 48745 1970 0
rnode "enable.n15" 0 5.69144 48745 1970 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1" 0 5.17846 54988 1974 0
rnode "enable.t3" 0 15.6913 54975 2207 0
rnode "enable.t11" 0 18.8566 54965 1671 0
rnode "enable.n16" 0 17.7216 54985 1970 0
rnode "enable.n17" 0 5.69144 54985 1970 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1" 0 5.17846 61228 1974 0
rnode "enable.t2" 0 15.6913 61215 2207 0
rnode "enable.t10" 0 18.8566 61205 1671 0
rnode "enable.n18" 0 17.7216 61225 1970 0
rnode "enable.n19" 0 115.849 61225 1970 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.EN" 0 250.303 55933 1662 0
rnode "enable.n20" 0 174.604 54974 1690 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.EN" 0 161.726 49693 1662 0
rnode "enable.n21" 0 174.604 48734 1690 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.EN" 0 161.726 43453 1662 0
rnode "enable.n22" 0 174.604 42494 1690 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.EN" 0 161.726 37213 1662 0
rnode "enable.n23" 0 174.604 36254 1690 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.EN" 0 161.726 30973 1662 0
rnode "enable.n24" 0 174.604 30014 1690 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.EN" 0 161.726 24733 1662 0
rnode "enable.n25" 0 174.604 23774 1690 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.EN" 0 161.726 18493 1662 0
rnode "enable.n26" 0 174.604 17534 1690 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.EN" 0 161.726 12253 1662 0
rnode "enable.n27" 0 174.604 11294 1690 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.EN" 0 161.726 6013 1662 0
rnode "enable.n28" 0 174.604 5054 1690 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.EN" 0 139.329 -227 1662 0
rnode "enable" 0 190.604 -382 1500 0
rnode "ShiftReg_row_10_2$1_0.EN" 0 12.9713 -332 1657 0
resist "enable.n1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1" 0.00692308
resist "enable.n3" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1" 0.00692308
resist "enable.n5" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1" 0.00692308
resist "enable.n7" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1" 0.00692308
resist "enable.n9" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1" 0.00692308
resist "enable.n11" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1" 0.00692308
resist "enable.n13" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1" 0.00692308
resist "enable.n15" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1" 0.00692308
resist "enable.n17" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1" 0.00692308
resist "enable.n19" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1" 0.00692308
resist "ShiftReg_row_10_2$1_0.EN" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.EN" 0.11962
resist "enable.n28" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.EN" 1.07915
resist "enable.n27" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.EN" 1.07915
resist "enable.n26" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.EN" 1.07915
resist "enable.n25" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.EN" 1.07915
resist "enable.n24" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.EN" 1.07915
resist "enable.n23" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.EN" 1.07915
resist "enable.n22" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.EN" 1.07915
resist "enable.n21" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.EN" 1.07915
resist "enable.n20" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.EN" 1.07915
resist "enable.n28" "enable.n1" 4.8356
resist "enable.n27" "enable.n3" 4.8356
resist "enable.n26" "enable.n5" 4.8356
resist "enable.n25" "enable.n7" 4.8356
resist "enable.n24" "enable.n9" 4.8356
resist "enable.n23" "enable.n11" 4.8356
resist "enable.n22" "enable.n13" 4.8356
resist "enable.n21" "enable.n15" 4.8356
resist "enable.n20" "enable.n17" 4.8356
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.EN" "enable.n28" 6.01371
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.EN" "enable.n27" 6.01371
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.EN" "enable.n26" 6.01371
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.EN" "enable.n25" 6.01371
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.EN" "enable.n24" 6.01371
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.EN" "enable.n23" 6.01371
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.EN" "enable.n22" 6.01371
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.EN" "enable.n21" 6.01371
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.EN" "enable.n20" 6.01371
resist "enable.n1" "enable.n0" 8
resist "enable.n3" "enable.n2" 8
resist "enable.n5" "enable.n4" 8
resist "enable.n7" "enable.n6" 8
resist "enable.n9" "enable.n8" 8
resist "enable.n11" "enable.n10" 8
resist "enable.n13" "enable.n12" 8
resist "enable.n15" "enable.n14" 8
resist "enable.n17" "enable.n16" 8
resist "enable.n19" "enable.n18" 8
resist "ShiftReg_row_10_2$1_0.EN" "enable" 9.18413
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.EN" "enable.n19" 10.8493
resist "enable.n0" "enable.t1" 17.301
resist "enable.n2" "enable.t13" 17.301
resist "enable.n4" "enable.t9" 17.301
resist "enable.n6" "enable.t16" 17.301
resist "enable.n8" "enable.t12" 17.301
resist "enable.n10" "enable.t6" 17.301
resist "enable.n12" "enable.t18" 17.301
resist "enable.n14" "enable.t14" 17.301
resist "enable.n16" "enable.t3" 17.301
resist "enable.n18" "enable.t2" 17.301
resist "enable.n0" "enable.t7" 19.9533
resist "enable.n2" "enable.t0" 19.9533
resist "enable.n4" "enable.t15" 19.9533
resist "enable.n6" "enable.t5" 19.9533
resist "enable.n8" "enable.t19" 19.9533
resist "enable.n10" "enable.t17" 19.9533
resist "enable.n12" "enable.t8" 19.9533
resist "enable.n14" "enable.t4" 19.9533
resist "enable.n16" "enable.t11" 19.9533
resist "enable.n18" "enable.t10" 19.9533
rnode "BUS[10].t5" 0 82.7233 57212 642 0
rnode "BUS[10].t2" 0 82.7233 57108 642 0
rnode "BUS[10].n0" 0 445.515 57160 642 0
rnode "BUS[10].t1" 0 82.7233 57532 642 0
rnode "BUS[10].t4" 0 82.7233 57428 642 0
rnode "BUS[10].n1" 0 442.895 57480 642 0
rnode "BUS[10].n2" 0 259.375 57480 1163 0
rnode "BUS[10].t3" 0 82.7233 57852 642 0
rnode "BUS[10].t0" 0 82.7233 57748 642 0
rnode "BUS[10].n3" 0 442.895 57800 642 0
rnode "BUS[10].n4" 0 218.812 57800 1163 0
rnode "BUS[10].t7" 0 667.322 58636 643 0
rnode "BUS[10].n5" 0 211.39 58552 1163 0
rnode "BUS[10].t9" 0 82.7233 61196 643 0
rnode "BUS[10].t11" 0 82.7233 61092 643 0
rnode "BUS[10].n6" 0 448.134 61144 643 0
rnode "BUS[10].t18" 0 82.7233 60876 643 0
rnode "BUS[10].t19" 0 82.7233 60772 643 0
rnode "BUS[10].n7" 0 445.556 60824 643 0
rnode "BUS[10].n8" 0 253.491 60824 1163 0
rnode "BUS[10].t14" 0 82.7233 60556 643 0
rnode "BUS[10].t17" 0 82.7233 60452 643 0
rnode "BUS[10].n9" 0 445.556 60504 643 0
rnode "BUS[10].n10" 0 147.124 60504 1163 0
rnode "BUS[10].t22" 0 82.7233 60236 643 0
rnode "BUS[10].t13" 0 82.7233 60132 643 0
rnode "BUS[10].n11" 0 445.556 60184 643 0
rnode "BUS[10].n12" 0 147.124 60184 1163 0
rnode "BUS[10].t10" 0 82.7233 59916 643 0
rnode "BUS[10].t6" 0 82.7233 59812 643 0
rnode "BUS[10].n13" 0 445.556 59864 643 0
rnode "BUS[10].n14" 0 147.124 59864 1163 0
rnode "BUS[10].t8" 0 82.7233 59596 643 0
rnode "BUS[10].t21" 0 82.7233 59492 643 0
rnode "BUS[10].n15" 0 445.556 59544 643 0
rnode "BUS[10].n16" 0 147.124 59544 1163 0
rnode "BUS[10].t16" 0 82.7233 59276 643 0
rnode "BUS[10].t15" 0 82.7233 59172 643 0
rnode "BUS[10].n17" 0 445.556 59224 643 0
rnode "BUS[10].n18" 0 147.124 59224 1163 0
rnode "BUS[10].t12" 0 82.7233 58956 643 0
rnode "BUS[10].t20" 0 82.7233 58852 643 0
rnode "BUS[10].n19" 0 445.556 58904 643 0
rnode "BUS[10].n20" 0 111.967 58904 1163 0
rnode "BUS[10]" 0 342.701 58732 -136 0
rnode "BUS[10].n21" 0 379.505 58678 1163 0
rnode "swmatrix_Tgate_2.T2" 0 701.569 58794 1225 0
resist "swmatrix_Tgate_2.T2" "BUS[10].n21" 0.043937
resist "BUS[10].n21" "BUS[10].n20" 0.111375
resist "BUS[10].n21" "BUS[10].n5" 0.14175
resist "BUS[10].n20" "BUS[10].n18" 0.36
resist "BUS[10].n18" "BUS[10].n16" 0.36
resist "BUS[10].n16" "BUS[10].n14" 0.36
resist "BUS[10].n14" "BUS[10].n12" 0.36
resist "BUS[10].n12" "BUS[10].n10" 0.36
resist "BUS[10].n10" "BUS[10].n8" 0.36
resist "BUS[10].n4" "BUS[10].n2" 0.36
resist "BUS[10].n3" "BUS[10].t0" 0.4095
resist "BUS[10].n3" "BUS[10].t3" 0.4095
resist "BUS[10].n1" "BUS[10].t4" 0.4095
resist "BUS[10].n1" "BUS[10].t1" 0.4095
resist "BUS[10].n0" "BUS[10].t2" 0.4095
resist "BUS[10].n0" "BUS[10].t5" 0.4095
resist "BUS[10].n6" "BUS[10].t11" 0.455
resist "BUS[10].n6" "BUS[10].t9" 0.455
resist "BUS[10].n7" "BUS[10].t19" 0.455
resist "BUS[10].n7" "BUS[10].t18" 0.455
resist "BUS[10].n9" "BUS[10].t17" 0.455
resist "BUS[10].n9" "BUS[10].t14" 0.455
resist "BUS[10].n11" "BUS[10].t13" 0.455
resist "BUS[10].n11" "BUS[10].t22" 0.455
resist "BUS[10].n13" "BUS[10].t6" 0.455
resist "BUS[10].n13" "BUS[10].t10" 0.455
resist "BUS[10].n15" "BUS[10].t21" 0.455
resist "BUS[10].n15" "BUS[10].t8" 0.455
resist "BUS[10].n17" "BUS[10].t15" 0.455
resist "BUS[10].n17" "BUS[10].t16" 0.455
resist "BUS[10].n19" "BUS[10].t20" 0.455
resist "BUS[10].n19" "BUS[10].t12" 0.455
resist "BUS[10].n5" "BUS[10].n4" 0.846
resist "BUS[10].n21" "BUS[10]" 0.920551
resist "BUS[10].n8" "BUS[10].n7" 14.8563
resist "BUS[10].n10" "BUS[10].n9" 14.8563
resist "BUS[10].n12" "BUS[10].n11" 14.8563
resist "BUS[10].n14" "BUS[10].n13" 14.8563
resist "BUS[10].n16" "BUS[10].n15" 14.8563
resist "BUS[10].n18" "BUS[10].n17" 14.8563
resist "BUS[10].n20" "BUS[10].n19" 14.8563
resist "BUS[10].n4" "BUS[10].n3" 15.0146
resist "BUS[10].n2" "BUS[10].n1" 15.0146
resist "BUS[10].n8" "BUS[10].n6" 15.2163
resist "BUS[10].n2" "BUS[10].n0" 15.3746
resist "BUS[10].n5" "BUS[10].t7" 15.5913
rnode "BUS[6].t22" 0 82.7233 32252 642 0
rnode "BUS[6].t18" 0 82.7233 32148 642 0
rnode "BUS[6].n0" 0 445.515 32200 642 0
rnode "BUS[6].t17" 0 82.7233 32572 642 0
rnode "BUS[6].t19" 0 82.7233 32468 642 0
rnode "BUS[6].n1" 0 442.895 32520 642 0
rnode "BUS[6].n2" 0 259.375 32520 1163 0
rnode "BUS[6].t20" 0 82.7233 32892 642 0
rnode "BUS[6].t21" 0 82.7233 32788 642 0
rnode "BUS[6].n3" 0 442.895 32840 642 0
rnode "BUS[6].n4" 0 218.812 32840 1163 0
rnode "BUS[6].t8" 0 667.322 33676 643 0
rnode "BUS[6].n5" 0 211.39 33592 1163 0
rnode "BUS[6].t16" 0 82.7233 36236 643 0
rnode "BUS[6].t7" 0 82.7233 36132 643 0
rnode "BUS[6].n6" 0 448.134 36184 643 0
rnode "BUS[6].t5" 0 82.7233 35916 643 0
rnode "BUS[6].t12" 0 82.7233 35812 643 0
rnode "BUS[6].n7" 0 445.556 35864 643 0
rnode "BUS[6].n8" 0 253.491 35864 1163 0
rnode "BUS[6].t3" 0 82.7233 35596 643 0
rnode "BUS[6].t6" 0 82.7233 35492 643 0
rnode "BUS[6].n9" 0 445.556 35544 643 0
rnode "BUS[6].n10" 0 147.124 35544 1163 0
rnode "BUS[6].t13" 0 82.7233 35276 643 0
rnode "BUS[6].t15" 0 82.7233 35172 643 0
rnode "BUS[6].n11" 0 445.556 35224 643 0
rnode "BUS[6].n12" 0 147.124 35224 1163 0
rnode "BUS[6].t1" 0 82.7233 34956 643 0
rnode "BUS[6].t9" 0 82.7233 34852 643 0
rnode "BUS[6].n13" 0 445.556 34904 643 0
rnode "BUS[6].n14" 0 147.124 34904 1163 0
rnode "BUS[6].t10" 0 82.7233 34636 643 0
rnode "BUS[6].t2" 0 82.7233 34532 643 0
rnode "BUS[6].n15" 0 445.556 34584 643 0
rnode "BUS[6].n16" 0 147.124 34584 1163 0
rnode "BUS[6].t4" 0 82.7233 34316 643 0
rnode "BUS[6].t11" 0 82.7233 34212 643 0
rnode "BUS[6].n17" 0 445.556 34264 643 0
rnode "BUS[6].n18" 0 147.124 34264 1163 0
rnode "BUS[6].t14" 0 82.7233 33996 643 0
rnode "BUS[6].t0" 0 82.7233 33892 643 0
rnode "BUS[6].n19" 0 445.556 33944 643 0
rnode "BUS[6].n20" 0 111.967 33944 1163 0
rnode "BUS[6]" 0 342.701 33772 -136 0
rnode "BUS[6].n21" 0 379.505 33718 1163 0
rnode "swmatrix_Tgate_6.T2" 0 701.569 33834 1225 0
resist "swmatrix_Tgate_6.T2" "BUS[6].n21" 0.043937
resist "BUS[6].n21" "BUS[6].n20" 0.111375
resist "BUS[6].n21" "BUS[6].n5" 0.14175
resist "BUS[6].n20" "BUS[6].n18" 0.36
resist "BUS[6].n18" "BUS[6].n16" 0.36
resist "BUS[6].n16" "BUS[6].n14" 0.36
resist "BUS[6].n14" "BUS[6].n12" 0.36
resist "BUS[6].n12" "BUS[6].n10" 0.36
resist "BUS[6].n10" "BUS[6].n8" 0.36
resist "BUS[6].n4" "BUS[6].n2" 0.36
resist "BUS[6].n3" "BUS[6].t21" 0.4095
resist "BUS[6].n3" "BUS[6].t20" 0.4095
resist "BUS[6].n1" "BUS[6].t19" 0.4095
resist "BUS[6].n1" "BUS[6].t17" 0.4095
resist "BUS[6].n0" "BUS[6].t18" 0.4095
resist "BUS[6].n0" "BUS[6].t22" 0.4095
resist "BUS[6].n6" "BUS[6].t7" 0.455
resist "BUS[6].n6" "BUS[6].t16" 0.455
resist "BUS[6].n7" "BUS[6].t12" 0.455
resist "BUS[6].n7" "BUS[6].t5" 0.455
resist "BUS[6].n9" "BUS[6].t6" 0.455
resist "BUS[6].n9" "BUS[6].t3" 0.455
resist "BUS[6].n11" "BUS[6].t15" 0.455
resist "BUS[6].n11" "BUS[6].t13" 0.455
resist "BUS[6].n13" "BUS[6].t9" 0.455
resist "BUS[6].n13" "BUS[6].t1" 0.455
resist "BUS[6].n15" "BUS[6].t2" 0.455
resist "BUS[6].n15" "BUS[6].t10" 0.455
resist "BUS[6].n17" "BUS[6].t11" 0.455
resist "BUS[6].n17" "BUS[6].t4" 0.455
resist "BUS[6].n19" "BUS[6].t0" 0.455
resist "BUS[6].n19" "BUS[6].t14" 0.455
resist "BUS[6].n5" "BUS[6].n4" 0.846
resist "BUS[6].n21" "BUS[6]" 0.920551
resist "BUS[6].n8" "BUS[6].n7" 14.8563
resist "BUS[6].n10" "BUS[6].n9" 14.8563
resist "BUS[6].n12" "BUS[6].n11" 14.8563
resist "BUS[6].n14" "BUS[6].n13" 14.8563
resist "BUS[6].n16" "BUS[6].n15" 14.8563
resist "BUS[6].n18" "BUS[6].n17" 14.8563
resist "BUS[6].n20" "BUS[6].n19" 14.8563
resist "BUS[6].n4" "BUS[6].n3" 15.0146
resist "BUS[6].n2" "BUS[6].n1" 15.0146
resist "BUS[6].n8" "BUS[6].n6" 15.2163
resist "BUS[6].n2" "BUS[6].n0" 15.3746
resist "BUS[6].n5" "BUS[6].t8" 15.5913
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 0 69.4453 31520 949 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 0 95.8915 31520 394 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 0 124.432 36264 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 0 124.202 36104 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" 0 190.602 36104 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 0 124.202 35944 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" 0 101.273 35944 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 0 124.202 35784 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" 0 101.273 35784 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 0 124.202 35624 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" 0 101.273 35624 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 0 124.202 35464 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" 0 101.273 35464 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 0 124.202 35304 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" 0 101.273 35304 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 0 124.202 35144 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" 0 101.273 35144 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 0 124.202 34984 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" 0 101.273 34984 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 0 124.202 34824 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" 0 101.273 34824 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 0 124.202 34664 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" 0 101.273 34664 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 0 124.202 34504 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" 0 101.273 34504 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 0 124.202 34344 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" 0 101.273 34344 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 0 124.202 34184 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" 0 101.273 34184 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 0 124.202 34024 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" 0 101.273 34024 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 0 124.202 33864 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" 0 101.273 33864 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 0 124.202 33704 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" 0 528.421 33704 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" 0 491.45 31405 516 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" 0 94.7011 31484 758 0
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" 0.402056
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 3.85202
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 4.63322
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" 11.7116
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 71.7989
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 0 69.4453 44000 949 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 0 95.8915 44000 394 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 0 124.432 48744 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 0 124.202 48584 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" 0 190.602 48584 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 0 124.202 48424 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" 0 101.273 48424 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 0 124.202 48264 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" 0 101.273 48264 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 0 124.202 48104 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" 0 101.273 48104 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 0 124.202 47944 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" 0 101.273 47944 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 0 124.202 47784 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" 0 101.273 47784 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 0 124.202 47624 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" 0 101.273 47624 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 0 124.202 47464 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" 0 101.273 47464 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 0 124.202 47304 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" 0 101.273 47304 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 0 124.202 47144 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" 0 101.273 47144 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 0 124.202 46984 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" 0 101.273 46984 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 0 124.202 46824 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" 0 101.273 46824 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 0 124.202 46664 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" 0 101.273 46664 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 0 124.202 46504 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" 0 101.273 46504 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 0 124.202 46344 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" 0 101.273 46344 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 0 124.202 46184 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" 0 528.421 46184 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" 0 491.45 43885 516 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" 0 94.7011 43964 758 0
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" 0.402056
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 3.85202
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 4.63322
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" 11.7116
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 71.7989
rnode "phi_2.t18" 0 109.422 58790 2181 0
rnode "phi_2.t1" 0 60.4998 58780 1641 0
rnode "phi_2.n0" 0 108.913 58776 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" 0 525.722 58764 1862 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.PHI_2" 0 2746.19 55928 2078 0
rnode "phi_2.t4" 0 109.422 52550 2181 0
rnode "phi_2.t11" 0 60.4998 52540 1641 0
rnode "phi_2.n1" 0 108.913 52536 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" 0 105.998 52524 1862 0
rnode "phi_2.n2" 0 1257.99 52550 2090 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.PHI_2" 0 1241.44 49688 2078 0
rnode "phi_2.t15" 0 109.422 46310 2181 0
rnode "phi_2.t17" 0 60.4998 46300 1641 0
rnode "phi_2.n3" 0 108.913 46296 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" 0 105.998 46284 1862 0
rnode "phi_2.n4" 0 1257.99 46310 2090 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.PHI_2" 0 1241.44 43448 2078 0
rnode "phi_2.t0" 0 109.422 40070 2181 0
rnode "phi_2.t3" 0 60.4998 40060 1641 0
rnode "phi_2.n5" 0 108.913 40056 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" 0 105.998 40044 1862 0
rnode "phi_2.n6" 0 1257.99 40070 2090 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.PHI_2" 0 1241.44 37208 2078 0
rnode "phi_2.t6" 0 109.422 33830 2181 0
rnode "phi_2.t7" 0 60.4998 33820 1641 0
rnode "phi_2.n7" 0 108.913 33816 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" 0 105.998 33804 1862 0
rnode "phi_2.n8" 0 1257.99 33830 2090 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.PHI_2" 0 1241.44 30968 2078 0
rnode "phi_2.t12" 0 109.422 27590 2181 0
rnode "phi_2.t14" 0 60.4998 27580 1641 0
rnode "phi_2.n9" 0 108.913 27576 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" 0 105.998 27564 1862 0
rnode "phi_2.n10" 0 1257.99 27590 2090 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.PHI_2" 0 1241.44 24728 2078 0
rnode "phi_2.t16" 0 109.422 21350 2181 0
rnode "phi_2.t5" 0 60.4998 21340 1641 0
rnode "phi_2.n11" 0 108.913 21336 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" 0 105.998 21324 1862 0
rnode "phi_2.n12" 0 1257.99 21350 2090 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.PHI_2" 0 1241.44 18488 2078 0
rnode "phi_2.t8" 0 109.422 15110 2181 0
rnode "phi_2.t10" 0 60.4998 15100 1641 0
rnode "phi_2.n13" 0 108.913 15096 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" 0 105.998 15084 1862 0
rnode "phi_2.n14" 0 1257.99 15110 2090 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.PHI_2" 0 1241.44 12248 2078 0
rnode "phi_2.t9" 0 109.422 8870 2181 0
rnode "phi_2.t13" 0 60.4998 8860 1641 0
rnode "phi_2.n15" 0 108.913 8856 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" 0 105.998 8844 1862 0
rnode "phi_2.n16" 0 1257.99 8870 2090 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.PHI_2" 0 1241.44 6008 2078 0
rnode "phi_2.t19" 0 109.422 2630 2181 0
rnode "phi_2.t2" 0 60.4998 2620 1641 0
rnode "phi_2.n17" 0 108.913 2616 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" 0 105.998 2604 1862 0
rnode "phi_2.n18" 0 1257.99 2630 2090 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.PHI_2" 0 585.904 -232 2078 0
rnode "phi_2" 0 1329.49 -642 2084 0
rnode "ShiftReg_row_10_2$1_0.PHI_2" 0 116.893 -315 2085 0
resist "ShiftReg_row_10_2$1_0.PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.PHI_2" 0.0747
resist "ShiftReg_row_10_2$1_0.PHI_2" "phi_2" 0.2943
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.PHI_2" "phi_2.n18" 2.5758
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.PHI_2" "phi_2.n16" 2.5758
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.PHI_2" "phi_2.n14" 2.5758
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.PHI_2" "phi_2.n12" 2.5758
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.PHI_2" "phi_2.n10" 2.5758
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.PHI_2" "phi_2.n8" 2.5758
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.PHI_2" "phi_2.n6" 2.5758
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.PHI_2" "phi_2.n4" 2.5758
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.PHI_2" "phi_2.n2" 2.5758
resist "phi_2.n18" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.PHI_2" 3.0402
resist "phi_2.n16" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.PHI_2" 3.0402
resist "phi_2.n14" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.PHI_2" 3.0402
resist "phi_2.n12" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.PHI_2" 3.0402
resist "phi_2.n10" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.PHI_2" 3.0402
resist "phi_2.n8" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.PHI_2" 3.0402
resist "phi_2.n6" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.PHI_2" 3.0402
resist "phi_2.n4" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.PHI_2" 3.0402
resist "phi_2.n2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.PHI_2" 3.0402
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" "phi_2.n0" 8.04207
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" "phi_2.n1" 8.04207
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" "phi_2.n3" 8.04207
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" "phi_2.n5" 8.04207
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" "phi_2.n7" 8.04207
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" "phi_2.n9" 8.04207
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" "phi_2.n11" 8.04207
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" "phi_2.n13" 8.04207
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" "phi_2.n15" 8.04207
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" "phi_2.n17" 8.04207
resist "phi_2.n2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" 9.23449
resist "phi_2.n4" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" 9.23449
resist "phi_2.n6" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" 9.23449
resist "phi_2.n8" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" 9.23449
resist "phi_2.n10" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" 9.23449
resist "phi_2.n12" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" 9.23449
resist "phi_2.n14" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" 9.23449
resist "phi_2.n16" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" 9.23449
resist "phi_2.n18" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" 9.23449
resist "phi_2.n0" "phi_2.t1" 11.7652
resist "phi_2.n1" "phi_2.t11" 11.7652
resist "phi_2.n3" "phi_2.t17" 11.7652
resist "phi_2.n5" "phi_2.t3" 11.7652
resist "phi_2.n7" "phi_2.t7" 11.7652
resist "phi_2.n9" "phi_2.t14" 11.7652
resist "phi_2.n11" "phi_2.t5" 11.7652
resist "phi_2.n13" "phi_2.t10" 11.7652
resist "phi_2.n15" "phi_2.t13" 11.7652
resist "phi_2.n17" "phi_2.t2" 11.7652
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E" 11.8103
resist "phi_2.n0" "phi_2.t18" 26.426
resist "phi_2.n1" "phi_2.t4" 26.426
resist "phi_2.n3" "phi_2.t15" 26.426
resist "phi_2.n5" "phi_2.t0" 26.426
resist "phi_2.n7" "phi_2.t6" 26.426
resist "phi_2.n9" "phi_2.t12" 26.426
resist "phi_2.n11" "phi_2.t16" 26.426
resist "phi_2.n13" "phi_2.t8" 26.426
resist "phi_2.n15" "phi_2.t9" 26.426
resist "phi_2.n17" "phi_2.t19" 26.426
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 0 69.4453 228 949 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 0 95.8915 228 394 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 0 124.432 4972 643 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 0 124.202 4812 643 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" 0 190.602 4812 145 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 0 124.202 4652 643 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" 0 101.273 4652 145 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 0 124.202 4492 643 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" 0 101.273 4492 145 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 0 124.202 4332 643 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" 0 101.273 4332 145 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 0 124.202 4172 643 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" 0 101.273 4172 145 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 0 124.202 4012 643 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" 0 101.273 4012 145 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 0 124.202 3852 643 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" 0 101.273 3852 145 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 0 124.202 3692 643 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" 0 101.273 3692 145 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 0 124.202 3532 643 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" 0 101.273 3532 145 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 0 124.202 3372 643 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" 0 101.273 3372 145 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 0 124.202 3212 643 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" 0 101.273 3212 145 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 0 124.202 3052 643 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" 0 101.273 3052 145 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 0 124.202 2892 643 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" 0 101.273 2892 145 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 0 124.202 2732 643 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" 0 101.273 2732 145 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 0 124.202 2572 643 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" 0 101.273 2572 145 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 0 124.202 2412 643 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" 0 528.421 2412 145 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" 0 491.45 113 516 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" 0 94.7011 192 758 0
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" 0.402056
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 3.85202
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 4.63322
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" 11.7116
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 71.7989
rnode "BUS[3].t0" 0 82.7233 13532 642 0
rnode "BUS[3].t4" 0 82.7233 13428 642 0
rnode "BUS[3].n0" 0 445.515 13480 642 0
rnode "BUS[3].t3" 0 82.7233 13852 642 0
rnode "BUS[3].t5" 0 82.7233 13748 642 0
rnode "BUS[3].n1" 0 442.895 13800 642 0
rnode "BUS[3].n2" 0 259.375 13800 1163 0
rnode "BUS[3].t1" 0 82.7233 14172 642 0
rnode "BUS[3].t2" 0 82.7233 14068 642 0
rnode "BUS[3].n3" 0 442.895 14120 642 0
rnode "BUS[3].n4" 0 218.812 14120 1163 0
rnode "BUS[3].t21" 0 667.322 14956 643 0
rnode "BUS[3].n5" 0 211.39 14872 1163 0
rnode "BUS[3].t11" 0 82.7233 17516 643 0
rnode "BUS[3].t20" 0 82.7233 17412 643 0
rnode "BUS[3].n6" 0 448.134 17464 643 0
rnode "BUS[3].t10" 0 82.7233 17196 643 0
rnode "BUS[3].t12" 0 82.7233 17092 643 0
rnode "BUS[3].n7" 0 445.556 17144 643 0
rnode "BUS[3].n8" 0 253.491 17144 1163 0
rnode "BUS[3].t15" 0 82.7233 16876 643 0
rnode "BUS[3].t18" 0 82.7233 16772 643 0
rnode "BUS[3].n9" 0 445.556 16824 643 0
rnode "BUS[3].n10" 0 147.124 16824 1163 0
rnode "BUS[3].t8" 0 82.7233 16556 643 0
rnode "BUS[3].t16" 0 82.7233 16452 643 0
rnode "BUS[3].n11" 0 445.556 16504 643 0
rnode "BUS[3].n12" 0 147.124 16504 1163 0
rnode "BUS[3].t19" 0 82.7233 16236 643 0
rnode "BUS[3].t9" 0 82.7233 16132 643 0
rnode "BUS[3].n13" 0 445.556 16184 643 0
rnode "BUS[3].n14" 0 147.124 16184 1163 0
rnode "BUS[3].t6" 0 82.7233 15916 643 0
rnode "BUS[3].t13" 0 82.7233 15812 643 0
rnode "BUS[3].n15" 0 445.556 15864 643 0
rnode "BUS[3].n16" 0 147.124 15864 1163 0
rnode "BUS[3].t22" 0 82.7233 15596 643 0
rnode "BUS[3].t7" 0 82.7233 15492 643 0
rnode "BUS[3].n17" 0 445.556 15544 643 0
rnode "BUS[3].n18" 0 147.124 15544 1163 0
rnode "BUS[3].t14" 0 82.7233 15276 643 0
rnode "BUS[3].t17" 0 82.7233 15172 643 0
rnode "BUS[3].n19" 0 445.556 15224 643 0
rnode "BUS[3].n20" 0 111.967 15224 1163 0
rnode "BUS[3]" 0 342.701 15052 -136 0
rnode "BUS[3].n21" 0 379.505 14998 1163 0
rnode "swmatrix_Tgate_4.T2" 0 701.569 15114 1225 0
resist "swmatrix_Tgate_4.T2" "BUS[3].n21" 0.043937
resist "BUS[3].n21" "BUS[3].n20" 0.111375
resist "BUS[3].n21" "BUS[3].n5" 0.14175
resist "BUS[3].n20" "BUS[3].n18" 0.36
resist "BUS[3].n18" "BUS[3].n16" 0.36
resist "BUS[3].n16" "BUS[3].n14" 0.36
resist "BUS[3].n14" "BUS[3].n12" 0.36
resist "BUS[3].n12" "BUS[3].n10" 0.36
resist "BUS[3].n10" "BUS[3].n8" 0.36
resist "BUS[3].n4" "BUS[3].n2" 0.36
resist "BUS[3].n3" "BUS[3].t2" 0.4095
resist "BUS[3].n3" "BUS[3].t1" 0.4095
resist "BUS[3].n1" "BUS[3].t5" 0.4095
resist "BUS[3].n1" "BUS[3].t3" 0.4095
resist "BUS[3].n0" "BUS[3].t4" 0.4095
resist "BUS[3].n0" "BUS[3].t0" 0.4095
resist "BUS[3].n6" "BUS[3].t20" 0.455
resist "BUS[3].n6" "BUS[3].t11" 0.455
resist "BUS[3].n7" "BUS[3].t12" 0.455
resist "BUS[3].n7" "BUS[3].t10" 0.455
resist "BUS[3].n9" "BUS[3].t18" 0.455
resist "BUS[3].n9" "BUS[3].t15" 0.455
resist "BUS[3].n11" "BUS[3].t16" 0.455
resist "BUS[3].n11" "BUS[3].t8" 0.455
resist "BUS[3].n13" "BUS[3].t9" 0.455
resist "BUS[3].n13" "BUS[3].t19" 0.455
resist "BUS[3].n15" "BUS[3].t13" 0.455
resist "BUS[3].n15" "BUS[3].t6" 0.455
resist "BUS[3].n17" "BUS[3].t7" 0.455
resist "BUS[3].n17" "BUS[3].t22" 0.455
resist "BUS[3].n19" "BUS[3].t17" 0.455
resist "BUS[3].n19" "BUS[3].t14" 0.455
resist "BUS[3].n5" "BUS[3].n4" 0.846
resist "BUS[3].n21" "BUS[3]" 0.920551
resist "BUS[3].n8" "BUS[3].n7" 14.8563
resist "BUS[3].n10" "BUS[3].n9" 14.8563
resist "BUS[3].n12" "BUS[3].n11" 14.8563
resist "BUS[3].n14" "BUS[3].n13" 14.8563
resist "BUS[3].n16" "BUS[3].n15" 14.8563
resist "BUS[3].n18" "BUS[3].n17" 14.8563
resist "BUS[3].n20" "BUS[3].n19" 14.8563
resist "BUS[3].n4" "BUS[3].n3" 15.0146
resist "BUS[3].n2" "BUS[3].n1" 15.0146
resist "BUS[3].n8" "BUS[3].n6" 15.2163
resist "BUS[3].n2" "BUS[3].n0" 15.3746
resist "BUS[3].n5" "BUS[3].t21" 15.5913
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 0 69.4453 12800 949 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 0 95.8915 12800 394 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 0 124.432 17544 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 0 124.202 17384 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" 0 190.602 17384 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 0 124.202 17224 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" 0 101.273 17224 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 0 124.202 17064 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" 0 101.273 17064 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 0 124.202 16904 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" 0 101.273 16904 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 0 124.202 16744 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" 0 101.273 16744 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 0 124.202 16584 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" 0 101.273 16584 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 0 124.202 16424 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" 0 101.273 16424 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 0 124.202 16264 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" 0 101.273 16264 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 0 124.202 16104 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" 0 101.273 16104 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 0 124.202 15944 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" 0 101.273 15944 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 0 124.202 15784 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" 0 101.273 15784 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 0 124.202 15624 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" 0 101.273 15624 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 0 124.202 15464 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" 0 101.273 15464 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 0 124.202 15304 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" 0 101.273 15304 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 0 124.202 15144 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" 0 101.273 15144 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 0 124.202 14984 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" 0 528.421 14984 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" 0 491.45 12685 516 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" 0 94.7011 12764 758 0
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" 0.402056
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 3.85202
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 4.63322
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" 11.7116
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 71.7989
rnode "BUS[1].t14" 0 82.7233 960 642 0
rnode "BUS[1].t15" 0 82.7233 856 642 0
rnode "BUS[1].n0" 0 445.515 908 642 0
rnode "BUS[1].t16" 0 82.7233 1280 642 0
rnode "BUS[1].t12" 0 82.7233 1176 642 0
rnode "BUS[1].n1" 0 442.895 1228 642 0
rnode "BUS[1].n2" 0 259.375 1228 1163 0
rnode "BUS[1].t17" 0 82.7233 1600 642 0
rnode "BUS[1].t13" 0 82.7233 1496 642 0
rnode "BUS[1].n3" 0 442.895 1548 642 0
rnode "BUS[1].n4" 0 218.812 1548 1163 0
rnode "BUS[1].t22" 0 667.322 2384 643 0
rnode "BUS[1].n5" 0 211.39 2300 1163 0
rnode "BUS[1].t2" 0 82.7233 4944 643 0
rnode "BUS[1].t8" 0 82.7233 4840 643 0
rnode "BUS[1].n6" 0 448.134 4892 643 0
rnode "BUS[1].t11" 0 82.7233 4624 643 0
rnode "BUS[1].t1" 0 82.7233 4520 643 0
rnode "BUS[1].n7" 0 445.556 4572 643 0
rnode "BUS[1].n8" 0 253.491 4572 1163 0
rnode "BUS[1].t0" 0 82.7233 4304 643 0
rnode "BUS[1].t10" 0 82.7233 4200 643 0
rnode "BUS[1].n9" 0 445.556 4252 643 0
rnode "BUS[1].n10" 0 147.124 4252 1163 0
rnode "BUS[1].t21" 0 82.7233 3984 643 0
rnode "BUS[1].t19" 0 82.7233 3880 643 0
rnode "BUS[1].n11" 0 445.556 3932 643 0
rnode "BUS[1].n12" 0 147.124 3932 1163 0
rnode "BUS[1].t6" 0 82.7233 3664 643 0
rnode "BUS[1].t4" 0 82.7233 3560 643 0
rnode "BUS[1].n13" 0 445.556 3612 643 0
rnode "BUS[1].n14" 0 147.124 3612 1163 0
rnode "BUS[1].t18" 0 82.7233 3344 643 0
rnode "BUS[1].t5" 0 82.7233 3240 643 0
rnode "BUS[1].n15" 0 445.556 3292 643 0
rnode "BUS[1].n16" 0 147.124 3292 1163 0
rnode "BUS[1].t3" 0 82.7233 3024 643 0
rnode "BUS[1].t9" 0 82.7233 2920 643 0
rnode "BUS[1].n17" 0 445.556 2972 643 0
rnode "BUS[1].n18" 0 147.124 2972 1163 0
rnode "BUS[1].t20" 0 82.7233 2704 643 0
rnode "BUS[1].t7" 0 82.7233 2600 643 0
rnode "BUS[1].n19" 0 445.556 2652 643 0
rnode "BUS[1].n20" 0 111.967 2652 1163 0
rnode "BUS[1]" 0 342.701 2480 -136 0
rnode "BUS[1].n21" 0 379.505 2426 1163 0
rnode "swmatrix_Tgate_9.T2" 0 701.569 2542 1225 0
resist "swmatrix_Tgate_9.T2" "BUS[1].n21" 0.043937
resist "BUS[1].n21" "BUS[1].n20" 0.111375
resist "BUS[1].n21" "BUS[1].n5" 0.14175
resist "BUS[1].n20" "BUS[1].n18" 0.36
resist "BUS[1].n18" "BUS[1].n16" 0.36
resist "BUS[1].n16" "BUS[1].n14" 0.36
resist "BUS[1].n14" "BUS[1].n12" 0.36
resist "BUS[1].n12" "BUS[1].n10" 0.36
resist "BUS[1].n10" "BUS[1].n8" 0.36
resist "BUS[1].n4" "BUS[1].n2" 0.36
resist "BUS[1].n3" "BUS[1].t13" 0.4095
resist "BUS[1].n3" "BUS[1].t17" 0.4095
resist "BUS[1].n1" "BUS[1].t12" 0.4095
resist "BUS[1].n1" "BUS[1].t16" 0.4095
resist "BUS[1].n0" "BUS[1].t15" 0.4095
resist "BUS[1].n0" "BUS[1].t14" 0.4095
resist "BUS[1].n6" "BUS[1].t8" 0.455
resist "BUS[1].n6" "BUS[1].t2" 0.455
resist "BUS[1].n7" "BUS[1].t1" 0.455
resist "BUS[1].n7" "BUS[1].t11" 0.455
resist "BUS[1].n9" "BUS[1].t10" 0.455
resist "BUS[1].n9" "BUS[1].t0" 0.455
resist "BUS[1].n11" "BUS[1].t19" 0.455
resist "BUS[1].n11" "BUS[1].t21" 0.455
resist "BUS[1].n13" "BUS[1].t4" 0.455
resist "BUS[1].n13" "BUS[1].t6" 0.455
resist "BUS[1].n15" "BUS[1].t5" 0.455
resist "BUS[1].n15" "BUS[1].t18" 0.455
resist "BUS[1].n17" "BUS[1].t9" 0.455
resist "BUS[1].n17" "BUS[1].t3" 0.455
resist "BUS[1].n19" "BUS[1].t7" 0.455
resist "BUS[1].n19" "BUS[1].t20" 0.455
resist "BUS[1].n5" "BUS[1].n4" 0.846
resist "BUS[1].n21" "BUS[1]" 0.920551
resist "BUS[1].n8" "BUS[1].n7" 14.8563
resist "BUS[1].n10" "BUS[1].n9" 14.8563
resist "BUS[1].n12" "BUS[1].n11" 14.8563
resist "BUS[1].n14" "BUS[1].n13" 14.8563
resist "BUS[1].n16" "BUS[1].n15" 14.8563
resist "BUS[1].n18" "BUS[1].n17" 14.8563
resist "BUS[1].n20" "BUS[1].n19" 14.8563
resist "BUS[1].n4" "BUS[1].n3" 15.0146
resist "BUS[1].n2" "BUS[1].n1" 15.0146
resist "BUS[1].n8" "BUS[1].n6" 15.2163
resist "BUS[1].n2" "BUS[1].n0" 15.3746
resist "BUS[1].n5" "BUS[1].t22" 15.5913
rnode "BUS[8].t2" 0 82.7233 44732 642 0
rnode "BUS[8].t5" 0 82.7233 44628 642 0
rnode "BUS[8].n0" 0 445.515 44680 642 0
rnode "BUS[8].t6" 0 82.7233 45052 642 0
rnode "BUS[8].t7" 0 82.7233 44948 642 0
rnode "BUS[8].n1" 0 442.895 45000 642 0
rnode "BUS[8].n2" 0 259.375 45000 1163 0
rnode "BUS[8].t3" 0 82.7233 45372 642 0
rnode "BUS[8].t4" 0 82.7233 45268 642 0
rnode "BUS[8].n3" 0 442.895 45320 642 0
rnode "BUS[8].n4" 0 218.812 45320 1163 0
rnode "BUS[8].t10" 0 667.322 46156 643 0
rnode "BUS[8].n5" 0 211.39 46072 1163 0
rnode "BUS[8].t8" 0 82.7233 48716 643 0
rnode "BUS[8].t0" 0 82.7233 48612 643 0
rnode "BUS[8].n6" 0 448.134 48664 643 0
rnode "BUS[8].t19" 0 82.7233 48396 643 0
rnode "BUS[8].t15" 0 82.7233 48292 643 0
rnode "BUS[8].n7" 0 445.556 48344 643 0
rnode "BUS[8].n8" 0 253.491 48344 1163 0
rnode "BUS[8].t22" 0 82.7233 48076 643 0
rnode "BUS[8].t16" 0 82.7233 47972 643 0
rnode "BUS[8].n9" 0 445.556 48024 643 0
rnode "BUS[8].n10" 0 147.124 48024 1163 0
rnode "BUS[8].t21" 0 82.7233 47756 643 0
rnode "BUS[8].t18" 0 82.7233 47652 643 0
rnode "BUS[8].n11" 0 445.556 47704 643 0
rnode "BUS[8].n12" 0 147.124 47704 1163 0
rnode "BUS[8].t1" 0 82.7233 47436 643 0
rnode "BUS[8].t20" 0 82.7233 47332 643 0
rnode "BUS[8].n13" 0 445.556 47384 643 0
rnode "BUS[8].n14" 0 147.124 47384 1163 0
rnode "BUS[8].t9" 0 82.7233 47116 643 0
rnode "BUS[8].t14" 0 82.7233 47012 643 0
rnode "BUS[8].n15" 0 445.556 47064 643 0
rnode "BUS[8].n16" 0 147.124 47064 1163 0
rnode "BUS[8].t12" 0 82.7233 46796 643 0
rnode "BUS[8].t11" 0 82.7233 46692 643 0
rnode "BUS[8].n17" 0 445.556 46744 643 0
rnode "BUS[8].n18" 0 147.124 46744 1163 0
rnode "BUS[8].t13" 0 82.7233 46476 643 0
rnode "BUS[8].t17" 0 82.7233 46372 643 0
rnode "BUS[8].n19" 0 445.556 46424 643 0
rnode "BUS[8].n20" 0 111.967 46424 1163 0
rnode "BUS[8]" 0 342.701 46252 -136 0
rnode "BUS[8].n21" 0 379.505 46198 1163 0
rnode "swmatrix_Tgate_3.T2" 0 701.569 46314 1225 0
resist "swmatrix_Tgate_3.T2" "BUS[8].n21" 0.043937
resist "BUS[8].n21" "BUS[8].n20" 0.111375
resist "BUS[8].n21" "BUS[8].n5" 0.14175
resist "BUS[8].n20" "BUS[8].n18" 0.36
resist "BUS[8].n18" "BUS[8].n16" 0.36
resist "BUS[8].n16" "BUS[8].n14" 0.36
resist "BUS[8].n14" "BUS[8].n12" 0.36
resist "BUS[8].n12" "BUS[8].n10" 0.36
resist "BUS[8].n10" "BUS[8].n8" 0.36
resist "BUS[8].n4" "BUS[8].n2" 0.36
resist "BUS[8].n3" "BUS[8].t4" 0.4095
resist "BUS[8].n3" "BUS[8].t3" 0.4095
resist "BUS[8].n1" "BUS[8].t7" 0.4095
resist "BUS[8].n1" "BUS[8].t6" 0.4095
resist "BUS[8].n0" "BUS[8].t5" 0.4095
resist "BUS[8].n0" "BUS[8].t2" 0.4095
resist "BUS[8].n6" "BUS[8].t0" 0.455
resist "BUS[8].n6" "BUS[8].t8" 0.455
resist "BUS[8].n7" "BUS[8].t15" 0.455
resist "BUS[8].n7" "BUS[8].t19" 0.455
resist "BUS[8].n9" "BUS[8].t16" 0.455
resist "BUS[8].n9" "BUS[8].t22" 0.455
resist "BUS[8].n11" "BUS[8].t18" 0.455
resist "BUS[8].n11" "BUS[8].t21" 0.455
resist "BUS[8].n13" "BUS[8].t20" 0.455
resist "BUS[8].n13" "BUS[8].t1" 0.455
resist "BUS[8].n15" "BUS[8].t14" 0.455
resist "BUS[8].n15" "BUS[8].t9" 0.455
resist "BUS[8].n17" "BUS[8].t11" 0.455
resist "BUS[8].n17" "BUS[8].t12" 0.455
resist "BUS[8].n19" "BUS[8].t17" 0.455
resist "BUS[8].n19" "BUS[8].t13" 0.455
resist "BUS[8].n5" "BUS[8].n4" 0.846
resist "BUS[8].n21" "BUS[8]" 0.920551
resist "BUS[8].n8" "BUS[8].n7" 14.8563
resist "BUS[8].n10" "BUS[8].n9" 14.8563
resist "BUS[8].n12" "BUS[8].n11" 14.8563
resist "BUS[8].n14" "BUS[8].n13" 14.8563
resist "BUS[8].n16" "BUS[8].n15" 14.8563
resist "BUS[8].n18" "BUS[8].n17" 14.8563
resist "BUS[8].n20" "BUS[8].n19" 14.8563
resist "BUS[8].n4" "BUS[8].n3" 15.0146
resist "BUS[8].n2" "BUS[8].n1" 15.0146
resist "BUS[8].n8" "BUS[8].n6" 15.2163
resist "BUS[8].n2" "BUS[8].n0" 15.3746
resist "BUS[8].n5" "BUS[8].t10" 15.5913
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VSS" 0 0 180 1404 0
rnode "vss.n0" 0 0 -136 944 0
rnode "vss.n1" 0 0 61952 1697 0
rnode "vss.t86" 0 0 2028 1671 0
rnode "vss.t87" 0 0 2088 1671 0
rnode "vss.n2" 0 0 2320 1697 0
rnode "vss.t62" 0 0 2820 1650 0
rnode "vss.t107" 0 0 2680 1641 0
rnode "vss.n3" 0 0 2732 1615 0
rnode "vss.t332" 0 0 3188 1647 0
rnode "vss.t203" 0 0 4064 1656 0
rnode "vss.t297" 0 0 3960 1656 0
rnode "vss.n4" 0 0 4012 1613 0
rnode "vss.t201" 0 0 4552 1671 0
rnode "vss.t330" 0 0 4801 1671 0
rnode "vss.t146" 0 0 5360 1671 0
rnode "vss.n5" 0 0 5792 1697 0
rnode "vss.n6" 0 0 6096 1697 0
rnode "vss.n7" 0 0 6096 1697 0
rnode "vss.n8" 0 0 6196 944 0
rnode "vss.t250" 0 0 6596 1650 0
rnode "vss.t239" 0 0 6456 1641 0
rnode "vss.n9" 0 0 6508 1615 0
rnode "vss.t126" 0 0 6680 949 0
rnode "vss.t328" 0 0 6964 1647 0
rnode "vss.t184" 0 0 7840 1656 0
rnode "vss.t182" 0 0 7736 1656 0
rnode "vss.n10" 0 0 7788 1613 0
rnode "swmatrix_Tgate_8.nfet_0.vss" 0 -0 8210 642 0
rnode "vss.t186" 0 0 8328 1671 0
rnode "vss.n11" 0 0 8560 1697 0
rnode "vss.t302" 0 0 9060 1650 0
rnode "vss.t210" 0 0 8920 1641 0
rnode "vss.n12" 0 0 8972 1615 0
rnode "vss.t34" 0 0 9428 1647 0
rnode "vss.t148" 0 0 10304 1656 0
rnode "vss.t160" 0 0 10200 1656 0
rnode "vss.n13" 0 0 10252 1613 0
rnode "vss.t150" 0 0 10792 1671 0
rnode "vss.t30" 0 0 11041 1671 0
rnode "vss.t47" 0 0 11600 1671 0
rnode "vss.n14" 0 0 12032 1697 0
rnode "vss.n15" 0 0 12336 1697 0
rnode "vss.n16" 0 0 12336 1697 0
rnode "vss.n17" 0 0 12436 944 0
rnode "vss.t43" 0 0 12836 1650 0
rnode "vss.t324" 0 0 12696 1641 0
rnode "vss.n18" 0 0 12748 1615 0
rnode "vss.t263" 0 0 12920 949 0
rnode "vss.t32" 0 0 13204 1647 0
rnode "vss.t26" 0 0 14080 1656 0
rnode "vss.t372" 0 0 13976 1656 0
rnode "vss.n19" 0 0 14028 1613 0
rnode "swmatrix_Tgate_4.nfet_0.vss" 0 -0 14450 642 0
rnode "vss.t24" 0 0 14568 1671 0
rnode "vss.n20" 0 0 14800 1697 0
rnode "vss.t222" 0 0 15300 1650 0
rnode "vss.t192" 0 0 15160 1641 0
rnode "vss.n21" 0 0 15212 1615 0
rnode "vss.t349" 0 0 15668 1647 0
rnode "vss.t83" 0 0 16544 1656 0
rnode "vss.t94" 0 0 16440 1656 0
rnode "vss.n22" 0 0 16492 1613 0
rnode "vss.t81" 0 0 17032 1671 0
rnode "vss.t400" 0 0 17281 1671 0
rnode "vss.t79" 0 0 17840 1671 0
rnode "vss.n23" 0 0 18272 1697 0
rnode "vss.n24" 0 0 18576 1697 0
rnode "vss.n25" 0 0 18576 1697 0
rnode "vss.n26" 0 0 18676 944 0
rnode "vss.t132" 0 0 19076 1650 0
rnode "vss.t243" 0 0 18936 1641 0
rnode "vss.n27" 0 0 18988 1615 0
rnode "vss.t364" 0 0 19160 949 0
rnode "vss.t402" 0 0 19444 1647 0
rnode "vss.t55" 0 0 20320 1656 0
rnode "vss.t396" 0 0 20216 1656 0
rnode "vss.n28" 0 0 20268 1613 0
rnode "swmatrix_Tgate_7.nfet_0.vss" 0 -0 20690 642 0
rnode "vss.t53" 0 0 20808 1671 0
rnode "vss.n29" 0 0 21040 1697 0
rnode "vss.t195" 0 0 21540 1650 0
rnode "vss.t237" 0 0 21400 1641 0
rnode "vss.n30" 0 0 21452 1615 0
rnode "vss.t144" 0 0 21908 1647 0
rnode "vss.t38" 0 0 22784 1656 0
rnode "vss.t135" 0 0 22680 1656 0
rnode "vss.n31" 0 0 22732 1613 0
rnode "vss.t36" 0 0 23272 1671 0
rnode "vss.t199" 0 0 23521 1671 0
rnode "vss.t77" 0 0 24080 1671 0
rnode "vss.n32" 0 0 24512 1697 0
rnode "vss.n33" 0 0 24816 1697 0
rnode "vss.n34" 0 0 24816 1697 0
rnode "vss.n35" 0 0 24916 944 0
rnode "vss.t299" 0 0 25316 1650 0
rnode "vss.t241" 0 0 25176 1641 0
rnode "vss.n36" 0 0 25228 1615 0
rnode "vss.t117" 0 0 25400 949 0
rnode "vss.t197" 0 0 25684 1647 0
rnode "vss.t307" 0 0 26560 1656 0
rnode "vss.t382" 0 0 26456 1656 0
rnode "vss.n37" 0 0 26508 1613 0
rnode "swmatrix_Tgate_5.nfet_0.vss" 0 -0 26930 642 0
rnode "vss.t305" 0 0 27048 1671 0
rnode "vss.n38" 0 0 27280 1697 0
rnode "vss.t92" 0 0 27780 1650 0
rnode "vss.t212" 0 0 27640 1641 0
rnode "vss.n39" 0 0 27692 1615 0
rnode "vss.t172" 0 0 28148 1647 0
rnode "vss.t247" 0 0 29024 1656 0
rnode "vss.t59" 0 0 28920 1656 0
rnode "vss.n40" 0 0 28972 1613 0
rnode "vss.t245" 0 0 29512 1671 0
rnode "vss.t128" 0 0 29761 1671 0
rnode "vss.t85" 0 0 30320 1671 0
rnode "vss.n41" 0 0 30752 1697 0
rnode "vss.n42" 0 0 31056 1697 0
rnode "vss.n43" 0 0 31056 1697 0
rnode "vss.n44" 0 0 31156 944 0
rnode "vss.t99" 0 0 31556 1650 0
rnode "vss.t409" 0 0 31416 1641 0
rnode "vss.n45" 0 0 31468 1615 0
rnode "vss.t280" 0 0 31640 949 0
rnode "vss.t130" 0 0 31924 1647 0
rnode "vss.t254" 0 0 32800 1656 0
rnode "vss.t230" 0 0 32696 1656 0
rnode "vss.n46" 0 0 32748 1613 0
rnode "swmatrix_Tgate_6.nfet_0.vss" 0 -0 33170 642 0
rnode "vss.t256" 0 0 33288 1671 0
rnode "vss.n47" 0 0 33520 1697 0
rnode "vss.t157" 0 0 34020 1650 0
rnode "vss.t190" 0 0 33880 1641 0
rnode "vss.n48" 0 0 33932 1615 0
rnode "vss.t289" 0 0 34388 1647 0
rnode "vss.t357" 0 0 35264 1656 0
rnode "vss.t57" 0 0 35160 1656 0
rnode "vss.n49" 0 0 35212 1613 0
rnode "vss.t359" 0 0 35752 1671 0
rnode "vss.t216" 0 0 36001 1671 0
rnode "vss.t266" 0 0 36560 1671 0
rnode "vss.n50" 0 0 36992 1697 0
rnode "vss.n51" 0 0 37296 1697 0
rnode "vss.n52" 0 0 37296 1697 0
rnode "vss.n53" 0 0 37396 944 0
rnode "vss.t228" 0 0 37796 1650 0
rnode "vss.t218" 0 0 37656 1641 0
rnode "vss.n54" 0 0 37708 1615 0
rnode "vss.t387" 0 0 37880 949 0
rnode "vss.t214" 0 0 38164 1647 0
rnode "vss.t139" 0 0 39040 1656 0
rnode "vss.t252" 0 0 38936 1656 0
rnode "vss.n55" 0 0 38988 1613 0
rnode "swmatrix_Tgate_0.nfet_0.vss" 0 -0 39410 642 0
rnode "vss.t137" 0 0 39528 1671 0
rnode "vss.n56" 0 0 39760 1697 0
rnode "vss.t293" 0 0 40260 1650 0
rnode "vss.t235" 0 0 40120 1641 0
rnode "vss.n57" 0 0 40172 1615 0
rnode "vss.t152" 0 0 40628 1647 0
rnode "vss.t287" 0 0 41504 1656 0
rnode "vss.t225" 0 0 41400 1656 0
rnode "vss.n58" 0 0 41452 1613 0
rnode "vss.t285" 0 0 41992 1671 0
rnode "vss.t272" 0 0 42241 1671 0
rnode "vss.t398" 0 0 42800 1671 0
rnode "vss.n59" 0 0 43232 1697 0
rnode "vss.n60" 0 0 43536 1697 0
rnode "vss.n61" 0 0 43536 1697 0
rnode "vss.n62" 0 0 43636 944 0
rnode "vss.t110" 0 0 44036 1650 0
rnode "vss.t49" 0 0 43896 1641 0
rnode "vss.n63" 0 0 43948 1615 0
rnode "vss.t16" 0 0 44120 949 0
rnode "vss.t274" 0 0 44404 1647 0
rnode "vss.t10" 0 0 45280 1656 0
rnode "vss.t188" 0 0 45176 1656 0
rnode "vss.n64" 0 0 45228 1613 0
rnode "swmatrix_Tgate_3.nfet_0.vss" 0 -0 45650 642 0
rnode "vss.t8" 0 0 45768 1671 0
rnode "vss.n65" 0 0 46000 1697 0
rnode "vss.t318" 0 0 46500 1650 0
rnode "vss.t28" 0 0 46360 1641 0
rnode "vss.n66" 0 0 46412 1615 0
rnode "vss.t155" 0 0 46868 1647 0
rnode "vss.t168" 0 0 47744 1656 0
rnode "vss.t220" 0 0 47640 1656 0
rnode "vss.n67" 0 0 47692 1613 0
rnode "vss.t170" 0 0 48232 1671 0
rnode "vss.t322" 0 0 48481 1671 0
rnode "vss.t309" 0 0 49040 1671 0
rnode "vss.n68" 0 0 49472 1697 0
rnode "vss.n69" 0 0 49776 1697 0
rnode "vss.n70" 0 0 49776 1697 0
rnode "vss.n71" 0 0 49876 944 0
rnode "vss.t103" 0 0 50276 1650 0
rnode "vss.t326" 0 0 50136 1641 0
rnode "vss.n72" 0 0 50188 1615 0
rnode "vss.t379" 0 0 50360 949 0
rnode "vss.t320" 0 0 50644 1647 0
rnode "vss.t164" 0 0 51520 1656 0
rnode "vss.t51" 0 0 51416 1656 0
rnode "vss.n73" 0 0 51468 1613 0
rnode "swmatrix_Tgate_1.nfet_0.vss" 0 -0 51890 642 0
rnode "vss.t162" 0 0 52008 1671 0
rnode "vss.n74" 0 0 52240 1697 0
rnode "vss.t205" 0 0 52740 1650 0
rnode "vss.t208" 0 0 52600 1641 0
rnode "vss.n75" 0 0 52652 1615 0
rnode "vss.t166" 0 0 53108 1647 0
rnode "vss.t268" 0 0 53984 1656 0
rnode "vss.t40" 0 0 53880 1656 0
rnode "vss.n76" 0 0 53932 1613 0
rnode "vss.t270" 0 0 54472 1671 0
rnode "vss.t6" 0 0 54721 1671 0
rnode "vss.t141" 0 0 55280 1671 0
rnode "vss.n77" 0 0 55712 1697 0
rnode "vss.n78" 0 0 56016 1697 0
rnode "vss.n79" 0 0 56016 1697 0
rnode "vss.n80" 0 0 56116 944 0
rnode "vss.t353" 0 0 56516 1650 0
rnode "vss.t315" 0 0 56376 1641 0
rnode "vss.n81" 0 0 56428 1615 0
rnode "vss.t73" 0 0 56600 949 0
rnode "vss.t4" 0 0 56884 1647 0
rnode "vss.t66" 0 0 57760 1656 0
rnode "vss.t174" 0 0 57656 1656 0
rnode "vss.n82" 0 0 57708 1613 0
rnode "swmatrix_Tgate_2.nfet_0.vss" 0 -0 58130 642 0
rnode "vss.t64" 0 0 58248 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" 0 0 58664 1453 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" 0 0 56200 1453 0
rnode "vss.t314" 0 0 56316 1641 0
rnode "vss.t72" 0 0 56540 949 0
rnode "vss.t352" 0 0 56576 1650 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 56656 1167 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" 0 0 49960 1453 0
rnode "vss.t325" 0 0 50076 1641 0
rnode "vss.t378" 0 0 50300 949 0
rnode "vss.t102" 0 0 50336 1650 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 50416 1167 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" 0 0 43720 1453 0
rnode "vss.t48" 0 0 43836 1641 0
rnode "vss.t15" 0 0 44060 949 0
rnode "vss.t109" 0 0 44096 1650 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 44176 1167 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" 0 0 37480 1453 0
rnode "vss.t217" 0 0 37596 1641 0
rnode "vss.t386" 0 0 37820 949 0
rnode "vss.t227" 0 0 37856 1650 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 37936 1167 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" 0 0 31240 1453 0
rnode "vss.t408" 0 0 31356 1641 0
rnode "vss.t279" 0 0 31580 949 0
rnode "vss.t98" 0 0 31616 1650 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 31696 1167 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" 0 0 25000 1453 0
rnode "vss.t240" 0 0 25116 1641 0
rnode "vss.t116" 0 0 25340 949 0
rnode "vss.t298" 0 0 25376 1650 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 25456 1167 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" 0 0 18760 1453 0
rnode "vss.t242" 0 0 18876 1641 0
rnode "vss.t363" 0 0 19100 949 0
rnode "vss.t131" 0 0 19136 1650 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 19216 1167 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" 0 0 12520 1453 0
rnode "vss.t323" 0 0 12636 1641 0
rnode "vss.t262" 0 0 12860 949 0
rnode "vss.t42" 0 0 12896 1650 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 12976 1167 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" 0 0 6280 1453 0
rnode "vss.t238" 0 0 6396 1641 0
rnode "vss.t125" 0 0 6620 949 0
rnode "vss.t249" 0 0 6656 1650 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 6736 1167 0
rnode "vss.n83" 0 0 2116 -639 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" 0 0 2504 1453 0
rnode "vss.t106" 0 0 2620 1641 0
rnode "vss.t61" 0 0 2880 1650 0
rnode "vss.t331" 0 0 3248 1647 0
rnode "vss.t176" 0 0 3416 1647 0
rnode "vss.t60" 0 0 3640 1647 0
rnode "vss.t296" 0 0 3900 1656 0
rnode "vss.t202" 0 0 4124 1656 0
rnode "vss.t200" 0 0 4492 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" 0 0 4744 1453 0
rnode "vss.t329" 0 0 4861 1671 0
rnode "vss.t12" 0 0 5045 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 0 0 5304 1453 0
rnode "vss.t145" 0 0 5420 1671 0
rnode "vss.n84" 0 0 5704 697 0
rnode "vss.n85" 0 0 5704 105 0
rnode "vss.n86" 0 0 6890 1310 0
rnode "vss.t327" 0 0 7024 1647 0
rnode "vss.t122" 0 0 7160 642 0
rnode "vss.t95" 0 0 7192 1647 0
rnode "vss.t120" 0 0 7320 642 0
rnode "vss.t248" 0 0 7416 1647 0
rnode "vss.t124" 0 0 7480 642 0
rnode "vss.t121" 0 0 7640 642 0
rnode "vss.t181" 0 0 7676 1656 0
rnode "vss.t119" 0 0 7800 642 0
rnode "vss.t183" 0 0 7900 1656 0
rnode "vss.t123" 0 0 7960 642 0
rnode "vss.n87" 0 0 8210 642 0
rnode "vss.t185" 0 0 8268 1671 0
rnode "vss.n88" 0 0 8448 -639 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" 0 0 8744 1453 0
rnode "vss.t209" 0 0 8860 1641 0
rnode "vss.t301" 0 0 9120 1650 0
rnode "vss.t33" 0 0 9488 1647 0
rnode "vss.t175" 0 0 9656 1647 0
rnode "vss.t303" 0 0 9880 1647 0
rnode "vss.t159" 0 0 10140 1656 0
rnode "vss.t147" 0 0 10364 1656 0
rnode "vss.t149" 0 0 10732 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" 0 0 10984 1453 0
rnode "vss.t29" 0 0 11101 1671 0
rnode "vss.t13" 0 0 11285 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 0 0 11544 1453 0
rnode "vss.t46" 0 0 11660 1671 0
rnode "vss.n89" 0 0 11990 697 0
rnode "vss.n90" 0 0 11990 105 0
rnode "vss.n91" 0 0 13130 1310 0
rnode "vss.t31" 0 0 13264 1647 0
rnode "vss.t261" 0 0 13400 642 0
rnode "vss.t403" 0 0 13432 1647 0
rnode "vss.t257" 0 0 13560 642 0
rnode "vss.t41" 0 0 13656 1647 0
rnode "vss.t264" 0 0 13720 642 0
rnode "vss.t260" 0 0 13880 642 0
rnode "vss.t371" 0 0 13916 1656 0
rnode "vss.t259" 0 0 14040 642 0
rnode "vss.t25" 0 0 14140 1656 0
rnode "vss.t258" 0 0 14200 642 0
rnode "vss.n92" 0 0 14450 642 0
rnode "vss.t23" 0 0 14508 1671 0
rnode "vss.n93" 0 0 14688 -639 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" 0 0 14984 1453 0
rnode "vss.t191" 0 0 15100 1641 0
rnode "vss.t221" 0 0 15360 1650 0
rnode "vss.t348" 0 0 15728 1647 0
rnode "vss.t96" 0 0 15896 1647 0
rnode "vss.t223" 0 0 16120 1647 0
rnode "vss.t93" 0 0 16380 1656 0
rnode "vss.t82" 0 0 16604 1656 0
rnode "vss.t80" 0 0 16972 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" 0 0 17224 1453 0
rnode "vss.t399" 0 0 17341 1671 0
rnode "vss.t347" 0 0 17525 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 0 0 17784 1453 0
rnode "vss.t78" 0 0 17900 1671 0
rnode "vss.n94" 0 0 18230 697 0
rnode "vss.n95" 0 0 18230 105 0
rnode "vss.n96" 0 0 19370 1310 0
rnode "vss.t401" 0 0 19504 1647 0
rnode "vss.t366" 0 0 19640 642 0
rnode "vss.t75" 0 0 19672 1647 0
rnode "vss.t365" 0 0 19800 642 0
rnode "vss.t133" 0 0 19896 1647 0
rnode "vss.t369" 0 0 19960 642 0
rnode "vss.t367" 0 0 20120 642 0
rnode "vss.t395" 0 0 20156 1656 0
rnode "vss.t362" 0 0 20280 642 0
rnode "vss.t54" 0 0 20380 1656 0
rnode "vss.t368" 0 0 20440 642 0
rnode "vss.n97" 0 0 20690 642 0
rnode "vss.t52" 0 0 20748 1671 0
rnode "vss.n98" 0 0 20928 -639 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" 0 0 21224 1453 0
rnode "vss.t236" 0 0 21340 1641 0
rnode "vss.t194" 0 0 21600 1650 0
rnode "vss.t143" 0 0 21968 1647 0
rnode "vss.t153" 0 0 22136 1647 0
rnode "vss.t193" 0 0 22360 1647 0
rnode "vss.t134" 0 0 22620 1656 0
rnode "vss.t37" 0 0 22844 1656 0
rnode "vss.t35" 0 0 23212 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" 0 0 23464 1453 0
rnode "vss.t198" 0 0 23581 1671 0
rnode "vss.t11" 0 0 23765 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 0 0 24024 1453 0
rnode "vss.t76" 0 0 24140 1671 0
rnode "vss.n99" 0 0 24470 697 0
rnode "vss.n100" 0 0 24470 105 0
rnode "vss.n101" 0 0 25610 1310 0
rnode "vss.t196" 0 0 25744 1647 0
rnode "vss.t111" 0 0 25880 642 0
rnode "vss.t275" 0 0 25912 1647 0
rnode "vss.t118" 0 0 26040 642 0
rnode "vss.t300" 0 0 26136 1647 0
rnode "vss.t115" 0 0 26200 642 0
rnode "vss.t113" 0 0 26360 642 0
rnode "vss.t381" 0 0 26396 1656 0
rnode "vss.t112" 0 0 26520 642 0
rnode "vss.t306" 0 0 26620 1656 0
rnode "vss.t114" 0 0 26680 642 0
rnode "vss.n102" 0 0 26930 642 0
rnode "vss.t304" 0 0 26988 1671 0
rnode "vss.n103" 0 0 27168 -639 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" 0 0 27464 1453 0
rnode "vss.t211" 0 0 27580 1641 0
rnode "vss.t91" 0 0 27840 1650 0
rnode "vss.t171" 0 0 28208 1647 0
rnode "vss.t44" 0 0 28376 1647 0
rnode "vss.t90" 0 0 28600 1647 0
rnode "vss.t58" 0 0 28860 1656 0
rnode "vss.t246" 0 0 29084 1656 0
rnode "vss.t244" 0 0 29452 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" 0 0 29704 1453 0
rnode "vss.t127" 0 0 29821 1671 0
rnode "vss.t361" 0 0 30005 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 0 0 30264 1453 0
rnode "vss.t84" 0 0 30380 1671 0
rnode "vss.n104" 0 0 30710 697 0
rnode "vss.n105" 0 0 30710 105 0
rnode "vss.n106" 0 0 31850 1310 0
rnode "vss.t129" 0 0 31984 1647 0
rnode "vss.t277" 0 0 32120 642 0
rnode "vss.t231" 0 0 32152 1647 0
rnode "vss.t283" 0 0 32280 642 0
rnode "vss.t97" 0 0 32376 1647 0
rnode "vss.t278" 0 0 32440 642 0
rnode "vss.t276" 0 0 32600 642 0
rnode "vss.t229" 0 0 32636 1656 0
rnode "vss.t282" 0 0 32760 642 0
rnode "vss.t253" 0 0 32860 1656 0
rnode "vss.t281" 0 0 32920 642 0
rnode "vss.n107" 0 0 33170 642 0
rnode "vss.t255" 0 0 33228 1671 0
rnode "vss.n108" 0 0 33408 -639 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" 0 0 33704 1453 0
rnode "vss.t189" 0 0 33820 1641 0
rnode "vss.t156" 0 0 34080 1650 0
rnode "vss.t288" 0 0 34448 1647 0
rnode "vss.t310" 0 0 34616 1647 0
rnode "vss.t158" 0 0 34840 1647 0
rnode "vss.t56" 0 0 35100 1656 0
rnode "vss.t356" 0 0 35324 1656 0
rnode "vss.t358" 0 0 35692 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" 0 0 35944 1453 0
rnode "vss.t215" 0 0 36061 1671 0
rnode "vss.t360" 0 0 36245 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 0 0 36504 1453 0
rnode "vss.t265" 0 0 36620 1671 0
rnode "vss.n109" 0 0 36950 697 0
rnode "vss.n110" 0 0 36950 105 0
rnode "vss.n111" 0 0 38090 1310 0
rnode "vss.t213" 0 0 38224 1647 0
rnode "vss.t392" 0 0 38360 642 0
rnode "vss.t142" 0 0 38392 1647 0
rnode "vss.t390" 0 0 38520 642 0
rnode "vss.t226" 0 0 38616 1647 0
rnode "vss.t385" 0 0 38680 642 0
rnode "vss.t391" 0 0 38840 642 0
rnode "vss.t251" 0 0 38876 1656 0
rnode "vss.t389" 0 0 39000 642 0
rnode "vss.t138" 0 0 39100 1656 0
rnode "vss.t388" 0 0 39160 642 0
rnode "vss.n112" 0 0 39410 642 0
rnode "vss.t136" 0 0 39468 1671 0
rnode "vss.n113" 0 0 39648 -639 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" 0 0 39944 1453 0
rnode "vss.t234" 0 0 40060 1641 0
rnode "vss.t292" 0 0 40320 1650 0
rnode "vss.t151" 0 0 40688 1647 0
rnode "vss.t14" 0 0 40856 1647 0
rnode "vss.t291" 0 0 41080 1647 0
rnode "vss.t224" 0 0 41340 1656 0
rnode "vss.t286" 0 0 41564 1656 0
rnode "vss.t284" 0 0 41932 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" 0 0 42184 1453 0
rnode "vss.t271" 0 0 42301 1671 0
rnode "vss.t354" 0 0 42485 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 0 0 42744 1453 0
rnode "vss.t397" 0 0 42860 1671 0
rnode "vss.n114" 0 0 43190 697 0
rnode "vss.n115" 0 0 43190 105 0
rnode "vss.n116" 0 0 44330 1310 0
rnode "vss.t273" 0 0 44464 1647 0
rnode "vss.t20" 0 0 44600 642 0
rnode "vss.t45" 0 0 44632 1647 0
rnode "vss.t17" 0 0 44760 642 0
rnode "vss.t108" 0 0 44856 1647 0
rnode "vss.t22" 0 0 44920 642 0
rnode "vss.t21" 0 0 45080 642 0
rnode "vss.t187" 0 0 45116 1656 0
rnode "vss.t19" 0 0 45240 642 0
rnode "vss.t9" 0 0 45340 1656 0
rnode "vss.t18" 0 0 45400 642 0
rnode "vss.n117" 0 0 45650 642 0
rnode "vss.t7" 0 0 45708 1671 0
rnode "vss.n118" 0 0 45888 -639 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" 0 0 46184 1453 0
rnode "vss.t27" 0 0 46300 1641 0
rnode "vss.t317" 0 0 46560 1650 0
rnode "vss.t154" 0 0 46928 1647 0
rnode "vss.t370" 0 0 47096 1647 0
rnode "vss.t316" 0 0 47320 1647 0
rnode "vss.t219" 0 0 47580 1656 0
rnode "vss.t167" 0 0 47804 1656 0
rnode "vss.t169" 0 0 48172 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" 0 0 48424 1453 0
rnode "vss.t321" 0 0 48541 1671 0
rnode "vss.t345" 0 0 48725 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 0 0 48984 1453 0
rnode "vss.t308" 0 0 49100 1671 0
rnode "vss.n119" 0 0 49430 697 0
rnode "vss.n120" 0 0 49430 105 0
rnode "vss.n121" 0 0 50570 1310 0
rnode "vss.t319" 0 0 50704 1647 0
rnode "vss.t373" 0 0 50840 642 0
rnode "vss.t100" 0 0 50872 1647 0
rnode "vss.t380" 0 0 51000 642 0
rnode "vss.t101" 0 0 51096 1647 0
rnode "vss.t377" 0 0 51160 642 0
rnode "vss.t375" 0 0 51320 642 0
rnode "vss.t50" 0 0 51356 1656 0
rnode "vss.t374" 0 0 51480 642 0
rnode "vss.t163" 0 0 51580 1656 0
rnode "vss.t376" 0 0 51640 642 0
rnode "vss.n122" 0 0 51890 642 0
rnode "vss.t161" 0 0 51948 1671 0
rnode "vss.n123" 0 0 52128 -639 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" 0 0 52424 1453 0
rnode "vss.t207" 0 0 52540 1641 0
rnode "vss.t204" 0 0 52800 1650 0
rnode "vss.t165" 0 0 53168 1647 0
rnode "vss.t290" 0 0 53336 1647 0
rnode "vss.t206" 0 0 53560 1647 0
rnode "vss.t39" 0 0 53820 1656 0
rnode "vss.t267" 0 0 54044 1656 0
rnode "vss.t269" 0 0 54412 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" 0 0 54664 1453 0
rnode "vss.t5" 0 0 54781 1671 0
rnode "vss.t344" 0 0 54965 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 0 0 55224 1453 0
rnode "vss.t140" 0 0 55340 1671 0
rnode "vss.n124" 0 0 55670 697 0
rnode "vss.n125" 0 0 55670 105 0
rnode "vss.n126" 0 0 56810 1310 0
rnode "vss.t3" 0 0 56944 1647 0
rnode "vss.t69" 0 0 57080 642 0
rnode "vss.t350" 0 0 57112 1647 0
rnode "vss.t74" 0 0 57240 642 0
rnode "vss.t351" 0 0 57336 1647 0
rnode "vss.t71" 0 0 57400 642 0
rnode "vss.t68" 0 0 57560 642 0
rnode "vss.t173" 0 0 57596 1656 0
rnode "vss.t67" 0 0 57720 642 0
rnode "vss.t65" 0 0 57820 1656 0
rnode "vss.t70" 0 0 57880 642 0
rnode "vss.n127" 0 0 58130 642 0
rnode "vss.t63" 0 0 58188 1671 0
rnode "vss.t104" 0 0 58780 1641 0
rnode "vss.t312" 0 0 59040 1650 0
rnode "vss.t393" 0 0 59408 1647 0
rnode "vss.t343" 0 0 59576 1647 0
rnode "vss.t311" 0 0 59800 1647 0
rnode "vss.t406" 0 0 60060 1656 0
rnode "vss.t179" 0 0 60284 1656 0
rnode "vss.t177" 0 0 60652 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" 0 0 60904 1453 0
rnode "vss.t232" 0 0 61021 1671 0
rnode "vss.t355" 0 0 61205 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 0 0 61464 1453 0
rnode "vss.t294" 0 0 61580 1671 0
rnode "vss.n128" 0 0 61666 1552 0
rnode "vss.n129" 0 0 58368 -639 0
rnode "vss.n130" 0 0 58480 1697 0
rnode "vss.t313" 0 0 58980 1650 0
rnode "vss.t105" 0 0 58840 1641 0
rnode "vss.n131" 0 0 58892 1615 0
rnode "vss.t394" 0 0 59348 1647 0
rnode "vss.t180" 0 0 60224 1656 0
rnode "vss.t407" 0 0 60120 1656 0
rnode "vss.n132" 0 0 60172 1613 0
rnode "vss.t178" 0 0 60712 1671 0
rnode "vss.t233" 0 0 60961 1671 0
rnode "vss.t295" 0 0 61520 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" 0 0 61956 1380 0
rnode "vss.n133" 0 0 61948 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0 0 61620 1380 0
rnode "vss.n134" 0 0 61468 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" 0 0 61116 1380 0
rnode "vss.n135" 0 0 60909 1560 0
rnode "vss.n136" 0 0 60764 1560 0
rnode "vss.n137" 0 0 60172 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" 0 0 59716 1380 0
rnode "vss.n138" 0 0 59296 1560 0
rnode "vss.n139" 0 0 58892 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" 0 0 58484 1380 0
rnode "vss.n140" 0 0 58476 1560 0
rnode "vss.n141" 0 0 58300 1560 0
rnode "vss.n142" 0 0 58130 1250 0
rnode "vss.n143" 0 0 57708 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" 0 0 57252 1380 0
rnode "vss.n144" 0 0 56832 1560 0
rnode "vss.n145" 0 0 56652 1060 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0 0 56500 1240 0
rnode "vss.n146" 0 0 56428 1560 0
rnode "swmatrix_Tgate_2.VSS" 0 0 56425 1344 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VSS" 0 0 56340 1404 0
rnode "vss.n147" 0 0 56116 1060 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0 0 56112 1240 0
rnode "vss.n148" 0 0 56025 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" 0 0 56020 1380 0
rnode "vss.n149" 0 0 55987 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VSS" 0 0 55860 1446 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" 0 0 55716 1380 0
rnode "vss.n150" 0 0 55708 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0 0 55380 1380 0
rnode "vss.n151" 0 0 55228 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" 0 0 54876 1380 0
rnode "vss.n152" 0 0 54669 1560 0
rnode "vss.n153" 0 0 54524 1560 0
rnode "vss.n154" 0 0 53932 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" 0 0 53476 1380 0
rnode "vss.n155" 0 0 53056 1560 0
rnode "vss.n156" 0 0 52652 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" 0 0 52244 1380 0
rnode "vss.n157" 0 0 52236 1560 0
rnode "vss.n158" 0 0 52060 1560 0
rnode "vss.n159" 0 0 51890 1250 0
rnode "vss.n160" 0 0 51468 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" 0 0 51012 1380 0
rnode "vss.n161" 0 0 50592 1560 0
rnode "vss.n162" 0 0 50412 1060 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0 0 50260 1240 0
rnode "vss.n163" 0 0 50188 1560 0
rnode "swmatrix_Tgate_1.VSS" 0 0 50185 1344 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VSS" 0 0 50100 1404 0
rnode "vss.n164" 0 0 49876 1060 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0 0 49872 1240 0
rnode "vss.n165" 0 0 49785 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" 0 0 49780 1380 0
rnode "vss.n166" 0 0 49747 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VSS" 0 0 49620 1446 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" 0 0 49476 1380 0
rnode "vss.n167" 0 0 49468 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0 0 49140 1380 0
rnode "vss.n168" 0 0 48988 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" 0 0 48636 1380 0
rnode "vss.n169" 0 0 48429 1560 0
rnode "vss.n170" 0 0 48284 1560 0
rnode "vss.n171" 0 0 47692 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" 0 0 47236 1380 0
rnode "vss.n172" 0 0 46816 1560 0
rnode "vss.n173" 0 0 46412 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" 0 0 46004 1380 0
rnode "vss.n174" 0 0 45996 1560 0
rnode "vss.n175" 0 0 45820 1560 0
rnode "vss.n176" 0 0 45650 1250 0
rnode "vss.n177" 0 0 45228 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" 0 0 44772 1380 0
rnode "vss.n178" 0 0 44352 1560 0
rnode "vss.n179" 0 0 44172 1060 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0 0 44020 1240 0
rnode "vss.n180" 0 0 43948 1560 0
rnode "swmatrix_Tgate_3.VSS" 0 0 43945 1344 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VSS" 0 0 43860 1404 0
rnode "vss.n181" 0 0 43636 1060 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0 0 43632 1240 0
rnode "vss.n182" 0 0 43545 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" 0 0 43540 1380 0
rnode "vss.n183" 0 0 43507 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VSS" 0 0 43380 1446 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" 0 0 43236 1380 0
rnode "vss.n184" 0 0 43228 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0 0 42900 1380 0
rnode "vss.n185" 0 0 42748 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" 0 0 42396 1380 0
rnode "vss.n186" 0 0 42189 1560 0
rnode "vss.n187" 0 0 42044 1560 0
rnode "vss.n188" 0 0 41452 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" 0 0 40996 1380 0
rnode "vss.n189" 0 0 40576 1560 0
rnode "vss.n190" 0 0 40172 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" 0 0 39764 1380 0
rnode "vss.n191" 0 0 39756 1560 0
rnode "vss.n192" 0 0 39580 1560 0
rnode "vss.n193" 0 0 39410 1250 0
rnode "vss.n194" 0 0 38988 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" 0 0 38532 1380 0
rnode "vss.n195" 0 0 38112 1560 0
rnode "vss.n196" 0 0 37932 1060 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0 0 37780 1240 0
rnode "vss.n197" 0 0 37708 1560 0
rnode "swmatrix_Tgate_0.VSS" 0 0 37705 1344 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VSS" 0 0 37620 1404 0
rnode "vss.n198" 0 0 37396 1060 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0 0 37392 1240 0
rnode "vss.n199" 0 0 37305 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" 0 0 37300 1380 0
rnode "vss.n200" 0 0 37267 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VSS" 0 0 37140 1446 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" 0 0 36996 1380 0
rnode "vss.n201" 0 0 36988 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0 0 36660 1380 0
rnode "vss.n202" 0 0 36508 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" 0 0 36156 1380 0
rnode "vss.n203" 0 0 35949 1560 0
rnode "vss.n204" 0 0 35804 1560 0
rnode "vss.n205" 0 0 35212 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" 0 0 34756 1380 0
rnode "vss.n206" 0 0 34336 1560 0
rnode "vss.n207" 0 0 33932 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" 0 0 33524 1380 0
rnode "vss.n208" 0 0 33516 1560 0
rnode "vss.n209" 0 0 33340 1560 0
rnode "vss.n210" 0 0 33170 1250 0
rnode "vss.n211" 0 0 32748 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" 0 0 32292 1380 0
rnode "vss.n212" 0 0 31872 1560 0
rnode "vss.n213" 0 0 31692 1060 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0 0 31540 1240 0
rnode "vss.n214" 0 0 31468 1560 0
rnode "swmatrix_Tgate_6.VSS" 0 0 31465 1344 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VSS" 0 0 31380 1404 0
rnode "vss.n215" 0 0 31156 1060 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0 0 31152 1240 0
rnode "vss.n216" 0 0 31065 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" 0 0 31060 1380 0
rnode "vss.n217" 0 0 31027 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VSS" 0 0 30900 1446 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" 0 0 30756 1380 0
rnode "vss.n218" 0 0 30748 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0 0 30420 1380 0
rnode "vss.n219" 0 0 30268 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" 0 0 29916 1380 0
rnode "vss.n220" 0 0 29709 1560 0
rnode "vss.n221" 0 0 29564 1560 0
rnode "vss.n222" 0 0 28972 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" 0 0 28516 1380 0
rnode "vss.n223" 0 0 28096 1560 0
rnode "vss.n224" 0 0 27692 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" 0 0 27284 1380 0
rnode "vss.n225" 0 0 27276 1560 0
rnode "vss.n226" 0 0 27100 1560 0
rnode "vss.n227" 0 0 26930 1250 0
rnode "vss.n228" 0 0 26508 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" 0 0 26052 1380 0
rnode "vss.n229" 0 0 25632 1560 0
rnode "vss.n230" 0 0 25452 1060 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0 0 25300 1240 0
rnode "vss.n231" 0 0 25228 1560 0
rnode "swmatrix_Tgate_5.VSS" 0 0 25225 1344 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VSS" 0 0 25140 1404 0
rnode "vss.n232" 0 0 24916 1060 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0 0 24912 1240 0
rnode "vss.n233" 0 0 24825 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" 0 0 24820 1380 0
rnode "vss.n234" 0 0 24787 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VSS" 0 0 24660 1446 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" 0 0 24516 1380 0
rnode "vss.n235" 0 0 24508 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0 0 24180 1380 0
rnode "vss.n236" 0 0 24028 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" 0 0 23676 1380 0
rnode "vss.n237" 0 0 23469 1560 0
rnode "vss.n238" 0 0 23324 1560 0
rnode "vss.n239" 0 0 22732 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" 0 0 22276 1380 0
rnode "vss.n240" 0 0 21856 1560 0
rnode "vss.n241" 0 0 21452 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" 0 0 21044 1380 0
rnode "vss.n242" 0 0 21036 1560 0
rnode "vss.n243" 0 0 20860 1560 0
rnode "vss.n244" 0 0 20690 1250 0
rnode "vss.n245" 0 0 20268 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" 0 0 19812 1380 0
rnode "vss.n246" 0 0 19392 1560 0
rnode "vss.n247" 0 0 19212 1060 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0 0 19060 1240 0
rnode "vss.n248" 0 0 18988 1560 0
rnode "swmatrix_Tgate_7.VSS" 0 0 18985 1344 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VSS" 0 0 18900 1404 0
rnode "vss.n249" 0 0 18676 1060 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0 0 18672 1240 0
rnode "vss.n250" 0 0 18585 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" 0 0 18580 1380 0
rnode "vss.n251" 0 0 18547 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VSS" 0 0 18420 1446 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" 0 0 18276 1380 0
rnode "vss.n252" 0 0 18268 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0 0 17940 1380 0
rnode "vss.n253" 0 0 17788 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" 0 0 17436 1380 0
rnode "vss.n254" 0 0 17229 1560 0
rnode "vss.n255" 0 0 17084 1560 0
rnode "vss.n256" 0 0 16492 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" 0 0 16036 1380 0
rnode "vss.n257" 0 0 15616 1560 0
rnode "vss.n258" 0 0 15212 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" 0 0 14804 1380 0
rnode "vss.n259" 0 0 14796 1560 0
rnode "vss.n260" 0 0 14620 1560 0
rnode "vss.n261" 0 0 14450 1250 0
rnode "vss.n262" 0 0 14028 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" 0 0 13572 1380 0
rnode "vss.n263" 0 0 13152 1560 0
rnode "vss.n264" 0 0 12972 1060 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0 0 12820 1240 0
rnode "vss.n265" 0 0 12748 1560 0
rnode "swmatrix_Tgate_4.VSS" 0 0 12745 1344 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VSS" 0 0 12660 1404 0
rnode "vss.n266" 0 0 12436 1060 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0 0 12432 1240 0
rnode "vss.n267" 0 0 12345 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" 0 0 12340 1380 0
rnode "vss.n268" 0 0 12307 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VSS" 0 0 12180 1446 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" 0 0 12036 1380 0
rnode "vss.n269" 0 0 12028 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0 0 11700 1380 0
rnode "vss.n270" 0 0 11548 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" 0 0 11196 1380 0
rnode "vss.n271" 0 0 10989 1560 0
rnode "vss.n272" 0 0 10844 1560 0
rnode "vss.n273" 0 0 10252 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" 0 0 9796 1380 0
rnode "vss.n274" 0 0 9376 1560 0
rnode "vss.n275" 0 0 8972 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" 0 0 8564 1380 0
rnode "vss.n276" 0 0 8556 1560 0
rnode "vss.n277" 0 0 8380 1560 0
rnode "vss.n278" 0 0 8210 1250 0
rnode "vss.n279" 0 0 7788 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" 0 0 7332 1380 0
rnode "vss.n280" 0 0 6912 1560 0
rnode "vss.n281" 0 0 6732 1060 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0 0 6580 1240 0
rnode "vss.n282" 0 0 6508 1560 0
rnode "swmatrix_Tgate_8.VSS" 0 0 6505 1344 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VSS" 0 0 6420 1404 0
rnode "vss.n283" 0 0 6196 1060 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0 0 6192 1240 0
rnode "vss.n284" 0 0 6105 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" 0 0 6100 1380 0
rnode "vss.n285" 0 0 6067 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VSS" 0 0 5940 1446 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" 0 0 5796 1380 0
rnode "vss.n286" 0 0 5788 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0 0 5460 1380 0
rnode "vss.n287" 0 0 5308 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" 0 0 4956 1380 0
rnode "vss.n288" 0 0 4749 1560 0
rnode "vss.n289" 0 0 4604 1560 0
rnode "vss.n290" 0 0 4012 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" 0 0 3556 1380 0
rnode "vss.n291" 0 0 3136 1560 0
rnode "vss.n292" 0 0 2732 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" 0 0 2324 1380 0
rnode "vss.n293" 0 0 2316 1560 0
rnode "vss.n294" 0 0 2140 1560 0
rnode "vss.t89" 0 0 1600 1656 0
rnode "vss.t334" 0 0 1496 1656 0
rnode "vss.n295" 0 0 1548 1613 0
rnode "vss.t405" 0 0 724 1647 0
rnode "vss.t338" 0 0 348 949 0
rnode "vss.t1" 0 0 356 1650 0
rnode "vss.t384" 0 0 216 1641 0
rnode "vss.n296" 0 0 268 1615 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0 0 248 1240 0
rnode "vss.n297" 0 0 268 1560 0
rnode "vss.n298" 0 0 400 1060 0
rnode "vss.n299" 0 0 672 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" 0 0 1092 1380 0
rnode "vss.n300" 0 0 1548 1560 0
rnode "vss.n301" 0 0 1878 1250 0
rnode "swmatrix_Tgate_9.nfet_0.vss" 0 -0 1878 642 0
rnode "vss.n302" 0 0 1878 642 0
rnode "vss.t88" 0 0 1660 1656 0
rnode "vss.t342" 0 0 1628 642 0
rnode "vss.t336" 0 0 1468 642 0
rnode "vss.t333" 0 0 1436 1656 0
rnode "vss.t341" 0 0 1308 642 0
rnode "vss.t2" 0 0 1176 1647 0
rnode "vss.t335" 0 0 1148 642 0
rnode "vss.t339" 0 0 988 642 0
rnode "vss.t346" 0 0 952 1647 0
rnode "vss.t340" 0 0 828 642 0
rnode "vss.t404" 0 0 784 1647 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" 0 0 40 1453 0
rnode "vss.t383" 0 0 156 1641 0
rnode "vss.t337" 0 0 288 949 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 404 1167 0
rnode "vss.t0" 0 0 416 1650 0
rnode "vss.n303" 0 0 558 1310 0
rnode "vss.n304" 0 0 -615 1923 0
rnode "vss.n305" 0 0 -144 1697 0
rnode "ShiftReg_row_10_2$1_0.VSS" 0 0 -317 1449 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VSS" 0 0 -300 1446 0
rnode "vss.n306" 0 0 -148 1560 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0 0 -140 1240 0
rnode "vss" 0 0 -138 1306 0
rnode "vss.n307" 0 0 -136 1060 0
rnode "swmatrix_Tgate_9.VSS" 0 0 173 1344 0
resist "vss" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0.00036
resist "vss.n307" "vss" 0.00036
resist "swmatrix_Tgate_8.VSS" "vss.n282" 0.00054
resist "swmatrix_Tgate_4.VSS" "vss.n265" 0.00054
resist "swmatrix_Tgate_7.VSS" "vss.n248" 0.00054
resist "swmatrix_Tgate_5.VSS" "vss.n231" 0.00054
resist "swmatrix_Tgate_6.VSS" "vss.n214" 0.00054
resist "swmatrix_Tgate_0.VSS" "vss.n197" 0.00054
resist "swmatrix_Tgate_3.VSS" "vss.n180" 0.00054
resist "swmatrix_Tgate_1.VSS" "vss.n163" 0.00054
resist "swmatrix_Tgate_2.VSS" "vss.n146" 0.00054
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" "vss.n283" 0.00072
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" "vss.n266" 0.00072
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" "vss.n249" 0.00072
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" "vss.n232" 0.00072
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" "vss.n215" 0.00072
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" "vss.n198" 0.00072
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" "vss.n181" 0.00072
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" "vss.n164" 0.00072
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" "vss.n147" 0.00072
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" "vss.n284" 0.0009
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" "vss.n267" 0.0009
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" "vss.n250" 0.0009
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" "vss.n233" 0.0009
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" "vss.n216" 0.0009
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" "vss.n199" 0.0009
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" "vss.n182" 0.0009
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" "vss.n165" 0.0009
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" "vss.n148" 0.0009
resist "swmatrix_Tgate_9.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VSS" 0.00126
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" "vss.n306" 0.00144
resist "vss.n293" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" 0.00232258
resist "vss.n286" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" 0.00232258
resist "vss.n276" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" 0.00232258
resist "vss.n269" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" 0.00232258
resist "vss.n259" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" 0.00232258
resist "vss.n252" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" 0.00232258
resist "vss.n242" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" 0.00232258
resist "vss.n235" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" 0.00232258
resist "vss.n225" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" 0.00232258
resist "vss.n218" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" 0.00232258
resist "vss.n208" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" 0.00232258
resist "vss.n201" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" 0.00232258
resist "vss.n191" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" 0.00232258
resist "vss.n184" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" 0.00232258
resist "vss.n174" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" 0.00232258
resist "vss.n167" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" 0.00232258
resist "vss.n157" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" 0.00232258
resist "vss.n150" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" 0.00232258
resist "vss.n140" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" 0.00232258
resist "vss.n133" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" 0.00232258
resist "vss.n297" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0.0036
resist "vss.n285" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" 0.00737419
resist "vss.n268" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" 0.00737419
resist "vss.n251" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" 0.00737419
resist "vss.n234" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" 0.00737419
resist "vss.n217" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" 0.00737419
resist "vss.n200" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" 0.00737419
resist "vss.n183" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" 0.00737419
resist "vss.n166" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" 0.00737419
resist "vss.n149" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS" 0.00737419
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VSS" "ShiftReg_row_10_2$1_0.VSS" 0.0085
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VSS" 0.01224
resist "vss.n282" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0.01296
resist "vss.n265" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0.01296
resist "vss.n248" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0.01296
resist "vss.n231" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0.01296
resist "vss.n214" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0.01296
resist "vss.n197" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0.01296
resist "vss.n180" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0.01296
resist "vss.n163" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0.01296
resist "vss.n146" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0.01296
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VSS" "swmatrix_Tgate_8.VSS" 0.0153
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VSS" "swmatrix_Tgate_4.VSS" 0.0153
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VSS" "swmatrix_Tgate_7.VSS" 0.0153
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VSS" "swmatrix_Tgate_5.VSS" 0.0153
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VSS" "swmatrix_Tgate_6.VSS" 0.0153
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VSS" "swmatrix_Tgate_0.VSS" 0.0153
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VSS" "swmatrix_Tgate_3.VSS" 0.0153
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VSS" "swmatrix_Tgate_1.VSS" 0.0153
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VSS" "swmatrix_Tgate_2.VSS" 0.0153
resist "vss.n284" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0.01566
resist "vss.n267" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0.01566
resist "vss.n250" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0.01566
resist "vss.n233" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0.01566
resist "vss.n216" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0.01566
resist "vss.n199" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0.01566
resist "vss.n182" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0.01566
resist "vss.n165" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0.01566
resist "vss.n148" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0.01566
resist "vss.n298" "vss.n297" 0.02376
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" "vss.n281" 0.02736
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" "vss.n264" 0.02736
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" "vss.n247" 0.02736
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" "vss.n230" 0.02736
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" "vss.n213" 0.02736
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" "vss.n196" 0.02736
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" "vss.n179" 0.02736
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" "vss.n162" 0.02736
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" "vss.n145" 0.02736
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VSS" "vss.n285" 0.036871
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VSS" "vss.n268" 0.036871
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VSS" "vss.n251" 0.036871
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VSS" "vss.n234" 0.036871
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VSS" "vss.n217" 0.036871
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VSS" "vss.n200" 0.036871
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VSS" "vss.n183" 0.036871
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VSS" "vss.n166" 0.036871
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VSS" "vss.n149" 0.036871
resist "vss.n283" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VSS" 0.04032
resist "vss.n266" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VSS" 0.04032
resist "vss.n249" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VSS" 0.04032
resist "vss.n232" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VSS" 0.04032
resist "vss.n215" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VSS" 0.04032
resist "vss.n198" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VSS" 0.04032
resist "vss.n181" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VSS" 0.04032
resist "vss.n164" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VSS" 0.04032
resist "vss.n147" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VSS" 0.04032
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VSS" 0.0418064
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VSS" 0.0418064
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VSS" 0.0418064
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VSS" 0.0418064
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VSS" 0.0418064
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VSS" 0.0418064
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VSS" 0.0418064
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VSS" 0.0418064
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VSS" 0.0418064
resist "vss.n289" "vss.n288" 0.0420968
resist "vss.n272" "vss.n271" 0.0420968
resist "vss.n255" "vss.n254" 0.0420968
resist "vss.n238" "vss.n237" 0.0420968
resist "vss.n221" "vss.n220" 0.0420968
resist "vss.n204" "vss.n203" 0.0420968
resist "vss.n187" "vss.n186" 0.0420968
resist "vss.n170" "vss.n169" 0.0420968
resist "vss.n153" "vss.n152" 0.0420968
resist "vss.n136" "vss.n135" 0.0420968
resist "vss.n306" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VSS" 0.04272
resist "vss.n281" "vss.n280" 0.043335
resist "vss.n264" "vss.n263" 0.043335
resist "vss.n247" "vss.n246" 0.043335
resist "vss.n230" "vss.n229" 0.043335
resist "vss.n213" "vss.n212" 0.043335
resist "vss.n196" "vss.n195" 0.043335
resist "vss.n179" "vss.n178" 0.043335
resist "vss.n162" "vss.n161" 0.043335
resist "vss.n145" "vss.n144" 0.043335
resist "vss.n287" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0.044129
resist "vss.n270" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0.044129
resist "vss.n253" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0.044129
resist "vss.n236" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0.044129
resist "vss.n219" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0.044129
resist "vss.n202" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0.044129
resist "vss.n185" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0.044129
resist "vss.n168" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0.044129
resist "vss.n151" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0.044129
resist "vss.n134" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0.044129
resist "vss.n278" "vss.n277" 0.0493548
resist "vss.n261" "vss.n260" 0.0493548
resist "vss.n244" "vss.n243" 0.0493548
resist "vss.n227" "vss.n226" 0.0493548
resist "vss.n210" "vss.n209" 0.0493548
resist "vss.n193" "vss.n192" 0.0493548
resist "vss.n176" "vss.n175" 0.0493548
resist "vss.n159" "vss.n158" 0.0493548
resist "vss.n142" "vss.n141" 0.0493548
resist "vss.n294" "vss.n293" 0.0510968
resist "vss.n277" "vss.n276" 0.0510968
resist "vss.n260" "vss.n259" 0.0510968
resist "vss.n243" "vss.n242" 0.0510968
resist "vss.n226" "vss.n225" 0.0510968
resist "vss.n209" "vss.n208" 0.0510968
resist "vss.n192" "vss.n191" 0.0510968
resist "vss.n175" "vss.n174" 0.0510968
resist "vss.n158" "vss.n157" 0.0510968
resist "vss.n141" "vss.n140" 0.0510968
resist "swmatrix_Tgate_9.VSS" "vss.n307" 0.05562
resist "vss.n288" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" 0.0600968
resist "vss.n271" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" 0.0600968
resist "vss.n254" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" 0.0600968
resist "vss.n237" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" 0.0600968
resist "vss.n220" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" 0.0600968
resist "vss.n203" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" 0.0600968
resist "vss.n186" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" 0.0600968
resist "vss.n169" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" 0.0600968
resist "vss.n152" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" 0.0600968
resist "vss.n135" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" 0.0600968
resist "vss.n299" "vss.n298" 0.06921
resist "vss.n301" "vss.n294" 0.0760645
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" "vss.n286" 0.0952258
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" "vss.n269" 0.0952258
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" "vss.n252" 0.0952258
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" "vss.n235" 0.0952258
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" "vss.n218" 0.0952258
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" "vss.n201" 0.0952258
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" "vss.n184" 0.0952258
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" "vss.n167" 0.0952258
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" "vss.n150" 0.0952258
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" "vss.n133" 0.0952258
resist "vss.n301" "vss.n300" 0.0958064
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" "vss.n287" 0.102194
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" "vss.n270" 0.102194
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" "vss.n253" 0.102194
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" "vss.n236" 0.102194
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" "vss.n219" 0.102194
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" "vss.n202" 0.102194
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" "vss.n185" 0.102194
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" "vss.n168" 0.102194
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" "vss.n151" 0.102194
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS" "vss.n134" 0.102194
resist "vss.n292" "vss.n291" 0.11729
resist "vss.n275" "vss.n274" 0.11729
resist "vss.n258" "vss.n257" 0.11729
resist "vss.n241" "vss.n240" 0.11729
resist "vss.n224" "vss.n223" 0.11729
resist "vss.n207" "vss.n206" 0.11729
resist "vss.n190" "vss.n189" 0.11729
resist "vss.n173" "vss.n172" 0.11729
resist "vss.n156" "vss.n155" 0.11729
resist "vss.n139" "vss.n138" 0.11729
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" "vss.n292" 0.118452
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" "vss.n275" 0.118452
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" "vss.n258" 0.118452
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" "vss.n241" 0.118452
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" "vss.n224" 0.118452
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" "vss.n207" 0.118452
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" "vss.n190" 0.118452
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" "vss.n173" 0.118452
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" "vss.n156" 0.118452
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS" "vss.n139" 0.118452
resist "vss.n280" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" 0.120883
resist "vss.n263" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" 0.120883
resist "vss.n246" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" 0.120883
resist "vss.n229" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" 0.120883
resist "vss.n212" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" 0.120883
resist "vss.n195" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" 0.120883
resist "vss.n178" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" 0.120883
resist "vss.n161" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" 0.120883
resist "vss.n144" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" 0.120883
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" "vss.n299" 0.121718
resist "vss.n291" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" 0.121935
resist "vss.n274" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" 0.121935
resist "vss.n257" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" 0.121935
resist "vss.n240" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" 0.121935
resist "vss.n223" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" 0.121935
resist "vss.n206" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" 0.121935
resist "vss.n189" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" 0.121935
resist "vss.n172" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" 0.121935
resist "vss.n155" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" 0.121935
resist "vss.n138" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" 0.121935
resist "vss.n279" "vss.n278" 0.122516
resist "vss.n262" "vss.n261" 0.122516
resist "vss.n245" "vss.n244" 0.122516
resist "vss.n228" "vss.n227" 0.122516
resist "vss.n211" "vss.n210" 0.122516
resist "vss.n194" "vss.n193" 0.122516
resist "vss.n177" "vss.n176" 0.122516
resist "vss.n160" "vss.n159" 0.122516
resist "vss.n143" "vss.n142" 0.122516
resist "vss.n300" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" "vss.n290" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" "vss.n279" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" "vss.n273" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" "vss.n262" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" "vss.n256" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" "vss.n245" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" "vss.n239" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" "vss.n228" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" "vss.n222" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" "vss.n211" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" "vss.n205" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" "vss.n194" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" "vss.n188" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" "vss.n177" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" "vss.n171" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" "vss.n160" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" "vss.n154" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS" "vss.n143" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS" "vss.n137" 0.132387
resist "vss.n290" "vss.n289" 0.171871
resist "vss.n273" "vss.n272" 0.171871
resist "vss.n256" "vss.n255" 0.171871
resist "vss.n239" "vss.n238" 0.171871
resist "vss.n222" "vss.n221" 0.171871
resist "vss.n205" "vss.n204" 0.171871
resist "vss.n188" "vss.n187" 0.171871
resist "vss.n171" "vss.n170" 0.171871
resist "vss.n154" "vss.n153" 0.171871
resist "vss.n137" "vss.n136" 0.171871
resist "vss.n284" "vss.n6" 0.2466
resist "vss.n267" "vss.n15" 0.2466
resist "vss.n250" "vss.n24" 0.2466
resist "vss.n233" "vss.n33" 0.2466
resist "vss.n216" "vss.n42" 0.2466
resist "vss.n199" "vss.n51" 0.2466
resist "vss.n182" "vss.n60" 0.2466
resist "vss.n165" "vss.n69" 0.2466
resist "vss.n148" "vss.n78" 0.2466
resist "vss.n285" "vss.n6" 0.521585
resist "vss.n268" "vss.n15" 0.521585
resist "vss.n251" "vss.n24" 0.521585
resist "vss.n234" "vss.n33" 0.521585
resist "vss.n217" "vss.n42" 0.521585
resist "vss.n200" "vss.n51" 0.521585
resist "vss.n183" "vss.n60" 0.521585
resist "vss.n166" "vss.n69" 0.521585
resist "vss.n149" "vss.n78" 0.521585
resist "swmatrix_Tgate_9.nfet_0.vss" "vss.n301" 0.72
resist "vss.n278" "swmatrix_Tgate_8.nfet_0.vss" 0.72
resist "vss.n261" "swmatrix_Tgate_4.nfet_0.vss" 0.72
resist "vss.n244" "swmatrix_Tgate_7.nfet_0.vss" 0.72
resist "vss.n227" "swmatrix_Tgate_5.nfet_0.vss" 0.72
resist "vss.n210" "swmatrix_Tgate_6.nfet_0.vss" 0.72
resist "vss.n193" "swmatrix_Tgate_0.nfet_0.vss" 0.72
resist "vss.n176" "swmatrix_Tgate_3.nfet_0.vss" 0.72
resist "vss.n159" "swmatrix_Tgate_1.nfet_0.vss" 0.72
resist "vss.n142" "swmatrix_Tgate_2.nfet_0.vss" 0.72
resist "vss.n127" "swmatrix_Tgate_2.nfet_0.vss" 1.48571
resist "vss.n122" "swmatrix_Tgate_1.nfet_0.vss" 1.48571
resist "vss.n117" "swmatrix_Tgate_3.nfet_0.vss" 1.48571
resist "vss.n112" "swmatrix_Tgate_0.nfet_0.vss" 1.48571
resist "vss.n107" "swmatrix_Tgate_6.nfet_0.vss" 1.48571
resist "vss.n102" "swmatrix_Tgate_5.nfet_0.vss" 1.48571
resist "vss.n97" "swmatrix_Tgate_7.nfet_0.vss" 1.48571
resist "vss.n92" "swmatrix_Tgate_4.nfet_0.vss" 1.48571
resist "vss.n87" "swmatrix_Tgate_8.nfet_0.vss" 1.48571
resist "vss.n302" "swmatrix_Tgate_9.nfet_0.vss" 1.48571
resist "vss.n3" "vss.t107" 1.84937
resist "vss.n9" "vss.t239" 1.84937
resist "vss.n12" "vss.t210" 1.84937
resist "vss.n18" "vss.t324" 1.84937
resist "vss.n21" "vss.t192" 1.84937
resist "vss.n27" "vss.t243" 1.84937
resist "vss.n30" "vss.t237" 1.84937
resist "vss.n36" "vss.t241" 1.84937
resist "vss.n39" "vss.t212" 1.84937
resist "vss.n45" "vss.t409" 1.84937
resist "vss.n48" "vss.t190" 1.84937
resist "vss.n54" "vss.t218" 1.84937
resist "vss.n57" "vss.t235" 1.84937
resist "vss.n63" "vss.t49" 1.84937
resist "vss.n66" "vss.t28" 1.84937
resist "vss.n72" "vss.t326" 1.84937
resist "vss.n75" "vss.t208" 1.84937
resist "vss.n81" "vss.t315" 1.84937
resist "vss.n131" "vss.t105" 1.84937
resist "vss.n296" "vss.t384" 1.84937
resist "vss.n295" "vss.t334" 2.07342
resist "vss.n295" "vss.t89" 2.07342
resist "vss.n4" "vss.t297" 2.07342
resist "vss.n4" "vss.t203" 2.07342
resist "vss.n10" "vss.t182" 2.07342
resist "vss.n10" "vss.t184" 2.07342
resist "vss.n13" "vss.t160" 2.07342
resist "vss.n13" "vss.t148" 2.07342
resist "vss.n19" "vss.t372" 2.07342
resist "vss.n19" "vss.t26" 2.07342
resist "vss.n22" "vss.t94" 2.07342
resist "vss.n22" "vss.t83" 2.07342
resist "vss.n28" "vss.t396" 2.07342
resist "vss.n28" "vss.t55" 2.07342
resist "vss.n31" "vss.t135" 2.07342
resist "vss.n31" "vss.t38" 2.07342
resist "vss.n37" "vss.t382" 2.07342
resist "vss.n37" "vss.t307" 2.07342
resist "vss.n40" "vss.t59" 2.07342
resist "vss.n40" "vss.t247" 2.07342
resist "vss.n46" "vss.t230" 2.07342
resist "vss.n46" "vss.t254" 2.07342
resist "vss.n49" "vss.t57" 2.07342
resist "vss.n49" "vss.t357" 2.07342
resist "vss.n55" "vss.t252" 2.07342
resist "vss.n55" "vss.t139" 2.07342
resist "vss.n58" "vss.t225" 2.07342
resist "vss.n58" "vss.t287" 2.07342
resist "vss.n64" "vss.t188" 2.07342
resist "vss.n64" "vss.t10" 2.07342
resist "vss.n67" "vss.t220" 2.07342
resist "vss.n67" "vss.t168" 2.07342
resist "vss.n73" "vss.t51" 2.07342
resist "vss.n73" "vss.t164" 2.07342
resist "vss.n76" "vss.t40" 2.07342
resist "vss.n76" "vss.t268" 2.07342
resist "vss.n82" "vss.t174" 2.07342
resist "vss.n82" "vss.t66" 2.07342
resist "vss.n132" "vss.t407" 2.07342
resist "vss.n132" "vss.t180" 2.07342
resist "vss.n79" "vss.n78" 3.46667
resist "vss.n70" "vss.n69" 3.46667
resist "vss.n61" "vss.n60" 3.46667
resist "vss.n52" "vss.n51" 3.46667
resist "vss.n43" "vss.n42" 3.46667
resist "vss.n34" "vss.n33" 3.46667
resist "vss.n25" "vss.n24" 3.46667
resist "vss.n16" "vss.n15" 3.46667
resist "vss.n7" "vss.n6" 3.46667
resist "vss.n293" "vss.n2" 3.6289
resist "vss.n286" "vss.n5" 3.6289
resist "vss.n276" "vss.n11" 3.6289
resist "vss.n269" "vss.n14" 3.6289
resist "vss.n259" "vss.n20" 3.6289
resist "vss.n252" "vss.n23" 3.6289
resist "vss.n242" "vss.n29" 3.6289
resist "vss.n235" "vss.n32" 3.6289
resist "vss.n225" "vss.n38" 3.6289
resist "vss.n218" "vss.n41" 3.6289
resist "vss.n208" "vss.n47" 3.6289
resist "vss.n201" "vss.n50" 3.6289
resist "vss.n191" "vss.n56" 3.6289
resist "vss.n184" "vss.n59" 3.6289
resist "vss.n174" "vss.n65" 3.6289
resist "vss.n167" "vss.n68" 3.6289
resist "vss.n157" "vss.n74" 3.6289
resist "vss.n150" "vss.n77" 3.6289
resist "vss.n140" "vss.n130" 3.6289
resist "vss.n133" "vss.n1" 3.6289
resist "vss.n306" "vss.n305" 3.6289
resist "vss.n3" "vss.t62" 3.96
resist "vss.n9" "vss.t250" 3.96
resist "vss.n12" "vss.t302" 3.96
resist "vss.n18" "vss.t43" 3.96
resist "vss.n21" "vss.t222" 3.96
resist "vss.n27" "vss.t132" 3.96
resist "vss.n30" "vss.t195" 3.96
resist "vss.n36" "vss.t299" 3.96
resist "vss.n39" "vss.t92" 3.96
resist "vss.n45" "vss.t99" 3.96
resist "vss.n48" "vss.t157" 3.96
resist "vss.n54" "vss.t228" 3.96
resist "vss.n57" "vss.t293" 3.96
resist "vss.n63" "vss.t110" 3.96
resist "vss.n66" "vss.t318" 3.96
resist "vss.n72" "vss.t103" 3.96
resist "vss.n75" "vss.t205" 3.96
resist "vss.n81" "vss.t353" 3.96
resist "vss.n131" "vss.t313" 3.96
resist "vss.n296" "vss.t1" 3.96
resist "vss.n288" "vss.t330" 4.51221
resist "vss.n271" "vss.t30" 4.51221
resist "vss.n254" "vss.t400" 4.51221
resist "vss.n237" "vss.t199" 4.51221
resist "vss.n220" "vss.t128" 4.51221
resist "vss.n203" "vss.t216" 4.51221
resist "vss.n186" "vss.t272" 4.51221
resist "vss.n169" "vss.t322" 4.51221
resist "vss.n152" "vss.t6" 4.51221
resist "vss.n135" "vss.t233" 4.51221
resist "vss.n298" "vss.t338" 4.63939
resist "vss.n294" "vss.t87" 4.63939
resist "vss.n289" "vss.t201" 4.63939
resist "vss.n287" "vss.t146" 4.63939
resist "vss.n281" "vss.t126" 4.63939
resist "vss.n277" "vss.t186" 4.63939
resist "vss.n272" "vss.t150" 4.63939
resist "vss.n270" "vss.t47" 4.63939
resist "vss.n264" "vss.t263" 4.63939
resist "vss.n260" "vss.t24" 4.63939
resist "vss.n255" "vss.t81" 4.63939
resist "vss.n253" "vss.t79" 4.63939
resist "vss.n247" "vss.t364" 4.63939
resist "vss.n243" "vss.t53" 4.63939
resist "vss.n238" "vss.t36" 4.63939
resist "vss.n236" "vss.t77" 4.63939
resist "vss.n230" "vss.t117" 4.63939
resist "vss.n226" "vss.t305" 4.63939
resist "vss.n221" "vss.t245" 4.63939
resist "vss.n219" "vss.t85" 4.63939
resist "vss.n213" "vss.t280" 4.63939
resist "vss.n209" "vss.t256" 4.63939
resist "vss.n204" "vss.t359" 4.63939
resist "vss.n202" "vss.t266" 4.63939
resist "vss.n196" "vss.t387" 4.63939
resist "vss.n192" "vss.t137" 4.63939
resist "vss.n187" "vss.t285" 4.63939
resist "vss.n185" "vss.t398" 4.63939
resist "vss.n179" "vss.t16" 4.63939
resist "vss.n175" "vss.t8" 4.63939
resist "vss.n170" "vss.t170" 4.63939
resist "vss.n168" "vss.t309" 4.63939
resist "vss.n162" "vss.t379" 4.63939
resist "vss.n158" "vss.t162" 4.63939
resist "vss.n153" "vss.t270" 4.63939
resist "vss.n151" "vss.t141" 4.63939
resist "vss.n145" "vss.t73" 4.63939
resist "vss.n141" "vss.t64" 4.63939
resist "vss.n136" "vss.t178" 4.63939
resist "vss.n134" "vss.t295" 4.63939
resist "vss.n307" "vss.n0" 5.28419
resist "vss.n283" "vss.n8" 5.28419
resist "vss.n266" "vss.n17" 5.28419
resist "vss.n249" "vss.n26" 5.28419
resist "vss.n232" "vss.n35" 5.28419
resist "vss.n215" "vss.n44" 5.28419
resist "vss.n198" "vss.n53" 5.28419
resist "vss.n181" "vss.n62" 5.28419
resist "vss.n164" "vss.n71" 5.28419
resist "vss.n147" "vss.n80" 5.28419
resist "vss.n300" "vss.n295" 6.4037
resist "vss.n290" "vss.n4" 6.4037
resist "vss.n279" "vss.n10" 6.4037
resist "vss.n273" "vss.n13" 6.4037
resist "vss.n262" "vss.n19" 6.4037
resist "vss.n256" "vss.n22" 6.4037
resist "vss.n245" "vss.n28" 6.4037
resist "vss.n239" "vss.n31" 6.4037
resist "vss.n228" "vss.n37" 6.4037
resist "vss.n222" "vss.n40" 6.4037
resist "vss.n211" "vss.n46" 6.4037
resist "vss.n205" "vss.n49" 6.4037
resist "vss.n194" "vss.n55" 6.4037
resist "vss.n188" "vss.n58" 6.4037
resist "vss.n177" "vss.n64" 6.4037
resist "vss.n171" "vss.n67" 6.4037
resist "vss.n160" "vss.n73" 6.4037
resist "vss.n154" "vss.n76" 6.4037
resist "vss.n143" "vss.n82" 6.4037
resist "vss.n137" "vss.n132" 6.4037
resist "vss.n292" "vss.n3" 6.40761
resist "vss.n282" "vss.n9" 6.40761
resist "vss.n275" "vss.n12" 6.40761
resist "vss.n265" "vss.n18" 6.40761
resist "vss.n258" "vss.n21" 6.40761
resist "vss.n248" "vss.n27" 6.40761
resist "vss.n241" "vss.n30" 6.40761
resist "vss.n231" "vss.n36" 6.40761
resist "vss.n224" "vss.n39" 6.40761
resist "vss.n214" "vss.n45" 6.40761
resist "vss.n207" "vss.n48" 6.40761
resist "vss.n197" "vss.n54" 6.40761
resist "vss.n190" "vss.n57" 6.40761
resist "vss.n180" "vss.n63" 6.40761
resist "vss.n173" "vss.n66" 6.40761
resist "vss.n163" "vss.n72" 6.40761
resist "vss.n156" "vss.n75" 6.40761
resist "vss.n146" "vss.n81" 6.40761
resist "vss.n139" "vss.n131" 6.40761
resist "vss.n297" "vss.n296" 6.40761
resist "vss.n291" "vss.t332" 8.79652
resist "vss.n280" "vss.t328" 8.79652
resist "vss.n274" "vss.t34" 8.79652
resist "vss.n263" "vss.t32" 8.79652
resist "vss.n257" "vss.t349" 8.79652
resist "vss.n246" "vss.t402" 8.79652
resist "vss.n240" "vss.t144" 8.79652
resist "vss.n229" "vss.t197" 8.79652
resist "vss.n223" "vss.t172" 8.79652
resist "vss.n212" "vss.t130" 8.79652
resist "vss.n206" "vss.t289" 8.79652
resist "vss.n195" "vss.t214" 8.79652
resist "vss.n189" "vss.t152" 8.79652
resist "vss.n178" "vss.t274" 8.79652
resist "vss.n172" "vss.t155" 8.79652
resist "vss.n161" "vss.t320" 8.79652
resist "vss.n155" "vss.t166" 8.79652
resist "vss.n144" "vss.t4" 8.79652
resist "vss.n138" "vss.t394" 8.79652
resist "vss.n299" "vss.t405" 8.79652
resist "vss.n305" "vss.n0" 21.2072
resist "vss.t335" "vss.t2" 27.5257
resist "vss.t350" "vss.t69" 31.458
resist "vss.t100" "vss.t373" 31.458
resist "vss.t45" "vss.t20" 31.458
resist "vss.t142" "vss.t392" 31.458
resist "vss.t231" "vss.t277" 31.458
resist "vss.t275" "vss.t111" 31.458
resist "vss.t75" "vss.t366" 31.458
resist "vss.t403" "vss.t261" 31.458
resist "vss.t95" "vss.t122" 31.458
resist "vss.t333" "vss.t336" 31.458
resist "vss.t342" "vss.t88" 31.458
resist "vss.t0" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 31.8108
resist "vss.t173" "vss.t68" 35.3902
resist "vss.t50" "vss.t375" 35.3902
resist "vss.t187" "vss.t21" 35.3902
resist "vss.t251" "vss.t391" 35.3902
resist "vss.t229" "vss.t276" 35.3902
resist "vss.t381" "vss.t113" 35.3902
resist "vss.t395" "vss.t367" 35.3902
resist "vss.t371" "vss.t260" 35.3902
resist "vss.t181" "vss.t121" 35.3902
resist "vss.t346" "vss.t339" 35.3902
resist "vss.t404" "vss.t340" 43.2547
resist "vss.t63" "vss.n127" 57.0175
resist "vss.t161" "vss.n122" 57.0175
resist "vss.t7" "vss.n117" 57.0175
resist "vss.t136" "vss.n112" 57.0175
resist "vss.t255" "vss.n107" 57.0175
resist "vss.t304" "vss.n102" 57.0175
resist "vss.t52" "vss.n97" 57.0175
resist "vss.t23" "vss.n92" 57.0175
resist "vss.t185" "vss.n87" 57.0175
resist "vss.t70" "vss.t65" 58.9837
resist "vss.t376" "vss.t163" 58.9837
resist "vss.t18" "vss.t9" 58.9837
resist "vss.t388" "vss.t138" 58.9837
resist "vss.t281" "vss.t253" 58.9837
resist "vss.t114" "vss.t306" 58.9837
resist "vss.t368" "vss.t54" 58.9837
resist "vss.t258" "vss.t25" 58.9837
resist "vss.t123" "vss.t183" 58.9837
resist "vss.t71" "vss.t351" 62.9159
resist "vss.t377" "vss.t101" 62.9159
resist "vss.t22" "vss.t108" 62.9159
resist "vss.t385" "vss.t226" 62.9159
resist "vss.t278" "vss.t97" 62.9159
resist "vss.t115" "vss.t300" 62.9159
resist "vss.t369" "vss.t133" 62.9159
resist "vss.t264" "vss.t41" 62.9159
resist "vss.t124" "vss.t248" 62.9159
resist "vss.n83" "vss.t86" 86.5094
resist "vss.t351" "vss.t74" 94.3739
resist "vss.t101" "vss.t380" 94.3739
resist "vss.t108" "vss.t17" 94.3739
resist "vss.t226" "vss.t390" 94.3739
resist "vss.t97" "vss.t283" 94.3739
resist "vss.t300" "vss.t118" 94.3739
resist "vss.t133" "vss.t365" 94.3739
resist "vss.t41" "vss.t257" 94.3739
resist "vss.t248" "vss.t120" 94.3739
resist "vss.t352" "vss.t72" 95.4323
resist "vss.t102" "vss.t378" 95.4323
resist "vss.t109" "vss.t15" 95.4323
resist "vss.t227" "vss.t386" 95.4323
resist "vss.t98" "vss.t279" 95.4323
resist "vss.t298" "vss.t116" 95.4323
resist "vss.t131" "vss.t363" 95.4323
resist "vss.t42" "vss.t262" 95.4323
resist "vss.t249" "vss.t125" 95.4323
resist "vss.t65" "vss.t67" 98.3061
resist "vss.t163" "vss.t374" 98.3061
resist "vss.t9" "vss.t19" 98.3061
resist "vss.t138" "vss.t389" 98.3061
resist "vss.t253" "vss.t282" 98.3061
resist "vss.t306" "vss.t112" 98.3061
resist "vss.t54" "vss.t362" 98.3061
resist "vss.t25" "vss.t259" 98.3061
resist "vss.t183" "vss.t119" 98.3061
resist "vss.n124" "vss.n77" 111.338
resist "vss.n119" "vss.n68" 111.338
resist "vss.n114" "vss.n59" 111.338
resist "vss.n109" "vss.n50" 111.338
resist "vss.n104" "vss.n41" 111.338
resist "vss.n99" "vss.n32" 111.338
resist "vss.n94" "vss.n23" 111.338
resist "vss.n89" "vss.n14" 111.338
resist "vss.t67" "vss.t173" 121.9
resist "vss.t374" "vss.t50" 121.9
resist "vss.t19" "vss.t187" 121.9
resist "vss.t389" "vss.t251" 121.9
resist "vss.t282" "vss.t229" 121.9
resist "vss.t112" "vss.t381" 121.9
resist "vss.t362" "vss.t395" 121.9
resist "vss.t259" "vss.t371" 121.9
resist "vss.t119" "vss.t181" 121.9
resist "vss.t340" "vss.t346" 121.9
resist "vss.t74" "vss.t350" 125.832
resist "vss.t380" "vss.t100" 125.832
resist "vss.t17" "vss.t45" 125.832
resist "vss.t390" "vss.t142" 125.832
resist "vss.t283" "vss.t231" 125.832
resist "vss.t118" "vss.t275" 125.832
resist "vss.t365" "vss.t75" 125.832
resist "vss.t257" "vss.t403" 125.832
resist "vss.t120" "vss.t95" 125.832
resist "vss.t341" "vss.t333" 125.832
resist "vss.t2" "vss.t341" 129.764
resist "vss.t3" "vss.n126" 131.73
resist "vss.t319" "vss.n121" 131.73
resist "vss.t273" "vss.n116" 131.73
resist "vss.t213" "vss.n111" 131.73
resist "vss.t129" "vss.n106" 131.73
resist "vss.t196" "vss.n101" 131.73
resist "vss.t401" "vss.n96" 131.73
resist "vss.t31" "vss.n91" 131.73
resist "vss.t327" "vss.n86" 131.73
resist "vss.t69" "vss.t3" 133.696
resist "vss.t373" "vss.t319" 133.696
resist "vss.t20" "vss.t273" 133.696
resist "vss.t392" "vss.t213" 133.696
resist "vss.t277" "vss.t129" 133.696
resist "vss.t111" "vss.t196" 133.696
resist "vss.t366" "vss.t401" 133.696
resist "vss.t261" "vss.t31" 133.696
resist "vss.t122" "vss.t327" 133.696
resist "vss.n302" "vss.t86" 147.459
resist "vss.t68" "vss.t71" 157.29
resist "vss.t375" "vss.t377" 157.29
resist "vss.t21" "vss.t22" 157.29
resist "vss.t391" "vss.t385" 157.29
resist "vss.t276" "vss.t278" 157.29
resist "vss.t113" "vss.t115" 157.29
resist "vss.t367" "vss.t369" 157.29
resist "vss.t260" "vss.t264" 157.29
resist "vss.t121" "vss.t124" 157.29
resist "vss.t339" "vss.t335" 157.29
resist "vss.t336" "vss.t342" 157.29
resist "vss.n129" "vss.t63" 176.951
resist "vss.n123" "vss.t161" 176.951
resist "vss.n118" "vss.t7" 176.951
resist "vss.n113" "vss.t136" 176.951
resist "vss.n108" "vss.t255" 176.951
resist "vss.n103" "vss.t304" 176.951
resist "vss.n98" "vss.t52" 176.951
resist "vss.n93" "vss.t23" 176.951
resist "vss.n88" "vss.t185" 176.951
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "vss.t352" 212.072
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "vss.t102" 212.072
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "vss.t109" 212.072
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "vss.t227" 212.072
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "vss.t98" 212.072
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "vss.t298" 212.072
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "vss.t131" 212.072
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "vss.t42" 212.072
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "vss.t249" 212.072
resist "vss.t88" "vss.n302" 214.307
resist "vss.n303" "vss.t404" 222.172
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" "vss.n80" 222.675
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" "vss.n71" 222.675
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" "vss.n62" 222.675
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" "vss.n53" 222.675
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" "vss.n44" 222.675
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" "vss.n35" 222.675
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" "vss.n26" 222.675
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" "vss.n17" 222.675
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" "vss.n8" 222.675
resist "vss.n84" "vss.n5" 233.279
resist "vss.n127" "vss.t70" 245.765
resist "vss.n122" "vss.t376" 245.765
resist "vss.n117" "vss.t18" 245.765
resist "vss.n112" "vss.t388" 245.765
resist "vss.n107" "vss.t281" 245.765
resist "vss.n102" "vss.t114" 245.765
resist "vss.n97" "vss.t368" 245.765
resist "vss.n92" "vss.t258" 245.765
resist "vss.n87" "vss.t123" 245.765
resist "vss.n80" "vss.n79" 265.09
resist "vss.n71" "vss.n70" 265.09
resist "vss.n62" "vss.n61" 265.09
resist "vss.n53" "vss.n52" 265.09
resist "vss.n44" "vss.n43" 265.09
resist "vss.n35" "vss.n34" 265.09
resist "vss.n26" "vss.n25" 265.09
resist "vss.n17" "vss.n16" 265.09
resist "vss.n8" "vss.n7" 265.09
resist "vss.t383" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" 307.504
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "vss.t337" 307.504
resist "vss.t314" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" 307.504
resist "vss.t325" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" 307.504
resist "vss.t48" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" 307.504
resist "vss.t217" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" 307.504
resist "vss.t408" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" 307.504
resist "vss.t240" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" 307.504
resist "vss.t242" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" 307.504
resist "vss.t323" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" 307.504
resist "vss.t238" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" 307.504
resist "vss.t337" "vss.t383" 349.918
resist "vss.n303" "vss.t0" 376.427
resist "vss.n128" "vss.t294" 376.685
resist "vss.n126" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 408.238
resist "vss.n121" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 408.238
resist "vss.n116" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 408.238
resist "vss.n111" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 408.238
resist "vss.n106" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 408.238
resist "vss.n101" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 408.238
resist "vss.n96" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 408.238
resist "vss.n91" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 408.238
resist "vss.n86" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 408.238
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW" "vss.n0" 466.558
resist "vss.n88" "vss.n11" 490.566
resist "vss.n93" "vss.n20" 490.566
resist "vss.n98" "vss.n29" 490.566
resist "vss.n103" "vss.n38" 490.566
resist "vss.n108" "vss.n47" 490.566
resist "vss.n113" "vss.n56" 490.566
resist "vss.n118" "vss.n65" 490.566
resist "vss.n123" "vss.n74" 490.566
resist "vss.n130" "vss.n129" 490.566
resist "vss.t145" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 491.714
resist "vss.t106" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" 508.086
resist "vss.t209" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" 508.086
resist "vss.t46" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 508.086
resist "vss.t191" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" 508.086
resist "vss.t78" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 508.086
resist "vss.t236" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" 508.086
resist "vss.t76" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 508.086
resist "vss.t211" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" 508.086
resist "vss.t84" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 508.086
resist "vss.t189" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" 508.086
resist "vss.t265" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 508.086
resist "vss.t234" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" 508.086
resist "vss.t397" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 508.086
resist "vss.t27" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" 508.086
resist "vss.t308" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 508.086
resist "vss.t207" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" 508.086
resist "vss.t140" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 508.086
resist "vss.t104" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" 508.086
resist "vss.t294" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 508.086
resist "vss.t329" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" 512.466
resist "vss.t29" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" 512.466
resist "vss.t399" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" 512.466
resist "vss.t198" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" 512.466
resist "vss.t127" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" 512.466
resist "vss.t215" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" 512.466
resist "vss.t271" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" 512.466
resist "vss.t321" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" 512.466
resist "vss.t5" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" 512.466
resist "vss.t232" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" 512.466
resist "vss.n128" "vss.n1" 533.692
resist "vss.t72" "vss.t314" 593.801
resist "vss.t378" "vss.t325" 593.801
resist "vss.t15" "vss.t48" 593.801
resist "vss.t386" "vss.t217" 593.801
resist "vss.t279" "vss.t408" 593.801
resist "vss.t116" "vss.t240" 593.801
resist "vss.t363" "vss.t242" 593.801
resist "vss.t262" "vss.t323" 593.801
resist "vss.t125" "vss.t238" 593.801
resist "vss.t176" "vss.t331" 735.849
resist "vss.t175" "vss.t33" 735.849
resist "vss.t96" "vss.t348" 735.849
resist "vss.t153" "vss.t143" 735.849
resist "vss.t44" "vss.t171" 735.849
resist "vss.t310" "vss.t288" 735.849
resist "vss.t14" "vss.t151" 735.849
resist "vss.t370" "vss.t154" 735.849
resist "vss.t290" "vss.t165" 735.849
resist "vss.t343" "vss.t393" 735.849
resist "vss.n84" "vss.t145" 752.855
resist "vss.n79" "vss.n77" 805.873
resist "vss.n70" "vss.n68" 805.873
resist "vss.n61" "vss.n59" 805.873
resist "vss.n52" "vss.n50" 805.873
resist "vss.n43" "vss.n41" 805.873
resist "vss.n34" "vss.n32" 805.873
resist "vss.n25" "vss.n23" 805.873
resist "vss.n16" "vss.n14" 805.873
resist "vss.n7" "vss.n5" 805.873
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" "vss.n2" 805.93
resist "vss.t12" "vss.t329" 805.93
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" "vss.n11" 805.93
resist "vss.t13" "vss.t29" 805.93
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" "vss.n20" 805.93
resist "vss.t347" "vss.t399" 805.93
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" "vss.n29" 805.93
resist "vss.t11" "vss.t198" 805.93
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" "vss.n38" 805.93
resist "vss.t361" "vss.t127" 805.93
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" "vss.n47" 805.93
resist "vss.t360" "vss.t215" 805.93
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" "vss.n56" 805.93
resist "vss.t354" "vss.t271" 805.93
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" "vss.n65" 805.93
resist "vss.t345" "vss.t321" 805.93
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" "vss.n74" 805.93
resist "vss.t344" "vss.t5" 805.93
resist "vss.n130" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW" 805.93
resist "vss.t355" "vss.t232" 805.93
resist "vss.n83" "vss.n2" 893.531
resist "vss.t60" "vss.t176" 981.132
resist "vss.t202" "vss.t296" 981.132
resist "vss.t303" "vss.t175" 981.132
resist "vss.t147" "vss.t159" 981.132
resist "vss.t223" "vss.t96" 981.132
resist "vss.t82" "vss.t93" 981.132
resist "vss.t193" "vss.t153" 981.132
resist "vss.t37" "vss.t134" 981.132
resist "vss.t90" "vss.t44" 981.132
resist "vss.t246" "vss.t58" 981.132
resist "vss.t158" "vss.t310" 981.132
resist "vss.t356" "vss.t56" 981.132
resist "vss.t291" "vss.t14" 981.132
resist "vss.t286" "vss.t224" 981.132
resist "vss.t316" "vss.t370" 981.132
resist "vss.t167" "vss.t219" 981.132
resist "vss.t206" "vss.t290" 981.132
resist "vss.t267" "vss.t39" 981.132
resist "vss.t311" "vss.t343" 981.132
resist "vss.t179" "vss.t406" 981.132
resist "vss.n89" "vss.t46" 1023.5
resist "vss.n94" "vss.t78" 1023.5
resist "vss.n99" "vss.t76" 1023.5
resist "vss.n104" "vss.t84" 1023.5
resist "vss.n109" "vss.t265" 1023.5
resist "vss.n114" "vss.t397" 1023.5
resist "vss.n119" "vss.t308" 1023.5
resist "vss.n124" "vss.t140" 1023.5
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" "vss.t200" 1103.77
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" "vss.t149" 1103.77
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" "vss.t80" 1103.77
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" "vss.t35" 1103.77
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" "vss.t244" 1103.77
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" "vss.t358" 1103.77
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" "vss.t284" 1103.77
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" "vss.t169" 1103.77
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" "vss.t269" 1103.77
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW" "vss.t177" 1103.77
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" "vss.t12" 1134.43
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" "vss.t13" 1134.43
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" "vss.t347" 1134.43
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" "vss.t11" 1134.43
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" "vss.t361" 1134.43
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" "vss.t360" 1134.43
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" "vss.t354" 1134.43
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" "vss.t345" 1134.43
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" "vss.t344" 1134.43
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" "vss.t355" 1134.43
resist "vss.t61" "vss.t106" 1138.81
resist "vss.t296" "vss.t60" 1138.81
resist "vss.t301" "vss.t209" 1138.81
resist "vss.t159" "vss.t303" 1138.81
resist "vss.t221" "vss.t191" 1138.81
resist "vss.t93" "vss.t223" 1138.81
resist "vss.t194" "vss.t236" 1138.81
resist "vss.t134" "vss.t193" 1138.81
resist "vss.t91" "vss.t211" 1138.81
resist "vss.t58" "vss.t90" 1138.81
resist "vss.t156" "vss.t189" 1138.81
resist "vss.t56" "vss.t158" 1138.81
resist "vss.t292" "vss.t234" 1138.81
resist "vss.t224" "vss.t291" 1138.81
resist "vss.t317" "vss.t27" 1138.81
resist "vss.t219" "vss.t316" 1138.81
resist "vss.t204" "vss.t207" 1138.81
resist "vss.t39" "vss.t206" 1138.81
resist "vss.t312" "vss.t104" 1138.81
resist "vss.t406" "vss.t311" 1138.81
resist "vss.n305" "vss.n304" 1248.57
resist "vss.t331" "vss.t61" 1611.86
resist "vss.t200" "vss.t202" 1611.86
resist "vss.t33" "vss.t301" 1611.86
resist "vss.t149" "vss.t147" 1611.86
resist "vss.t348" "vss.t221" 1611.86
resist "vss.t80" "vss.t82" 1611.86
resist "vss.t143" "vss.t194" 1611.86
resist "vss.t35" "vss.t37" 1611.86
resist "vss.t171" "vss.t91" 1611.86
resist "vss.t244" "vss.t246" 1611.86
resist "vss.t288" "vss.t156" 1611.86
resist "vss.t358" "vss.t356" 1611.86
resist "vss.t151" "vss.t292" 1611.86
resist "vss.t284" "vss.t286" 1611.86
resist "vss.t154" "vss.t317" 1611.86
resist "vss.t169" "vss.t167" 1611.86
resist "vss.t165" "vss.t204" 1611.86
resist "vss.t269" "vss.t267" 1611.86
resist "vss.t393" "vss.t312" 1611.86
resist "vss.t177" "vss.t179" 1611.86
resist "vss.n126" "vss.n125" 2790.29
resist "vss.n121" "vss.n120" 2790.29
resist "vss.n116" "vss.n115" 2790.29
resist "vss.n111" "vss.n110" 2790.29
resist "vss.n106" "vss.n105" 2790.29
resist "vss.n101" "vss.n100" 2790.29
resist "vss.n96" "vss.n95" 2790.29
resist "vss.n91" "vss.n90" 2790.29
resist "vss.n86" "vss.n85" 2890.76
resist "vss.n85" "vss.n84" 3317.24
resist "vss.n125" "vss.n124" 3942.62
resist "vss.n120" "vss.n119" 3942.62
resist "vss.n115" "vss.n114" 3942.62
resist "vss.n110" "vss.n109" 3942.62
resist "vss.n105" "vss.n104" 3942.62
resist "vss.n100" "vss.n99" 3942.62
resist "vss.n95" "vss.n94" 3942.62
resist "vss.n90" "vss.n89" 3942.62
resist "vss.n304" "vss.n303" 7598.09
resist "vss.n125" "vss.n123" 7736.22
resist "vss.n120" "vss.n118" 7736.22
resist "vss.n115" "vss.n113" 7736.22
resist "vss.n110" "vss.n108" 7736.22
resist "vss.n105" "vss.n103" 7736.22
resist "vss.n100" "vss.n98" 7736.22
resist "vss.n95" "vss.n93" 7736.22
resist "vss.n90" "vss.n88" 7736.22
resist "vss.n85" "vss.n83" 7836.69
resist "vss.n129" "vss.n128" 13492.4
resist "vss.n304" "vss.n1" 1.06994e+07
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" 0 84.1051 41 2254 0
rnode "vdd.t8" 0 8.8996 376 2219 0
rnode "vdd.t497" 0 4.35941 216 2181 0
rnode "vdd.n0" 0 18.9118 268 2205 0
rnode "vdd.t517" 0 11.1009 744 2222 0
rnode "vdd.t130" 0 5.91329 1540 2184 0
rnode "vdd.t453" 0 5.91329 1436 2184 0
rnode "vdd.n1" 0 12.618 1488 2205 0
rnode "vdd.t128" 0 22.4279 2068 2226 0
rnode "vdd.t496" 0 101.68 166 2181 0
rnode "vdd.t7" 0 165.857 426 2219 0
rnode "vdd.t516" 0 136.278 794 2222 0
rnode "vdd.t6" 0 92.9645 942 2222 0
rnode "vdd.t465" 0 117.262 1146 2222 0
rnode "vdd.t452" 0 117.262 1386 2184 0
rnode "vdd.t129" 0 166.914 1590 2184 0
rnode "vdd.t127" 0 192.796 2018 2226 0
rnode "vdd.n2" 0 120.937 2320 2085 0
rnode "vdd.t99" 0 8.8996 2840 2219 0
rnode "vdd.t243" 0 4.35941 2680 2181 0
rnode "vdd.n3" 0 18.9118 2732 2205 0
rnode "vdd.t451" 0 11.1009 3208 2222 0
rnode "vdd.t270" 0 5.91329 4004 2184 0
rnode "vdd.t413" 0 5.91329 3900 2184 0
rnode "vdd.n4" 0 12.618 3952 2205 0
rnode "vdd.t272" 0 22.4279 4532 2226 0
rnode "vdd.t449" 0 19.3349 4801 2207 0
rnode "vdd.t22" 0 19.0673 5105 2207 0
rnode "vdd.t173" 0 22.0556 5380 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" 0 81.8713 2505 2254 0
rnode "vdd.t242" 0 101.68 2630 2181 0
rnode "vdd.t98" 0 165.857 2890 2219 0
rnode "vdd.t450" 0 136.278 3258 2222 0
rnode "vdd.t97" 0 92.9645 3406 2222 0
rnode "vdd.t215" 0 117.262 3610 2222 0
rnode "vdd.t412" 0 117.262 3850 2184 0
rnode "vdd.t269" 0 166.914 4054 2184 0
rnode "vdd.t271" 0 182.495 4482 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" 0 97.4539 4745 2254 0
rnode "vdd.t448" 0 81.8722 4851 2207 0
rnode "vdd.t21" 0 119.903 5055 2207 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 0 99.0385 5305 2254 0
rnode "vdd.t172" 0 128.618 5430 2226 0
rnode "vdd.n5" 0 168.212 5792 2085 0
rnode "vdd.n6" 0 121.466 6096 2085 0
rnode "vdd.t369" 0 8.8996 6616 2219 0
rnode "vdd.t529" 0 4.35941 6456 2181 0
rnode "vdd.n7" 0 18.9118 6508 2205 0
rnode "vdd.t447" 0 11.1009 6984 2222 0
rnode "vdd.t241" 0 5.91329 7780 2184 0
rnode "vdd.t222" 0 5.91329 7676 2184 0
rnode "vdd.n8" 0 12.618 7728 2205 0
rnode "vdd.t239" 0 22.4279 8308 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" 0 81.8713 6281 2254 0
rnode "vdd.t528" 0 101.68 6406 2181 0
rnode "vdd.t368" 0 165.857 6666 2219 0
rnode "vdd.t446" 0 136.278 7034 2222 0
rnode "vdd.t370" 0 92.9645 7182 2222 0
rnode "vdd.t136" 0 117.262 7386 2222 0
rnode "vdd.t221" 0 117.262 7626 2184 0
rnode "vdd.t240" 0 166.914 7830 2184 0
rnode "vdd.t238" 0 192.796 8258 2226 0
rnode "vdd.n9" 0 120.937 8560 2085 0
rnode "vdd.t421" 0 8.8996 9080 2219 0
rnode "vdd.t255" 0 4.35941 8920 2181 0
rnode "vdd.n10" 0 18.9118 8972 2205 0
rnode "vdd.t52" 0 11.1009 9448 2222 0
rnode "vdd.t175" 0 5.91329 10244 2184 0
rnode "vdd.t192" 0 5.91329 10140 2184 0
rnode "vdd.n11" 0 12.618 10192 2205 0
rnode "vdd.t177" 0 22.4279 10772 2226 0
rnode "vdd.t41" 0 19.3349 11041 2207 0
rnode "vdd.t460" 0 19.0673 11345 2207 0
rnode "vdd.t65" 0 22.0556 11620 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" 0 81.8713 8745 2254 0
rnode "vdd.t254" 0 101.68 8870 2181 0
rnode "vdd.t420" 0 165.857 9130 2219 0
rnode "vdd.t51" 0 136.278 9498 2222 0
rnode "vdd.t419" 0 92.9645 9646 2222 0
rnode "vdd.t212" 0 117.262 9850 2222 0
rnode "vdd.t191" 0 117.262 10090 2184 0
rnode "vdd.t174" 0 166.914 10294 2184 0
rnode "vdd.t176" 0 182.495 10722 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" 0 97.4539 10985 2254 0
rnode "vdd.t40" 0 81.8722 11091 2207 0
rnode "vdd.t459" 0 119.903 11295 2207 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 0 99.0385 11545 2254 0
rnode "vdd.t64" 0 128.618 11670 2226 0
rnode "vdd.n12" 0 168.212 12032 2085 0
rnode "vdd.n13" 0 121.466 12336 2085 0
rnode "vdd.t60" 0 8.8996 12856 2219 0
rnode "vdd.t495" 0 4.35941 12696 2181 0
rnode "vdd.n14" 0 18.9118 12748 2205 0
rnode "vdd.t39" 0 11.1009 13224 2222 0
rnode "vdd.t29" 0 5.91329 14020 2184 0
rnode "vdd.t488" 0 5.91329 13916 2184 0
rnode "vdd.n15" 0 12.618 13968 2205 0
rnode "vdd.t31" 0 22.4279 14548 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" 0 81.8713 12521 2254 0
rnode "vdd.t494" 0 101.68 12646 2181 0
rnode "vdd.t59" 0 165.857 12906 2219 0
rnode "vdd.t38" 0 136.278 13274 2222 0
rnode "vdd.t61" 0 92.9645 13422 2222 0
rnode "vdd.t515" 0 117.262 13626 2222 0
rnode "vdd.t487" 0 117.262 13866 2184 0
rnode "vdd.t28" 0 166.914 14070 2184 0
rnode "vdd.t30" 0 192.796 14498 2226 0
rnode "vdd.n16" 0 120.937 14800 2085 0
rnode "vdd.t330" 0 8.8996 15320 2219 0
rnode "vdd.t253" 0 4.35941 15160 2181 0
rnode "vdd.n17" 0 18.9118 15212 2205 0
rnode "vdd.t471" 0 11.1009 15688 2222 0
rnode "vdd.t122" 0 5.91329 16484 2184 0
rnode "vdd.t135" 0 5.91329 16380 2184 0
rnode "vdd.n18" 0 12.618 16432 2205 0
rnode "vdd.t124" 0 22.4279 17012 2226 0
rnode "vdd.t510" 0 19.3349 17281 2207 0
rnode "vdd.t477" 0 19.0673 17585 2207 0
rnode "vdd.t120" 0 22.0556 17860 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" 0 81.8713 14985 2254 0
rnode "vdd.t252" 0 101.68 15110 2181 0
rnode "vdd.t329" 0 165.857 15370 2219 0
rnode "vdd.t470" 0 136.278 15738 2222 0
rnode "vdd.t328" 0 92.9645 15886 2222 0
rnode "vdd.t137" 0 117.262 16090 2222 0
rnode "vdd.t134" 0 117.262 16330 2184 0
rnode "vdd.t121" 0 166.914 16534 2184 0
rnode "vdd.t123" 0 182.495 16962 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" 0 97.4539 17225 2254 0
rnode "vdd.t509" 0 81.8722 17331 2207 0
rnode "vdd.t476" 0 119.903 17535 2207 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 0 99.0385 17785 2254 0
rnode "vdd.t119" 0 128.618 17910 2226 0
rnode "vdd.n19" 0 168.212 18272 2085 0
rnode "vdd.n20" 0 121.466 18576 2085 0
rnode "vdd.t160" 0 8.8996 19096 2219 0
rnode "vdd.t69" 0 4.35941 18936 2181 0
rnode "vdd.n21" 0 18.9118 18988 2205 0
rnode "vdd.t512" 0 11.1009 19464 2222 0
rnode "vdd.t92" 0 5.91329 20260 2184 0
rnode "vdd.t503" 0 5.91329 20156 2184 0
rnode "vdd.n22" 0 12.618 20208 2205 0
rnode "vdd.t90" 0 22.4279 20788 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" 0 81.8713 18761 2254 0
rnode "vdd.t68" 0 101.68 18886 2181 0
rnode "vdd.t159" 0 165.857 19146 2219 0
rnode "vdd.t511" 0 136.278 19514 2222 0
rnode "vdd.t158" 0 92.9645 19662 2222 0
rnode "vdd.t110" 0 117.262 19866 2222 0
rnode "vdd.t502" 0 117.262 20106 2184 0
rnode "vdd.t91" 0 166.914 20310 2184 0
rnode "vdd.t89" 0 192.796 20738 2226 0
rnode "vdd.n23" 0 120.937 21040 2085 0
rnode "vdd.t260" 0 8.8996 21560 2219 0
rnode "vdd.t35" 0 4.35941 21400 2181 0
rnode "vdd.n24" 0 18.9118 21452 2205 0
rnode "vdd.t171" 0 11.1009 21928 2222 0
rnode "vdd.t54" 0 5.91329 22724 2184 0
rnode "vdd.t162" 0 5.91329 22620 2184 0
rnode "vdd.n25" 0 12.618 22672 2205 0
rnode "vdd.t56" 0 22.4279 23252 2226 0
rnode "vdd.t268" 0 19.3349 23521 2207 0
rnode "vdd.t469" 0 19.0673 23825 2207 0
rnode "vdd.t112" 0 22.0556 24100 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" 0 81.8713 21225 2254 0
rnode "vdd.t34" 0 101.68 21350 2181 0
rnode "vdd.t259" 0 165.857 21610 2219 0
rnode "vdd.t170" 0 136.278 21978 2222 0
rnode "vdd.t258" 0 92.9645 22126 2222 0
rnode "vdd.t180" 0 117.262 22330 2222 0
rnode "vdd.t161" 0 117.262 22570 2184 0
rnode "vdd.t53" 0 166.914 22774 2184 0
rnode "vdd.t55" 0 182.495 23202 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" 0 97.4539 23465 2254 0
rnode "vdd.t267" 0 81.8722 23571 2207 0
rnode "vdd.t468" 0 119.903 23775 2207 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 0 99.0385 24025 2254 0
rnode "vdd.t111" 0 128.618 24150 2226 0
rnode "vdd.n26" 0 168.212 24512 2085 0
rnode "vdd.n27" 0 121.466 24816 2085 0
rnode "vdd.t417" 0 8.8996 25336 2219 0
rnode "vdd.t67" 0 4.35941 25176 2181 0
rnode "vdd.n28" 0 18.9118 25228 2205 0
rnode "vdd.t266" 0 11.1009 25704 2222 0
rnode "vdd.t424" 0 5.91329 26500 2184 0
rnode "vdd.t492" 0 5.91329 26396 2184 0
rnode "vdd.n29" 0 12.618 26448 2205 0
rnode "vdd.t426" 0 22.4279 27028 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" 0 81.8713 25001 2254 0
rnode "vdd.t66" 0 101.68 25126 2181 0
rnode "vdd.t416" 0 165.857 25386 2219 0
rnode "vdd.t265" 0 136.278 25754 2222 0
rnode "vdd.t418" 0 92.9645 25902 2222 0
rnode "vdd.t391" 0 117.262 26106 2222 0
rnode "vdd.t491" 0 117.262 26346 2184 0
rnode "vdd.t423" 0 166.914 26550 2184 0
rnode "vdd.t425" 0 192.796 26978 2226 0
rnode "vdd.n30" 0 120.937 27280 2085 0
rnode "vdd.t132" 0 8.8996 27800 2219 0
rnode "vdd.t290" 0 4.35941 27640 2181 0
rnode "vdd.n31" 0 18.9118 27692 2205 0
rnode "vdd.t209" 0 11.1009 28168 2222 0
rnode "vdd.t362" 0 5.91329 28964 2184 0
rnode "vdd.t96" 0 5.91329 28860 2184 0
rnode "vdd.n32" 0 12.618 28912 2205 0
rnode "vdd.t364" 0 22.4279 29492 2226 0
rnode "vdd.t157" 0 19.3349 29761 2207 0
rnode "vdd.t458" 0 19.0673 30065 2207 0
rnode "vdd.t126" 0 22.0556 30340 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" 0 81.8713 27465 2254 0
rnode "vdd.t289" 0 101.68 27590 2181 0
rnode "vdd.t131" 0 165.857 27850 2219 0
rnode "vdd.t208" 0 136.278 28218 2222 0
rnode "vdd.t133" 0 92.9645 28366 2222 0
rnode "vdd.t62" 0 117.262 28570 2222 0
rnode "vdd.t95" 0 117.262 28810 2184 0
rnode "vdd.t361" 0 166.914 29014 2184 0
rnode "vdd.t363" 0 182.495 29442 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" 0 97.4539 29705 2254 0
rnode "vdd.t156" 0 81.8722 29811 2207 0
rnode "vdd.t457" 0 119.903 30015 2207 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 0 99.0385 30265 2254 0
rnode "vdd.t125" 0 128.618 30390 2226 0
rnode "vdd.n33" 0 168.212 30752 2085 0
rnode "vdd.n34" 0 121.466 31056 2085 0
rnode "vdd.t139" 0 8.8996 31576 2219 0
rnode "vdd.t257" 0 4.35941 31416 2181 0
rnode "vdd.n35" 0 18.9118 31468 2205 0
rnode "vdd.t155" 0 11.1009 31944 2222 0
rnode "vdd.t376" 0 5.91329 32740 2184 0
rnode "vdd.t337" 0 5.91329 32636 2184 0
rnode "vdd.n36" 0 12.618 32688 2205 0
rnode "vdd.t378" 0 22.4279 33268 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" 0 81.8713 31241 2254 0
rnode "vdd.t256" 0 101.68 31366 2181 0
rnode "vdd.t138" 0 165.857 31626 2219 0
rnode "vdd.t154" 0 136.278 31994 2222 0
rnode "vdd.t140" 0 92.9645 32142 2222 0
rnode "vdd.t338" 0 117.262 32346 2222 0
rnode "vdd.t336" 0 117.262 32586 2184 0
rnode "vdd.t375" 0 166.914 32790 2184 0
rnode "vdd.t377" 0 192.796 33218 2226 0
rnode "vdd.n37" 0 120.937 33520 2085 0
rnode "vdd.t190" 0 8.8996 34040 2219 0
rnode "vdd.t346" 0 4.35941 33880 2181 0
rnode "vdd.n38" 0 18.9118 33932 2205 0
rnode "vdd.t402" 0 11.1009 34408 2222 0
rnode "vdd.t479" 0 5.91329 35204 2184 0
rnode "vdd.t94" 0 5.91329 35100 2184 0
rnode "vdd.n39" 0 12.618 35152 2205 0
rnode "vdd.t481" 0 22.4279 35732 2226 0
rnode "vdd.t292" 0 19.3349 36001 2207 0
rnode "vdd.t20" 0 19.0673 36305 2207 0
rnode "vdd.t382" 0 22.0556 36580 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" 0 81.8713 33705 2254 0
rnode "vdd.t345" 0 101.68 33830 2181 0
rnode "vdd.t189" 0 165.857 34090 2219 0
rnode "vdd.t401" 0 136.278 34458 2222 0
rnode "vdd.t188" 0 92.9645 34606 2222 0
rnode "vdd.t429" 0 117.262 34810 2222 0
rnode "vdd.t93" 0 117.262 35050 2184 0
rnode "vdd.t478" 0 166.914 35254 2184 0
rnode "vdd.t480" 0 182.495 35682 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" 0 97.4539 35945 2254 0
rnode "vdd.t291" 0 81.8722 36051 2207 0
rnode "vdd.t19" 0 119.903 36255 2207 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 0 99.0385 36505 2254 0
rnode "vdd.t381" 0 128.618 36630 2226 0
rnode "vdd.n40" 0 168.212 36992 2085 0
rnode "vdd.n41" 0 121.466 37296 2085 0
rnode "vdd.t334" 0 8.8996 37816 2219 0
rnode "vdd.t301" 0 4.35941 37656 2181 0
rnode "vdd.n42" 0 18.9118 37708 2205 0
rnode "vdd.t294" 0 11.1009 38184 2222 0
rnode "vdd.t166" 0 5.91329 38980 2184 0
rnode "vdd.t372" 0 5.91329 38876 2184 0
rnode "vdd.n43" 0 12.618 38928 2205 0
rnode "vdd.t164" 0 22.4279 39508 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" 0 81.8713 37481 2254 0
rnode "vdd.t300" 0 101.68 37606 2181 0
rnode "vdd.t333" 0 165.857 37866 2219 0
rnode "vdd.t293" 0 136.278 38234 2222 0
rnode "vdd.t335" 0 92.9645 38382 2222 0
rnode "vdd.t169" 0 117.262 38586 2222 0
rnode "vdd.t371" 0 117.262 38826 2184 0
rnode "vdd.t165" 0 166.914 39030 2184 0
rnode "vdd.t163" 0 192.796 39458 2226 0
rnode "vdd.n44" 0 120.937 39760 2085 0
rnode "vdd.t406" 0 8.8996 40280 2219 0
rnode "vdd.t146" 0 4.35941 40120 2181 0
rnode "vdd.n45" 0 18.9118 40172 2205 0
rnode "vdd.t179" 0 11.1009 40648 2222 0
rnode "vdd.t400" 0 5.91329 41444 2184 0
rnode "vdd.t332" 0 5.91329 41340 2184 0
rnode "vdd.n46" 0 12.618 41392 2205 0
rnode "vdd.t398" 0 22.4279 41972 2226 0
rnode "vdd.t390" 0 19.3349 42241 2207 0
rnode "vdd.t483" 0 19.0673 42545 2207 0
rnode "vdd.t506" 0 22.0556 42820 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" 0 81.8713 39945 2254 0
rnode "vdd.t145" 0 101.68 40070 2181 0
rnode "vdd.t405" 0 165.857 40330 2219 0
rnode "vdd.t178" 0 136.278 40698 2222 0
rnode "vdd.t404" 0 92.9645 40846 2222 0
rnode "vdd.t23" 0 117.262 41050 2222 0
rnode "vdd.t331" 0 117.262 41290 2184 0
rnode "vdd.t399" 0 166.914 41494 2184 0
rnode "vdd.t397" 0 182.495 41922 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" 0 97.4539 42185 2254 0
rnode "vdd.t389" 0 81.8722 42291 2207 0
rnode "vdd.t482" 0 119.903 42495 2207 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 0 99.0385 42745 2254 0
rnode "vdd.t505" 0 128.618 42870 2226 0
rnode "vdd.n47" 0 168.212 43232 2085 0
rnode "vdd.n48" 0 121.466 43536 2085 0
rnode "vdd.t148" 0 8.8996 44056 2219 0
rnode "vdd.t527" 0 4.35941 43896 2181 0
rnode "vdd.n49" 0 18.9118 43948 2205 0
rnode "vdd.t388" 0 11.1009 44424 2222 0
rnode "vdd.t18" 0 5.91329 45220 2184 0
rnode "vdd.t251" 0 5.91329 45116 2184 0
rnode "vdd.n50" 0 12.618 45168 2205 0
rnode "vdd.t16" 0 22.4279 45748 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" 0 81.8713 43721 2254 0
rnode "vdd.t526" 0 101.68 43846 2181 0
rnode "vdd.t147" 0 165.857 44106 2219 0
rnode "vdd.t387" 0 136.278 44474 2222 0
rnode "vdd.t149" 0 92.9645 44622 2222 0
rnode "vdd.t63" 0 117.262 44826 2222 0
rnode "vdd.t250" 0 117.262 45066 2184 0
rnode "vdd.t17" 0 166.914 45270 2184 0
rnode "vdd.t15" 0 192.796 45698 2226 0
rnode "vdd.n51" 0 120.937 46000 2085 0
rnode "vdd.t436" 0 8.8996 46520 2219 0
rnode "vdd.t33" 0 4.35941 46360 2181 0
rnode "vdd.n52" 0 18.9118 46412 2205 0
rnode "vdd.t182" 0 11.1009 46888 2222 0
rnode "vdd.t207" 0 5.91329 47684 2184 0
rnode "vdd.t307" 0 5.91329 47580 2184 0
rnode "vdd.n53" 0 12.618 47632 2205 0
rnode "vdd.t205" 0 22.4279 48212 2226 0
rnode "vdd.t443" 0 19.3349 48481 2207 0
rnode "vdd.t467" 0 19.0673 48785 2207 0
rnode "vdd.t428" 0 22.0556 49060 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" 0 81.8713 46185 2254 0
rnode "vdd.t32" 0 101.68 46310 2181 0
rnode "vdd.t435" 0 165.857 46570 2219 0
rnode "vdd.t181" 0 136.278 46938 2222 0
rnode "vdd.t437" 0 92.9645 47086 2222 0
rnode "vdd.t486" 0 117.262 47290 2222 0
rnode "vdd.t306" 0 117.262 47530 2184 0
rnode "vdd.t206" 0 166.914 47734 2184 0
rnode "vdd.t204" 0 182.495 48162 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" 0 97.4539 48425 2254 0
rnode "vdd.t442" 0 81.8722 48531 2207 0
rnode "vdd.t466" 0 119.903 48735 2207 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 0 99.0385 48985 2254 0
rnode "vdd.t427" 0 128.618 49110 2226 0
rnode "vdd.n54" 0 168.212 49472 2085 0
rnode "vdd.n55" 0 121.466 49776 2085 0
rnode "vdd.t144" 0 8.8996 50296 2219 0
rnode "vdd.t445" 0 4.35941 50136 2181 0
rnode "vdd.n56" 0 18.9118 50188 2205 0
rnode "vdd.t441" 0 11.1009 50664 2222 0
rnode "vdd.t197" 0 5.91329 51460 2184 0
rnode "vdd.t71" 0 5.91329 51356 2184 0
rnode "vdd.n57" 0 12.618 51408 2205 0
rnode "vdd.t199" 0 22.4279 51988 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" 0 81.8713 49961 2254 0
rnode "vdd.t444" 0 101.68 50086 2181 0
rnode "vdd.t143" 0 165.857 50346 2219 0
rnode "vdd.t440" 0 136.278 50714 2222 0
rnode "vdd.t142" 0 92.9645 50862 2222 0
rnode "vdd.t141" 0 117.262 51066 2222 0
rnode "vdd.t70" 0 117.262 51306 2184 0
rnode "vdd.t196" 0 166.914 51510 2184 0
rnode "vdd.t198" 0 192.796 51938 2226 0
rnode "vdd.n58" 0 120.937 52240 2085 0
rnode "vdd.t279" 0 8.8996 52760 2219 0
rnode "vdd.t344" 0 4.35941 52600 2181 0
rnode "vdd.n59" 0 18.9118 52652 2205 0
rnode "vdd.t201" 0 11.1009 53128 2222 0
rnode "vdd.t384" 0 5.91329 53924 2184 0
rnode "vdd.t58" 0 5.91329 53820 2184 0
rnode "vdd.n60" 0 12.618 53872 2205 0
rnode "vdd.t386" 0 22.4279 54452 2226 0
rnode "vdd.t12" 0 19.3349 54721 2207 0
rnode "vdd.t464" 0 19.0673 55025 2207 0
rnode "vdd.t168" 0 22.0556 55300 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" 0 81.8713 52425 2254 0
rnode "vdd.t343" 0 101.68 52550 2181 0
rnode "vdd.t278" 0 165.857 52810 2219 0
rnode "vdd.t200" 0 136.278 53178 2222 0
rnode "vdd.t280" 0 92.9645 53326 2222 0
rnode "vdd.t403" 0 117.262 53530 2222 0
rnode "vdd.t57" 0 117.262 53770 2184 0
rnode "vdd.t383" 0 166.914 53974 2184 0
rnode "vdd.t385" 0 182.495 54402 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" 0 97.4539 54665 2254 0
rnode "vdd.t11" 0 81.8722 54771 2207 0
rnode "vdd.t463" 0 119.903 54975 2207 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 0 99.0385 55225 2254 0
rnode "vdd.t167" 0 128.618 55350 2226 0
rnode "vdd.n61" 0 168.212 55712 2085 0
rnode "vdd.n62" 0 121.466 56016 2085 0
rnode "vdd.t475" 0 8.8996 56536 2219 0
rnode "vdd.t303" 0 4.35941 56376 2181 0
rnode "vdd.n63" 0 18.9118 56428 2205 0
rnode "vdd.t10" 0 11.1009 56904 2222 0
rnode "vdd.t103" 0 5.91329 57700 2184 0
rnode "vdd.t211" 0 5.91329 57596 2184 0
rnode "vdd.n64" 0 12.618 57648 2205 0
rnode "vdd.t101" 0 22.4279 58228 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" 0 81.8713 56201 2254 0
rnode "vdd.t302" 0 101.68 56326 2181 0
rnode "vdd.t474" 0 165.857 56586 2219 0
rnode "vdd.t9" 0 136.278 56954 2222 0
rnode "vdd.t473" 0 92.9645 57102 2222 0
rnode "vdd.t472" 0 117.262 57306 2222 0
rnode "vdd.t210" 0 117.262 57546 2184 0
rnode "vdd.t102" 0 166.914 57750 2184 0
rnode "vdd.t100" 0 192.796 58178 2226 0
rnode "vdd.n65" 0 120.937 58480 2085 0
rnode "vdd.t434" 0 8.8996 59000 2219 0
rnode "vdd.t37" 0 4.35941 58840 2181 0
rnode "vdd.n66" 0 18.9118 58892 2205 0
rnode "vdd.t501" 0 11.1009 59368 2222 0
rnode "vdd.t217" 0 5.91329 60164 2184 0
rnode "vdd.t524" 0 5.91329 60060 2184 0
rnode "vdd.n67" 0 12.618 60112 2205 0
rnode "vdd.t219" 0 22.4279 60692 2226 0
rnode "vdd.t341" 0 19.3349 60961 2207 0
rnode "vdd.t462" 0 19.0673 61265 2207 0
rnode "vdd.t411" 0 22.0556 61540 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" 0 81.8713 58665 2254 0
rnode "vdd.t36" 0 101.68 58790 2181 0
rnode "vdd.t433" 0 165.857 59050 2219 0
rnode "vdd.t500" 0 136.278 59418 2222 0
rnode "vdd.t432" 0 92.9645 59566 2222 0
rnode "vdd.t456" 0 117.262 59770 2222 0
rnode "vdd.t523" 0 117.262 60010 2184 0
rnode "vdd.t216" 0 166.914 60214 2184 0
rnode "vdd.t218" 0 182.495 60642 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" 0 97.4539 60905 2254 0
rnode "vdd.t340" 0 81.8722 61011 2207 0
rnode "vdd.t461" 0 119.903 61215 2207 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 0 99.0385 61465 2254 0
rnode "vdd.t410" 0 130.288 61590 2226 0
rnode "vdd.n68" 0 335.684 61488 2388 0
rnode "vdd.n69" 0 50.9907 61317 2388 0
rnode "vdd.n70" 0 53.8412 60909 2388 0
rnode "vdd.n71" 0 73.2279 60744 2388 0
rnode "vdd.n72" 0 115.121 60112 2388 0
rnode "vdd.n73" 0 103.888 59316 2388 0
rnode "vdd.n74" 0 71.5128 58892 2388 0
rnode "vdd.n75" 0 64.2821 58476 2388 0
rnode "vdd.n76" 0 75.527 58280 2388 0
rnode "vdd.n77" 0 115.121 57648 2388 0
rnode "vdd.n78" 0 103.888 56852 2388 0
rnode "vdd.n79" 0 50.5988 56428 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VDD" 0 30.8519 56294 2504 0
rnode "vdd.n80" 0 51.2294 56012 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VDD" 0 22.5456 55858 2510 0
rnode "vdd.n81" 0 64.1338 55708 2388 0
rnode "vdd.n82" 0 59.1664 55248 2388 0
rnode "vdd.n83" 0 50.9907 55077 2388 0
rnode "vdd.n84" 0 53.8412 54669 2388 0
rnode "vdd.n85" 0 73.2279 54504 2388 0
rnode "vdd.n86" 0 115.121 53872 2388 0
rnode "vdd.n87" 0 103.888 53076 2388 0
rnode "vdd.n88" 0 71.5128 52652 2388 0
rnode "vdd.n89" 0 64.2821 52236 2388 0
rnode "vdd.n90" 0 75.527 52040 2388 0
rnode "vdd.n91" 0 115.121 51408 2388 0
rnode "vdd.n92" 0 103.888 50612 2388 0
rnode "vdd.n93" 0 50.5988 50188 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VDD" 0 30.8519 50054 2504 0
rnode "vdd.n94" 0 51.2294 49772 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VDD" 0 22.5456 49618 2510 0
rnode "vdd.n95" 0 64.1338 49468 2388 0
rnode "vdd.n96" 0 59.1664 49008 2388 0
rnode "vdd.n97" 0 50.9907 48837 2388 0
rnode "vdd.n98" 0 53.8412 48429 2388 0
rnode "vdd.n99" 0 73.2279 48264 2388 0
rnode "vdd.n100" 0 115.121 47632 2388 0
rnode "vdd.n101" 0 103.888 46836 2388 0
rnode "vdd.n102" 0 71.5128 46412 2388 0
rnode "vdd.n103" 0 64.2821 45996 2388 0
rnode "vdd.n104" 0 75.527 45800 2388 0
rnode "vdd.n105" 0 115.121 45168 2388 0
rnode "vdd.n106" 0 103.888 44372 2388 0
rnode "vdd.n107" 0 50.5988 43948 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VDD" 0 30.8519 43814 2504 0
rnode "vdd.n108" 0 51.2294 43532 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VDD" 0 22.5456 43378 2510 0
rnode "vdd.n109" 0 64.1338 43228 2388 0
rnode "vdd.n110" 0 59.1664 42768 2388 0
rnode "vdd.n111" 0 50.9907 42597 2388 0
rnode "vdd.n112" 0 53.8412 42189 2388 0
rnode "vdd.n113" 0 73.2279 42024 2388 0
rnode "vdd.n114" 0 115.121 41392 2388 0
rnode "vdd.n115" 0 103.888 40596 2388 0
rnode "vdd.n116" 0 71.5128 40172 2388 0
rnode "vdd.n117" 0 64.2821 39756 2388 0
rnode "vdd.n118" 0 75.527 39560 2388 0
rnode "vdd.n119" 0 115.121 38928 2388 0
rnode "vdd.n120" 0 103.888 38132 2388 0
rnode "vdd.n121" 0 50.5988 37708 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VDD" 0 30.8519 37574 2504 0
rnode "vdd.n122" 0 51.2294 37292 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VDD" 0 22.5456 37138 2510 0
rnode "vdd.n123" 0 64.1338 36988 2388 0
rnode "vdd.n124" 0 59.1664 36528 2388 0
rnode "vdd.n125" 0 50.9907 36357 2388 0
rnode "vdd.n126" 0 53.8412 35949 2388 0
rnode "vdd.n127" 0 73.2279 35784 2388 0
rnode "vdd.n128" 0 115.121 35152 2388 0
rnode "vdd.n129" 0 103.888 34356 2388 0
rnode "vdd.n130" 0 71.5128 33932 2388 0
rnode "vdd.n131" 0 64.2821 33516 2388 0
rnode "vdd.n132" 0 75.527 33320 2388 0
rnode "vdd.n133" 0 115.121 32688 2388 0
rnode "vdd.n134" 0 103.888 31892 2388 0
rnode "vdd.n135" 0 50.5988 31468 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VDD" 0 30.8519 31334 2504 0
rnode "vdd.n136" 0 51.2294 31052 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VDD" 0 22.5456 30898 2510 0
rnode "vdd.n137" 0 64.1338 30748 2388 0
rnode "vdd.n138" 0 59.1664 30288 2388 0
rnode "vdd.n139" 0 50.9907 30117 2388 0
rnode "vdd.n140" 0 53.8412 29709 2388 0
rnode "vdd.n141" 0 73.2279 29544 2388 0
rnode "vdd.n142" 0 115.121 28912 2388 0
rnode "vdd.n143" 0 103.888 28116 2388 0
rnode "vdd.n144" 0 71.5128 27692 2388 0
rnode "vdd.n145" 0 64.2821 27276 2388 0
rnode "vdd.n146" 0 75.527 27080 2388 0
rnode "vdd.n147" 0 115.121 26448 2388 0
rnode "vdd.n148" 0 103.888 25652 2388 0
rnode "vdd.n149" 0 50.5988 25228 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VDD" 0 30.8519 25094 2504 0
rnode "vdd.n150" 0 51.2294 24812 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VDD" 0 22.5456 24658 2510 0
rnode "vdd.n151" 0 64.1338 24508 2388 0
rnode "vdd.n152" 0 59.1664 24048 2388 0
rnode "vdd.n153" 0 50.9907 23877 2388 0
rnode "vdd.n154" 0 53.8412 23469 2388 0
rnode "vdd.n155" 0 73.2279 23304 2388 0
rnode "vdd.n156" 0 115.121 22672 2388 0
rnode "vdd.n157" 0 103.888 21876 2388 0
rnode "vdd.n158" 0 71.5128 21452 2388 0
rnode "vdd.n159" 0 64.2821 21036 2388 0
rnode "vdd.n160" 0 75.527 20840 2388 0
rnode "vdd.n161" 0 115.121 20208 2388 0
rnode "vdd.n162" 0 103.888 19412 2388 0
rnode "vdd.n163" 0 50.5988 18988 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VDD" 0 30.8519 18854 2504 0
rnode "vdd.n164" 0 51.2294 18572 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VDD" 0 22.5456 18418 2510 0
rnode "vdd.n165" 0 64.1338 18268 2388 0
rnode "vdd.n166" 0 59.1664 17808 2388 0
rnode "vdd.n167" 0 50.9907 17637 2388 0
rnode "vdd.n168" 0 53.8412 17229 2388 0
rnode "vdd.n169" 0 73.2279 17064 2388 0
rnode "vdd.n170" 0 115.121 16432 2388 0
rnode "vdd.n171" 0 103.888 15636 2388 0
rnode "vdd.n172" 0 71.5128 15212 2388 0
rnode "vdd.n173" 0 64.2821 14796 2388 0
rnode "vdd.n174" 0 75.527 14600 2388 0
rnode "vdd.n175" 0 115.121 13968 2388 0
rnode "vdd.n176" 0 103.888 13172 2388 0
rnode "vdd.n177" 0 50.5988 12748 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VDD" 0 30.8519 12614 2504 0
rnode "vdd.n178" 0 51.2294 12332 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VDD" 0 22.5456 12178 2510 0
rnode "vdd.n179" 0 64.1338 12028 2388 0
rnode "vdd.n180" 0 59.1664 11568 2388 0
rnode "vdd.n181" 0 50.9907 11397 2388 0
rnode "vdd.n182" 0 53.8412 10989 2388 0
rnode "vdd.n183" 0 73.2279 10824 2388 0
rnode "vdd.n184" 0 115.121 10192 2388 0
rnode "vdd.n185" 0 103.888 9396 2388 0
rnode "vdd.n186" 0 71.5128 8972 2388 0
rnode "vdd.n187" 0 64.2821 8556 2388 0
rnode "vdd.n188" 0 75.527 8360 2388 0
rnode "vdd.n189" 0 115.121 7728 2388 0
rnode "vdd.n190" 0 103.888 6932 2388 0
rnode "vdd.n191" 0 50.5988 6508 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VDD" 0 30.8519 6374 2504 0
rnode "vdd.n192" 0 51.2294 6092 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VDD" 0 22.5456 5938 2510 0
rnode "vdd.n193" 0 64.1338 5788 2388 0
rnode "vdd.n194" 0 59.1664 5328 2388 0
rnode "vdd.n195" 0 50.9907 5157 2388 0
rnode "vdd.n196" 0 53.8412 4749 2388 0
rnode "vdd.n197" 0 73.2279 4584 2388 0
rnode "vdd.n198" 0 115.121 3952 2388 0
rnode "vdd.n199" 0 103.888 3156 2388 0
rnode "vdd.n200" 0 71.5128 2732 2388 0
rnode "vdd.n201" 0 64.2821 2316 2388 0
rnode "vdd.n202" 0 75.527 2120 2388 0
rnode "vdd.n203" 0 115.121 1488 2388 0
rnode "vdd.n204" 0 103.888 692 2388 0
rnode "vdd.n205" 0 50.5988 268 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VDD" 0 30.8519 134 2504 0
rnode "vdd.n206" 0 192.646 -148 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VDD" 0 13.4236 -302 2510 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 0 141.59 403 366 0
rnode "vdd.t454" 0 178.681 278 394 0
rnode "vdd.t455" 0 22.0556 328 394 0
rnode "vdd.t522" 0 333.385 2412 643 0
rnode "vdd.t227" 0 141.866 2572 643 0
rnode "vdd.t520" 0 141.866 2732 643 0
rnode "vdd.t286" 0 141.866 2892 643 0
rnode "vdd.t108" 0 141.866 3052 643 0
rnode "vdd.t225" 0 141.866 3212 643 0
rnode "vdd.t518" 0 141.866 3372 643 0
rnode "vdd.t109" 0 141.866 3532 643 0
rnode "vdd.t226" 0 141.866 3692 643 0
rnode "vdd.t519" 0 141.866 3852 643 0
rnode "vdd.t521" 0 141.866 4012 643 0
rnode "vdd.t287" 0 141.866 4172 643 0
rnode "vdd.t42" 0 141.866 4332 643 0
rnode "vdd.t43" 0 141.866 4492 643 0
rnode "vdd.t288" 0 141.866 4652 643 0
rnode "vdd.t228" 0 141.866 4812 643 0
rnode "vdd.t44" 0 187.656 4972 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 0 141.59 6735 366 0
rnode "vdd.t152" 0 178.681 6610 394 0
rnode "vdd.t153" 0 22.0556 6660 394 0
rnode "vdd.t2" 0 333.385 8744 643 0
rnode "vdd.t5" 0 141.866 8904 643 0
rnode "vdd.t105" 0 141.866 9064 643 0
rnode "vdd.t193" 0 141.866 9224 643 0
rnode "vdd.t0" 0 141.866 9384 643 0
rnode "vdd.t24" 0 141.866 9544 643 0
rnode "vdd.t194" 0 141.866 9704 643 0
rnode "vdd.t1" 0 141.866 9864 643 0
rnode "vdd.t4" 0 141.866 10024 643 0
rnode "vdd.t118" 0 141.866 10184 643 0
rnode "vdd.t220" 0 141.866 10344 643 0
rnode "vdd.t507" 0 141.866 10504 643 0
rnode "vdd.t104" 0 141.866 10664 643 0
rnode "vdd.t25" 0 141.866 10824 643 0
rnode "vdd.t195" 0 141.866 10984 643 0
rnode "vdd.t3" 0 141.866 11144 643 0
rnode "vdd.t117" 0 187.656 11304 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 0 141.59 12975 366 0
rnode "vdd.t379" 0 178.681 12850 394 0
rnode "vdd.t380" 0 22.0556 12900 394 0
rnode "vdd.t114" 0 333.385 14984 643 0
rnode "vdd.t229" 0 141.866 15144 643 0
rnode "vdd.t430" 0 141.866 15304 643 0
rnode "vdd.t235" 0 141.866 15464 643 0
rnode "vdd.t113" 0 141.866 15624 643 0
rnode "vdd.t431" 0 141.866 15784 643 0
rnode "vdd.t184" 0 141.866 15944 643 0
rnode "vdd.t233" 0 141.866 16104 643 0
rnode "vdd.t46" 0 141.866 16264 643 0
rnode "vdd.t230" 0 141.866 16424 643 0
rnode "vdd.t234" 0 141.866 16584 643 0
rnode "vdd.t47" 0 141.866 16744 643 0
rnode "vdd.t231" 0 141.866 16904 643 0
rnode "vdd.t247" 0 141.866 17064 643 0
rnode "vdd.t249" 0 141.866 17224 643 0
rnode "vdd.t45" 0 141.866 17384 643 0
rnode "vdd.t248" 0 187.656 17544 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 0 141.59 19215 366 0
rnode "vdd.t484" 0 178.681 19090 394 0
rnode "vdd.t485" 0 22.0556 19140 394 0
rnode "vdd.t322" 0 333.385 21224 643 0
rnode "vdd.t308" 0 141.866 21384 643 0
rnode "vdd.t264" 0 141.866 21544 643 0
rnode "vdd.t323" 0 141.866 21704 643 0
rnode "vdd.t309" 0 141.866 21864 643 0
rnode "vdd.t312" 0 141.866 22024 643 0
rnode "vdd.t374" 0 141.866 22184 643 0
rnode "vdd.t311" 0 141.866 22344 643 0
rnode "vdd.t438" 0 141.866 22504 643 0
rnode "vdd.t321" 0 141.866 22664 643 0
rnode "vdd.t356" 0 141.866 22824 643 0
rnode "vdd.t439" 0 141.866 22984 643 0
rnode "vdd.t183" 0 141.866 23144 643 0
rnode "vdd.t313" 0 141.866 23304 643 0
rnode "vdd.t310" 0 141.866 23464 643 0
rnode "vdd.t320" 0 141.866 23624 643 0
rnode "vdd.t373" 0 187.656 23784 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 0 141.59 25455 366 0
rnode "vdd.t150" 0 178.681 25330 394 0
rnode "vdd.t151" 0 22.0556 25380 394 0
rnode "vdd.t83" 0 333.385 27464 643 0
rnode "vdd.t81" 0 141.866 27624 643 0
rnode "vdd.t73" 0 141.866 27784 643 0
rnode "vdd.t82" 0 141.866 27944 643 0
rnode "vdd.t85" 0 141.866 28104 643 0
rnode "vdd.t78" 0 141.866 28264 643 0
rnode "vdd.t75" 0 141.866 28424 643 0
rnode "vdd.t84" 0 141.866 28584 643 0
rnode "vdd.t77" 0 141.866 28744 643 0
rnode "vdd.t74" 0 141.866 28904 643 0
rnode "vdd.t72" 0 141.866 29064 643 0
rnode "vdd.t87" 0 141.866 29224 643 0
rnode "vdd.t80" 0 141.866 29384 643 0
rnode "vdd.t88" 0 141.866 29544 643 0
rnode "vdd.t86" 0 141.866 29704 643 0
rnode "vdd.t79" 0 141.866 29864 643 0
rnode "vdd.t76" 0 187.656 30024 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 0 141.59 31695 366 0
rnode "vdd.t392" 0 178.681 31570 394 0
rnode "vdd.t393" 0 22.0556 31620 394 0
rnode "vdd.t237" 0 333.385 33704 643 0
rnode "vdd.t285" 0 141.866 33864 643 0
rnode "vdd.t350" 0 141.866 34024 643 0
rnode "vdd.t49" 0 141.866 34184 643 0
rnode "vdd.t394" 0 141.866 34344 643 0
rnode "vdd.t396" 0 141.866 34504 643 0
rnode "vdd.t50" 0 141.866 34664 643 0
rnode "vdd.t236" 0 141.866 34824 643 0
rnode "vdd.t284" 0 141.866 34984 643 0
rnode "vdd.t349" 0 141.866 35144 643 0
rnode "vdd.t351" 0 141.866 35304 643 0
rnode "vdd.t245" 0 141.866 35464 643 0
rnode "vdd.t395" 0 141.866 35624 643 0
rnode "vdd.t48" 0 141.866 35784 643 0
rnode "vdd.t246" 0 141.866 35944 643 0
rnode "vdd.t244" 0 141.866 36104 643 0
rnode "vdd.t493" 0 187.656 36264 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 0 141.59 37935 366 0
rnode "vdd.t498" 0 178.681 37810 394 0
rnode "vdd.t499" 0 22.0556 37860 394 0
rnode "vdd.t325" 0 333.385 39944 643 0
rnode "vdd.t297" 0 141.866 40104 643 0
rnode "vdd.t274" 0 141.866 40264 643 0
rnode "vdd.t513" 0 141.866 40424 643 0
rnode "vdd.t504" 0 141.866 40584 643 0
rnode "vdd.t275" 0 141.866 40744 643 0
rnode "vdd.t514" 0 141.866 40904 643 0
rnode "vdd.t342" 0 141.866 41064 643 0
rnode "vdd.t348" 0 141.866 41224 643 0
rnode "vdd.t316" 0 141.866 41384 643 0
rnode "vdd.t347" 0 141.866 41544 643 0
rnode "vdd.t296" 0 141.866 41704 643 0
rnode "vdd.t317" 0 141.866 41864 643 0
rnode "vdd.t232" 0 141.866 42024 643 0
rnode "vdd.t324" 0 141.866 42184 643 0
rnode "vdd.t366" 0 141.866 42344 643 0
rnode "vdd.t304" 0 187.656 42504 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 0 141.59 44175 366 0
rnode "vdd.t26" 0 178.681 44050 394 0
rnode "vdd.t27" 0 22.0556 44100 394 0
rnode "vdd.t185" 0 333.385 46184 643 0
rnode "vdd.t282" 0 141.866 46344 643 0
rnode "vdd.t261" 0 141.866 46504 643 0
rnode "vdd.t186" 0 141.866 46664 643 0
rnode "vdd.t187" 0 141.866 46824 643 0
rnode "vdd.t262" 0 141.866 46984 643 0
rnode "vdd.t116" 0 141.866 47144 643 0
rnode "vdd.t408" 0 141.866 47304 643 0
rnode "vdd.t14" 0 141.866 47464 643 0
rnode "vdd.t283" 0 141.866 47624 643 0
rnode "vdd.t409" 0 141.866 47784 643 0
rnode "vdd.t281" 0 141.866 47944 643 0
rnode "vdd.t525" 0 141.866 48104 643 0
rnode "vdd.t263" 0 141.866 48264 643 0
rnode "vdd.t407" 0 141.866 48424 643 0
rnode "vdd.t13" 0 141.866 48584 643 0
rnode "vdd.t115" 0 187.656 48744 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 0 141.59 50415 366 0
rnode "vdd.t489" 0 178.681 50290 394 0
rnode "vdd.t490" 0 22.0556 50340 394 0
rnode "vdd.t315" 0 333.385 52424 643 0
rnode "vdd.t415" 0 141.866 52584 643 0
rnode "vdd.t365" 0 141.866 52744 643 0
rnode "vdd.t273" 0 141.866 52904 643 0
rnode "vdd.t299" 0 141.866 53064 643 0
rnode "vdd.t203" 0 141.866 53224 643 0
rnode "vdd.t352" 0 141.866 53384 643 0
rnode "vdd.t508" 0 141.866 53544 643 0
rnode "vdd.t414" 0 141.866 53704 643 0
rnode "vdd.t353" 0 141.866 53864 643 0
rnode "vdd.t314" 0 141.866 54024 643 0
rnode "vdd.t339" 0 141.866 54184 643 0
rnode "vdd.t295" 0 141.866 54344 643 0
rnode "vdd.t357" 0 141.866 54504 643 0
rnode "vdd.t298" 0 141.866 54664 643 0
rnode "vdd.t202" 0 141.866 54824 643 0
rnode "vdd.t358" 0 187.656 54984 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 0 141.59 56655 366 0
rnode "vdd.t106" 0 178.681 56530 394 0
rnode "vdd.t107" 0 22.0556 56580 394 0
rnode "vdd.t214" 0 333.385 58664 643 0
rnode "vdd.t360" 0 141.866 58824 643 0
rnode "vdd.t305" 0 141.866 58984 643 0
rnode "vdd.t326" 0 141.866 59144 643 0
rnode "vdd.t327" 0 141.866 59304 643 0
rnode "vdd.t367" 0 141.866 59464 643 0
rnode "vdd.t223" 0 141.866 59624 643 0
rnode "vdd.t213" 0 141.866 59784 643 0
rnode "vdd.t276" 0 141.866 59944 643 0
rnode "vdd.t318" 0 141.866 60104 643 0
rnode "vdd.t422" 0 141.866 60264 643 0
rnode "vdd.t354" 0 141.866 60424 643 0
rnode "vdd.t319" 0 141.866 60584 643 0
rnode "vdd.t359" 0 141.866 60744 643 0
rnode "vdd.t355" 0 141.866 60904 643 0
rnode "vdd.t277" 0 141.866 61064 643 0
rnode "vdd.t224" 0 193.652 61224 643 0
rnode "vdd.n207" 0 1752.79 56632 232 0
rnode "swmatrix_Tgate_2.VDD" 0 27.0844 56527 -27 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" 0 84.3311 56500 52 0
rnode "vdd.n208" 0 378.76 56116 232 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0 135.553 56112 52 0
rnode "vdd.n209" 0 978.584 55242 52 0
rnode "vdd.n210" 0 687.236 50392 232 0
rnode "swmatrix_Tgate_1.VDD" 0 27.0844 50287 -27 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" 0 84.3311 50260 52 0
rnode "vdd.n211" 0 378.76 49876 232 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0 135.553 49872 52 0
rnode "vdd.n212" 0 978.584 49002 52 0
rnode "vdd.n213" 0 687.236 44152 232 0
rnode "swmatrix_Tgate_3.VDD" 0 27.0844 44047 -27 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" 0 84.3311 44020 52 0
rnode "vdd.n214" 0 378.76 43636 232 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0 135.553 43632 52 0
rnode "vdd.n215" 0 978.584 42762 52 0
rnode "vdd.n216" 0 687.236 37912 232 0
rnode "swmatrix_Tgate_0.VDD" 0 27.0844 37807 -27 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" 0 84.3311 37780 52 0
rnode "vdd.n217" 0 378.76 37396 232 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0 135.553 37392 52 0
rnode "vdd.n218" 0 978.584 36522 52 0
rnode "vdd.n219" 0 687.236 31672 232 0
rnode "swmatrix_Tgate_6.VDD" 0 27.0844 31567 -27 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" 0 84.3311 31540 52 0
rnode "vdd.n220" 0 378.76 31156 232 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0 135.553 31152 52 0
rnode "vdd.n221" 0 978.584 30282 52 0
rnode "vdd.n222" 0 687.236 25432 232 0
rnode "swmatrix_Tgate_5.VDD" 0 27.0844 25327 -27 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" 0 84.3311 25300 52 0
rnode "vdd.n223" 0 378.76 24916 232 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0 135.553 24912 52 0
rnode "vdd.n224" 0 978.584 24042 52 0
rnode "vdd.n225" 0 687.236 19192 232 0
rnode "swmatrix_Tgate_7.VDD" 0 27.0844 19087 -27 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" 0 84.3311 19060 52 0
rnode "vdd.n226" 0 378.76 18676 232 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0 135.553 18672 52 0
rnode "vdd.n227" 0 978.584 17802 52 0
rnode "vdd.n228" 0 687.236 12952 232 0
rnode "swmatrix_Tgate_4.VDD" 0 27.0844 12847 -27 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" 0 84.3311 12820 52 0
rnode "vdd.n229" 0 378.76 12436 232 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0 135.553 12432 52 0
rnode "vdd.n230" 0 978.584 11562 52 0
rnode "vdd.n231" 0 687.236 6712 232 0
rnode "swmatrix_Tgate_8.VDD" 0 27.0844 6607 -27 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" 0 84.3311 6580 52 0
rnode "vdd.n232" 0 378.76 6196 232 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0 147.724 6192 52 0
rnode "vdd.n233" 0 990.521 5230 52 0
rnode "vdd.n234" 0 687.236 380 232 0
rnode "swmatrix_Tgate_9.VDD" 0 27.0844 275 -27 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" 0 84.3311 248 52 0
rnode "vdd.n235" 0 378.76 -136 232 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0 306.994 -140 52 0
rnode "vdd" 0 11.1245 -538 2519 0
rnode "vdd.n236" 0 200.928 -508 2388 0
rnode "ShiftReg_row_10_2$1_0.VDD" 0 15.2776 -329 2454 0
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" "vdd.n235" 0.000722892
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" "vdd.n232" 0.000722892
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" "vdd.n229" 0.000722892
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" "vdd.n226" 0.000722892
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" "vdd.n223" 0.000722892
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" "vdd.n220" 0.000722892
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" "vdd.n217" 0.000722892
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" "vdd.n214" 0.000722892
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" "vdd.n211" 0.000722892
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" "vdd.n208" 0.000722892
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" "swmatrix_Tgate_9.VDD" 0.00487952
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" "swmatrix_Tgate_8.VDD" 0.00487952
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" "swmatrix_Tgate_4.VDD" 0.00487952
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" "swmatrix_Tgate_7.VDD" 0.00487952
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" "swmatrix_Tgate_5.VDD" 0.00487952
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" "swmatrix_Tgate_6.VDD" 0.00487952
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" "swmatrix_Tgate_0.VDD" 0.00487952
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" "swmatrix_Tgate_3.VDD" 0.00487952
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" "swmatrix_Tgate_1.VDD" 0.00487952
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" "swmatrix_Tgate_2.VDD" 0.00487952
resist "ShiftReg_row_10_2$1_0.VDD" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VDD" 0.0135
resist "vdd.n236" "vdd" 0.015
resist "swmatrix_Tgate_9.VDD" "vdd.n234" 0.0189759
resist "swmatrix_Tgate_8.VDD" "vdd.n231" 0.0189759
resist "swmatrix_Tgate_4.VDD" "vdd.n228" 0.0189759
resist "swmatrix_Tgate_7.VDD" "vdd.n225" 0.0189759
resist "swmatrix_Tgate_5.VDD" "vdd.n222" 0.0189759
resist "swmatrix_Tgate_6.VDD" "vdd.n219" 0.0189759
resist "swmatrix_Tgate_0.VDD" "vdd.n216" 0.0189759
resist "swmatrix_Tgate_3.VDD" "vdd.n213" 0.0189759
resist "swmatrix_Tgate_1.VDD" "vdd.n210" 0.0189759
resist "swmatrix_Tgate_2.VDD" "vdd.n207" 0.0189759
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VDD" "vdd.n205" 0.067
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VDD" "vdd.n191" 0.067
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VDD" "vdd.n177" 0.067
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VDD" "vdd.n163" 0.067
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VDD" "vdd.n149" 0.067
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VDD" "vdd.n135" 0.067
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VDD" "vdd.n121" 0.067
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VDD" "vdd.n107" 0.067
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VDD" "vdd.n93" 0.067
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VDD" "vdd.n79" 0.067
resist "vdd.n235" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" 0.0693976
resist "vdd.n232" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" 0.0693976
resist "vdd.n229" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" 0.0693976
resist "vdd.n226" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" 0.0693976
resist "vdd.n223" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" 0.0693976
resist "vdd.n220" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" 0.0693976
resist "vdd.n217" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" 0.0693976
resist "vdd.n214" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" 0.0693976
resist "vdd.n211" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" 0.0693976
resist "vdd.n208" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD" 0.0693976
resist "vdd.n193" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VDD" 0.075
resist "vdd.n179" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VDD" 0.075
resist "vdd.n165" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VDD" 0.075
resist "vdd.n151" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VDD" 0.075
resist "vdd.n137" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VDD" 0.075
resist "vdd.n123" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VDD" 0.075
resist "vdd.n109" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VDD" 0.075
resist "vdd.n95" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VDD" 0.075
resist "vdd.n81" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VDD" 0.075
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VDD" "vdd.n206" 0.077
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VDD" "vdd.n192" 0.077
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VDD" "vdd.n178" 0.077
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VDD" "vdd.n164" 0.077
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VDD" "vdd.n150" 0.077
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VDD" "vdd.n136" 0.077
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VDD" "vdd.n122" 0.077
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VDD" "vdd.n108" 0.077
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VDD" "vdd.n94" 0.077
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VDD" "vdd.n80" 0.077
resist "vdd.n197" "vdd.n196" 0.0825
resist "vdd.n183" "vdd.n182" 0.0825
resist "vdd.n169" "vdd.n168" 0.0825
resist "vdd.n155" "vdd.n154" 0.0825
resist "vdd.n141" "vdd.n140" 0.0825
resist "vdd.n127" "vdd.n126" 0.0825
resist "vdd.n113" "vdd.n112" 0.0825
resist "vdd.n99" "vdd.n98" 0.0825
resist "vdd.n85" "vdd.n84" 0.0825
resist "vdd.n71" "vdd.n70" 0.0825
resist "vdd.n195" "vdd.n194" 0.0855
resist "vdd.n181" "vdd.n180" 0.0855
resist "vdd.n167" "vdd.n166" 0.0855
resist "vdd.n153" "vdd.n152" 0.0855
resist "vdd.n139" "vdd.n138" 0.0855
resist "vdd.n125" "vdd.n124" 0.0855
resist "vdd.n111" "vdd.n110" 0.0855
resist "vdd.n97" "vdd.n96" 0.0855
resist "vdd.n83" "vdd.n82" 0.0855
resist "vdd.n69" "vdd.n68" 0.0855
resist "ShiftReg_row_10_2$1_0.VDD" "vdd.n236" 0.0895
resist "vdd.n202" "vdd.n201" 0.098
resist "vdd.n188" "vdd.n187" 0.098
resist "vdd.n174" "vdd.n173" 0.098
resist "vdd.n160" "vdd.n159" 0.098
resist "vdd.n146" "vdd.n145" 0.098
resist "vdd.n132" "vdd.n131" 0.098
resist "vdd.n118" "vdd.n117" 0.098
resist "vdd.n104" "vdd.n103" 0.098
resist "vdd.n90" "vdd.n89" 0.098
resist "vdd.n76" "vdd.n75" 0.098
resist "vdd.n206" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VDD" 0.141
resist "vdd.n192" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VDD" 0.141
resist "vdd.n178" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VDD" 0.141
resist "vdd.n164" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VDD" 0.141
resist "vdd.n150" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VDD" 0.141
resist "vdd.n136" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VDD" 0.141
resist "vdd.n122" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VDD" 0.141
resist "vdd.n108" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VDD" 0.141
resist "vdd.n94" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VDD" 0.141
resist "vdd.n80" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VDD" 0.141
resist "vdd.n196" "vdd.n195" 0.204
resist "vdd.n182" "vdd.n181" 0.204
resist "vdd.n168" "vdd.n167" 0.204
resist "vdd.n154" "vdd.n153" 0.204
resist "vdd.n140" "vdd.n139" 0.204
resist "vdd.n126" "vdd.n125" 0.204
resist "vdd.n112" "vdd.n111" 0.204
resist "vdd.n98" "vdd.n97" 0.204
resist "vdd.n84" "vdd.n83" 0.204
resist "vdd.n70" "vdd.n69" 0.204
resist "vdd.n201" "vdd.n200" 0.208
resist "vdd.n187" "vdd.n186" 0.208
resist "vdd.n173" "vdd.n172" 0.208
resist "vdd.n159" "vdd.n158" 0.208
resist "vdd.n145" "vdd.n144" 0.208
resist "vdd.n131" "vdd.n130" 0.208
resist "vdd.n117" "vdd.n116" 0.208
resist "vdd.n103" "vdd.n102" 0.208
resist "vdd.n89" "vdd.n88" 0.208
resist "vdd.n75" "vdd.n74" 0.208
resist "vdd.n205" "vdd.n204" 0.212
resist "vdd.n200" "vdd.n199" 0.212
resist "vdd.n191" "vdd.n190" 0.212
resist "vdd.n186" "vdd.n185" 0.212
resist "vdd.n177" "vdd.n176" 0.212
resist "vdd.n172" "vdd.n171" 0.212
resist "vdd.n163" "vdd.n162" 0.212
resist "vdd.n158" "vdd.n157" 0.212
resist "vdd.n149" "vdd.n148" 0.212
resist "vdd.n144" "vdd.n143" 0.212
resist "vdd.n135" "vdd.n134" 0.212
resist "vdd.n130" "vdd.n129" 0.212
resist "vdd.n121" "vdd.n120" 0.212
resist "vdd.n116" "vdd.n115" 0.212
resist "vdd.n107" "vdd.n106" 0.212
resist "vdd.n102" "vdd.n101" 0.212
resist "vdd.n93" "vdd.n92" 0.212
resist "vdd.n88" "vdd.n87" 0.212
resist "vdd.n79" "vdd.n78" 0.212
resist "vdd.n74" "vdd.n73" 0.212
resist "vdd.n194" "vdd.n193" 0.23
resist "vdd.n180" "vdd.n179" 0.23
resist "vdd.n166" "vdd.n165" 0.23
resist "vdd.n152" "vdd.n151" 0.23
resist "vdd.n138" "vdd.n137" 0.23
resist "vdd.n124" "vdd.n123" 0.23
resist "vdd.n110" "vdd.n109" 0.23
resist "vdd.n96" "vdd.n95" 0.23
resist "vdd.n82" "vdd.n81" 0.23
resist "vdd.n230" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0.234769
resist "vdd.n227" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0.234769
resist "vdd.n224" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0.234769
resist "vdd.n221" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0.234769
resist "vdd.n218" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0.234769
resist "vdd.n215" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0.234769
resist "vdd.n212" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0.234769
resist "vdd.n209" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0.234769
resist "vdd.n233" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0.260807
resist "vdd.n203" "vdd.n202" 0.316
resist "vdd.n198" "vdd.n197" 0.316
resist "vdd.n189" "vdd.n188" 0.316
resist "vdd.n184" "vdd.n183" 0.316
resist "vdd.n175" "vdd.n174" 0.316
resist "vdd.n170" "vdd.n169" 0.316
resist "vdd.n161" "vdd.n160" 0.316
resist "vdd.n156" "vdd.n155" 0.316
resist "vdd.n147" "vdd.n146" 0.316
resist "vdd.n142" "vdd.n141" 0.316
resist "vdd.n133" "vdd.n132" 0.316
resist "vdd.n128" "vdd.n127" 0.316
resist "vdd.n119" "vdd.n118" 0.316
resist "vdd.n114" "vdd.n113" 0.316
resist "vdd.n105" "vdd.n104" 0.316
resist "vdd.n100" "vdd.n99" 0.316
resist "vdd.n91" "vdd.n90" 0.316
resist "vdd.n86" "vdd.n85" 0.316
resist "vdd.n77" "vdd.n76" 0.316
resist "vdd.n72" "vdd.n71" 0.316
resist "vdd.n204" "vdd.n203" 0.398
resist "vdd.n199" "vdd.n198" 0.398
resist "vdd.n190" "vdd.n189" 0.398
resist "vdd.n185" "vdd.n184" 0.398
resist "vdd.n176" "vdd.n175" 0.398
resist "vdd.n171" "vdd.n170" 0.398
resist "vdd.n162" "vdd.n161" 0.398
resist "vdd.n157" "vdd.n156" 0.398
resist "vdd.n148" "vdd.n147" 0.398
resist "vdd.n143" "vdd.n142" 0.398
resist "vdd.n134" "vdd.n133" 0.398
resist "vdd.n129" "vdd.n128" 0.398
resist "vdd.n120" "vdd.n119" 0.398
resist "vdd.n115" "vdd.n114" 0.398
resist "vdd.n106" "vdd.n105" 0.398
resist "vdd.n101" "vdd.n100" 0.398
resist "vdd.n92" "vdd.n91" 0.398
resist "vdd.n87" "vdd.n86" 0.398
resist "vdd.n78" "vdd.n77" 0.398
resist "vdd.n73" "vdd.n72" 0.398
resist "vdd.n236" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 1.21787
resist "vdd.n67" "vdd.t524" 1.31884
resist "vdd.n67" "vdd.t217" 1.31884
resist "vdd.n64" "vdd.t211" 1.31884
resist "vdd.n64" "vdd.t103" 1.31884
resist "vdd.n60" "vdd.t58" 1.31884
resist "vdd.n60" "vdd.t384" 1.31884
resist "vdd.n57" "vdd.t71" 1.31884
resist "vdd.n57" "vdd.t197" 1.31884
resist "vdd.n53" "vdd.t307" 1.31884
resist "vdd.n53" "vdd.t207" 1.31884
resist "vdd.n50" "vdd.t251" 1.31884
resist "vdd.n50" "vdd.t18" 1.31884
resist "vdd.n46" "vdd.t332" 1.31884
resist "vdd.n46" "vdd.t400" 1.31884
resist "vdd.n43" "vdd.t372" 1.31884
resist "vdd.n43" "vdd.t166" 1.31884
resist "vdd.n39" "vdd.t94" 1.31884
resist "vdd.n39" "vdd.t479" 1.31884
resist "vdd.n36" "vdd.t337" 1.31884
resist "vdd.n36" "vdd.t376" 1.31884
resist "vdd.n32" "vdd.t96" 1.31884
resist "vdd.n32" "vdd.t362" 1.31884
resist "vdd.n29" "vdd.t492" 1.31884
resist "vdd.n29" "vdd.t424" 1.31884
resist "vdd.n25" "vdd.t162" 1.31884
resist "vdd.n25" "vdd.t54" 1.31884
resist "vdd.n22" "vdd.t503" 1.31884
resist "vdd.n22" "vdd.t92" 1.31884
resist "vdd.n18" "vdd.t135" 1.31884
resist "vdd.n18" "vdd.t122" 1.31884
resist "vdd.n15" "vdd.t488" 1.31884
resist "vdd.n15" "vdd.t29" 1.31884
resist "vdd.n11" "vdd.t192" 1.31884
resist "vdd.n11" "vdd.t175" 1.31884
resist "vdd.n8" "vdd.t222" 1.31884
resist "vdd.n8" "vdd.t241" 1.31884
resist "vdd.n4" "vdd.t413" 1.31884
resist "vdd.n4" "vdd.t270" 1.31884
resist "vdd.n1" "vdd.t453" 1.31884
resist "vdd.n1" "vdd.t130" 1.31884
resist "vdd.n234" "vdd.n233" 1.36323
resist "vdd.n231" "vdd.n230" 1.36323
resist "vdd.n228" "vdd.n227" 1.36323
resist "vdd.n225" "vdd.n224" 1.36323
resist "vdd.n222" "vdd.n221" 1.36323
resist "vdd.n219" "vdd.n218" 1.36323
resist "vdd.n216" "vdd.n215" 1.36323
resist "vdd.n213" "vdd.n212" 1.36323
resist "vdd.n210" "vdd.n209" 1.36323
resist "vdd.n66" "vdd.t37" 1.53282
resist "vdd.n63" "vdd.t303" 1.53282
resist "vdd.n59" "vdd.t344" 1.53282
resist "vdd.n56" "vdd.t445" 1.53282
resist "vdd.n52" "vdd.t33" 1.53282
resist "vdd.n49" "vdd.t527" 1.53282
resist "vdd.n45" "vdd.t146" 1.53282
resist "vdd.n42" "vdd.t301" 1.53282
resist "vdd.n38" "vdd.t346" 1.53282
resist "vdd.n35" "vdd.t257" 1.53282
resist "vdd.n31" "vdd.t290" 1.53282
resist "vdd.n28" "vdd.t67" 1.53282
resist "vdd.n24" "vdd.t35" 1.53282
resist "vdd.n21" "vdd.t69" 1.53282
resist "vdd.n17" "vdd.t253" 1.53282
resist "vdd.n14" "vdd.t495" 1.53282
resist "vdd.n10" "vdd.t255" 1.53282
resist "vdd.n7" "vdd.t529" 1.53282
resist "vdd.n3" "vdd.t243" 1.53282
resist "vdd.n0" "vdd.t497" 1.53282
resist "vdd.n72" "vdd.n67" 2.95804
resist "vdd.n74" "vdd.n66" 2.95804
resist "vdd.n77" "vdd.n64" 2.95804
resist "vdd.n79" "vdd.n63" 2.95804
resist "vdd.n86" "vdd.n60" 2.95804
resist "vdd.n88" "vdd.n59" 2.95804
resist "vdd.n91" "vdd.n57" 2.95804
resist "vdd.n93" "vdd.n56" 2.95804
resist "vdd.n100" "vdd.n53" 2.95804
resist "vdd.n102" "vdd.n52" 2.95804
resist "vdd.n105" "vdd.n50" 2.95804
resist "vdd.n107" "vdd.n49" 2.95804
resist "vdd.n114" "vdd.n46" 2.95804
resist "vdd.n116" "vdd.n45" 2.95804
resist "vdd.n119" "vdd.n43" 2.95804
resist "vdd.n121" "vdd.n42" 2.95804
resist "vdd.n128" "vdd.n39" 2.95804
resist "vdd.n130" "vdd.n38" 2.95804
resist "vdd.n133" "vdd.n36" 2.95804
resist "vdd.n135" "vdd.n35" 2.95804
resist "vdd.n142" "vdd.n32" 2.95804
resist "vdd.n144" "vdd.n31" 2.95804
resist "vdd.n147" "vdd.n29" 2.95804
resist "vdd.n149" "vdd.n28" 2.95804
resist "vdd.n156" "vdd.n25" 2.95804
resist "vdd.n158" "vdd.n24" 2.95804
resist "vdd.n161" "vdd.n22" 2.95804
resist "vdd.n163" "vdd.n21" 2.95804
resist "vdd.n170" "vdd.n18" 2.95804
resist "vdd.n172" "vdd.n17" 2.95804
resist "vdd.n175" "vdd.n15" 2.95804
resist "vdd.n177" "vdd.n14" 2.95804
resist "vdd.n184" "vdd.n11" 2.95804
resist "vdd.n186" "vdd.n10" 2.95804
resist "vdd.n189" "vdd.n8" 2.95804
resist "vdd.n191" "vdd.n7" 2.95804
resist "vdd.n198" "vdd.n4" 2.95804
resist "vdd.n200" "vdd.n3" 2.95804
resist "vdd.n203" "vdd.n1" 2.95804
resist "vdd.n205" "vdd.n0" 2.95804
resist "vdd.n66" "vdd.t434" 3.78
resist "vdd.n63" "vdd.t475" 3.78
resist "vdd.n59" "vdd.t279" 3.78
resist "vdd.n56" "vdd.t144" 3.78
resist "vdd.n52" "vdd.t436" 3.78
resist "vdd.n49" "vdd.t148" 3.78
resist "vdd.n45" "vdd.t406" 3.78
resist "vdd.n42" "vdd.t334" 3.78
resist "vdd.n38" "vdd.t190" 3.78
resist "vdd.n35" "vdd.t139" 3.78
resist "vdd.n31" "vdd.t132" 3.78
resist "vdd.n28" "vdd.t417" 3.78
resist "vdd.n24" "vdd.t260" 3.78
resist "vdd.n21" "vdd.t160" 3.78
resist "vdd.n17" "vdd.t330" 3.78
resist "vdd.n14" "vdd.t60" 3.78
resist "vdd.n10" "vdd.t421" 3.78
resist "vdd.n7" "vdd.t369" 3.78
resist "vdd.n3" "vdd.t99" 3.78
resist "vdd.n0" "vdd.t8" 3.78
resist "vdd.n68" "vdd.t411" 3.84301
resist "vdd.n82" "vdd.t168" 3.84301
resist "vdd.n96" "vdd.t428" 3.84301
resist "vdd.n110" "vdd.t506" 3.84301
resist "vdd.n124" "vdd.t382" 3.84301
resist "vdd.n138" "vdd.t126" 3.84301
resist "vdd.n152" "vdd.t112" 3.84301
resist "vdd.n166" "vdd.t120" 3.84301
resist "vdd.n180" "vdd.t65" 3.84301
resist "vdd.n194" "vdd.t173" 3.84301
resist "vdd.n234" "vdd.t455" 3.84301
resist "vdd.n231" "vdd.t153" 3.84301
resist "vdd.n228" "vdd.t380" 3.84301
resist "vdd.n225" "vdd.t485" 3.84301
resist "vdd.n222" "vdd.t151" 3.84301
resist "vdd.n219" "vdd.t393" 3.84301
resist "vdd.n216" "vdd.t499" 3.84301
resist "vdd.n213" "vdd.t27" 3.84301
resist "vdd.n210" "vdd.t490" 3.84301
resist "vdd.n207" "vdd.t107" 3.84301
resist "vdd.n70" "vdd.t341" 3.90008
resist "vdd.n84" "vdd.t12" 3.90008
resist "vdd.n98" "vdd.t443" 3.90008
resist "vdd.n112" "vdd.t390" 3.90008
resist "vdd.n126" "vdd.t292" 3.90008
resist "vdd.n140" "vdd.t157" 3.90008
resist "vdd.n154" "vdd.t268" 3.90008
resist "vdd.n168" "vdd.t510" 3.90008
resist "vdd.n182" "vdd.t41" 3.90008
resist "vdd.n196" "vdd.t449" 3.90008
resist "vdd.n71" "vdd.t219" 3.95258
resist "vdd.n76" "vdd.t101" 3.95258
resist "vdd.n85" "vdd.t386" 3.95258
resist "vdd.n90" "vdd.t199" 3.95258
resist "vdd.n99" "vdd.t205" 3.95258
resist "vdd.n104" "vdd.t16" 3.95258
resist "vdd.n113" "vdd.t398" 3.95258
resist "vdd.n118" "vdd.t164" 3.95258
resist "vdd.n127" "vdd.t481" 3.95258
resist "vdd.n132" "vdd.t378" 3.95258
resist "vdd.n141" "vdd.t364" 3.95258
resist "vdd.n146" "vdd.t426" 3.95258
resist "vdd.n155" "vdd.t56" 3.95258
resist "vdd.n160" "vdd.t90" 3.95258
resist "vdd.n169" "vdd.t124" 3.95258
resist "vdd.n174" "vdd.t31" 3.95258
resist "vdd.n183" "vdd.t177" 3.95258
resist "vdd.n188" "vdd.t239" 3.95258
resist "vdd.n197" "vdd.t272" 3.95258
resist "vdd.n202" "vdd.t128" 3.95258
resist "vdd.n75" "vdd.n65" 4.55882
resist "vdd.n80" "vdd.n62" 4.55882
resist "vdd.n81" "vdd.n61" 4.55882
resist "vdd.n89" "vdd.n58" 4.55882
resist "vdd.n94" "vdd.n55" 4.55882
resist "vdd.n95" "vdd.n54" 4.55882
resist "vdd.n103" "vdd.n51" 4.55882
resist "vdd.n108" "vdd.n48" 4.55882
resist "vdd.n109" "vdd.n47" 4.55882
resist "vdd.n117" "vdd.n44" 4.55882
resist "vdd.n122" "vdd.n41" 4.55882
resist "vdd.n123" "vdd.n40" 4.55882
resist "vdd.n131" "vdd.n37" 4.55882
resist "vdd.n136" "vdd.n34" 4.55882
resist "vdd.n137" "vdd.n33" 4.55882
resist "vdd.n145" "vdd.n30" 4.55882
resist "vdd.n150" "vdd.n27" 4.55882
resist "vdd.n151" "vdd.n26" 4.55882
resist "vdd.n159" "vdd.n23" 4.55882
resist "vdd.n164" "vdd.n20" 4.55882
resist "vdd.n165" "vdd.n19" 4.55882
resist "vdd.n173" "vdd.n16" 4.55882
resist "vdd.n178" "vdd.n13" 4.55882
resist "vdd.n179" "vdd.n12" 4.55882
resist "vdd.n187" "vdd.n9" 4.55882
resist "vdd.n192" "vdd.n6" 4.55882
resist "vdd.n193" "vdd.n5" 4.55882
resist "vdd.n201" "vdd.n2" 4.55882
resist "vdd.n73" "vdd.t501" 4.77804
resist "vdd.n78" "vdd.t10" 4.77804
resist "vdd.n87" "vdd.t201" 4.77804
resist "vdd.n92" "vdd.t441" 4.77804
resist "vdd.n101" "vdd.t182" 4.77804
resist "vdd.n106" "vdd.t388" 4.77804
resist "vdd.n115" "vdd.t179" 4.77804
resist "vdd.n120" "vdd.t294" 4.77804
resist "vdd.n129" "vdd.t402" 4.77804
resist "vdd.n134" "vdd.t155" 4.77804
resist "vdd.n143" "vdd.t209" 4.77804
resist "vdd.n148" "vdd.t266" 4.77804
resist "vdd.n157" "vdd.t171" 4.77804
resist "vdd.n162" "vdd.t512" 4.77804
resist "vdd.n171" "vdd.t471" 4.77804
resist "vdd.n176" "vdd.t39" 4.77804
resist "vdd.n185" "vdd.t52" 4.77804
resist "vdd.n190" "vdd.t447" 4.77804
resist "vdd.n199" "vdd.t451" 4.77804
resist "vdd.n204" "vdd.t517" 4.77804
resist "vdd.n69" "vdd.t462" 15.5631
resist "vdd.n83" "vdd.t464" 15.5631
resist "vdd.n97" "vdd.t467" 15.5631
resist "vdd.n111" "vdd.t483" 15.5631
resist "vdd.n125" "vdd.t20" 15.5631
resist "vdd.n139" "vdd.t458" 15.5631
resist "vdd.n153" "vdd.t469" 15.5631
resist "vdd.n167" "vdd.t477" 15.5631
resist "vdd.n181" "vdd.t460" 15.5631
resist "vdd.n195" "vdd.t22" 15.5631
resist "vdd.t227" "vdd.t522" 148.699
resist "vdd.t520" "vdd.t227" 148.699
resist "vdd.t286" "vdd.t520" 148.699
resist "vdd.t108" "vdd.t286" 148.699
resist "vdd.t225" "vdd.t108" 148.699
resist "vdd.t518" "vdd.t225" 148.699
resist "vdd.t109" "vdd.t518" 148.699
resist "vdd.t226" "vdd.t109" 148.699
resist "vdd.t519" "vdd.t226" 148.699
resist "vdd.t521" "vdd.t519" 148.699
resist "vdd.t287" "vdd.t521" 148.699
resist "vdd.t42" "vdd.t287" 148.699
resist "vdd.t43" "vdd.t42" 148.699
resist "vdd.t288" "vdd.t43" 148.699
resist "vdd.t228" "vdd.t288" 148.699
resist "vdd.t44" "vdd.t228" 148.699
resist "vdd.t5" "vdd.t2" 148.699
resist "vdd.t105" "vdd.t5" 148.699
resist "vdd.t193" "vdd.t105" 148.699
resist "vdd.t0" "vdd.t193" 148.699
resist "vdd.t24" "vdd.t0" 148.699
resist "vdd.t194" "vdd.t24" 148.699
resist "vdd.t1" "vdd.t194" 148.699
resist "vdd.t4" "vdd.t1" 148.699
resist "vdd.t118" "vdd.t4" 148.699
resist "vdd.t220" "vdd.t118" 148.699
resist "vdd.t507" "vdd.t220" 148.699
resist "vdd.t104" "vdd.t507" 148.699
resist "vdd.t25" "vdd.t104" 148.699
resist "vdd.t195" "vdd.t25" 148.699
resist "vdd.t3" "vdd.t195" 148.699
resist "vdd.t117" "vdd.t3" 148.699
resist "vdd.t229" "vdd.t114" 148.699
resist "vdd.t430" "vdd.t229" 148.699
resist "vdd.t235" "vdd.t430" 148.699
resist "vdd.t113" "vdd.t235" 148.699
resist "vdd.t431" "vdd.t113" 148.699
resist "vdd.t184" "vdd.t431" 148.699
resist "vdd.t233" "vdd.t184" 148.699
resist "vdd.t46" "vdd.t233" 148.699
resist "vdd.t230" "vdd.t46" 148.699
resist "vdd.t234" "vdd.t230" 148.699
resist "vdd.t47" "vdd.t234" 148.699
resist "vdd.t231" "vdd.t47" 148.699
resist "vdd.t247" "vdd.t231" 148.699
resist "vdd.t249" "vdd.t247" 148.699
resist "vdd.t45" "vdd.t249" 148.699
resist "vdd.t248" "vdd.t45" 148.699
resist "vdd.t308" "vdd.t322" 148.699
resist "vdd.t264" "vdd.t308" 148.699
resist "vdd.t323" "vdd.t264" 148.699
resist "vdd.t309" "vdd.t323" 148.699
resist "vdd.t312" "vdd.t309" 148.699
resist "vdd.t374" "vdd.t312" 148.699
resist "vdd.t311" "vdd.t374" 148.699
resist "vdd.t438" "vdd.t311" 148.699
resist "vdd.t321" "vdd.t438" 148.699
resist "vdd.t356" "vdd.t321" 148.699
resist "vdd.t439" "vdd.t356" 148.699
resist "vdd.t183" "vdd.t439" 148.699
resist "vdd.t313" "vdd.t183" 148.699
resist "vdd.t310" "vdd.t313" 148.699
resist "vdd.t320" "vdd.t310" 148.699
resist "vdd.t373" "vdd.t320" 148.699
resist "vdd.t81" "vdd.t83" 148.699
resist "vdd.t73" "vdd.t81" 148.699
resist "vdd.t82" "vdd.t73" 148.699
resist "vdd.t85" "vdd.t82" 148.699
resist "vdd.t78" "vdd.t85" 148.699
resist "vdd.t75" "vdd.t78" 148.699
resist "vdd.t84" "vdd.t75" 148.699
resist "vdd.t77" "vdd.t84" 148.699
resist "vdd.t74" "vdd.t77" 148.699
resist "vdd.t72" "vdd.t74" 148.699
resist "vdd.t87" "vdd.t72" 148.699
resist "vdd.t80" "vdd.t87" 148.699
resist "vdd.t88" "vdd.t80" 148.699
resist "vdd.t86" "vdd.t88" 148.699
resist "vdd.t79" "vdd.t86" 148.699
resist "vdd.t76" "vdd.t79" 148.699
resist "vdd.t285" "vdd.t237" 148.699
resist "vdd.t350" "vdd.t285" 148.699
resist "vdd.t49" "vdd.t350" 148.699
resist "vdd.t394" "vdd.t49" 148.699
resist "vdd.t396" "vdd.t394" 148.699
resist "vdd.t50" "vdd.t396" 148.699
resist "vdd.t236" "vdd.t50" 148.699
resist "vdd.t284" "vdd.t236" 148.699
resist "vdd.t349" "vdd.t284" 148.699
resist "vdd.t351" "vdd.t349" 148.699
resist "vdd.t245" "vdd.t351" 148.699
resist "vdd.t395" "vdd.t245" 148.699
resist "vdd.t48" "vdd.t395" 148.699
resist "vdd.t246" "vdd.t48" 148.699
resist "vdd.t244" "vdd.t246" 148.699
resist "vdd.t493" "vdd.t244" 148.699
resist "vdd.t297" "vdd.t325" 148.699
resist "vdd.t274" "vdd.t297" 148.699
resist "vdd.t513" "vdd.t274" 148.699
resist "vdd.t504" "vdd.t513" 148.699
resist "vdd.t275" "vdd.t504" 148.699
resist "vdd.t514" "vdd.t275" 148.699
resist "vdd.t342" "vdd.t514" 148.699
resist "vdd.t348" "vdd.t342" 148.699
resist "vdd.t316" "vdd.t348" 148.699
resist "vdd.t347" "vdd.t316" 148.699
resist "vdd.t296" "vdd.t347" 148.699
resist "vdd.t317" "vdd.t296" 148.699
resist "vdd.t232" "vdd.t317" 148.699
resist "vdd.t324" "vdd.t232" 148.699
resist "vdd.t366" "vdd.t324" 148.699
resist "vdd.t304" "vdd.t366" 148.699
resist "vdd.t282" "vdd.t185" 148.699
resist "vdd.t261" "vdd.t282" 148.699
resist "vdd.t186" "vdd.t261" 148.699
resist "vdd.t187" "vdd.t186" 148.699
resist "vdd.t262" "vdd.t187" 148.699
resist "vdd.t116" "vdd.t262" 148.699
resist "vdd.t408" "vdd.t116" 148.699
resist "vdd.t14" "vdd.t408" 148.699
resist "vdd.t283" "vdd.t14" 148.699
resist "vdd.t409" "vdd.t283" 148.699
resist "vdd.t281" "vdd.t409" 148.699
resist "vdd.t525" "vdd.t281" 148.699
resist "vdd.t263" "vdd.t525" 148.699
resist "vdd.t407" "vdd.t263" 148.699
resist "vdd.t13" "vdd.t407" 148.699
resist "vdd.t115" "vdd.t13" 148.699
resist "vdd.t415" "vdd.t315" 148.699
resist "vdd.t365" "vdd.t415" 148.699
resist "vdd.t273" "vdd.t365" 148.699
resist "vdd.t299" "vdd.t273" 148.699
resist "vdd.t203" "vdd.t299" 148.699
resist "vdd.t352" "vdd.t203" 148.699
resist "vdd.t508" "vdd.t352" 148.699
resist "vdd.t414" "vdd.t508" 148.699
resist "vdd.t353" "vdd.t414" 148.699
resist "vdd.t314" "vdd.t353" 148.699
resist "vdd.t339" "vdd.t314" 148.699
resist "vdd.t295" "vdd.t339" 148.699
resist "vdd.t357" "vdd.t295" 148.699
resist "vdd.t298" "vdd.t357" 148.699
resist "vdd.t202" "vdd.t298" 148.699
resist "vdd.t358" "vdd.t202" 148.699
resist "vdd.t360" "vdd.t214" 148.699
resist "vdd.t305" "vdd.t360" 148.699
resist "vdd.t326" "vdd.t305" 148.699
resist "vdd.t327" "vdd.t326" 148.699
resist "vdd.t367" "vdd.t327" 148.699
resist "vdd.t223" "vdd.t367" 148.699
resist "vdd.t213" "vdd.t223" 148.699
resist "vdd.t276" "vdd.t213" 148.699
resist "vdd.t318" "vdd.t276" 148.699
resist "vdd.t422" "vdd.t318" 148.699
resist "vdd.t354" "vdd.t422" 148.699
resist "vdd.t319" "vdd.t354" 148.699
resist "vdd.t359" "vdd.t319" 148.699
resist "vdd.t355" "vdd.t359" 148.699
resist "vdd.t277" "vdd.t355" 148.699
resist "vdd.t224" "vdd.t277" 148.699
resist "vdd.t454" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 158.228
resist "vdd.t152" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 158.228
resist "vdd.t379" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 158.228
resist "vdd.t484" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 158.228
resist "vdd.t150" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 158.228
resist "vdd.t392" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 158.228
resist "vdd.t498" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 158.228
resist "vdd.t26" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 158.228
resist "vdd.t489" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 158.228
resist "vdd.t106" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 158.228
resist "vdd.t448" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" 165.367
resist "vdd.t40" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" 165.367
resist "vdd.t509" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" 165.367
resist "vdd.t267" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" 165.367
resist "vdd.t156" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" 165.367
resist "vdd.t291" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" 165.367
resist "vdd.t389" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" 165.367
resist "vdd.t442" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" 165.367
resist "vdd.t11" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" 165.367
resist "vdd.t340" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" 165.367
resist "vdd.t496" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" 195.008
resist "vdd.t242" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" 195.008
resist "vdd.t172" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 195.008
resist "vdd.t528" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" 195.008
resist "vdd.t254" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" 195.008
resist "vdd.t64" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 195.008
resist "vdd.t494" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" 195.008
resist "vdd.t252" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" 195.008
resist "vdd.t119" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 195.008
resist "vdd.t68" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" 195.008
resist "vdd.t34" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" 195.008
resist "vdd.t111" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 195.008
resist "vdd.t66" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" 195.008
resist "vdd.t289" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" 195.008
resist "vdd.t125" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 195.008
resist "vdd.t256" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" 195.008
resist "vdd.t345" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" 195.008
resist "vdd.t381" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 195.008
resist "vdd.t300" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" 195.008
resist "vdd.t145" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" 195.008
resist "vdd.t505" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 195.008
resist "vdd.t526" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" 195.008
resist "vdd.t32" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" 195.008
resist "vdd.t427" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 195.008
resist "vdd.t444" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" 195.008
resist "vdd.t343" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" 195.008
resist "vdd.t167" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 195.008
resist "vdd.t302" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" 195.008
resist "vdd.t36" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" 195.008
resist "vdd.t410" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 195.008
resist "vdd.t6" "vdd.t516" 230.889
resist "vdd.t97" "vdd.t450" 230.889
resist "vdd.t370" "vdd.t446" 230.889
resist "vdd.t419" "vdd.t51" 230.889
resist "vdd.t61" "vdd.t38" 230.889
resist "vdd.t328" "vdd.t470" 230.889
resist "vdd.t158" "vdd.t511" 230.889
resist "vdd.t258" "vdd.t170" 230.889
resist "vdd.t418" "vdd.t265" 230.889
resist "vdd.t133" "vdd.t208" 230.889
resist "vdd.t140" "vdd.t154" 230.889
resist "vdd.t188" "vdd.t401" 230.889
resist "vdd.t335" "vdd.t293" 230.889
resist "vdd.t404" "vdd.t178" 230.889
resist "vdd.t149" "vdd.t387" 230.889
resist "vdd.t437" "vdd.t181" 230.889
resist "vdd.t142" "vdd.t440" 230.889
resist "vdd.t280" "vdd.t200" 230.889
resist "vdd.t473" "vdd.t9" 230.889
resist "vdd.t432" "vdd.t500" 230.889
resist "vdd.n233" "vdd.t44" 242.277
resist "vdd.n230" "vdd.t117" 242.277
resist "vdd.n227" "vdd.t248" 242.277
resist "vdd.n224" "vdd.t373" 242.277
resist "vdd.n221" "vdd.t76" 242.277
resist "vdd.n218" "vdd.t493" 242.277
resist "vdd.n215" "vdd.t304" 242.277
resist "vdd.n212" "vdd.t115" 242.277
resist "vdd.n209" "vdd.t358" 242.277
resist "vdd.n207" "vdd.t224" 243.64
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" "vdd.n2" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" "vdd.n6" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" "vdd.n9" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" "vdd.n13" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" "vdd.n16" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" "vdd.n20" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" "vdd.n23" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" "vdd.n27" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" "vdd.n30" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" "vdd.n34" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" "vdd.n37" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" "vdd.n41" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" "vdd.n44" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" "vdd.n48" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" "vdd.n51" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" "vdd.n55" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" "vdd.n58" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" "vdd.n62" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW" "vdd.n65" 288.612
resist "vdd.n206" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW" 293.17
resist "vdd.t465" "vdd.t6" 318.253
resist "vdd.t129" "vdd.t452" 318.253
resist "vdd.t215" "vdd.t97" 318.253
resist "vdd.t269" "vdd.t412" 318.253
resist "vdd.t21" "vdd.t448" 318.253
resist "vdd.t136" "vdd.t370" 318.253
resist "vdd.t240" "vdd.t221" 318.253
resist "vdd.t212" "vdd.t419" 318.253
resist "vdd.t174" "vdd.t191" 318.253
resist "vdd.t459" "vdd.t40" 318.253
resist "vdd.t515" "vdd.t61" 318.253
resist "vdd.t28" "vdd.t487" 318.253
resist "vdd.t137" "vdd.t328" 318.253
resist "vdd.t121" "vdd.t134" 318.253
resist "vdd.t476" "vdd.t509" 318.253
resist "vdd.t110" "vdd.t158" 318.253
resist "vdd.t91" "vdd.t502" 318.253
resist "vdd.t180" "vdd.t258" 318.253
resist "vdd.t53" "vdd.t161" 318.253
resist "vdd.t468" "vdd.t267" 318.253
resist "vdd.t391" "vdd.t418" 318.253
resist "vdd.t423" "vdd.t491" 318.253
resist "vdd.t62" "vdd.t133" 318.253
resist "vdd.t361" "vdd.t95" 318.253
resist "vdd.t457" "vdd.t156" 318.253
resist "vdd.t338" "vdd.t140" 318.253
resist "vdd.t375" "vdd.t336" 318.253
resist "vdd.t429" "vdd.t188" 318.253
resist "vdd.t478" "vdd.t93" 318.253
resist "vdd.t19" "vdd.t291" 318.253
resist "vdd.t169" "vdd.t335" 318.253
resist "vdd.t165" "vdd.t371" 318.253
resist "vdd.t23" "vdd.t404" 318.253
resist "vdd.t399" "vdd.t331" 318.253
resist "vdd.t482" "vdd.t389" 318.253
resist "vdd.t63" "vdd.t149" 318.253
resist "vdd.t17" "vdd.t250" 318.253
resist "vdd.t486" "vdd.t437" 318.253
resist "vdd.t206" "vdd.t306" 318.253
resist "vdd.t466" "vdd.t442" 318.253
resist "vdd.t141" "vdd.t142" 318.253
resist "vdd.t196" "vdd.t70" 318.253
resist "vdd.t403" "vdd.t280" 318.253
resist "vdd.t383" "vdd.t57" 318.253
resist "vdd.t463" "vdd.t11" 318.253
resist "vdd.t472" "vdd.t473" 318.253
resist "vdd.t102" "vdd.t210" 318.253
resist "vdd.t456" "vdd.t432" 318.253
resist "vdd.t216" "vdd.t523" 318.253
resist "vdd.t461" "vdd.t340" 318.253
resist "vdd.t452" "vdd.t465" 374.415
resist "vdd.t412" "vdd.t215" 374.415
resist "vdd.t221" "vdd.t136" 374.415
resist "vdd.t191" "vdd.t212" 374.415
resist "vdd.t487" "vdd.t515" 374.415
resist "vdd.t134" "vdd.t137" 374.415
resist "vdd.t502" "vdd.t110" 374.415
resist "vdd.t161" "vdd.t180" 374.415
resist "vdd.t491" "vdd.t391" 374.415
resist "vdd.t95" "vdd.t62" 374.415
resist "vdd.t336" "vdd.t338" 374.415
resist "vdd.t93" "vdd.t429" 374.415
resist "vdd.t371" "vdd.t169" 374.415
resist "vdd.t331" "vdd.t23" 374.415
resist "vdd.t250" "vdd.t63" 374.415
resist "vdd.t306" "vdd.t486" 374.415
resist "vdd.t70" "vdd.t141" 374.415
resist "vdd.t57" "vdd.t403" 374.415
resist "vdd.t210" "vdd.t472" 374.415
resist "vdd.t523" "vdd.t456" 374.415
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" "vdd.t21" 390.016
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" "vdd.t459" 390.016
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" "vdd.t476" 390.016
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" "vdd.t468" 390.016
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" "vdd.t457" 390.016
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" "vdd.t19" 390.016
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" "vdd.t482" 390.016
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" "vdd.t466" 390.016
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" "vdd.t463" 390.016
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" "vdd.t461" 390.016
resist "vdd.t7" "vdd.t496" 405.616
resist "vdd.t98" "vdd.t242" 405.616
resist "vdd.t368" "vdd.t528" 405.616
resist "vdd.t420" "vdd.t254" 405.616
resist "vdd.t59" "vdd.t494" 405.616
resist "vdd.t329" "vdd.t252" 405.616
resist "vdd.t159" "vdd.t68" 405.616
resist "vdd.t259" "vdd.t34" 405.616
resist "vdd.t416" "vdd.t66" 405.616
resist "vdd.t131" "vdd.t289" 405.616
resist "vdd.t138" "vdd.t256" 405.616
resist "vdd.t189" "vdd.t345" 405.616
resist "vdd.t333" "vdd.t300" 405.616
resist "vdd.t405" "vdd.t145" 405.616
resist "vdd.t147" "vdd.t526" 405.616
resist "vdd.t435" "vdd.t32" 405.616
resist "vdd.t143" "vdd.t444" 405.616
resist "vdd.t278" "vdd.t343" 405.616
resist "vdd.t474" "vdd.t302" 405.616
resist "vdd.t433" "vdd.t36" 405.616
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" "vdd.t271" 410.296
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" "vdd.t176" 410.296
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" "vdd.t123" 410.296
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" "vdd.t55" 410.296
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" "vdd.t363" 410.296
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" "vdd.t480" 410.296
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" "vdd.t397" 410.296
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" "vdd.t204" 410.296
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" "vdd.t385" 410.296
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW" "vdd.t218" 410.296
resist "vdd.n2" "vdd.t127" 471.139
resist "vdd.n9" "vdd.t238" 471.139
resist "vdd.n16" "vdd.t30" 471.139
resist "vdd.n23" "vdd.t89" 471.139
resist "vdd.n30" "vdd.t425" 471.139
resist "vdd.n37" "vdd.t377" 471.139
resist "vdd.n44" "vdd.t163" 471.139
resist "vdd.n51" "vdd.t15" 471.139
resist "vdd.n58" "vdd.t198" 471.139
resist "vdd.n65" "vdd.t100" 471.139
resist "vdd.n6" "vdd.n5" 474.259
resist "vdd.n13" "vdd.n12" 474.259
resist "vdd.n20" "vdd.n19" 474.259
resist "vdd.n27" "vdd.n26" 474.259
resist "vdd.n34" "vdd.n33" 474.259
resist "vdd.n41" "vdd.n40" 474.259
resist "vdd.n48" "vdd.n47" 474.259
resist "vdd.n55" "vdd.n54" 474.259
resist "vdd.n62" "vdd.n61" 474.259
resist "vdd.n235" "vdd.t454" 530.605
resist "vdd.n232" "vdd.t152" 530.605
resist "vdd.n229" "vdd.t379" 530.605
resist "vdd.n226" "vdd.t484" 530.605
resist "vdd.n223" "vdd.t150" 530.605
resist "vdd.n220" "vdd.t392" 530.605
resist "vdd.n217" "vdd.t498" 530.605
resist "vdd.n214" "vdd.t26" 530.605
resist "vdd.n211" "vdd.t489" 530.605
resist "vdd.n208" "vdd.t106" 530.605
resist "vdd.n5" "vdd.t172" 564.743
resist "vdd.n12" "vdd.t64" 564.743
resist "vdd.n19" "vdd.t119" 564.743
resist "vdd.n26" "vdd.t111" 564.743
resist "vdd.n33" "vdd.t125" 564.743
resist "vdd.n40" "vdd.t381" 564.743
resist "vdd.n47" "vdd.t505" 564.743
resist "vdd.n54" "vdd.t427" 564.743
resist "vdd.n61" "vdd.t167" 564.743
resist "vdd.n68" "vdd.t410" 569.531
resist "vdd.t516" "vdd.t7" 574.103
resist "vdd.t450" "vdd.t98" 574.103
resist "vdd.t446" "vdd.t368" 574.103
resist "vdd.t51" "vdd.t420" 574.103
resist "vdd.t38" "vdd.t59" 574.103
resist "vdd.t470" "vdd.t329" 574.103
resist "vdd.t511" "vdd.t159" 574.103
resist "vdd.t170" "vdd.t259" 574.103
resist "vdd.t265" "vdd.t416" 574.103
resist "vdd.t208" "vdd.t131" 574.103
resist "vdd.t154" "vdd.t138" 574.103
resist "vdd.t401" "vdd.t189" 574.103
resist "vdd.t293" "vdd.t333" 574.103
resist "vdd.t178" "vdd.t405" 574.103
resist "vdd.t387" "vdd.t147" 574.103
resist "vdd.t181" "vdd.t435" 574.103
resist "vdd.t440" "vdd.t143" 574.103
resist "vdd.t200" "vdd.t278" 574.103
resist "vdd.t9" "vdd.t474" 574.103
resist "vdd.t500" "vdd.t433" 574.103
resist "vdd.t127" "vdd.t129" 667.707
resist "vdd.t271" "vdd.t269" 667.707
resist "vdd.t238" "vdd.t240" 667.707
resist "vdd.t176" "vdd.t174" 667.707
resist "vdd.t30" "vdd.t28" 667.707
resist "vdd.t123" "vdd.t121" 667.707
resist "vdd.t89" "vdd.t91" 667.707
resist "vdd.t55" "vdd.t53" 667.707
resist "vdd.t425" "vdd.t423" 667.707
resist "vdd.t363" "vdd.t361" 667.707
resist "vdd.t377" "vdd.t375" 667.707
resist "vdd.t480" "vdd.t478" 667.707
resist "vdd.t163" "vdd.t165" 667.707
resist "vdd.t397" "vdd.t399" 667.707
resist "vdd.t15" "vdd.t17" 667.707
resist "vdd.t204" "vdd.t206" 667.707
resist "vdd.t198" "vdd.t196" 667.707
resist "vdd.t385" "vdd.t383" 667.707
resist "vdd.t100" "vdd.t102" 667.707
resist "vdd.t218" "vdd.t216" 667.707
rnode "BUS[5].t22" 0 82.7233 26012 642 0
rnode "BUS[5].t17" 0 82.7233 25908 642 0
rnode "BUS[5].n0" 0 445.515 25960 642 0
rnode "BUS[5].t19" 0 82.7233 26332 642 0
rnode "BUS[5].t21" 0 82.7233 26228 642 0
rnode "BUS[5].n1" 0 442.895 26280 642 0
rnode "BUS[5].n2" 0 259.375 26280 1163 0
rnode "BUS[5].t20" 0 82.7233 26652 642 0
rnode "BUS[5].t18" 0 82.7233 26548 642 0
rnode "BUS[5].n3" 0 442.895 26600 642 0
rnode "BUS[5].n4" 0 218.812 26600 1163 0
rnode "BUS[5].t11" 0 667.322 27436 643 0
rnode "BUS[5].n5" 0 211.39 27352 1163 0
rnode "BUS[5].t4" 0 82.7233 29996 643 0
rnode "BUS[5].t7" 0 82.7233 29892 643 0
rnode "BUS[5].n6" 0 448.134 29944 643 0
rnode "BUS[5].t14" 0 82.7233 29676 643 0
rnode "BUS[5].t16" 0 82.7233 29572 643 0
rnode "BUS[5].n7" 0 445.556 29624 643 0
rnode "BUS[5].n8" 0 253.491 29624 1163 0
rnode "BUS[5].t8" 0 82.7233 29356 643 0
rnode "BUS[5].t15" 0 82.7233 29252 643 0
rnode "BUS[5].n9" 0 445.556 29304 643 0
rnode "BUS[5].n10" 0 147.124 29304 1163 0
rnode "BUS[5].t0" 0 82.7233 29036 643 0
rnode "BUS[5].t2" 0 82.7233 28932 643 0
rnode "BUS[5].n11" 0 445.556 28984 643 0
rnode "BUS[5].n12" 0 147.124 28984 1163 0
rnode "BUS[5].t5" 0 82.7233 28716 643 0
rnode "BUS[5].t12" 0 82.7233 28612 643 0
rnode "BUS[5].n13" 0 445.556 28664 643 0
rnode "BUS[5].n14" 0 147.124 28664 1163 0
rnode "BUS[5].t3" 0 82.7233 28396 643 0
rnode "BUS[5].t6" 0 82.7233 28292 643 0
rnode "BUS[5].n15" 0 445.556 28344 643 0
rnode "BUS[5].n16" 0 147.124 28344 1163 0
rnode "BUS[5].t13" 0 82.7233 28076 643 0
rnode "BUS[5].t10" 0 82.7233 27972 643 0
rnode "BUS[5].n17" 0 445.556 28024 643 0
rnode "BUS[5].n18" 0 147.124 28024 1163 0
rnode "BUS[5].t1" 0 82.7233 27756 643 0
rnode "BUS[5].t9" 0 82.7233 27652 643 0
rnode "BUS[5].n19" 0 445.556 27704 643 0
rnode "BUS[5].n20" 0 111.967 27704 1163 0
rnode "BUS[5]" 0 342.701 27532 -136 0
rnode "BUS[5].n21" 0 379.505 27478 1163 0
rnode "swmatrix_Tgate_5.T2" 0 701.569 27594 1225 0
resist "swmatrix_Tgate_5.T2" "BUS[5].n21" 0.043937
resist "BUS[5].n21" "BUS[5].n20" 0.111375
resist "BUS[5].n21" "BUS[5].n5" 0.14175
resist "BUS[5].n20" "BUS[5].n18" 0.36
resist "BUS[5].n18" "BUS[5].n16" 0.36
resist "BUS[5].n16" "BUS[5].n14" 0.36
resist "BUS[5].n14" "BUS[5].n12" 0.36
resist "BUS[5].n12" "BUS[5].n10" 0.36
resist "BUS[5].n10" "BUS[5].n8" 0.36
resist "BUS[5].n4" "BUS[5].n2" 0.36
resist "BUS[5].n3" "BUS[5].t18" 0.4095
resist "BUS[5].n3" "BUS[5].t20" 0.4095
resist "BUS[5].n1" "BUS[5].t21" 0.4095
resist "BUS[5].n1" "BUS[5].t19" 0.4095
resist "BUS[5].n0" "BUS[5].t17" 0.4095
resist "BUS[5].n0" "BUS[5].t22" 0.4095
resist "BUS[5].n6" "BUS[5].t7" 0.455
resist "BUS[5].n6" "BUS[5].t4" 0.455
resist "BUS[5].n7" "BUS[5].t16" 0.455
resist "BUS[5].n7" "BUS[5].t14" 0.455
resist "BUS[5].n9" "BUS[5].t15" 0.455
resist "BUS[5].n9" "BUS[5].t8" 0.455
resist "BUS[5].n11" "BUS[5].t2" 0.455
resist "BUS[5].n11" "BUS[5].t0" 0.455
resist "BUS[5].n13" "BUS[5].t12" 0.455
resist "BUS[5].n13" "BUS[5].t5" 0.455
resist "BUS[5].n15" "BUS[5].t6" 0.455
resist "BUS[5].n15" "BUS[5].t3" 0.455
resist "BUS[5].n17" "BUS[5].t10" 0.455
resist "BUS[5].n17" "BUS[5].t13" 0.455
resist "BUS[5].n19" "BUS[5].t9" 0.455
resist "BUS[5].n19" "BUS[5].t1" 0.455
resist "BUS[5].n5" "BUS[5].n4" 0.846
resist "BUS[5].n21" "BUS[5]" 0.920551
resist "BUS[5].n8" "BUS[5].n7" 14.8563
resist "BUS[5].n10" "BUS[5].n9" 14.8563
resist "BUS[5].n12" "BUS[5].n11" 14.8563
resist "BUS[5].n14" "BUS[5].n13" 14.8563
resist "BUS[5].n16" "BUS[5].n15" 14.8563
resist "BUS[5].n18" "BUS[5].n17" 14.8563
resist "BUS[5].n20" "BUS[5].n19" 14.8563
resist "BUS[5].n4" "BUS[5].n3" 15.0146
resist "BUS[5].n2" "BUS[5].n1" 15.0146
resist "BUS[5].n8" "BUS[5].n6" 15.2163
resist "BUS[5].n2" "BUS[5].n0" 15.3746
resist "BUS[5].n5" "BUS[5].t11" 15.5913
rnode "pin.t198" 0 531.198 800 642 0
rnode "pin.t195" 0 75.0325 1120 642 0
rnode "pin.t197" 0 75.0325 1016 642 0
rnode "pin.n0" 0 353.641 1068 642 0
rnode "pin.t196" 0 75.0325 1440 642 0
rnode "pin.t199" 0 75.0325 1336 642 0
rnode "pin.n1" 0 353.641 1388 642 0
rnode "pin.t194" 0 531.198 1656 642 0
rnode "pin.t87" 0 75.0325 2544 643 0
rnode "pin.t228" 0 75.0325 2440 643 0
rnode "pin.n2" 0 356.686 2492 643 0
rnode "pin.t118" 0 75.0325 2864 643 0
rnode "pin.t226" 0 75.0325 2760 643 0
rnode "pin.n3" 0 356.686 2812 643 0
rnode "pin.t85" 0 75.0325 3184 643 0
rnode "pin.t50" 0 75.0325 3080 643 0
rnode "pin.n4" 0 356.686 3132 643 0
rnode "pin.t51" 0 75.0325 3504 643 0
rnode "pin.t224" 0 75.0325 3400 643 0
rnode "pin.n5" 0 356.686 3452 643 0
rnode "pin.t225" 0 75.0325 3824 643 0
rnode "pin.t86" 0 75.0325 3720 643 0
rnode "pin.n6" 0 356.686 3772 643 0
rnode "pin.t119" 0 75.0325 4144 643 0
rnode "pin.t227" 0 75.0325 4040 643 0
rnode "pin.n7" 0 356.686 4092 643 0
rnode "pin.t17" 0 75.0325 4464 643 0
rnode "pin.t16" 0 75.0325 4360 643 0
rnode "pin.n8" 0 356.686 4412 643 0
rnode "pin.t88" 0 75.0325 4784 643 0
rnode "pin.t120" 0 75.0325 4680 643 0
rnode "pin.n9" 0 356.686 4732 643 0
rnode "pin.t18" 0 551.8 5000 643 0
rnode "pin.t68" 0 531.198 7132 642 0
rnode "pin.t67" 0 75.0325 7452 642 0
rnode "pin.t65" 0 75.0325 7348 642 0
rnode "pin.n10" 0 353.641 7400 642 0
rnode "pin.t64" 0 75.0325 7772 642 0
rnode "pin.t66" 0 75.0325 7668 642 0
rnode "pin.n11" 0 353.641 7720 642 0
rnode "pin.t69" 0 531.198 7988 642 0
rnode "pin.t5" 0 75.0325 8876 643 0
rnode "pin.t2" 0 75.0325 8772 643 0
rnode "pin.n12" 0 356.686 8824 643 0
rnode "pin.t75" 0 75.0325 9196 643 0
rnode "pin.t43" 0 75.0325 9092 643 0
rnode "pin.n13" 0 356.686 9144 643 0
rnode "pin.t8" 0 75.0325 9516 643 0
rnode "pin.t0" 0 75.0325 9412 643 0
rnode "pin.n14" 0 356.686 9464 643 0
rnode "pin.t1" 0 75.0325 9836 643 0
rnode "pin.t76" 0 75.0325 9732 643 0
rnode "pin.n15" 0 356.686 9784 643 0
rnode "pin.t57" 0 75.0325 10156 643 0
rnode "pin.t4" 0 75.0325 10052 643 0
rnode "pin.n16" 0 356.686 10104 643 0
rnode "pin.t220" 0 75.0325 10476 643 0
rnode "pin.t82" 0 75.0325 10372 643 0
rnode "pin.n17" 0 356.686 10424 643 0
rnode "pin.t9" 0 75.0325 10796 643 0
rnode "pin.t42" 0 75.0325 10692 643 0
rnode "pin.n18" 0 356.686 10744 643 0
rnode "pin.t3" 0 75.0325 11116 643 0
rnode "pin.t77" 0 75.0325 11012 643 0
rnode "pin.n19" 0 356.686 11064 643 0
rnode "pin.t56" 0 551.8 11332 643 0
rnode "pin.t173" 0 531.198 13372 642 0
rnode "pin.t174" 0 75.0325 13692 642 0
rnode "pin.t169" 0 75.0325 13588 642 0
rnode "pin.n20" 0 353.641 13640 642 0
rnode "pin.t171" 0 75.0325 14012 642 0
rnode "pin.t172" 0 75.0325 13908 642 0
rnode "pin.n21" 0 353.641 13960 642 0
rnode "pin.t170" 0 531.198 14228 642 0
rnode "pin.t89" 0 75.0325 15116 643 0
rnode "pin.t53" 0 75.0325 15012 643 0
rnode "pin.n22" 0 356.686 15064 643 0
rnode "pin.t95" 0 75.0325 15436 643 0
rnode "pin.t190" 0 75.0325 15332 643 0
rnode "pin.n23" 0 356.686 15384 643 0
rnode "pin.t191" 0 75.0325 15756 643 0
rnode "pin.t52" 0 75.0325 15652 643 0
rnode "pin.n24" 0 356.686 15704 643 0
rnode "pin.t93" 0 75.0325 16076 643 0
rnode "pin.t71" 0 75.0325 15972 643 0
rnode "pin.n25" 0 356.686 16024 643 0
rnode "pin.t90" 0 75.0325 16396 643 0
rnode "pin.t20" 0 75.0325 16292 643 0
rnode "pin.n26" 0 356.686 16344 643 0
rnode "pin.t21" 0 75.0325 16716 643 0
rnode "pin.t94" 0 75.0325 16612 643 0
rnode "pin.n27" 0 356.686 16664 643 0
rnode "pin.t101" 0 75.0325 17036 643 0
rnode "pin.t91" 0 75.0325 16932 643 0
rnode "pin.n28" 0 356.686 16984 643 0
rnode "pin.t19" 0 75.0325 17356 643 0
rnode "pin.t103" 0 75.0325 17252 643 0
rnode "pin.n29" 0 356.686 17304 643 0
rnode "pin.t102" 0 551.8 17572 643 0
rnode "pin.t202" 0 531.198 19612 642 0
rnode "pin.t205" 0 75.0325 19932 642 0
rnode "pin.t201" 0 75.0325 19828 642 0
rnode "pin.n30" 0 353.641 19880 642 0
rnode "pin.t200" 0 75.0325 20252 642 0
rnode "pin.t203" 0 75.0325 20148 642 0
rnode "pin.n31" 0 353.641 20200 642 0
rnode "pin.t204" 0 531.198 20468 642 0
rnode "pin.t128" 0 75.0325 21356 643 0
rnode "pin.t142" 0 75.0325 21252 643 0
rnode "pin.n32" 0 356.686 21304 643 0
rnode "pin.t143" 0 75.0325 21676 643 0
rnode "pin.t107" 0 75.0325 21572 643 0
rnode "pin.n33" 0 356.686 21624 643 0
rnode "pin.t132" 0 75.0325 21996 643 0
rnode "pin.t129" 0 75.0325 21892 643 0
rnode "pin.n34" 0 356.686 21944 643 0
rnode "pin.t131" 0 75.0325 22316 643 0
rnode "pin.t168" 0 75.0325 22212 643 0
rnode "pin.n35" 0 356.686 22264 643 0
rnode "pin.t141" 0 75.0325 22636 643 0
rnode "pin.t192" 0 75.0325 22532 643 0
rnode "pin.n36" 0 356.686 22584 643 0
rnode "pin.t193" 0 75.0325 22956 643 0
rnode "pin.t159" 0 75.0325 22852 643 0
rnode "pin.n37" 0 356.686 22904 643 0
rnode "pin.t133" 0 75.0325 23276 643 0
rnode "pin.t70" 0 75.0325 23172 643 0
rnode "pin.n38" 0 356.686 23224 643 0
rnode "pin.t140" 0 75.0325 23596 643 0
rnode "pin.t130" 0 75.0325 23492 643 0
rnode "pin.n39" 0 356.686 23544 643 0
rnode "pin.t167" 0 551.8 23812 643 0
rnode "pin.t63" 0 531.198 25852 642 0
rnode "pin.t59" 0 75.0325 26172 642 0
rnode "pin.t60" 0 75.0325 26068 642 0
rnode "pin.n40" 0 353.641 26120 642 0
rnode "pin.t62" 0 75.0325 26492 642 0
rnode "pin.t58" 0 75.0325 26388 642 0
rnode "pin.n41" 0 353.641 26440 642 0
rnode "pin.t61" 0 531.198 26708 642 0
rnode "pin.t38" 0 75.0325 27596 643 0
rnode "pin.t35" 0 75.0325 27492 643 0
rnode "pin.n42" 0 356.686 27544 643 0
rnode "pin.t34" 0 75.0325 27916 643 0
rnode "pin.t28" 0 75.0325 27812 643 0
rnode "pin.n43" 0 356.686 27864 643 0
rnode "pin.t30" 0 75.0325 28236 643 0
rnode "pin.t26" 0 75.0325 28132 643 0
rnode "pin.n44" 0 356.686 28184 643 0
rnode "pin.t40" 0 75.0325 28556 643 0
rnode "pin.t41" 0 75.0325 28452 643 0
rnode "pin.n45" 0 356.686 28504 643 0
rnode "pin.t29" 0 75.0325 28876 643 0
rnode "pin.t33" 0 75.0325 28772 643 0
rnode "pin.n46" 0 356.686 28824 643 0
rnode "pin.t31" 0 75.0325 29196 643 0
rnode "pin.t39" 0 75.0325 29092 643 0
rnode "pin.n47" 0 356.686 29144 643 0
rnode "pin.t25" 0 75.0325 29516 643 0
rnode "pin.t37" 0 75.0325 29412 643 0
rnode "pin.n48" 0 356.686 29464 643 0
rnode "pin.t32" 0 75.0325 29836 643 0
rnode "pin.t27" 0 75.0325 29732 643 0
rnode "pin.n49" 0 356.686 29784 643 0
rnode "pin.t36" 0 551.8 30052 643 0
rnode "pin.t176" 0 531.198 32092 642 0
rnode "pin.t177" 0 75.0325 32412 642 0
rnode "pin.t180" 0 75.0325 32308 642 0
rnode "pin.n50" 0 353.641 32360 642 0
rnode "pin.t179" 0 75.0325 32732 642 0
rnode "pin.t175" 0 75.0325 32628 642 0
rnode "pin.n51" 0 353.641 32680 642 0
rnode "pin.t178" 0 531.198 32948 642 0
rnode "pin.t117" 0 75.0325 33836 643 0
rnode "pin.t97" 0 75.0325 33732 643 0
rnode "pin.n52" 0 356.686 33784 643 0
rnode "pin.t23" 0 75.0325 34156 643 0
rnode "pin.t153" 0 75.0325 34052 643 0
rnode "pin.n53" 0 356.686 34104 643 0
rnode "pin.t183" 0 75.0325 34476 643 0
rnode "pin.t181" 0 75.0325 34372 643 0
rnode "pin.n54" 0 356.686 34424 643 0
rnode "pin.t96" 0 75.0325 34796 643 0
rnode "pin.t24" 0 75.0325 34692 643 0
rnode "pin.n55" 0 356.686 34744 643 0
rnode "pin.t152" 0 75.0325 35116 643 0
rnode "pin.t116" 0 75.0325 35012 643 0
rnode "pin.n56" 0 356.686 35064 643 0
rnode "pin.t99" 0 75.0325 35436 643 0
rnode "pin.t154" 0 75.0325 35332 643 0
rnode "pin.n57" 0 356.686 35384 643 0
rnode "pin.t22" 0 75.0325 35756 643 0
rnode "pin.t182" 0 75.0325 35652 643 0
rnode "pin.n58" 0 356.686 35704 643 0
rnode "pin.t98" 0 75.0325 36076 643 0
rnode "pin.t100" 0 75.0325 35972 643 0
rnode "pin.n59" 0 356.686 36024 643 0
rnode "pin.t212" 0 551.8 36292 643 0
rnode "pin.t217" 0 531.198 38332 642 0
rnode "pin.t218" 0 75.0325 38652 642 0
rnode "pin.t215" 0 75.0325 38548 642 0
rnode "pin.n60" 0 353.641 38600 642 0
rnode "pin.t214" 0 75.0325 38972 642 0
rnode "pin.t216" 0 75.0325 38868 642 0
rnode "pin.n61" 0 353.641 38920 642 0
rnode "pin.t213" 0 531.198 39188 642 0
rnode "pin.t123" 0 75.0325 40076 643 0
rnode "pin.t145" 0 75.0325 39972 643 0
rnode "pin.n62" 0 356.686 40024 643 0
rnode "pin.t222" 0 75.0325 40396 643 0
rnode "pin.t109" 0 75.0325 40292 643 0
rnode "pin.n63" 0 356.686 40344 643 0
rnode "pin.t110" 0 75.0325 40716 643 0
rnode "pin.t219" 0 75.0325 40612 643 0
rnode "pin.n64" 0 356.686 40664 643 0
rnode "pin.t149" 0 75.0325 41036 643 0
rnode "pin.t223" 0 75.0325 40932 643 0
rnode "pin.n65" 0 356.686 40984 643 0
rnode "pin.t136" 0 75.0325 41356 643 0
rnode "pin.t151" 0 75.0325 41252 643 0
rnode "pin.n66" 0 356.686 41304 643 0
rnode "pin.t122" 0 75.0325 41676 643 0
rnode "pin.t150" 0 75.0325 41572 643 0
rnode "pin.n67" 0 356.686 41624 643 0
rnode "pin.t92" 0 75.0325 41996 643 0
rnode "pin.t137" 0 75.0325 41892 643 0
rnode "pin.n68" 0 356.686 41944 643 0
rnode "pin.t165" 0 75.0325 42316 643 0
rnode "pin.t144" 0 75.0325 42212 643 0
rnode "pin.n69" 0 356.686 42264 643 0
rnode "pin.t126" 0 551.8 42532 643 0
rnode "pin.t13" 0 531.198 44572 642 0
rnode "pin.t15" 0 75.0325 44892 642 0
rnode "pin.t10" 0 75.0325 44788 642 0
rnode "pin.n70" 0 353.641 44840 642 0
rnode "pin.t12" 0 75.0325 45212 642 0
rnode "pin.t14" 0 75.0325 45108 642 0
rnode "pin.n71" 0 353.641 45160 642 0
rnode "pin.t11" 0 531.198 45428 642 0
rnode "pin.t114" 0 75.0325 46316 643 0
rnode "pin.t72" 0 75.0325 46212 643 0
rnode "pin.n72" 0 356.686 46264 643 0
rnode "pin.t73" 0 75.0325 46636 643 0
rnode "pin.t104" 0 75.0325 46532 643 0
rnode "pin.n73" 0 356.686 46584 643 0
rnode "pin.t105" 0 75.0325 46956 643 0
rnode "pin.t74" 0 75.0325 46852 643 0
rnode "pin.n74" 0 356.686 46904 643 0
rnode "pin.t185" 0 75.0325 47276 643 0
rnode "pin.t55" 0 75.0325 47172 643 0
rnode "pin.n75" 0 356.686 47224 643 0
rnode "pin.t115" 0 75.0325 47596 643 0
rnode "pin.t7" 0 75.0325 47492 643 0
rnode "pin.n76" 0 356.686 47544 643 0
rnode "pin.t113" 0 75.0325 47916 643 0
rnode "pin.t186" 0 75.0325 47812 643 0
rnode "pin.n77" 0 356.686 47864 643 0
rnode "pin.t106" 0 75.0325 48236 643 0
rnode "pin.t229" 0 75.0325 48132 643 0
rnode "pin.n78" 0 356.686 48184 643 0
rnode "pin.t6" 0 75.0325 48556 643 0
rnode "pin.t184" 0 75.0325 48452 643 0
rnode "pin.n79" 0 356.686 48504 643 0
rnode "pin.t54" 0 551.8 48772 643 0
rnode "pin.t206" 0 531.198 50812 642 0
rnode "pin.t208" 0 75.0325 51132 642 0
rnode "pin.t209" 0 75.0325 51028 642 0
rnode "pin.n80" 0 353.641 51080 642 0
rnode "pin.t207" 0 75.0325 51452 642 0
rnode "pin.t210" 0 75.0325 51348 642 0
rnode "pin.n81" 0 353.641 51400 642 0
rnode "pin.t211" 0 531.198 51668 642 0
rnode "pin.t188" 0 75.0325 52556 643 0
rnode "pin.t135" 0 75.0325 52452 643 0
rnode "pin.n82" 0 356.686 52504 643 0
rnode "pin.t108" 0 75.0325 52876 643 0
rnode "pin.t164" 0 75.0325 52772 643 0
rnode "pin.n83" 0 356.686 52824 643 0
rnode "pin.t79" 0 75.0325 53196 643 0
rnode "pin.t125" 0 75.0325 53092 643 0
rnode "pin.n84" 0 356.686 53144 643 0
rnode "pin.t221" 0 75.0325 53516 643 0
rnode "pin.t155" 0 75.0325 53412 643 0
rnode "pin.n85" 0 356.686 53464 643 0
rnode "pin.t156" 0 75.0325 53836 643 0
rnode "pin.t187" 0 75.0325 53732 643 0
rnode "pin.n86" 0 356.686 53784 643 0
rnode "pin.t148" 0 75.0325 54156 643 0
rnode "pin.t134" 0 75.0325 54052 643 0
rnode "pin.n87" 0 356.686 54104 643 0
rnode "pin.t160" 0 75.0325 54476 643 0
rnode "pin.t121" 0 75.0325 54372 643 0
rnode "pin.n88" 0 356.686 54424 643 0
rnode "pin.t78" 0 75.0325 54796 643 0
rnode "pin.t124" 0 75.0325 54692 643 0
rnode "pin.n89" 0 356.686 54744 643 0
rnode "pin.t161" 0 551.8 55012 643 0
rnode "pin.t49" 0 531.198 57052 642 0
rnode "pin.t45" 0 75.0325 57372 642 0
rnode "pin.t46" 0 75.0325 57268 642 0
rnode "pin.n90" 0 353.641 57320 642 0
rnode "pin.t47" 0 75.0325 57692 642 0
rnode "pin.t48" 0 75.0325 57588 642 0
rnode "pin.n91" 0 353.641 57640 642 0
rnode "pin.t44" 0 531.198 57908 642 0
rnode "pin.t163" 0 75.0325 58796 643 0
rnode "pin.t81" 0 75.0325 58692 643 0
rnode "pin.n92" 0 356.686 58744 643 0
rnode "pin.t146" 0 75.0325 59116 643 0
rnode "pin.t127" 0 75.0325 59012 643 0
rnode "pin.n93" 0 356.686 59064 643 0
rnode "pin.t166" 0 75.0325 59436 643 0
rnode "pin.t147" 0 75.0325 59332 643 0
rnode "pin.n94" 0 356.686 59384 643 0
rnode "pin.t80" 0 75.0325 59756 643 0
rnode "pin.t83" 0 75.0325 59652 643 0
rnode "pin.n95" 0 356.686 59704 643 0
rnode "pin.t138" 0 75.0325 60076 643 0
rnode "pin.t111" 0 75.0325 59972 643 0
rnode "pin.n96" 0 356.686 60024 643 0
rnode "pin.t157" 0 75.0325 60396 643 0
rnode "pin.t189" 0 75.0325 60292 643 0
rnode "pin.n97" 0 356.686 60344 643 0
rnode "pin.t162" 0 75.0325 60716 643 0
rnode "pin.t139" 0 75.0325 60612 643 0
rnode "pin.n98" 0 356.686 60664 643 0
rnode "pin.t112" 0 75.0325 61036 643 0
rnode "pin.t158" 0 75.0325 60932 643 0
rnode "pin.n99" 0 356.686 60984 643 0
rnode "pin.t84" 0 566.703 61252 643 0
rnode "pin.n100" 0 1029.41 60984 707 0
rnode "pin.n101" 0 290.209 60664 707 0
rnode "pin.n102" 0 290.209 60344 707 0
rnode "pin.n103" 0 290.209 60024 707 0
rnode "pin.n104" 0 290.209 59704 707 0
rnode "pin.n105" 0 290.209 59384 707 0
rnode "pin.n106" 0 290.209 59064 707 0
rnode "pin.n107" 0 397.697 58744 707 0
rnode "pin.n108" 0 432.071 57989 707 0
rnode "pin.n109" 0 300.13 57640 707 0
rnode "pin.n110" 0 299.39 57320 707 0
rnode "pin.n111" 0 457.031 56974 707 0
rnode "swmatrix_Tgate_2.T1" 0 464.549 56115 603 0
rnode "pin.n112" 0 500.823 55094 707 0
rnode "pin.n113" 0 297.622 54744 707 0
rnode "pin.n114" 0 290.209 54424 707 0
rnode "pin.n115" 0 290.209 54104 707 0
rnode "pin.n116" 0 290.209 53784 707 0
rnode "pin.n117" 0 290.209 53464 707 0
rnode "pin.n118" 0 290.209 53144 707 0
rnode "pin.n119" 0 290.209 52824 707 0
rnode "pin.n120" 0 397.697 52504 707 0
rnode "pin.n121" 0 432.071 51749 707 0
rnode "pin.n122" 0 300.13 51400 707 0
rnode "pin.n123" 0 299.39 51080 707 0
rnode "pin.n124" 0 457.031 50734 707 0
rnode "swmatrix_Tgate_1.T1" 0 464.549 49875 603 0
rnode "pin.n125" 0 500.823 48854 707 0
rnode "pin.n126" 0 297.622 48504 707 0
rnode "pin.n127" 0 290.209 48184 707 0
rnode "pin.n128" 0 290.209 47864 707 0
rnode "pin.n129" 0 290.209 47544 707 0
rnode "pin.n130" 0 290.209 47224 707 0
rnode "pin.n131" 0 290.209 46904 707 0
rnode "pin.n132" 0 290.209 46584 707 0
rnode "pin.n133" 0 397.697 46264 707 0
rnode "pin.n134" 0 432.071 45509 707 0
rnode "pin.n135" 0 300.13 45160 707 0
rnode "pin.n136" 0 299.39 44840 707 0
rnode "pin.n137" 0 457.031 44494 707 0
rnode "swmatrix_Tgate_3.T1" 0 464.549 43635 603 0
rnode "pin.n138" 0 500.823 42614 707 0
rnode "pin.n139" 0 297.622 42264 707 0
rnode "pin.n140" 0 290.209 41944 707 0
rnode "pin.n141" 0 290.209 41624 707 0
rnode "pin.n142" 0 290.209 41304 707 0
rnode "pin.n143" 0 290.209 40984 707 0
rnode "pin.n144" 0 290.209 40664 707 0
rnode "pin.n145" 0 290.209 40344 707 0
rnode "pin.n146" 0 397.697 40024 707 0
rnode "pin.n147" 0 432.071 39269 707 0
rnode "pin.n148" 0 300.13 38920 707 0
rnode "pin.n149" 0 299.39 38600 707 0
rnode "pin.n150" 0 457.031 38254 707 0
rnode "swmatrix_Tgate_0.T1" 0 464.549 37395 603 0
rnode "pin.n151" 0 500.823 36374 707 0
rnode "pin.n152" 0 297.622 36024 707 0
rnode "pin.n153" 0 290.209 35704 707 0
rnode "pin.n154" 0 290.209 35384 707 0
rnode "pin.n155" 0 290.209 35064 707 0
rnode "pin.n156" 0 290.209 34744 707 0
rnode "pin.n157" 0 290.209 34424 707 0
rnode "pin.n158" 0 290.209 34104 707 0
rnode "pin.n159" 0 397.697 33784 707 0
rnode "pin.n160" 0 432.071 33029 707 0
rnode "pin.n161" 0 300.13 32680 707 0
rnode "pin.n162" 0 299.39 32360 707 0
rnode "pin.n163" 0 457.031 32014 707 0
rnode "swmatrix_Tgate_6.T1" 0 464.549 31155 603 0
rnode "pin.n164" 0 500.823 30134 707 0
rnode "pin.n165" 0 297.622 29784 707 0
rnode "pin.n166" 0 290.209 29464 707 0
rnode "pin.n167" 0 290.209 29144 707 0
rnode "pin.n168" 0 290.209 28824 707 0
rnode "pin.n169" 0 290.209 28504 707 0
rnode "pin.n170" 0 290.209 28184 707 0
rnode "pin.n171" 0 290.209 27864 707 0
rnode "pin.n172" 0 397.697 27544 707 0
rnode "pin.n173" 0 432.071 26789 707 0
rnode "pin.n174" 0 300.13 26440 707 0
rnode "pin.n175" 0 299.39 26120 707 0
rnode "pin.n176" 0 457.031 25774 707 0
rnode "swmatrix_Tgate_5.T1" 0 464.549 24915 603 0
rnode "pin.n177" 0 500.823 23894 707 0
rnode "pin.n178" 0 297.622 23544 707 0
rnode "pin.n179" 0 290.209 23224 707 0
rnode "pin.n180" 0 290.209 22904 707 0
rnode "pin.n181" 0 290.209 22584 707 0
rnode "pin.n182" 0 290.209 22264 707 0
rnode "pin.n183" 0 290.209 21944 707 0
rnode "pin.n184" 0 290.209 21624 707 0
rnode "pin.n185" 0 397.697 21304 707 0
rnode "pin.n186" 0 432.071 20549 707 0
rnode "pin.n187" 0 300.13 20200 707 0
rnode "pin.n188" 0 299.39 19880 707 0
rnode "pin.n189" 0 457.031 19534 707 0
rnode "swmatrix_Tgate_7.T1" 0 464.549 18675 603 0
rnode "pin.n190" 0 500.823 17654 707 0
rnode "pin.n191" 0 297.622 17304 707 0
rnode "pin.n192" 0 290.209 16984 707 0
rnode "pin.n193" 0 290.209 16664 707 0
rnode "pin.n194" 0 290.209 16344 707 0
rnode "pin.n195" 0 290.209 16024 707 0
rnode "pin.n196" 0 290.209 15704 707 0
rnode "pin.n197" 0 290.209 15384 707 0
rnode "pin.n198" 0 397.697 15064 707 0
rnode "pin.n199" 0 432.071 14309 707 0
rnode "pin.n200" 0 300.13 13960 707 0
rnode "pin.n201" 0 299.39 13640 707 0
rnode "pin.n202" 0 457.031 13294 707 0
rnode "swmatrix_Tgate_4.T1" 0 464.549 12435 603 0
rnode "pin.n203" 0 500.823 11414 707 0
rnode "pin.n204" 0 297.622 11064 707 0
rnode "pin.n205" 0 290.209 10744 707 0
rnode "pin.n206" 0 290.209 10424 707 0
rnode "pin.n207" 0 290.209 10104 707 0
rnode "pin.n208" 0 290.209 9784 707 0
rnode "pin.n209" 0 290.209 9464 707 0
rnode "pin.n210" 0 290.209 9144 707 0
rnode "pin.n211" 0 397.697 8824 707 0
rnode "pin.n212" 0 432.071 8069 707 0
rnode "pin.n213" 0 300.13 7720 707 0
rnode "pin.n214" 0 299.39 7400 707 0
rnode "pin.n215" 0 457.031 7054 707 0
rnode "swmatrix_Tgate_8.T1" 0 487.282 6195 603 0
rnode "pin.n216" 0 523.556 5082 707 0
rnode "pin.n217" 0 297.622 4732 707 0
rnode "pin.n218" 0 290.209 4412 707 0
rnode "pin.n219" 0 290.209 4092 707 0
rnode "pin.n220" 0 290.209 3772 707 0
rnode "pin.n221" 0 290.209 3452 707 0
rnode "pin.n222" 0 290.209 3132 707 0
rnode "pin.n223" 0 290.209 2812 707 0
rnode "pin.n224" 0 397.697 2492 707 0
rnode "pin.n225" 0 432.071 1737 707 0
rnode "pin.n226" 0 300.13 1388 707 0
rnode "pin.n227" 0 299.39 1068 707 0
rnode "pin.n228" 0 457.031 722 707 0
rnode "pin" 0 53.662 -321 619 0
rnode "swmatrix_Tgate_9.T1" 0 257.708 -137 603 0
resist "swmatrix_Tgate_9.T1" "pin" 0.120876
resist "pin.n227" "pin.n226" 0.210219
resist "pin.n224" "pin.n223" 0.210219
resist "pin.n223" "pin.n222" 0.210219
resist "pin.n222" "pin.n221" 0.210219
resist "pin.n221" "pin.n220" 0.210219
resist "pin.n220" "pin.n219" 0.210219
resist "pin.n219" "pin.n218" 0.210219
resist "pin.n218" "pin.n217" 0.210219
resist "pin.n214" "pin.n213" 0.210219
resist "pin.n211" "pin.n210" 0.210219
resist "pin.n210" "pin.n209" 0.210219
resist "pin.n209" "pin.n208" 0.210219
resist "pin.n208" "pin.n207" 0.210219
resist "pin.n207" "pin.n206" 0.210219
resist "pin.n206" "pin.n205" 0.210219
resist "pin.n205" "pin.n204" 0.210219
resist "pin.n201" "pin.n200" 0.210219
resist "pin.n198" "pin.n197" 0.210219
resist "pin.n197" "pin.n196" 0.210219
resist "pin.n196" "pin.n195" 0.210219
resist "pin.n195" "pin.n194" 0.210219
resist "pin.n194" "pin.n193" 0.210219
resist "pin.n193" "pin.n192" 0.210219
resist "pin.n192" "pin.n191" 0.210219
resist "pin.n188" "pin.n187" 0.210219
resist "pin.n185" "pin.n184" 0.210219
resist "pin.n184" "pin.n183" 0.210219
resist "pin.n183" "pin.n182" 0.210219
resist "pin.n182" "pin.n181" 0.210219
resist "pin.n181" "pin.n180" 0.210219
resist "pin.n180" "pin.n179" 0.210219
resist "pin.n179" "pin.n178" 0.210219
resist "pin.n175" "pin.n174" 0.210219
resist "pin.n172" "pin.n171" 0.210219
resist "pin.n171" "pin.n170" 0.210219
resist "pin.n170" "pin.n169" 0.210219
resist "pin.n169" "pin.n168" 0.210219
resist "pin.n168" "pin.n167" 0.210219
resist "pin.n167" "pin.n166" 0.210219
resist "pin.n166" "pin.n165" 0.210219
resist "pin.n162" "pin.n161" 0.210219
resist "pin.n159" "pin.n158" 0.210219
resist "pin.n158" "pin.n157" 0.210219
resist "pin.n157" "pin.n156" 0.210219
resist "pin.n156" "pin.n155" 0.210219
resist "pin.n155" "pin.n154" 0.210219
resist "pin.n154" "pin.n153" 0.210219
resist "pin.n153" "pin.n152" 0.210219
resist "pin.n149" "pin.n148" 0.210219
resist "pin.n146" "pin.n145" 0.210219
resist "pin.n145" "pin.n144" 0.210219
resist "pin.n144" "pin.n143" 0.210219
resist "pin.n143" "pin.n142" 0.210219
resist "pin.n142" "pin.n141" 0.210219
resist "pin.n141" "pin.n140" 0.210219
resist "pin.n140" "pin.n139" 0.210219
resist "pin.n136" "pin.n135" 0.210219
resist "pin.n133" "pin.n132" 0.210219
resist "pin.n132" "pin.n131" 0.210219
resist "pin.n131" "pin.n130" 0.210219
resist "pin.n130" "pin.n129" 0.210219
resist "pin.n129" "pin.n128" 0.210219
resist "pin.n128" "pin.n127" 0.210219
resist "pin.n127" "pin.n126" 0.210219
resist "pin.n123" "pin.n122" 0.210219
resist "pin.n120" "pin.n119" 0.210219
resist "pin.n119" "pin.n118" 0.210219
resist "pin.n118" "pin.n117" 0.210219
resist "pin.n117" "pin.n116" 0.210219
resist "pin.n116" "pin.n115" 0.210219
resist "pin.n115" "pin.n114" 0.210219
resist "pin.n114" "pin.n113" 0.210219
resist "pin.n110" "pin.n109" 0.210219
resist "pin.n107" "pin.n106" 0.210219
resist "pin.n106" "pin.n105" 0.210219
resist "pin.n105" "pin.n104" 0.210219
resist "pin.n104" "pin.n103" 0.210219
resist "pin.n103" "pin.n102" 0.210219
resist "pin.n102" "pin.n101" 0.210219
resist "pin.n101" "pin.n100" 0.210219
resist "pin.n228" "pin.n227" 0.227299
resist "pin.n215" "pin.n214" 0.227299
resist "pin.n202" "pin.n201" 0.227299
resist "pin.n189" "pin.n188" 0.227299
resist "pin.n176" "pin.n175" 0.227299
resist "pin.n163" "pin.n162" 0.227299
resist "pin.n150" "pin.n149" 0.227299
resist "pin.n137" "pin.n136" 0.227299
resist "pin.n124" "pin.n123" 0.227299
resist "pin.n111" "pin.n110" 0.227299
resist "pin.n226" "pin.n225" 0.22927
resist "pin.n213" "pin.n212" 0.22927
resist "pin.n200" "pin.n199" 0.22927
resist "pin.n187" "pin.n186" 0.22927
resist "pin.n174" "pin.n173" 0.22927
resist "pin.n161" "pin.n160" 0.22927
resist "pin.n148" "pin.n147" 0.22927
resist "pin.n135" "pin.n134" 0.22927
resist "pin.n122" "pin.n121" 0.22927
resist "pin.n109" "pin.n108" 0.22927
resist "pin.n217" "pin.n216" 0.229927
resist "pin.n204" "pin.n203" 0.229927
resist "pin.n191" "pin.n190" 0.229927
resist "pin.n178" "pin.n177" 0.229927
resist "pin.n165" "pin.n164" 0.229927
resist "pin.n152" "pin.n151" 0.229927
resist "pin.n139" "pin.n138" 0.229927
resist "pin.n126" "pin.n125" 0.229927
resist "pin.n113" "pin.n112" 0.229927
resist "pin.n0" "pin.t197" 0.4095
resist "pin.n0" "pin.t195" 0.4095
resist "pin.n1" "pin.t199" 0.4095
resist "pin.n1" "pin.t196" 0.4095
resist "pin.n10" "pin.t65" 0.4095
resist "pin.n10" "pin.t67" 0.4095
resist "pin.n11" "pin.t66" 0.4095
resist "pin.n11" "pin.t64" 0.4095
resist "pin.n20" "pin.t169" 0.4095
resist "pin.n20" "pin.t174" 0.4095
resist "pin.n21" "pin.t172" 0.4095
resist "pin.n21" "pin.t171" 0.4095
resist "pin.n30" "pin.t201" 0.4095
resist "pin.n30" "pin.t205" 0.4095
resist "pin.n31" "pin.t203" 0.4095
resist "pin.n31" "pin.t200" 0.4095
resist "pin.n40" "pin.t60" 0.4095
resist "pin.n40" "pin.t59" 0.4095
resist "pin.n41" "pin.t58" 0.4095
resist "pin.n41" "pin.t62" 0.4095
resist "pin.n50" "pin.t180" 0.4095
resist "pin.n50" "pin.t177" 0.4095
resist "pin.n51" "pin.t175" 0.4095
resist "pin.n51" "pin.t179" 0.4095
resist "pin.n60" "pin.t215" 0.4095
resist "pin.n60" "pin.t218" 0.4095
resist "pin.n61" "pin.t216" 0.4095
resist "pin.n61" "pin.t214" 0.4095
resist "pin.n70" "pin.t10" 0.4095
resist "pin.n70" "pin.t15" 0.4095
resist "pin.n71" "pin.t14" 0.4095
resist "pin.n71" "pin.t12" 0.4095
resist "pin.n80" "pin.t209" 0.4095
resist "pin.n80" "pin.t208" 0.4095
resist "pin.n81" "pin.t210" 0.4095
resist "pin.n81" "pin.t207" 0.4095
resist "pin.n90" "pin.t46" 0.4095
resist "pin.n90" "pin.t45" 0.4095
resist "pin.n91" "pin.t48" 0.4095
resist "pin.n91" "pin.t47" 0.4095
resist "pin.n2" "pin.t228" 0.455
resist "pin.n2" "pin.t87" 0.455
resist "pin.n3" "pin.t226" 0.455
resist "pin.n3" "pin.t118" 0.455
resist "pin.n4" "pin.t50" 0.455
resist "pin.n4" "pin.t85" 0.455
resist "pin.n5" "pin.t224" 0.455
resist "pin.n5" "pin.t51" 0.455
resist "pin.n6" "pin.t86" 0.455
resist "pin.n6" "pin.t225" 0.455
resist "pin.n7" "pin.t227" 0.455
resist "pin.n7" "pin.t119" 0.455
resist "pin.n8" "pin.t16" 0.455
resist "pin.n8" "pin.t17" 0.455
resist "pin.n9" "pin.t120" 0.455
resist "pin.n9" "pin.t88" 0.455
resist "pin.n12" "pin.t2" 0.455
resist "pin.n12" "pin.t5" 0.455
resist "pin.n13" "pin.t43" 0.455
resist "pin.n13" "pin.t75" 0.455
resist "pin.n14" "pin.t0" 0.455
resist "pin.n14" "pin.t8" 0.455
resist "pin.n15" "pin.t76" 0.455
resist "pin.n15" "pin.t1" 0.455
resist "pin.n16" "pin.t4" 0.455
resist "pin.n16" "pin.t57" 0.455
resist "pin.n17" "pin.t82" 0.455
resist "pin.n17" "pin.t220" 0.455
resist "pin.n18" "pin.t42" 0.455
resist "pin.n18" "pin.t9" 0.455
resist "pin.n19" "pin.t77" 0.455
resist "pin.n19" "pin.t3" 0.455
resist "pin.n22" "pin.t53" 0.455
resist "pin.n22" "pin.t89" 0.455
resist "pin.n23" "pin.t190" 0.455
resist "pin.n23" "pin.t95" 0.455
resist "pin.n24" "pin.t52" 0.455
resist "pin.n24" "pin.t191" 0.455
resist "pin.n25" "pin.t71" 0.455
resist "pin.n25" "pin.t93" 0.455
resist "pin.n26" "pin.t20" 0.455
resist "pin.n26" "pin.t90" 0.455
resist "pin.n27" "pin.t94" 0.455
resist "pin.n27" "pin.t21" 0.455
resist "pin.n28" "pin.t91" 0.455
resist "pin.n28" "pin.t101" 0.455
resist "pin.n29" "pin.t103" 0.455
resist "pin.n29" "pin.t19" 0.455
resist "pin.n32" "pin.t142" 0.455
resist "pin.n32" "pin.t128" 0.455
resist "pin.n33" "pin.t107" 0.455
resist "pin.n33" "pin.t143" 0.455
resist "pin.n34" "pin.t129" 0.455
resist "pin.n34" "pin.t132" 0.455
resist "pin.n35" "pin.t168" 0.455
resist "pin.n35" "pin.t131" 0.455
resist "pin.n36" "pin.t192" 0.455
resist "pin.n36" "pin.t141" 0.455
resist "pin.n37" "pin.t159" 0.455
resist "pin.n37" "pin.t193" 0.455
resist "pin.n38" "pin.t70" 0.455
resist "pin.n38" "pin.t133" 0.455
resist "pin.n39" "pin.t130" 0.455
resist "pin.n39" "pin.t140" 0.455
resist "pin.n42" "pin.t35" 0.455
resist "pin.n42" "pin.t38" 0.455
resist "pin.n43" "pin.t28" 0.455
resist "pin.n43" "pin.t34" 0.455
resist "pin.n44" "pin.t26" 0.455
resist "pin.n44" "pin.t30" 0.455
resist "pin.n45" "pin.t41" 0.455
resist "pin.n45" "pin.t40" 0.455
resist "pin.n46" "pin.t33" 0.455
resist "pin.n46" "pin.t29" 0.455
resist "pin.n47" "pin.t39" 0.455
resist "pin.n47" "pin.t31" 0.455
resist "pin.n48" "pin.t37" 0.455
resist "pin.n48" "pin.t25" 0.455
resist "pin.n49" "pin.t27" 0.455
resist "pin.n49" "pin.t32" 0.455
resist "pin.n52" "pin.t97" 0.455
resist "pin.n52" "pin.t117" 0.455
resist "pin.n53" "pin.t153" 0.455
resist "pin.n53" "pin.t23" 0.455
resist "pin.n54" "pin.t181" 0.455
resist "pin.n54" "pin.t183" 0.455
resist "pin.n55" "pin.t24" 0.455
resist "pin.n55" "pin.t96" 0.455
resist "pin.n56" "pin.t116" 0.455
resist "pin.n56" "pin.t152" 0.455
resist "pin.n57" "pin.t154" 0.455
resist "pin.n57" "pin.t99" 0.455
resist "pin.n58" "pin.t182" 0.455
resist "pin.n58" "pin.t22" 0.455
resist "pin.n59" "pin.t100" 0.455
resist "pin.n59" "pin.t98" 0.455
resist "pin.n62" "pin.t145" 0.455
resist "pin.n62" "pin.t123" 0.455
resist "pin.n63" "pin.t109" 0.455
resist "pin.n63" "pin.t222" 0.455
resist "pin.n64" "pin.t219" 0.455
resist "pin.n64" "pin.t110" 0.455
resist "pin.n65" "pin.t223" 0.455
resist "pin.n65" "pin.t149" 0.455
resist "pin.n66" "pin.t151" 0.455
resist "pin.n66" "pin.t136" 0.455
resist "pin.n67" "pin.t150" 0.455
resist "pin.n67" "pin.t122" 0.455
resist "pin.n68" "pin.t137" 0.455
resist "pin.n68" "pin.t92" 0.455
resist "pin.n69" "pin.t144" 0.455
resist "pin.n69" "pin.t165" 0.455
resist "pin.n72" "pin.t72" 0.455
resist "pin.n72" "pin.t114" 0.455
resist "pin.n73" "pin.t104" 0.455
resist "pin.n73" "pin.t73" 0.455
resist "pin.n74" "pin.t74" 0.455
resist "pin.n74" "pin.t105" 0.455
resist "pin.n75" "pin.t55" 0.455
resist "pin.n75" "pin.t185" 0.455
resist "pin.n76" "pin.t7" 0.455
resist "pin.n76" "pin.t115" 0.455
resist "pin.n77" "pin.t186" 0.455
resist "pin.n77" "pin.t113" 0.455
resist "pin.n78" "pin.t229" 0.455
resist "pin.n78" "pin.t106" 0.455
resist "pin.n79" "pin.t184" 0.455
resist "pin.n79" "pin.t6" 0.455
resist "pin.n82" "pin.t135" 0.455
resist "pin.n82" "pin.t188" 0.455
resist "pin.n83" "pin.t164" 0.455
resist "pin.n83" "pin.t108" 0.455
resist "pin.n84" "pin.t125" 0.455
resist "pin.n84" "pin.t79" 0.455
resist "pin.n85" "pin.t155" 0.455
resist "pin.n85" "pin.t221" 0.455
resist "pin.n86" "pin.t187" 0.455
resist "pin.n86" "pin.t156" 0.455
resist "pin.n87" "pin.t134" 0.455
resist "pin.n87" "pin.t148" 0.455
resist "pin.n88" "pin.t121" 0.455
resist "pin.n88" "pin.t160" 0.455
resist "pin.n89" "pin.t124" 0.455
resist "pin.n89" "pin.t78" 0.455
resist "pin.n92" "pin.t81" 0.455
resist "pin.n92" "pin.t163" 0.455
resist "pin.n93" "pin.t127" 0.455
resist "pin.n93" "pin.t146" 0.455
resist "pin.n94" "pin.t147" 0.455
resist "pin.n94" "pin.t166" 0.455
resist "pin.n95" "pin.t83" 0.455
resist "pin.n95" "pin.t80" 0.455
resist "pin.n96" "pin.t111" 0.455
resist "pin.n96" "pin.t138" 0.455
resist "pin.n97" "pin.t189" 0.455
resist "pin.n97" "pin.t157" 0.455
resist "pin.n98" "pin.t139" 0.455
resist "pin.n98" "pin.t162" 0.455
resist "pin.n99" "pin.t158" 0.455
resist "pin.n99" "pin.t112" 0.455
resist "pin.n225" "pin.n224" 0.495985
resist "pin.n212" "pin.n211" 0.495985
resist "pin.n199" "pin.n198" 0.495985
resist "pin.n186" "pin.n185" 0.495985
resist "pin.n173" "pin.n172" 0.495985
resist "pin.n160" "pin.n159" 0.495985
resist "pin.n147" "pin.n146" 0.495985
resist "pin.n134" "pin.n133" 0.495985
resist "pin.n121" "pin.n120" 0.495985
resist "pin.n108" "pin.n107" 0.495985
resist "swmatrix_Tgate_9.T1" "pin.n228" 0.564307
resist "swmatrix_Tgate_8.T1" "pin.n215" 0.564307
resist "swmatrix_Tgate_4.T1" "pin.n202" 0.564307
resist "swmatrix_Tgate_7.T1" "pin.n189" 0.564307
resist "swmatrix_Tgate_5.T1" "pin.n176" 0.564307
resist "swmatrix_Tgate_6.T1" "pin.n163" 0.564307
resist "swmatrix_Tgate_0.T1" "pin.n150" 0.564307
resist "swmatrix_Tgate_3.T1" "pin.n137" 0.564307
resist "swmatrix_Tgate_1.T1" "pin.n124" 0.564307
resist "swmatrix_Tgate_2.T1" "pin.n111" 0.564307
resist "pin.n203" "swmatrix_Tgate_4.T1" 0.67073
resist "pin.n190" "swmatrix_Tgate_7.T1" 0.67073
resist "pin.n177" "swmatrix_Tgate_5.T1" 0.67073
resist "pin.n164" "swmatrix_Tgate_6.T1" 0.67073
resist "pin.n151" "swmatrix_Tgate_0.T1" 0.67073
resist "pin.n138" "swmatrix_Tgate_3.T1" 0.67073
resist "pin.n125" "swmatrix_Tgate_1.T1" 0.67073
resist "pin.n112" "swmatrix_Tgate_2.T1" 0.67073
resist "pin.n216" "swmatrix_Tgate_8.T1" 0.731168
resist "pin.n224" "pin.n2" 10.5552
resist "pin.n223" "pin.n3" 10.5552
resist "pin.n222" "pin.n4" 10.5552
resist "pin.n221" "pin.n5" 10.5552
resist "pin.n220" "pin.n6" 10.5552
resist "pin.n219" "pin.n7" 10.5552
resist "pin.n218" "pin.n8" 10.5552
resist "pin.n217" "pin.n9" 10.5552
resist "pin.n211" "pin.n12" 10.5552
resist "pin.n210" "pin.n13" 10.5552
resist "pin.n209" "pin.n14" 10.5552
resist "pin.n208" "pin.n15" 10.5552
resist "pin.n207" "pin.n16" 10.5552
resist "pin.n206" "pin.n17" 10.5552
resist "pin.n205" "pin.n18" 10.5552
resist "pin.n204" "pin.n19" 10.5552
resist "pin.n198" "pin.n22" 10.5552
resist "pin.n197" "pin.n23" 10.5552
resist "pin.n196" "pin.n24" 10.5552
resist "pin.n195" "pin.n25" 10.5552
resist "pin.n194" "pin.n26" 10.5552
resist "pin.n193" "pin.n27" 10.5552
resist "pin.n192" "pin.n28" 10.5552
resist "pin.n191" "pin.n29" 10.5552
resist "pin.n185" "pin.n32" 10.5552
resist "pin.n184" "pin.n33" 10.5552
resist "pin.n183" "pin.n34" 10.5552
resist "pin.n182" "pin.n35" 10.5552
resist "pin.n181" "pin.n36" 10.5552
resist "pin.n180" "pin.n37" 10.5552
resist "pin.n179" "pin.n38" 10.5552
resist "pin.n178" "pin.n39" 10.5552
resist "pin.n172" "pin.n42" 10.5552
resist "pin.n171" "pin.n43" 10.5552
resist "pin.n170" "pin.n44" 10.5552
resist "pin.n169" "pin.n45" 10.5552
resist "pin.n168" "pin.n46" 10.5552
resist "pin.n167" "pin.n47" 10.5552
resist "pin.n166" "pin.n48" 10.5552
resist "pin.n165" "pin.n49" 10.5552
resist "pin.n159" "pin.n52" 10.5552
resist "pin.n158" "pin.n53" 10.5552
resist "pin.n157" "pin.n54" 10.5552
resist "pin.n156" "pin.n55" 10.5552
resist "pin.n155" "pin.n56" 10.5552
resist "pin.n154" "pin.n57" 10.5552
resist "pin.n153" "pin.n58" 10.5552
resist "pin.n152" "pin.n59" 10.5552
resist "pin.n146" "pin.n62" 10.5552
resist "pin.n145" "pin.n63" 10.5552
resist "pin.n144" "pin.n64" 10.5552
resist "pin.n143" "pin.n65" 10.5552
resist "pin.n142" "pin.n66" 10.5552
resist "pin.n141" "pin.n67" 10.5552
resist "pin.n140" "pin.n68" 10.5552
resist "pin.n139" "pin.n69" 10.5552
resist "pin.n133" "pin.n72" 10.5552
resist "pin.n132" "pin.n73" 10.5552
resist "pin.n131" "pin.n74" 10.5552
resist "pin.n130" "pin.n75" 10.5552
resist "pin.n129" "pin.n76" 10.5552
resist "pin.n128" "pin.n77" 10.5552
resist "pin.n127" "pin.n78" 10.5552
resist "pin.n126" "pin.n79" 10.5552
resist "pin.n120" "pin.n82" 10.5552
resist "pin.n119" "pin.n83" 10.5552
resist "pin.n118" "pin.n84" 10.5552
resist "pin.n117" "pin.n85" 10.5552
resist "pin.n116" "pin.n86" 10.5552
resist "pin.n115" "pin.n87" 10.5552
resist "pin.n114" "pin.n88" 10.5552
resist "pin.n113" "pin.n89" 10.5552
resist "pin.n107" "pin.n92" 10.5552
resist "pin.n106" "pin.n93" 10.5552
resist "pin.n105" "pin.n94" 10.5552
resist "pin.n104" "pin.n95" 10.5552
resist "pin.n103" "pin.n96" 10.5552
resist "pin.n102" "pin.n97" 10.5552
resist "pin.n101" "pin.n98" 10.5552
resist "pin.n100" "pin.n99" 10.5552
resist "pin.n227" "pin.n0" 10.7112
resist "pin.n226" "pin.n1" 10.7112
resist "pin.n214" "pin.n10" 10.7112
resist "pin.n213" "pin.n11" 10.7112
resist "pin.n201" "pin.n20" 10.7112
resist "pin.n200" "pin.n21" 10.7112
resist "pin.n188" "pin.n30" 10.7112
resist "pin.n187" "pin.n31" 10.7112
resist "pin.n175" "pin.n40" 10.7112
resist "pin.n174" "pin.n41" 10.7112
resist "pin.n162" "pin.n50" 10.7112
resist "pin.n161" "pin.n51" 10.7112
resist "pin.n149" "pin.n60" 10.7112
resist "pin.n148" "pin.n61" 10.7112
resist "pin.n136" "pin.n70" 10.7112
resist "pin.n135" "pin.n71" 10.7112
resist "pin.n123" "pin.n80" 10.7112
resist "pin.n122" "pin.n81" 10.7112
resist "pin.n110" "pin.n90" 10.7112
resist "pin.n109" "pin.n91" 10.7112
resist "pin.n216" "pin.t18" 11.2902
resist "pin.n203" "pin.t56" 11.2902
resist "pin.n190" "pin.t102" 11.2902
resist "pin.n177" "pin.t167" 11.2902
resist "pin.n164" "pin.t36" 11.2902
resist "pin.n151" "pin.t212" 11.2902
resist "pin.n138" "pin.t126" 11.2902
resist "pin.n125" "pin.t54" 11.2902
resist "pin.n112" "pin.t161" 11.2902
resist "pin.n228" "pin.t198" 11.3412
resist "pin.n225" "pin.t194" 11.3412
resist "pin.n215" "pin.t68" 11.3412
resist "pin.n212" "pin.t69" 11.3412
resist "pin.n202" "pin.t173" 11.3412
resist "pin.n199" "pin.t170" 11.3412
resist "pin.n189" "pin.t202" 11.3412
resist "pin.n186" "pin.t204" 11.3412
resist "pin.n176" "pin.t63" 11.3412
resist "pin.n173" "pin.t61" 11.3412
resist "pin.n163" "pin.t176" 11.3412
resist "pin.n160" "pin.t178" 11.3412
resist "pin.n150" "pin.t217" 11.3412
resist "pin.n147" "pin.t213" 11.3412
resist "pin.n137" "pin.t13" 11.3412
resist "pin.n134" "pin.t11" 11.3412
resist "pin.n124" "pin.t206" 11.3412
resist "pin.n121" "pin.t211" 11.3412
resist "pin.n111" "pin.t49" 11.3412
resist "pin.n108" "pin.t44" 11.3412
resist "pin.n100" "pin.t84" 11.5202
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 0 69.4453 25280 949 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 0 95.8915 25280 394 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 0 124.432 30024 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 0 124.202 29864 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" 0 190.602 29864 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 0 124.202 29704 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" 0 101.273 29704 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 0 124.202 29544 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" 0 101.273 29544 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 0 124.202 29384 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" 0 101.273 29384 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 0 124.202 29224 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" 0 101.273 29224 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 0 124.202 29064 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" 0 101.273 29064 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 0 124.202 28904 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" 0 101.273 28904 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 0 124.202 28744 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" 0 101.273 28744 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 0 124.202 28584 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" 0 101.273 28584 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 0 124.202 28424 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" 0 101.273 28424 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 0 124.202 28264 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" 0 101.273 28264 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 0 124.202 28104 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" 0 101.273 28104 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 0 124.202 27944 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" 0 101.273 27944 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 0 124.202 27784 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" 0 101.273 27784 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 0 124.202 27624 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" 0 101.273 27624 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 0 124.202 27464 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" 0 528.421 27464 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" 0 491.45 25165 516 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" 0 94.7011 25244 758 0
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" 0.402056
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 3.85202
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 4.63322
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n16" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" 11.7116
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n1" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n2" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n3" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n4" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n5" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n6" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n7" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n8" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n9" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n10" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n11" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n12" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n13" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n14" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n15" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.n0" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 71.7989
device msubckt nfet_03v3 1120 242 1121 243  "vss.t335" "swmatrix_Tgate_9.gated_control" 112 0 "pin.t195" 800 41600,904 "BUS[1].t12" 800 41600,904
device msubckt nfet_03v3 32572 242 32573 243  "vss.t276" "swmatrix_Tgate_6.gated_control" 112 0 "BUS[6].t17" 800 41600,904 "pin.t175" 800 41600,904
device msubckt pfet_03v3 52876 243 52877 244  "vdd.t273" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 112 0 "pin.t108" 800 41600,904 "BUS[9].t2" 800 41600,904
device msubckt pfet_05v0 34556 2122 34557 2123  "vdd.t188" "a_33672_1562#" 200 0 "a_34508_2122#" 200 4800,248 "a_34656_2122#" 200 10400,304
device msubckt pfet_05v0 10244 2046 10245 2047  "vdd.t174" "a_9696_2122#" 200 0 "vdd.t175" 276 14352,380 "a_10040_2002#" 276 24288,728
device msubckt pfet_05v0 50240 211 50241 212  "vdd.t489" "swmatrix_Tgate_1.gated_control" 200 0 "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 366 32208,908 "vdd.t490" 366 32208,908
device msubckt pfet_05v0 2580 2043 2581 2044  "vdd.t242" "phi_2.t19" 200 0 "a_2472_1562#" 276 24288,728 "vdd.t243" 276 19040,436
device msubckt nfet_05v0 29945 1539 29946 1540  "vss.t361" "enable.t19" 240 0 "a_29881_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 264 23232,704
device msubckt pfet_05v0 42445 2043 42446 2044  "vdd.t482" "enable.t18" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 329 17108,433 "vdd.t483" 329 28952,834
device msubckt pfet_03v3 29036 243 29037 244  "vdd.t72" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 112 0 "BUS[5].t0" 800 41600,904 "pin.t39" 800 41600,904
device msubckt nfet_05v0 36185 1539 36186 1540  "vss.t360" "enable.t17" 240 0 "a_36121_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 264 23232,704
device msubckt pfet_05v0 9800 2122 9801 2123  "vdd.t212" "a_9180_1580#" 200 0 "a_9696_2122#" 200 10400,304 "a_9900_2122#" 200 17040,416
device msubckt pfet_05v0 31316 2043 31317 2044  "vdd.t256" "phi_1.t19" 200 0 "a_31208_1562#" 276 24288,728 "vdd.t257" 276 19040,436
device msubckt nfet_03v3 20252 242 20253 243  "vss.t362" "swmatrix_Tgate_7.gated_control" 112 0 "pin.t200" 800 41600,904 "BUS[4].t17" 800 41600,904
device msubckt pfet_03v3 40556 243 40557 244  "vdd.t504" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 112 0 "BUS[7].t0" 800 41600,904 "pin.t219" 800 41600,904
device msubckt nfet_03v3 32092 242 32093 243  "vss.t277" "swmatrix_Tgate_6.gated_control" 112 0 "pin.t176" 800 97600,1844 "BUS[6].t18" 800 41600,904
device msubckt pfet_03v3 52396 243 52397 244  "vdd.t315" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 112 0 "BUS[9].t7" 800 104000,1860 "pin.t135" 800 41600,904
device msubckt pfet_05v0 58128 2043 58129 2044  "vdd.t100" "a_57152_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 366 32208,908 "vdd.t101" 366 32208,908
device msubckt nfet_05v0 13372 1577 13373 1578  "vss.t403" "a_12956_1580#" 240 0 "a_13324_1577#" 140 3360,188 "a_13472_2122#" 140 7280,244
device msubckt pfet_05v0 41872 2043 41873 2044  "vdd.t397" "a_40896_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[7]" 366 32208,908 "vdd.t398" 366 32208,908
device msubckt nfet_05v0 51036 1577 51037 1578  "vss.t101" "a_49928_1562#" 240 0 "a_50912_2122#" 140 7280,244 "a_51156_1577#" 140 10520,298
device msubckt nfet_03v3 25852 242 25853 243  "vss.t111" "swmatrix_Tgate_5.gated_control" 112 0 "pin.t63" 800 97600,1844 "BUS[5].t17" 800 41600,904
device msubckt pfet_05v0 58740 2043 58741 2044  "vdd.t36" "phi_2.t18" 200 0 "a_58632_1562#" 276 24288,728 "vdd.t37" 276 19040,436
device msubckt pfet_03v3 40076 243 40077 244  "vdd.t297" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 112 0 "pin.t123" 800 41600,904 "BUS[7].t1" 800 41600,904
device msubckt pfet_05v0 892 2122 893 2123  "vdd.t6" "a_8_1562#" 200 0 "a_844_2122#" 200 4800,248 "a_992_2122#" 200 10400,304
device msubckt nfet_05v0 47744 1577 47745 1578  "vss.t167" "a_47136_2122#" 240 0 "vss.t168" 158 8216,262 "a_47480_2002#" 158 13904,492
device msubckt nfet_05v0 60592 1539 60593 1540  "vss.t177" "a_59616_2122#" 240 0 "d_out.t0" 264 23232,704 "vss.t178" 264 23232,704
device msubckt pfet_03v3 33836 243 33837 244  "vdd.t285" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 112 0 "pin.t117" 800 41600,904 "BUS[6].t0" 800 41600,904
device msubckt nfet_03v3 13532 242 13533 243  "vss.t257" "swmatrix_Tgate_4.gated_control" 112 0 "BUS[3].t0" 800 41600,904 "pin.t169" 800 41600,904
device msubckt pfet_05v0 6560 211 6561 212  "vdd.t152" "swmatrix_Tgate_8.gated_control" 200 0 "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 366 32208,908 "vdd.t153" 366 32208,908
device msubckt nfet_05v0 16912 1539 16913 1540  "vss.t80" "a_15936_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[3]" 264 23232,704 "vss.t81" 264 23232,704
device msubckt nfet_05v0 11041 1539 11042 1540  "vss.t29" "ShiftReg_row_10_2$1_0.Q[2]" 240 0 "vss.t30" 264 23232,704 "a_11161_1539#" 264 8448,328
device msubckt pfet_05v0 7336 2122 7337 2123  "vdd.t136" "a_6716_1580#" 200 0 "a_7232_2122#" 200 10400,304 "a_7436_2122#" 200 17040,416
device msubckt pfet_05v0 28964 2046 28965 2047  "vdd.t361" "a_28416_2122#" 200 0 "vdd.t362" 276 14352,380 "a_28760_2002#" 276 24288,728
device msubckt nfet_05v0 23152 1539 23153 1540  "vss.t35" "a_22176_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[4]" 264 23232,704 "vss.t36" 264 23232,704
device msubckt pfet_03v3 21516 243 21517 244  "vdd.t264" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 112 0 "BUS[4].t0" 800 41600,904 "pin.t107" 800 41600,904
device msubckt nfet_05v0 11600 1539 11601 1540  "vss.t46" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 240 0 "vss.t47" 264 23232,704 "swmatrix_Tgate_8.gated_control" 264 23232,704
device msubckt pfet_03v3 53996 243 53997 244  "vdd.t314" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 112 0 "BUS[9].t6" 800 41600,904 "pin.t134" 800 41600,904
device msubckt pfet_05v0 3208 2122 3209 2123  "vdd.t450" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 200 0 "vdd.t451" 200 17600,576 "a_3308_2122#" 200 4800,248
device msubckt nfet_03v3 50812 242 50813 243  "vss.t373" "swmatrix_Tgate_1.gated_control" 112 0 "pin.t206" 800 97600,1844 "BUS[9].t16" 800 41600,904
device msubckt nfet_05v0 53108 1577 53109 1578  "vss.t165" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 240 0 "vss.t166" 140 12320,456 "a_53228_1577#" 140 3360,188
device msubckt pfet_05v0 56276 2043 56277 2044  "vdd.t302" "phi_1.t18" 200 0 "a_56168_1562#" 276 24288,728 "vdd.t303" 276 19040,436
device msubckt nfet_05v0 34556 1577 34557 1578  "vss.t310" "a_34140_1580#" 240 0 "a_34508_1577#" 140 3360,188 "a_34656_2122#" 140 7280,244
device msubckt pfet_03v3 41676 243 41677 244  "vdd.t296" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 112 0 "pin.t122" 800 41600,904 "BUS[7].t2" 800 41600,904
device msubckt nfet_05v0 51888 1539 51889 1540  "vss.t161" "a_50912_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 264 23232,704 "vss.t162" 264 23232,704
device msubckt nfet_05v0 19040 817 19041 818  "vss.t363" "swmatrix_Tgate_7.gated_control" 240 0 "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 264 23232,704 "vss.t364" 264 23232,704
device msubckt pfet_03v3 59116 243 59117 244  "vdd.t326" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 112 0 "pin.t146" 800 41600,904 "BUS[10].t15" 800 41600,904
device msubckt pfet_05v0 53480 2122 53481 2123  "vdd.t403" "a_52860_1580#" 200 0 "a_53376_2122#" 200 10400,304 "a_53580_2122#" 200 17040,416
device msubckt pfet_05v0 26500 2046 26501 2047  "vdd.t423" "a_25952_2122#" 200 0 "vdd.t424" 276 14352,380 "a_26296_2002#" 276 24288,728
device msubckt pfet_05v0 57052 2122 57053 2123  "vdd.t473" "a_56168_1562#" 200 0 "a_57004_2122#" 200 4800,248 "a_57152_2122#" 200 10400,304
device msubckt pfet_05v0 56480 211 56481 212  "vdd.t106" "swmatrix_Tgate_2.gated_control" 200 0 "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 366 32208,908 "vdd.t107" 366 32208,908
device msubckt pfet_03v3 41196 243 41197 244  "vdd.t348" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 112 0 "BUS[7].t3" 800 41600,904 "pin.t151" 800 41600,904
device msubckt nfet_05v0 14448 1539 14449 1540  "vss.t23" "a_13472_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 264 23232,704 "vss.t24" 264 23232,704
device msubckt pfet_05v0 17281 2043 17282 2044  "vdd.t509" "ShiftReg_row_10_2$1_0.Q[3]" 200 0 "vdd.t510" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 329 17108,433
device msubckt pfet_05v0 29392 2043 29393 2044  "vdd.t363" "a_28416_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[5]" 366 32208,908 "vdd.t364" 366 32208,908
device msubckt pfet_05v0 16040 2122 16041 2123  "vdd.t137" "a_15420_1580#" 200 0 "a_15936_2122#" 200 10400,304 "a_16140_2122#" 200 17040,416
device msubckt nfet_05v0 7840 1577 7841 1578  "vss.t183" "a_7232_2122#" 240 0 "vss.t184" 158 8216,262 "a_7576_2002#" 158 13904,492
device msubckt pfet_05v0 46520 2119 46521 2120  "vdd.t435" "a_46152_1562#" 200 0 "vdd.t436" 200 19040,436 "a_46620_1580#" 200 17600,576
device msubckt pfet_03v3 3504 243 3505 244  "vdd.t109" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 112 0 "pin.t51" 800 41600,904 "BUS[1].t4" 800 41600,904
device msubckt pfet_03v3 34956 243 34957 244  "vdd.t284" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 112 0 "BUS[6].t1" 800 41600,904 "pin.t116" 800 41600,904
device msubckt nfet_05v0 892 1577 893 1578  "vss.t346" "a_476_1580#" 240 0 "a_844_1577#" 140 3360,188 "a_992_2122#" 140 7280,244
device msubckt nfet_03v3 26492 242 26493 243  "vss.t112" "swmatrix_Tgate_5.gated_control" 112 0 "pin.t62" 800 41600,904 "BUS[5].t18" 800 41600,904
device msubckt pfet_03v3 46796 243 46797 244  "vdd.t187" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 112 0 "BUS[8].t12" 800 41600,904 "pin.t74" 800 41600,904
device msubckt nfet_05v0 46240 1562 46241 1563  "vss.t27" "phi_2.t17" 240 0 "a_46152_1562#" 158 13904,492 "vss.t28" 158 10520,298
device msubckt nfet_05v0 29761 1539 29762 1540  "vss.t127" "ShiftReg_row_10_2$1_0.Q[5]" 240 0 "vss.t128" 264 23232,704 "a_29881_1539#" 264 8448,328
device msubckt nfet_05v0 34020 1580 34021 1581  "vss.t156" "a_33672_1562#" 240 0 "vss.t157" 140 10520,298 "a_34140_1580#" 140 12320,456
device msubckt pfet_05v0 42820 2043 42821 2044  "vdd.t505" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 200 0 "vdd.t506" 366 32208,908 "swmatrix_Tgate_0.gated_control" 366 32208,908
device msubckt nfet_05v0 44000 817 44001 818  "vss.t15" "swmatrix_Tgate_3.gated_control" 240 0 "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 264 23232,704 "vss.t16" 264 23232,704
device msubckt nfet_05v0 36560 1539 36561 1540  "vss.t265" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 240 0 "vss.t266" 264 23232,704 "swmatrix_Tgate_6.gated_control" 264 23232,704
device msubckt nfet_05v0 28800 1577 28801 1578  "vss.t58" "a_28760_2002#" 240 0 "a_28660_1577#" 158 10520,298 "vss.t59" 158 8216,262
device msubckt pfet_03v3 3024 243 3025 244  "vdd.t108" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 112 0 "BUS[1].t3" 800 41600,904 "pin.t50" 800 41600,904
device msubckt pfet_03v3 22636 243 22637 244  "vdd.t321" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 112 0 "pin.t141" 800 41600,904 "BUS[4].t1" 800 41600,904
device msubckt nfet_05v0 35040 1577 35041 1578  "vss.t56" "a_35000_2002#" 240 0 "a_34900_1577#" 158 10520,298 "vss.t57" 158 8216,262
device msubckt pfet_05v0 44776 2122 44777 2123  "vdd.t63" "a_44156_1580#" 200 0 "a_44672_2122#" 200 10400,304 "a_44876_2122#" 200 17040,416
device msubckt nfet_03v3 14172 242 14173 243  "vss.t258" "swmatrix_Tgate_4.gated_control" 112 0 "BUS[3].t1" 800 41600,904 "pin.t170" 800 97600,1844
device msubckt pfet_03v3 34476 243 34477 244  "vdd.t396" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 112 0 "pin.t183" 800 41600,904 "BUS[6].t2" 800 41600,904
device msubckt pfet_05v0 40648 2122 40649 2123  "vdd.t178" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 200 0 "vdd.t179" 200 17600,576 "a_40748_2122#" 200 4800,248
device msubckt pfet_03v3 10316 243 10317 244  "vdd.t220" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 112 0 "BUS[2].t0" 800 41600,904 "pin.t82" 800 41600,904
device msubckt nfet_03v3 19772 242 19773 243  "vss.t365" "swmatrix_Tgate_7.gated_control" 112 0 "BUS[4].t18" 800 41600,904 "pin.t201" 800 41600,904
device msubckt pfet_03v3 22156 243 22157 244  "vdd.t374" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 112 0 "BUS[4].t2" 800 41600,904 "pin.t168" 800 41600,904
device msubckt pfet_05v0 37816 2119 37817 2120  "vdd.t333" "a_37448_1562#" 200 0 "vdd.t334" 200 19040,436 "a_37916_1580#" 200 17600,576
device msubckt pfet_05v0 44056 2119 44057 2120  "vdd.t147" "a_43688_1562#" 200 0 "vdd.t148" 200 19040,436 "a_44156_1580#" 200 17600,576
device msubckt nfet_05v0 13596 1577 13597 1578  "vss.t41" "a_12488_1562#" 240 0 "a_13472_2122#" 140 7280,244 "a_13716_1577#" 140 10520,298
device msubckt pfet_03v3 15916 243 15917 244  "vdd.t184" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t18" 112 0 "BUS[3].t6" 800 41600,904 "pin.t71" 800 41600,904
device msubckt nfet_03v3 51452 242 51453 243  "vss.t374" "swmatrix_Tgate_1.gated_control" 112 0 "pin.t207" 800 41600,904 "BUS[9].t17" 800 41600,904
device msubckt nfet_05v0 37536 1562 37537 1563  "vss.t217" "phi_1.t17" 240 0 "a_37448_1562#" 158 13904,492 "vss.t218" 158 10520,298
device msubckt pfet_03v3 27756 243 27757 244  "vdd.t73" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 112 0 "BUS[5].t1" 800 41600,904 "pin.t28" 800 41600,904
device msubckt nfet_05v0 25316 1580 25317 1581  "vss.t298" "a_24968_1562#" 240 0 "vss.t299" 140 10520,298 "a_25436_1580#" 140 12320,456
device msubckt pfet_05v0 41240 2046 41241 2047  "vdd.t331" "a_41240_2002#" 200 0 "a_41100_2122#" 276 17040,416 "vdd.t332" 276 14352,380
device msubckt nfet_05v0 26336 1577 26337 1578  "vss.t381" "a_26296_2002#" 240 0 "a_26196_1577#" 158 10520,298 "vss.t382" 158 8216,262
device msubckt nfet_05v0 57052 1577 57053 1578  "vss.t350" "a_56636_1580#" 240 0 "a_57004_1577#" 140 3360,188 "a_57152_2122#" 140 7280,244
device msubckt pfet_03v3 4624 243 4625 244  "vdd.t288" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 112 0 "BUS[1].t11" 800 41600,904 "pin.t120" 800 41600,904
device msubckt pfet_03v3 15436 243 15437 244  "vdd.t235" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 112 0 "pin.t95" 800 41600,904 "BUS[3].t7" 800 41600,904
device msubckt nfet_05v0 4432 1539 4433 1540  "vss.t200" "a_3456_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[1]" 264 23232,704 "vss.t201" 264 23232,704
device msubckt nfet_03v3 44732 242 44733 243  "vss.t17" "swmatrix_Tgate_3.gated_control" 112 0 "BUS[8].t2" 800 41600,904 "pin.t10" 800 41600,904
device msubckt pfet_05v0 21300 2043 21301 2044  "vdd.t34" "phi_2.t16" 200 0 "a_21192_1562#" 276 24288,728 "vdd.t35" 276 19040,436
device msubckt pfet_03v3 23756 243 23757 244  "vdd.t373" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 112 0 "BUS[4].t3" 800 41600,904 "pin.t167" 800 104000,1860
device msubckt pfet_05v0 36001 2043 36002 2044  "vdd.t291" "ShiftReg_row_10_2$1_0.Q[6]" 200 0 "vdd.t292" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 329 17108,433
device msubckt pfet_05v0 48112 2043 48113 2044  "vdd.t204" "a_47136_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[8]" 366 32208,908 "vdd.t205" 366 32208,908
device msubckt pfet_03v3 4144 243 4145 244  "vdd.t287" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 112 0 "pin.t119" 800 41600,904 "BUS[1].t10" 800 41600,904
device msubckt pfet_03v3 35596 243 35597 244  "vdd.t395" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 112 0 "BUS[6].t3" 800 41600,904 "pin.t182" 800 41600,904
device msubckt nfet_05v0 10304 1577 10305 1578  "vss.t147" "a_9696_2122#" 240 0 "vss.t148" 158 8216,262 "a_10040_2002#" 158 13904,492
device msubckt nfet_05v0 15668 1577 15669 1578  "vss.t348" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 240 0 "vss.t349" 140 12320,456 "a_15788_1577#" 140 3360,188
device msubckt nfet_05v0 41020 1577 41021 1578  "vss.t291" "a_39912_1562#" 240 0 "a_40896_2122#" 140 7280,244 "a_41140_1577#" 140 10520,298
device msubckt nfet_03v3 32412 242 32413 243  "vss.t278" "swmatrix_Tgate_6.gated_control" 112 0 "pin.t177" 800 41600,904 "BUS[6].t19" 800 41600,904
device msubckt pfet_03v3 52716 243 52717 244  "vdd.t365" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 112 0 "BUS[9].t13" 800 41600,904 "pin.t164" 800 41600,904
device msubckt nfet_05v0 14080 1577 14081 1578  "vss.t25" "a_13472_2122#" 240 0 "vss.t26" 158 8216,262 "a_13816_2002#" 158 13904,492
device msubckt pfet_05v0 32536 2046 32537 2047  "vdd.t336" "a_32536_2002#" 200 0 "a_32396_2122#" 276 17040,416 "vdd.t337" 276 14352,380
device msubckt pfet_03v3 23276 243 23277 244  "vdd.t313" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 112 0 "pin.t133" 800 41600,904 "BUS[4].t4" 800 41600,904
device msubckt nfet_03v3 7772 242 7773 243  "vss.t119" "swmatrix_Tgate_8.gated_control" 112 0 "pin.t64" 800 41600,904 "BUS[2].t17" 800 41600,904
device msubckt nfet_05v0 50644 1577 50645 1578  "vss.t319" "ShiftReg_row_10_2$1_0.Q[8]" 240 0 "vss.t320" 140 12320,456 "a_50764_1577#" 140 3360,188
device msubckt pfet_05v0 15836 2122 15837 2123  "vdd.t328" "a_14952_1562#" 200 0 "a_15788_2122#" 200 4800,248 "a_15936_2122#" 200 10400,304
device msubckt pfet_05v0 22076 2122 22077 2123  "vdd.t258" "a_21192_1562#" 200 0 "a_22028_2122#" 200 4800,248 "a_22176_2122#" 200 10400,304
device msubckt pfet_05v0 28168 2122 28169 2123  "vdd.t208" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 200 0 "vdd.t209" 200 17600,576 "a_28268_2122#" 200 4800,248
device msubckt pfet_05v0 59960 2046 59961 2047  "vdd.t523" "a_59960_2002#" 200 0 "a_59820_2122#" 276 17040,416 "vdd.t524" 276 14352,380
device msubckt pfet_03v3 28876 243 28877 244  "vdd.t74" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 112 0 "pin.t29" 800 41600,904 "BUS[5].t2" 800 41600,904
device msubckt pfet_05v0 23725 2043 23726 2044  "vdd.t468" "enable.t16" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 329 17108,433 "vdd.t469" 329 28952,834
device msubckt nfet_05v0 17465 1539 17466 1540  "vss.t347" "enable.t15" 240 0 "a_17401_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 264 23232,704
device msubckt pfet_05v0 50812 2122 50813 2123  "vdd.t142" "a_49928_1562#" 200 0 "a_50764_2122#" 200 4800,248 "a_50912_2122#" 200 10400,304
device msubckt pfet_05v0 56904 2122 56905 2123  "vdd.t9" "ShiftReg_row_10_2$1_0.Q[9]" 200 0 "vdd.t10" 200 17600,576 "a_57004_2122#" 200 4800,248
device msubckt nfet_03v3 7292 242 7293 243  "vss.t120" "swmatrix_Tgate_8.gated_control" 112 0 "BUS[2].t18" 800 41600,904 "pin.t65" 800 41600,904
device msubckt nfet_05v0 13204 1577 13205 1578  "vss.t31" "ShiftReg_row_10_2$1_0.Q[2]" 240 0 "vss.t32" 140 12320,456 "a_13324_1577#" 140 3360,188
device msubckt nfet_05v0 3580 1577 3581 1578  "vss.t60" "a_2472_1562#" 240 0 "a_3456_2122#" 140 7280,244 "a_3700_1577#" 140 10520,298
device msubckt pfet_05v0 39408 2043 39409 2044  "vdd.t163" "a_38432_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 366 32208,908 "vdd.t164" 366 32208,908
device msubckt pfet_03v3 60556 243 60557 244  "vdd.t319" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 112 0 "BUS[10].t14" 800 41600,904 "pin.t139" 800 41600,904
device msubckt pfet_03v3 16556 243 16557 244  "vdd.t234" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 112 0 "BUS[3].t8" 800 41600,904 "pin.t94" 800 41600,904
device msubckt nfet_05v0 32316 1577 32317 1578  "vss.t97" "a_31208_1562#" 240 0 "a_32192_2122#" 140 7280,244 "a_32436_1577#" 140 10520,298
device msubckt pfet_03v3 28396 243 28397 244  "vdd.t75" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 112 0 "BUS[5].t3" 800 41600,904 "pin.t41" 800 41600,904
device msubckt pfet_05v0 46260 2043 46261 2044  "vdd.t32" "phi_2.t15" 200 0 "a_46152_1562#" 276 24288,728 "vdd.t33" 276 19040,436
device msubckt nfet_05v0 58128 1539 58129 1540  "vss.t63" "a_57152_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 264 23232,704 "vss.t64" 264 23232,704
device msubckt nfet_03v3 57692 242 57693 243  "vss.t67" "swmatrix_Tgate_2.gated_control" 112 0 "pin.t47" 800 41600,904 "BUS[10].t0" 800 41600,904
device msubckt nfet_05v0 41872 1539 41873 1540  "vss.t284" "a_40896_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[7]" 264 23232,704 "vss.t285" 264 23232,704
device msubckt pfet_03v3 60076 243 60077 244  "vdd.t318" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 112 0 "pin.t138" 800 41600,904 "BUS[10].t13" 800 41600,904
device msubckt nfet_05v0 35264 1577 35265 1578  "vss.t356" "a_34656_2122#" 240 0 "vss.t357" 158 8216,262 "a_35000_2002#" 158 13904,492
device msubckt nfet_05v0 59740 1577 59741 1578  "vss.t311" "a_58632_1562#" 240 0 "a_59616_2122#" 140 7280,244 "a_59860_1577#" 140 10520,298
device msubckt pfet_03v3 16076 243 16077 244  "vdd.t233" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 112 0 "pin.t93" 800 41600,904 "BUS[3].t9" 800 41600,904
device msubckt pfet_05v0 57496 2046 57497 2047  "vdd.t210" "a_57496_2002#" 200 0 "a_57356_2122#" 276 17040,416 "vdd.t211" 276 14352,380
device msubckt pfet_03v3 53836 243 53837 244  "vdd.t353" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 112 0 "pin.t156" 800 41600,904 "BUS[9].t10" 800 41600,904
device msubckt nfet_03v3 45372 242 45373 243  "vss.t18" "swmatrix_Tgate_3.gated_control" 112 0 "BUS[8].t3" 800 41600,904 "pin.t11" 800 97600,1844
device msubckt pfet_05v0 19040 211 19041 212  "vdd.t484" "swmatrix_Tgate_7.gated_control" 200 0 "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 366 32208,908 "vdd.t485" 366 32208,908
device msubckt pfet_05v0 16484 2046 16485 2047  "vdd.t121" "a_15936_2122#" 200 0 "vdd.t122" 276 14352,380 "a_16280_2002#" 276 24288,728
device msubckt pfet_03v3 41516 243 41517 244  "vdd.t347" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 112 0 "BUS[7].t4" 800 41600,904 "pin.t150" 800 41600,904
device msubckt pfet_05v0 20688 2043 20689 2044  "vdd.t89" "a_19712_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 366 32208,908 "vdd.t90" 366 32208,908
device msubckt pfet_03v3 53356 243 53357 244  "vdd.t352" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 112 0 "BUS[9].t9" 800 41600,904 "pin.t155" 800 41600,904
device msubckt pfet_05v0 48685 2043 48686 2044  "vdd.t466" "enable.t14" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 329 17108,433 "vdd.t467" 329 28952,834
device msubckt pfet_03v3 29996 243 29997 244  "vdd.t76" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 112 0 "BUS[5].t4" 800 41600,904 "pin.t36" 800 104000,1860
device msubckt pfet_05v0 51460 2046 51461 2047  "vdd.t196" "a_50912_2122#" 200 0 "vdd.t197" 276 14352,380 "a_51256_2002#" 276 24288,728
device msubckt pfet_05v0 37556 2043 37557 2044  "vdd.t300" "phi_1.t16" 200 0 "a_37448_1562#" 276 24288,728 "vdd.t301" 276 19040,436
device msubckt nfet_05v0 15836 1577 15837 1578  "vss.t96" "a_15420_1580#" 240 0 "a_15788_1577#" 140 3360,188 "a_15936_2122#" 140 7280,244
device msubckt nfet_05v0 7616 1577 7617 1578  "vss.t181" "a_7576_2002#" 240 0 "a_7476_1577#" 158 10520,298 "vss.t182" 158 8216,262
device msubckt nfet_05v0 38164 1577 38165 1578  "vss.t213" "ShiftReg_row_10_2$1_0.Q[6]" 240 0 "vss.t214" 140 12320,456 "a_38284_1577#" 140 3360,188
device msubckt nfet_05v0 22076 1577 22077 1578  "vss.t153" "a_21660_1580#" 240 0 "a_22028_1577#" 140 3360,188 "a_22176_2122#" 140 7280,244
device msubckt pfet_03v3 58956 243 58957 244  "vdd.t305" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 112 0 "BUS[10].t12" 800 41600,904 "pin.t127" 800 41600,904
device msubckt nfet_03v3 38652 242 38653 243  "vss.t385" "swmatrix_Tgate_0.gated_control" 112 0 "pin.t218" 800 41600,904 "BUS[7].t17" 800 41600,904
device msubckt pfet_03v3 41036 243 41037 244  "vdd.t342" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 112 0 "pin.t149" 800 41600,904 "BUS[7].t5" 800 41600,904
device msubckt nfet_05v0 57276 1577 57277 1578  "vss.t351" "a_56168_1562#" 240 0 "a_57152_2122#" 140 7280,244 "a_57396_1577#" 140 10520,298
device msubckt pfet_05v0 34760 2122 34761 2123  "vdd.t429" "a_34140_1580#" 200 0 "a_34656_2122#" 200 10400,304 "a_34860_2122#" 200 17040,416
device msubckt nfet_05v0 50812 1577 50813 1578  "vss.t100" "a_50396_1580#" 240 0 "a_50764_1577#" 140 3360,188 "a_50912_2122#" 140 7280,244
device msubckt pfet_05v0 14020 2046 14021 2047  "vdd.t28" "a_13472_2122#" 200 0 "vdd.t29" 276 14352,380 "a_13816_2002#" 276 24288,728
device msubckt pfet_03v3 46636 243 46637 244  "vdd.t186" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 112 0 "pin.t73" 800 41600,904 "BUS[8].t11" 800 41600,904
device msubckt pfet_05v0 38332 2122 38333 2123  "vdd.t335" "a_37448_1562#" 200 0 "a_38284_2122#" 200 4800,248 "a_38432_2122#" 200 10400,304
device msubckt nfet_03v3 26332 242 26333 243  "vss.t113" "swmatrix_Tgate_5.gated_control" 112 0 "BUS[5].t19" 800 41600,904 "pin.t58" 800 41600,904
device msubckt nfet_05v0 52740 1580 52741 1581  "vss.t204" "a_52392_1562#" 240 0 "vss.t205" 140 10520,298 "a_52860_1580#" 140 12320,456
device msubckt pfet_05v0 44000 211 44001 212  "vdd.t26" "swmatrix_Tgate_3.gated_control" 200 0 "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 366 32208,908 "vdd.t27" 366 32208,908
device msubckt pfet_03v3 61196 243 61197 244  "vdd.t224" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 112 0 "BUS[10].t9" 800 41600,904 "pin.t84" 800 104000,1860
device msubckt pfet_05v0 27800 2119 27801 2120  "vdd.t131" "a_27432_1562#" 200 0 "vdd.t132" 200 19040,436 "a_27900_1580#" 200 17600,576
device msubckt nfet_05v0 53760 1577 53761 1578  "vss.t39" "a_53720_2002#" 240 0 "a_53620_1577#" 158 10520,298 "vss.t40" 158 8216,262
device msubckt pfet_03v3 17196 243 17197 244  "vdd.t249" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 112 0 "BUS[3].t10" 800 41600,904 "pin.t103" 800 41600,904
device msubckt pfet_05v0 34040 2119 34041 2120  "vdd.t189" "a_33672_1562#" 200 0 "vdd.t190" 200 19040,436 "a_34140_1580#" 200 17600,576
device msubckt nfet_05v0 3188 1577 3189 1578  "vss.t331" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 240 0 "vss.t332" 140 12320,456 "a_3308_1577#" 140 3360,188
device msubckt nfet_05v0 724 1577 725 1578  "vss.t404" "D_in.t1" 240 0 "vss.t405" 140 12320,456 "a_844_1577#" 140 3360,188
device msubckt nfet_05v0 27520 1562 27521 1563  "vss.t211" "phi_2.t14" 240 0 "a_27432_1562#" 158 13904,492 "vss.t212" 158 10520,298
device msubckt nfet_03v3 14012 242 14013 243  "vss.t259" "swmatrix_Tgate_4.gated_control" 112 0 "pin.t171" 800 41600,904 "BUS[3].t2" 800 41600,904
device msubckt pfet_03v3 34316 243 34317 244  "vdd.t394" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 112 0 "BUS[6].t4" 800 41600,904 "pin.t181" 800 41600,904
device msubckt pfet_03v3 54956 243 54957 244  "vdd.t358" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 112 0 "BUS[9].t12" 800 41600,904 "pin.t161" 800 104000,1860
device msubckt pfet_03v3 46156 243 46157 244  "vdd.t185" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 112 0 "BUS[8].t10" 800 104000,1860 "pin.t72" 800 41600,904
device msubckt nfet_05v0 17281 1539 17282 1540  "vss.t399" "ShiftReg_row_10_2$1_0.Q[3]" 240 0 "vss.t400" 264 23232,704 "a_17401_1539#" 264 8448,328
device msubckt nfet_05v0 29392 1539 29393 1540  "vss.t244" "a_28416_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[5]" 264 23232,704 "vss.t245" 264 23232,704
device msubckt nfet_05v0 15300 1580 15301 1581  "vss.t221" "a_14952_1562#" 240 0 "vss.t222" 140 10520,298 "a_15420_1580#" 140 12320,456
device msubckt pfet_03v3 2864 243 2865 244  "vdd.t286" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 112 0 "pin.t118" 800 41600,904 "BUS[1].t9" 800 41600,904
device msubckt nfet_05v0 17840 1539 17841 1540  "vss.t78" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 240 0 "vss.t79" 264 23232,704 "swmatrix_Tgate_4.gated_control" 264 23232,704
device msubckt pfet_03v3 9676 243 9677 244  "vdd.t194" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t17" 112 0 "BUS[2].t1" 800 41600,904 "pin.t76" 800 41600,904
device msubckt nfet_05v0 16320 1577 16321 1578  "vss.t93" "a_16280_2002#" 240 0 "a_16180_1577#" 158 10520,298 "vss.t94" 158 8216,262
device msubckt pfet_05v0 9448 2122 9449 2123  "vdd.t51" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 200 0 "vdd.t52" 200 17600,576 "a_9548_2122#" 200 4800,248
device msubckt pfet_05v0 3356 2122 3357 2123  "vdd.t97" "a_2472_1562#" 200 0 "a_3308_2122#" 200 4800,248 "a_3456_2122#" 200 10400,304
device msubckt nfet_03v3 19612 242 19613 243  "vss.t366" "swmatrix_Tgate_7.gated_control" 112 0 "pin.t202" 800 97600,1844 "BUS[4].t19" 800 41600,904
device msubckt pfet_03v3 39916 243 39917 244  "vdd.t325" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 112 0 "BUS[7].t6" 800 104000,1860 "pin.t145" 800 41600,904
device msubckt pfet_05v0 30340 2043 30341 2044  "vdd.t125" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 200 0 "vdd.t126" 366 32208,908 "swmatrix_Tgate_5.gated_control" 366 32208,908
device msubckt nfet_05v0 24080 1539 24081 1540  "vss.t76" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 240 0 "vss.t77" 264 23232,704 "swmatrix_Tgate_7.gated_control" 264 23232,704
device msubckt pfet_05v0 32296 2122 32297 2123  "vdd.t338" "a_31676_1580#" 200 0 "a_32192_2122#" 200 10400,304 "a_32396_2122#" 200 17040,416
device msubckt nfet_05v0 59348 1577 59349 1578  "vss.t393" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 240 0 "vss.t394" 140 12320,456 "a_59468_1577#" 140 3360,188
device msubckt pfet_03v3 54476 243 54477 244  "vdd.t357" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 112 0 "pin.t160" 800 41600,904 "BUS[9].t11" 800 41600,904
device msubckt nfet_05v0 31520 817 31521 818  "vss.t279" "swmatrix_Tgate_6.gated_control" 240 0 "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 264 23232,704 "vss.t280" 264 23232,704
device msubckt pfet_05v0 21928 2122 21929 2123  "vdd.t170" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 200 0 "vdd.t171" 200 17600,576 "a_22028_2122#" 200 4800,248
device msubckt pfet_03v3 2384 243 2385 244  "vdd.t522" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 112 0 "BUS[1].t22" 800 104000,1860 "pin.t228" 800 41600,904
device msubckt pfet_03v3 21996 243 21997 244  "vdd.t312" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 112 0 "pin.t132" 800 41600,904 "BUS[4].t5" 800 41600,904
device msubckt nfet_05v0 50276 1580 50277 1581  "vss.t102" "a_49928_1562#" 240 0 "vss.t103" 140 10520,298 "a_50396_1580#" 140 12320,456
device msubckt pfet_03v3 9196 243 9197 244  "vdd.t193" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t16" 112 0 "pin.t75" 800 41600,904 "BUS[2].t2" 800 41600,904
device msubckt pfet_05v0 25336 2119 25337 2120  "vdd.t416" "a_24968_1562#" 200 0 "vdd.t417" 200 19040,436 "a_25436_1580#" 200 17600,576
device msubckt nfet_05v0 51296 1577 51297 1578  "vss.t50" "a_51256_2002#" 240 0 "a_51156_1577#" 158 10520,298 "vss.t51" 158 8216,262
device msubckt pfet_03v3 42156 243 42157 244  "vdd.t324" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 112 0 "BUS[7].t7" 800 41600,904 "pin.t144" 800 41600,904
device msubckt pfet_05v0 35204 2046 35205 2047  "vdd.t478" "a_34656_2122#" 200 0 "vdd.t479" 276 14352,380 "a_35000_2002#" 276 24288,728
device msubckt pfet_05v0 59516 2122 59517 2123  "vdd.t432" "a_58632_1562#" 200 0 "a_59468_2122#" 200 4800,248 "a_59616_2122#" 200 10400,304
device msubckt nfet_05v0 18816 1562 18817 1563  "vss.t242" "phi_1.t15" 240 0 "a_18728_1562#" 158 13904,492 "vss.t243" 158 10520,298
device msubckt nfet_05v0 25056 1562 25057 1563  "vss.t240" "phi_1.t14" 240 0 "a_24968_1562#" 158 13904,492 "vss.t241" 158 10520,298
device msubckt pfet_03v3 35916 243 35917 244  "vdd.t246" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 112 0 "BUS[6].t5" 800 41600,904 "pin.t100" 800 41600,904
device msubckt pfet_05v0 22520 2046 22521 2047  "vdd.t161" "a_22520_2002#" 200 0 "a_22380_2122#" 276 17040,416 "vdd.t162" 276 14352,380
device msubckt pfet_03v3 47756 243 47757 244  "vdd.t409" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 112 0 "BUS[8].t21" 800 41600,904 "pin.t186" 800 41600,904
device msubckt pfet_03v3 59596 243 59597 244  "vdd.t223" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 112 0 "BUS[10].t8" 800 41600,904 "pin.t83" 800 41600,904
device msubckt pfet_05v0 54721 2043 54722 2044  "vdd.t11" "ShiftReg_row_10_2$1_0.Q[9]" 200 0 "vdd.t12" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 329 17108,433
device msubckt nfet_05v0 38332 1577 38333 1578  "vss.t142" "a_37916_1580#" 240 0 "a_38284_1577#" 140 3360,188 "a_38432_2122#" 140 7280,244
device msubckt pfet_03v3 35436 243 35437 244  "vdd.t245" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 112 0 "pin.t99" 800 41600,904 "BUS[6].t6" 800 41600,904
device msubckt pfet_03v3 47276 243 47277 244  "vdd.t408" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 112 0 "pin.t185" 800 41600,904 "BUS[8].t20" 800 41600,904
device msubckt pfet_05v0 1968 2043 1969 2044  "vdd.t127" "a_992_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 366 32208,908 "vdd.t128" 366 32208,908
device msubckt pfet_03v3 3984 243 3985 244  "vdd.t521" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 112 0 "BUS[1].t21" 800 41600,904 "pin.t227" 800 41600,904
device msubckt pfet_03v3 23116 243 23117 244  "vdd.t183" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 112 0 "BUS[4].t6" 800 41600,904 "pin.t70" 800 41600,904
device msubckt nfet_03v3 7612 242 7613 243  "vss.t121" "swmatrix_Tgate_8.gated_control" 112 0 "BUS[2].t19" 800 41600,904 "pin.t66" 800 41600,904
device msubckt pfet_05v0 40796 2122 40797 2123  "vdd.t404" "a_39912_1562#" 200 0 "a_40748_2122#" 200 4800,248 "a_40896_2122#" 200 10400,304
device msubckt nfet_05v0 22300 1577 22301 1578  "vss.t193" "a_21192_1562#" 240 0 "a_22176_2122#" 140 7280,244 "a_22420_1577#" 140 10520,298
device msubckt pfet_05v0 46888 2122 46889 2123  "vdd.t181" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 200 0 "vdd.t182" 200 17600,576 "a_46988_2122#" 200 4800,248
device msubckt pfet_05v0 13816 2046 13817 2047  "vdd.t487" "a_13816_2002#" 200 0 "a_13676_2122#" 276 17040,416 "vdd.t488" 276 14352,380
device msubckt nfet_05v0 3356 1577 3357 1578  "vss.t176" "a_2940_1580#" 240 0 "a_3308_1577#" 140 3360,188 "a_3456_2122#" 140 7280,244
device msubckt pfet_05v0 20056 2046 20057 2047  "vdd.t502" "a_20056_2002#" 200 0 "a_19916_2122#" 276 17040,416 "vdd.t503" 276 14352,380
device msubckt pfet_03v3 28716 243 28717 244  "vdd.t77" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 112 0 "BUS[5].t5" 800 41600,904 "pin.t33" 800 41600,904
device msubckt nfet_05v0 36001 1539 36002 1540  "vss.t215" "ShiftReg_row_10_2$1_0.Q[6]" 240 0 "vss.t216" 264 23232,704 "a_36121_1539#" 264 8448,328
device msubckt nfet_05v0 48112 1539 48113 1540  "vss.t169" "a_47136_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[8]" 264 23232,704 "vss.t170" 264 23232,704
device msubckt nfet_05v0 31924 1577 31925 1578  "vss.t129" "ShiftReg_row_10_2$1_0.Q[5]" 240 0 "vss.t130" 140 12320,456 "a_32044_1577#" 140 3360,188
device msubckt nfet_03v3 7132 242 7133 243  "vss.t122" "swmatrix_Tgate_8.gated_control" 112 0 "pin.t68" 800 97600,1844 "BUS[2].t20" 800 41600,904
device msubckt pfet_05v0 51016 2122 51017 2123  "vdd.t141" "a_50396_1580#" 200 0 "a_50912_2122#" 200 10400,304 "a_51116_2122#" 200 17040,416
device msubckt pfet_03v3 10796 243 10797 244  "vdd.t25" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t15" 112 0 "pin.t9" 800 41600,904 "BUS[2].t3" 800 41600,904
device msubckt pfet_05v0 47480 2046 47481 2047  "vdd.t306" "a_47480_2002#" 200 0 "a_47340_2122#" 276 17040,416 "vdd.t307" 276 14352,380
device msubckt pfet_03v3 28236 243 28237 244  "vdd.t78" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 112 0 "pin.t30" 800 41600,904 "BUS[5].t6" 800 41600,904
device msubckt pfet_05v0 11245 2043 11246 2044  "vdd.t459" "enable.t13" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 329 17108,433 "vdd.t460" 329 28952,834
device msubckt nfet_05v0 59516 1577 59517 1578  "vss.t343" "a_59100_1580#" 240 0 "a_59468_1577#" 140 3360,188 "a_59616_2122#" 140 7280,244
device msubckt nfet_05v0 37760 817 37761 818  "vss.t386" "swmatrix_Tgate_0.gated_control" 240 0 "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 264 23232,704 "vss.t387" 264 23232,704
device msubckt pfet_05v0 44424 2122 44425 2123  "vdd.t387" "ShiftReg_row_10_2$1_0.Q[7]" 200 0 "vdd.t388" 200 17600,576 "a_44524_2122#" 200 4800,248
device msubckt nfet_05v0 8800 1562 8801 1563  "vss.t209" "phi_2.t13" 240 0 "a_8712_1562#" 158 13904,492 "vss.t210" 158 10520,298
device msubckt nfet_05v0 53984 1577 53985 1578  "vss.t267" "a_53376_2122#" 240 0 "vss.t268" 158 8216,262 "a_53720_2002#" 158 13904,492
device msubckt nfet_03v3 57532 242 57533 243  "vss.t68" "swmatrix_Tgate_2.gated_control" 112 0 "BUS[10].t1" 800 41600,904 "pin.t48" 800 41600,904
device msubckt pfet_05v0 10672 2043 10673 2044  "vdd.t176" "a_9696_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[2]" 366 32208,908 "vdd.t177" 366 32208,908
device msubckt pfet_03v3 48396 243 48397 244  "vdd.t407" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 112 0 "BUS[8].t19" 800 41600,904 "pin.t184" 800 41600,904
device msubckt pfet_05v0 27540 2043 27541 2044  "vdd.t289" "phi_2.t12" 200 0 "a_27432_1562#" 276 24288,728 "vdd.t290" 276 19040,436
device msubckt nfet_05v0 5360 1539 5361 1540  "vss.t145" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 240 0 "vss.t146" 264 23232,704 "swmatrix_Tgate_9.gated_control" 264 23232,704
device msubckt nfet_05v0 39408 1539 39409 1540  "vss.t136" "a_38432_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 264 23232,704 "vss.t137" 264 23232,704
device msubckt nfet_03v3 45212 242 45213 243  "vss.t19" "swmatrix_Tgate_3.gated_control" 112 0 "pin.t12" 800 41600,904 "BUS[8].t4" 800 41600,904
device msubckt nfet_05v0 356 1580 357 1581  "vss.t0" "a_8_1562#" 240 0 "vss.t1" 140 10520,298 "a_476_1580#" 140 12320,456
device msubckt nfet_03v3 57052 242 57053 243  "vss.t69" "swmatrix_Tgate_2.gated_control" 112 0 "pin.t49" 800 97600,1844 "BUS[10].t2" 800 41600,904
device msubckt nfet_05v0 16544 1577 16545 1578  "vss.t82" "a_15936_2122#" 240 0 "vss.t83" 158 8216,262 "a_16280_2002#" 158 13904,492
device msubckt nfet_05v0 47260 1577 47261 1578  "vss.t316" "a_46152_1562#" 240 0 "a_47136_2122#" 140 7280,244 "a_47380_1577#" 140 10520,298
device msubckt pfet_03v3 36076 243 36077 244  "vdd.t244" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 112 0 "pin.t98" 800 41600,904 "BUS[6].t7" 800 41600,904
device msubckt pfet_05v0 38776 2046 38777 2047  "vdd.t371" "a_38776_2002#" 200 0 "a_38636_2122#" 276 17040,416 "vdd.t372" 276 14352,380
device msubckt pfet_05v0 6984 2122 6985 2123  "vdd.t446" "ShiftReg_row_10_2$1_0.Q[1]" 200 0 "vdd.t447" 200 17600,576 "a_7084_2122#" 200 4800,248
device msubckt nfet_05v0 51520 1577 51521 1578  "vss.t163" "a_50912_2122#" 240 0 "vss.t164" 158 8216,262 "a_51256_2002#" 158 13904,492
device msubckt pfet_05v0 6616 2119 6617 2120  "vdd.t368" "a_6248_1562#" 200 0 "vdd.t369" 200 19040,436 "a_6716_1580#" 200 17600,576
device msubckt nfet_05v0 40796 1577 40797 1578  "vss.t14" "a_40380_1580#" 240 0 "a_40748_1577#" 140 3360,188 "a_40896_2122#" 140 7280,244
device msubckt pfet_03v3 29836 243 29837 244  "vdd.t79" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 112 0 "pin.t32" 800 41600,904 "BUS[5].t7" 800 41600,904
device msubckt nfet_05v0 56884 1577 56885 1578  "vss.t3" "ShiftReg_row_10_2$1_0.Q[9]" 240 0 "vss.t4" 140 12320,456 "a_57004_1577#" 140 3360,188
device msubckt nfet_03v3 1440 242 1441 243  "vss.t336" "swmatrix_Tgate_9.gated_control" 112 0 "pin.t196" 800 41600,904 "BUS[1].t13" 800 41600,904
device msubckt nfet_05v0 6336 1562 6337 1563  "vss.t238" "phi_1.t13" 240 0 "a_6248_1562#" 158 13904,492 "vss.t239" 158 10520,298
device msubckt nfet_03v3 32892 242 32893 243  "vss.t281" "swmatrix_Tgate_6.gated_control" 112 0 "BUS[6].t20" 800 41600,904 "pin.t178" 800 97600,1844
device msubckt pfet_05v0 3800 2046 3801 2047  "vdd.t412" "a_3800_2002#" 200 0 "a_3660_2122#" 276 17040,416 "vdd.t413" 276 14352,380
device msubckt pfet_05v0 29965 2043 29966 2044  "vdd.t457" "enable.t12" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 329 17108,433 "vdd.t458" 329 28952,834
device msubckt pfet_05v0 18836 2043 18837 2044  "vdd.t68" "phi_1.t12" 200 0 "a_18728_1562#" 276 24288,728 "vdd.t69" 276 19040,436
device msubckt pfet_03v3 17516 243 17517 244  "vdd.t248" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 112 0 "BUS[3].t11" 800 41600,904 "pin.t102" 800 104000,1860
device msubckt pfet_05v0 32740 2046 32741 2047  "vdd.t375" "a_32192_2122#" 200 0 "vdd.t376" 276 14352,380 "a_32536_2002#" 276 24288,728
device msubckt pfet_05v0 25076 2043 25077 2044  "vdd.t66" "phi_1.t11" 200 0 "a_24968_1562#" 276 24288,728 "vdd.t67" 276 19040,436
device msubckt nfet_05v0 228 817 229 818  "vss.t337" "swmatrix_Tgate_9.gated_control" 240 0 "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 264 23232,704 "vss.t338" 264 23232,704
device msubckt pfet_03v3 29356 243 29357 244  "vdd.t80" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 112 0 "BUS[5].t8" 800 41600,904 "pin.t37" 800 41600,904
device msubckt nfet_05v0 19444 1577 19445 1578  "vss.t401" "ShiftReg_row_10_2$1_0.Q[3]" 240 0 "vss.t402" 140 12320,456 "a_19564_1577#" 140 3360,188
device msubckt nfet_05v0 54905 1539 54906 1540  "vss.t344" "enable.t11" 240 0 "a_54841_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 264 23232,704
device msubckt pfet_03v3 40876 243 40877 244  "vdd.t514" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 112 0 "BUS[7].t8" 800 41600,904 "pin.t223" 800 41600,904
device msubckt nfet_05v0 61145 1539 61146 1540  "vss.t355" "enable.t10" 240 0 "a_61081_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 264 23232,704
device msubckt nfet_05v0 20688 1539 20689 1540  "vss.t52" "a_19712_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 264 23232,704 "vss.t53" 264 23232,704
device msubckt nfet_05v0 38556 1577 38557 1578  "vss.t226" "a_37448_1562#" 240 0 "a_38432_2122#" 140 7280,244 "a_38676_1577#" 140 10520,298
device msubckt pfet_05v0 52760 2119 52761 2120  "vdd.t278" "a_52392_1562#" 200 0 "vdd.t279" 200 19040,436 "a_52860_1580#" 200 17600,576
device msubckt pfet_03v3 61036 243 61037 244  "vdd.t277" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 112 0 "pin.t112" 800 41600,904 "BUS[10].t11" 800 41600,904
device msubckt pfet_05v0 22280 2122 22281 2123  "vdd.t180" "a_21660_1580#" 200 0 "a_22176_2122#" 200 10400,304 "a_22380_2122#" 200 17040,416
device msubckt pfet_03v3 17036 243 17037 244  "vdd.t247" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 112 0 "pin.t101" 800 41600,904 "BUS[3].t12" 800 41600,904
device msubckt pfet_05v0 19612 2122 19613 2123  "vdd.t158" "a_18728_1562#" 200 0 "a_19564_2122#" 200 4800,248 "a_19712_2122#" 200 10400,304
device msubckt nfet_05v0 52480 1562 52481 1563  "vss.t207" "phi_2.t11" 240 0 "a_52392_1562#" 158 13904,492 "vss.t208" 158 10520,298
device msubckt pfet_03v3 40396 243 40397 244  "vdd.t513" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 112 0 "pin.t222" 800 41600,904 "BUS[7].t9" 800 41600,904
device msubckt nfet_03v3 20092 242 20093 243  "vss.t367" "swmatrix_Tgate_7.gated_control" 112 0 "BUS[4].t20" 800 41600,904 "pin.t203" 800 41600,904
device msubckt nfet_05v0 40260 1580 40261 1581  "vss.t292" "a_39912_1562#" 240 0 "vss.t293" 140 10520,298 "a_40380_1580#" 140 12320,456
device msubckt pfet_03v3 2704 243 2705 244  "vdd.t520" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 112 0 "BUS[1].t20" 800 41600,904 "pin.t226" 800 41600,904
device msubckt pfet_05v0 15320 2119 15321 2120  "vdd.t329" "a_14952_1562#" 200 0 "vdd.t330" 200 19040,436 "a_15420_1580#" 200 17600,576
device msubckt nfet_05v0 41280 1577 41281 1578  "vss.t224" "a_41240_2002#" 240 0 "a_41140_1577#" 158 10520,298 "vss.t225" 158 8216,262
device msubckt pfet_03v3 9516 243 9517 244  "vdd.t24" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t14" 112 0 "pin.t8" 800 41600,904 "BUS[2].t4" 800 41600,904
device msubckt nfet_03v3 13852 242 13853 243  "vss.t260" "swmatrix_Tgate_4.gated_control" 112 0 "BUS[3].t3" 800 41600,904 "pin.t172" 800 41600,904
device msubckt pfet_05v0 1336 2046 1337 2047  "vdd.t452" "a_1336_2002#" 200 0 "a_1196_2122#" 276 17040,416 "vdd.t453" 276 14352,380
device msubckt pfet_05v0 31520 211 31521 212  "vdd.t392" "swmatrix_Tgate_6.gated_control" 200 0 "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 366 32208,908 "vdd.t393" 366 32208,908
device msubckt nfet_05v0 15040 1562 15041 1563  "vss.t191" "phi_2.t10" 240 0 "a_14952_1562#" 158 13904,492 "vss.t192" 158 10520,298
device msubckt pfet_03v3 54316 243 54317 244  "vdd.t295" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 112 0 "BUS[9].t3" 800 41600,904 "pin.t121" 800 41600,904
device msubckt pfet_05v0 11620 2043 11621 2044  "vdd.t64" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 200 0 "vdd.t65" 366 32208,908 "swmatrix_Tgate_8.gated_control" 366 32208,908
device msubckt pfet_03v3 21836 243 21837 244  "vdd.t309" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 112 0 "BUS[4].t7" 800 41600,904 "pin.t129" 800 41600,904
device msubckt pfet_03v3 9036 243 9037 244  "vdd.t105" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t13" 112 0 "BUS[2].t5" 800 41600,904 "pin.t43" 800 41600,904
device msubckt nfet_03v3 13372 242 13373 243  "vss.t261" "swmatrix_Tgate_4.gated_control" 112 0 "pin.t173" 800 97600,1844 "BUS[3].t4" 800 41600,904
device msubckt pfet_03v3 33676 243 33677 244  "vdd.t237" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 112 0 "BUS[6].t8" 800 104000,1860 "pin.t97" 800 41600,904
device msubckt pfet_05v0 13576 2122 13577 2123  "vdd.t515" "a_12956_1580#" 200 0 "a_13472_2122#" 200 10400,304 "a_13676_2122#" 200 17040,416
device msubckt pfet_05v0 53924 2046 53925 2047  "vdd.t383" "a_53376_2122#" 200 0 "vdd.t384" 276 14352,380 "a_53720_2002#" 276 24288,728
device msubckt pfet_03v3 59916 243 59917 244  "vdd.t276" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 112 0 "BUS[10].t10" 800 41600,904 "pin.t111" 800 41600,904
device msubckt pfet_05v0 50296 2119 50297 2120  "vdd.t143" "a_49928_1562#" 200 0 "vdd.t144" 200 19040,436 "a_50396_1580#" 200 17600,576
device msubckt pfet_05v0 60164 2046 60165 2047  "vdd.t216" "a_59616_2122#" 200 0 "vdd.t217" 276 14352,380 "a_59960_2002#" 276 24288,728
device msubckt nfet_05v0 39040 1577 39041 1578  "vss.t138" "a_38432_2122#" 240 0 "vss.t139" 158 8216,262 "a_38776_2002#" 158 13904,492
device msubckt nfet_05v0 43776 1562 43777 1563  "vss.t48" "phi_1.t10" 240 0 "a_43688_1562#" 158 13904,492 "vss.t49" 158 10520,298
device msubckt pfet_05v0 8208 2043 8209 2044  "vdd.t238" "a_7232_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 366 32208,908 "vdd.t239" 366 32208,908
device msubckt nfet_05v0 31556 1580 31557 1581  "vss.t98" "a_31208_1562#" 240 0 "vss.t99" 140 10520,298 "a_31676_1580#" 140 12320,456
device msubckt pfet_03v3 21356 243 21357 244  "vdd.t308" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 112 0 "pin.t128" 800 41600,904 "BUS[4].t8" 800 41600,904
device msubckt pfet_03v3 41996 243 41997 244  "vdd.t232" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 112 0 "pin.t92" 800 41600,904 "BUS[7].t10" 800 41600,904
device msubckt nfet_05v0 1116 1577 1117 1578  "vss.t2" "a_8_1562#" 240 0 "a_992_2122#" 140 7280,244 "a_1236_1577#" 140 10520,298
device msubckt pfet_03v3 59436 243 59437 244  "vdd.t367" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 112 0 "pin.t166" 800 41600,904 "BUS[10].t21" 800 41600,904
device msubckt nfet_05v0 32576 1577 32577 1578  "vss.t229" "a_32536_2002#" 240 0 "a_32436_1577#" 158 10520,298 "vss.t230" 158 8216,262
device msubckt pfet_05v0 47036 2122 47037 2123  "vdd.t437" "a_46152_1562#" 200 0 "a_46988_2122#" 200 4800,248 "a_47136_2122#" 200 10400,304
device msubckt nfet_03v3 39132 242 39133 243  "vss.t388" "swmatrix_Tgate_0.gated_control" 112 0 "BUS[7].t18" 800 41600,904 "pin.t213" 800 97600,1844
device msubckt pfet_05v0 8820 2043 8821 2044  "vdd.t254" "phi_2.t9" 200 0 "a_8712_1562#" 276 24288,728 "vdd.t255" 276 19040,436
device msubckt nfet_05v0 58980 1580 58981 1581  "vss.t312" "a_58632_1562#" 240 0 "vss.t313" 140 10520,298 "a_59100_1580#" 140 12320,456
device msubckt pfet_05v0 10040 2046 10041 2047  "vdd.t191" "a_10040_2002#" 200 0 "a_9900_2122#" 276 17040,416 "vdd.t192" 276 14352,380
device msubckt nfet_05v0 4064 1577 4065 1578  "vss.t202" "a_3456_2122#" 240 0 "vss.t203" 158 8216,262 "a_3800_2002#" 158 13904,492
device msubckt pfet_03v3 47116 243 47117 244  "vdd.t116" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 112 0 "BUS[8].t9" 800 41600,904 "pin.t55" 800 41600,904
device msubckt nfet_05v0 19612 1577 19613 1578  "vss.t75" "a_19196_1580#" 240 0 "a_19564_1577#" 140 3360,188 "a_19712_2122#" 140 7280,244
device msubckt pfet_05v0 42241 2043 42242 2044  "vdd.t389" "ShiftReg_row_10_2$1_0.Q[7]" 200 0 "vdd.t390" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 329 17108,433
device msubckt pfet_03v3 3824 243 3825 244  "vdd.t519" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 112 0 "pin.t225" 800 41600,904 "BUS[1].t19" 800 41600,904
device msubckt pfet_05v0 54352 2043 54353 2044  "vdd.t385" "a_53376_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[9]" 366 32208,908 "vdd.t386" 366 32208,908
device msubckt pfet_05v0 41000 2122 41001 2123  "vdd.t23" "a_40380_1580#" 200 0 "a_40896_2122#" 200 10400,304 "a_41100_2122#" 200 17040,416
device msubckt nfet_03v3 960 242 961 243  "vss.t339" "swmatrix_Tgate_9.gated_control" 112 0 "BUS[1].t14" 800 41600,904 "pin.t197" 800 41600,904
device msubckt pfet_05v0 9596 2122 9597 2123  "vdd.t419" "a_8712_1562#" 200 0 "a_9548_2122#" 200 4800,248 "a_9696_2122#" 200 10400,304
device msubckt nfet_05v0 54721 1539 54722 1540  "vss.t5" "ShiftReg_row_10_2$1_0.Q[9]" 240 0 "vss.t6" 264 23232,704 "a_54841_1539#" 264 8448,328
device msubckt pfet_05v0 36580 2043 36581 2044  "vdd.t381" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 200 0 "vdd.t382" 366 32208,908 "swmatrix_Tgate_6.gated_control" 366 32208,908
device msubckt pfet_03v3 22956 243 22957 244  "vdd.t439" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 112 0 "pin.t193" 800 41600,904 "BUS[4].t9" 800 41600,904
device msubckt pfet_03v3 3344 243 3345 244  "vdd.t518" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 112 0 "BUS[1].t18" 800 41600,904 "pin.t224" 800 41600,904
device msubckt pfet_03v3 34796 243 34797 244  "vdd.t236" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 112 0 "pin.t96" 800 41600,904 "BUS[6].t9" 800 41600,904
device msubckt nfet_05v0 61520 1539 61521 1540  "vss.t294" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 240 0 "vss.t295" 264 23232,704 "swmatrix_Tgate_2.gated_control" 264 23232,704
device msubckt pfet_05v0 6356 2043 6357 2044  "vdd.t528" "phi_1.t9" 200 0 "a_6248_1562#" 276 24288,728 "vdd.t529" 276 19040,436
device msubckt nfet_05v0 60000 1577 60001 1578  "vss.t406" "a_59960_2002#" 240 0 "a_59860_1577#" 158 10520,298 "vss.t407" 158 8216,262
device msubckt nfet_05v0 1968 1539 1969 1540  "vss.t86" "a_992_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 264 23232,704 "vss.t87" 264 23232,704
device msubckt pfet_03v3 10636 243 10637 244  "vdd.t104" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t12" 112 0 "BUS[2].t6" 800 41600,904 "pin.t42" 800 41600,904
device msubckt pfet_05v0 37760 211 37761 212  "vdd.t498" "swmatrix_Tgate_0.gated_control" 200 0 "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 366 32208,908 "vdd.t499" 366 32208,908
device msubckt pfet_03v3 22476 243 22477 244  "vdd.t438" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 112 0 "BUS[4].t10" 800 41600,904 "pin.t192" 800 41600,904
device msubckt pfet_03v3 48716 243 48717 244  "vdd.t115" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 112 0 "BUS[8].t8" 800 41600,904 "pin.t54" 800 104000,1860
device msubckt pfet_05v0 3560 2122 3561 2123  "vdd.t215" "a_2940_1580#" 200 0 "a_3456_2122#" 200 10400,304 "a_3660_2122#" 200 17040,416
device msubckt pfet_05v0 45648 2043 45649 2044  "vdd.t15" "a_44672_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 366 32208,908 "vdd.t16" 366 32208,908
device msubckt pfet_05v0 7132 2122 7133 2123  "vdd.t370" "a_6248_1562#" 200 0 "a_7084_2122#" 200 4800,248 "a_7232_2122#" 200 10400,304
device msubckt pfet_05v0 28760 2046 28761 2047  "vdd.t95" "a_28760_2002#" 200 0 "a_28620_2122#" 276 17040,416 "vdd.t96" 276 14352,380
device msubckt nfet_05v0 19076 1580 19077 1581  "vss.t131" "a_18728_1562#" 240 0 "vss.t132" 140 10520,298 "a_19196_1580#" 140 12320,456
device msubckt pfet_03v3 10156 243 10157 244  "vdd.t118" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 112 0 "pin.t57" 800 41600,904 "BUS[2].t7" 800 41600,904
device msubckt nfet_05v0 47036 1577 47037 1578  "vss.t370" "a_46620_1580#" 240 0 "a_46988_1577#" 140 3360,188 "a_47136_2122#" 140 7280,244
device msubckt pfet_05v0 25704 2122 25705 2123  "vdd.t265" "ShiftReg_row_10_2$1_0.Q[4]" 200 0 "vdd.t266" 200 17600,576 "a_25804_2122#" 200 4800,248
device msubckt pfet_03v3 48236 243 48237 244  "vdd.t263" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 112 0 "pin.t106" 800 41600,904 "BUS[8].t15" 800 41600,904
device msubckt pfet_03v3 4944 243 4945 244  "vdd.t44" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 112 0 "BUS[1].t2" 800 41600,904 "pin.t18" 800 104000,1860
device msubckt pfet_05v0 59720 2122 59721 2123  "vdd.t456" "a_59100_1580#" 200 0 "a_59616_2122#" 200 10400,304 "a_59820_2122#" 200 17040,416
device msubckt pfet_03v3 15756 243 15757 244  "vdd.t431" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t11" 112 0 "pin.t191" 800 41600,904 "BUS[3].t13" 800 41600,904
device msubckt nfet_03v3 51292 242 51293 243  "vss.t375" "swmatrix_Tgate_1.gated_control" 112 0 "BUS[9].t18" 800 41600,904 "pin.t210" 800 41600,904
device msubckt pfet_03v3 27596 243 27597 244  "vdd.t81" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 112 0 "pin.t38" 800 41600,904 "BUS[5].t9" 800 41600,904
device msubckt pfet_05v0 376 2119 377 2120  "vdd.t7" "a_8_1562#" 200 0 "vdd.t8" 200 19040,436 "a_476_1580#" 200 17600,576
device msubckt pfet_05v0 15060 2043 15061 2044  "vdd.t252" "phi_2.t8" 200 0 "a_14952_1562#" 276 24288,728 "vdd.t253" 276 19040,436
device msubckt nfet_05v0 10672 1539 10673 1540  "vss.t149" "a_9696_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[2]" 264 23232,704 "vss.t150" 264 23232,704
device msubckt pfet_05v0 1096 2122 1097 2123  "vdd.t465" "a_476_1580#" 200 0 "a_992_2122#" 200 10400,304 "a_1196_2122#" 200 17040,416
device msubckt pfet_03v3 4464 243 4465 244  "vdd.t43" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 112 0 "pin.t17" 800 41600,904 "BUS[1].t1" 800 41600,904
device msubckt pfet_05v0 59000 2119 59001 2120  "vdd.t433" "a_58632_1562#" 200 0 "vdd.t434" 200 19040,436 "a_59100_1580#" 200 17600,576
device msubckt pfet_03v3 15276 243 15277 244  "vdd.t430" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 112 0 "BUS[3].t14" 800 41600,904 "pin.t190" 800 41600,904
device msubckt nfet_05v0 28540 1577 28541 1578  "vss.t90" "a_27432_1562#" 240 0 "a_28416_2122#" 140 7280,244 "a_28660_1577#" 140 10520,298
device msubckt nfet_05v0 9596 1577 9597 1578  "vss.t175" "a_9180_1580#" 240 0 "a_9548_1577#" 140 3360,188 "a_9696_2122#" 140 7280,244
device msubckt pfet_05v0 26296 2046 26297 2047  "vdd.t491" "a_26296_2002#" 200 0 "a_26156_2122#" 276 17040,416 "vdd.t492" 276 14352,380
device msubckt nfet_03v3 32732 242 32733 243  "vss.t282" "swmatrix_Tgate_6.gated_control" 112 0 "pin.t179" 800 41600,904 "BUS[6].t21" 800 41600,904
device msubckt pfet_05v0 228 211 229 212  "vdd.t454" "swmatrix_Tgate_9.gated_control" 200 0 "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 366 32208,908 "vdd.t455" 366 32208,908
device msubckt nfet_03v3 44572 242 44573 243  "vss.t20" "swmatrix_Tgate_3.gated_control" 112 0 "pin.t13" 800 97600,1844 "BUS[8].t5" 800 41600,904
device msubckt pfet_05v0 43796 2043 43797 2044  "vdd.t526" "phi_1.t8" 200 0 "a_43688_1562#" 276 24288,728 "vdd.t527" 276 19040,436
device msubckt nfet_05v0 40628 1577 40629 1578  "vss.t151" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 240 0 "vss.t152" 140 12320,456 "a_40748_1577#" 140 3360,188
device msubckt nfet_05v0 32800 1577 32801 1578  "vss.t253" "a_32192_2122#" 240 0 "vss.t254" 158 8216,262 "a_32536_2002#" 158 13904,492
device msubckt pfet_05v0 4004 2046 4005 2047  "vdd.t269" "a_3456_2122#" 200 0 "vdd.t270" 276 14352,380 "a_3800_2002#" 276 24288,728
device msubckt pfet_03v3 23596 243 23597 244  "vdd.t320" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 112 0 "pin.t140" 800 41600,904 "BUS[4].t11" 800 41600,904
device msubckt nfet_05v0 49040 1539 49041 1540  "vss.t308" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 240 0 "vss.t309" 264 23232,704 "swmatrix_Tgate_3.gated_control" 264 23232,704
device msubckt pfet_05v0 55300 2043 55301 2044  "vdd.t167" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 200 0 "vdd.t168" 366 32208,908 "swmatrix_Tgate_1.gated_control" 366 32208,908
device msubckt pfet_03v3 40716 243 40717 244  "vdd.t275" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 112 0 "pin.t110" 800 41600,904 "BUS[7].t11" 800 41600,904
device msubckt pfet_05v0 57256 2122 57257 2123  "vdd.t472" "a_56636_1580#" 200 0 "a_57152_2122#" 200 10400,304 "a_57356_2122#" 200 17040,416
device msubckt nfet_03v3 20412 242 20413 243  "vss.t368" "swmatrix_Tgate_7.gated_control" 112 0 "BUS[4].t21" 800 41600,904 "pin.t204" 800 97600,1844
device msubckt pfet_03v3 52556 243 52557 244  "vdd.t415" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 112 0 "pin.t188" 800 41600,904 "BUS[9].t15" 800 41600,904
device msubckt nfet_03v3 32252 242 32253 243  "vss.t283" "swmatrix_Tgate_6.gated_control" 112 0 "BUS[6].t22" 800 41600,904 "pin.t180" 800 41600,904
device msubckt pfet_05v0 17485 2043 17486 2044  "vdd.t476" "enable.t9" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 329 17108,433 "vdd.t477" 329 28952,834
device msubckt pfet_05v0 44572 2122 44573 2123  "vdd.t149" "a_43688_1562#" 200 0 "a_44524_2122#" 200 4800,248 "a_44672_2122#" 200 10400,304
device msubckt pfet_05v0 53128 2122 53129 2123  "vdd.t200" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 200 0 "vdd.t201" 200 17600,576 "a_53228_2122#" 200 4800,248
device msubckt pfet_03v3 11276 243 11277 244  "vdd.t117" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t10" 112 0 "BUS[2].t8" 800 41600,904 "pin.t56" 800 104000,1860
device msubckt pfet_05v0 20260 2046 20261 2047  "vdd.t91" "a_19712_2122#" 200 0 "vdd.t92" 276 14352,380 "a_20056_2002#" 276 24288,728
device msubckt nfet_05v0 7132 1577 7133 1578  "vss.t95" "a_6716_1580#" 240 0 "a_7084_1577#" 140 3360,188 "a_7232_2122#" 140 7280,244
device msubckt nfet_05v0 42425 1539 42426 1540  "vss.t354" "enable.t8" 240 0 "a_42361_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 264 23232,704
device msubckt pfet_03v3 60876 243 60877 244  "vdd.t355" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 112 0 "BUS[10].t18" 800 41600,904 "pin.t158" 800 41600,904
device msubckt pfet_03v3 40236 243 40237 244  "vdd.t274" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 112 0 "BUS[7].t12" 800 41600,904 "pin.t109" 800 41600,904
device msubckt nfet_05v0 19836 1577 19837 1578  "vss.t133" "a_18728_1562#" 240 0 "a_19712_2122#" 140 7280,244 "a_19956_1577#" 140 10520,298
device msubckt pfet_03v3 16876 243 16877 244  "vdd.t231" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 112 0 "BUS[3].t15" 800 41600,904 "pin.t91" 800 41600,904
device msubckt nfet_05v0 26076 1577 26077 1578  "vss.t300" "a_24968_1562#" 240 0 "a_25952_2122#" 140 7280,244 "a_26196_1577#" 140 10520,298
device msubckt nfet_05v0 9060 1580 9061 1581  "vss.t301" "a_8712_1562#" 240 0 "vss.t302" 140 10520,298 "a_9180_1580#" 140 12320,456
device msubckt pfet_05v0 40280 2119 40281 2120  "vdd.t405" "a_39912_1562#" 200 0 "vdd.t406" 200 19040,436 "a_40380_1580#" 200 17600,576
device msubckt nfet_05v0 33760 1562 33761 1563  "vss.t189" "phi_2.t7" 240 0 "a_33672_1562#" 158 13904,492 "vss.t190" 158 10520,298
device msubckt nfet_05v0 21540 1580 21541 1581  "vss.t194" "a_21192_1562#" 240 0 "vss.t195" 140 10520,298 "a_21660_1580#" 140 12320,456
device msubckt pfet_03v3 60396 243 60397 244  "vdd.t354" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 112 0 "pin.t157" 800 41600,904 "BUS[10].t17" 800 41600,904
device msubckt pfet_03v3 16396 243 16397 244  "vdd.t230" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 112 0 "pin.t90" 800 41600,904 "BUS[3].t16" 800 41600,904
device msubckt nfet_05v0 22560 1577 22561 1578  "vss.t134" "a_22520_2002#" 240 0 "a_22420_1577#" 158 10520,298 "vss.t135" 158 8216,262
device msubckt nfet_05v0 4985 1539 4986 1540  "vss.t12" "enable.t7" 240 0 "a_4921_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 264 23232,704
device msubckt nfet_05v0 60224 1577 60225 1578  "vss.t179" "a_59616_2122#" 240 0 "vss.t180" 158 8216,262 "a_59960_2002#" 158 13904,492
device msubckt nfet_05v0 57760 1577 57761 1578  "vss.t65" "a_57152_2122#" 240 0 "vss.t66" 158 8216,262 "a_57496_2002#" 158 13904,492
device msubckt pfet_03v3 8876 243 8877 244  "vdd.t5" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 112 0 "pin.t5" 800 41600,904 "BUS[2].t9" 800 41600,904
device msubckt pfet_05v0 41444 2046 41445 2047  "vdd.t399" "a_40896_2122#" 200 0 "vdd.t400" 276 14352,380 "a_41240_2002#" 276 24288,728
device msubckt pfet_03v3 41836 243 41837 244  "vdd.t317" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 112 0 "BUS[7].t13" 800 41600,904 "pin.t137" 800 41600,904
device msubckt pfet_05v0 31576 2119 31577 2120  "vdd.t138" "a_31208_1562#" 200 0 "vdd.t139" 200 19040,436 "a_31676_1580#" 200 17600,576
device msubckt pfet_03v3 53676 243 53677 244  "vdd.t414" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 112 0 "BUS[9].t14" 800 41600,904 "pin.t187" 800 41600,904
device msubckt pfet_05v0 38980 2046 38981 2047  "vdd.t165" "a_38432_2122#" 200 0 "vdd.t166" 276 14352,380 "a_38776_2002#" 276 24288,728
device msubckt nfet_05v0 28148 1577 28149 1578  "vss.t171" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 240 0 "vss.t172" 140 12320,456 "a_28268_1577#" 140 3360,188
device msubckt pfet_05v0 45016 2046 45017 2047  "vdd.t250" "a_45016_2002#" 200 0 "a_44876_2122#" 276 17040,416 "vdd.t251" 276 14352,380
device msubckt nfet_05v0 31296 1562 31297 1563  "vss.t408" "phi_1.t7" 240 0 "a_31208_1562#" 158 13904,492 "vss.t409" 158 10520,298
device msubckt nfet_05v0 12836 1580 12837 1581  "vss.t42" "a_12488_1562#" 240 0 "vss.t43" 140 10520,298 "a_12956_1580#" 140 12320,456
device msubckt nfet_03v3 38972 242 38973 243  "vss.t389" "swmatrix_Tgate_0.gated_control" 112 0 "pin.t214" 800 41600,904 "BUS[7].t19" 800 41600,904
device msubckt nfet_05v0 13856 1577 13857 1578  "vss.t371" "a_13816_2002#" 240 0 "a_13716_1577#" 158 10520,298 "vss.t372" 158 8216,262
device msubckt pfet_03v3 41356 243 41357 244  "vdd.t316" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 112 0 "pin.t136" 800 41600,904 "BUS[7].t14" 800 41600,904
device msubckt pfet_03v3 53196 243 53197 244  "vdd.t203" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 112 0 "pin.t79" 800 41600,904 "BUS[9].t1" 800 41600,904
device msubckt pfet_05v0 28316 2122 28317 2123  "vdd.t133" "a_27432_1562#" 200 0 "a_28268_2122#" 200 4800,248 "a_28416_2122#" 200 10400,304
device msubckt nfet_05v0 20096 1577 20097 1578  "vss.t395" "a_20056_2002#" 240 0 "a_19956_1577#" 158 10520,298 "vss.t396" 158 8216,262
device msubckt nfet_05v0 44572 1577 44573 1578  "vss.t45" "a_44156_1580#" 240 0 "a_44524_1577#" 140 3360,188 "a_44672_2122#" 140 7280,244
device msubckt pfet_05v0 60961 2043 60962 2044  "vdd.t340" "d_out.t3" 200 0 "vdd.t341" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 329 17108,433
device msubckt nfet_05v0 8208 1539 8209 1540  "vss.t185" "a_7232_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 264 23232,704 "vss.t186" 264 23232,704
device msubckt pfet_03v3 46956 243 46957 244  "vdd.t262" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t9" 112 0 "pin.t105" 800 41600,904 "BUS[8].t14" 800 41600,904
device msubckt pfet_05v0 36205 2043 36206 2044  "vdd.t19" "enable.t6" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 329 17108,433 "vdd.t20" 329 28952,834
device msubckt nfet_03v3 26652 242 26653 243  "vss.t114" "swmatrix_Tgate_5.gated_control" 112 0 "BUS[5].t20" 800 41600,904 "pin.t61" 800 97600,1844
device msubckt pfet_03v3 58796 243 58797 244  "vdd.t360" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 112 0 "pin.t163" 800 41600,904 "BUS[10].t20" 800 41600,904
device msubckt nfet_03v3 38492 242 38493 243  "vss.t390" "swmatrix_Tgate_0.gated_control" 112 0 "BUS[7].t20" 800 41600,904 "pin.t215" 800 41600,904
device msubckt nfet_05v0 9820 1577 9821 1578  "vss.t303" "a_8712_1562#" 240 0 "a_9696_2122#" 140 7280,244 "a_9940_1577#" 140 10520,298
device msubckt nfet_03v3 800 242 801 243  "vss.t340" "swmatrix_Tgate_9.gated_control" 112 0 "pin.t198" 800 97600,1844 "BUS[1].t15" 800 41600,904
device msubckt pfet_05v0 23521 2043 23522 2044  "vdd.t267" "ShiftReg_row_10_2$1_0.Q[4]" 200 0 "vdd.t268" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 329 17108,433
device msubckt pfet_05v0 7576 2046 7577 2047  "vdd.t221" "a_7576_2002#" 200 0 "a_7436_2122#" 276 17040,416 "vdd.t222" 276 14352,380
device msubckt pfet_05v0 35632 2043 35633 2044  "vdd.t480" "a_34656_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[6]" 366 32208,908 "vdd.t481" 366 32208,908
device msubckt pfet_03v3 34636 243 34637 244  "vdd.t50" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 112 0 "BUS[6].t10" 800 41600,904 "pin.t24" 800 41600,904
device msubckt pfet_03v3 46476 243 46477 244  "vdd.t261" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 112 0 "BUS[8].t13" 800 41600,904 "pin.t104" 800 41600,904
device msubckt nfet_03v3 26172 242 26173 243  "vss.t115" "swmatrix_Tgate_5.gated_control" 112 0 "pin.t59" 800 41600,904 "BUS[5].t21" 800 41600,904
device msubckt pfet_05v0 17860 2043 17861 2044  "vdd.t119" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 200 0 "vdd.t120" 366 32208,908 "swmatrix_Tgate_4.gated_control" 366 32208,908
device msubckt nfet_05v0 42241 1539 42242 1540  "vss.t271" "ShiftReg_row_10_2$1_0.Q[7]" 240 0 "vss.t272" 264 23232,704 "a_42361_1539#" 264 8448,328
device msubckt pfet_03v3 9996 243 9997 244  "vdd.t4" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 112 0 "BUS[2].t10" 800 41600,904 "pin.t4" 800 41600,904
device msubckt nfet_05v0 54352 1539 54353 1540  "vss.t269" "a_53376_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[9]" 264 23232,704 "vss.t270" 264 23232,704
device msubckt nfet_03v3 19932 242 19933 243  "vss.t369" "swmatrix_Tgate_7.gated_control" 112 0 "pin.t205" 800 41600,904 "BUS[4].t22" 800 41600,904
device msubckt nfet_05v0 42800 1539 42801 1540  "vss.t397" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 240 0 "vss.t398" 264 23232,704 "swmatrix_Tgate_0.gated_control" 264 23232,704
device msubckt pfet_03v3 22316 243 22317 244  "vdd.t311" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 112 0 "pin.t131" 800 41600,904 "BUS[4].t12" 800 41600,904
device msubckt pfet_03v3 34156 243 34157 244  "vdd.t49" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 112 0 "pin.t23" 800 41600,904 "BUS[6].t11" 800 41600,904
device msubckt pfet_03v3 54796 243 54797 244  "vdd.t202" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 112 0 "pin.t78" 800 41600,904 "BUS[9].t0" 800 41600,904
device msubckt pfet_05v0 1540 2046 1541 2047  "vdd.t129" "a_992_2122#" 200 0 "vdd.t130" 276 14352,380 "a_1336_2002#" 276 24288,728
device msubckt pfet_05v0 15688 2122 15689 2123  "vdd.t470" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 200 0 "vdd.t471" 200 17600,576 "a_15788_2122#" 200 4800,248
device msubckt nfet_03v3 51612 242 51613 243  "vss.t376" "swmatrix_Tgate_1.gated_control" 112 0 "BUS[9].t19" 800 41600,904 "pin.t211" 800 97600,1844
device msubckt nfet_05v0 37796 1580 37797 1581  "vss.t227" "a_37448_1562#" 240 0 "vss.t228" 140 10520,298 "a_37916_1580#" 140 12320,456
device msubckt pfet_03v3 27916 243 27917 244  "vdd.t82" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t8" 112 0 "pin.t34" 800 41600,904 "BUS[5].t10" 800 41600,904
device msubckt nfet_05v0 7356 1577 7357 1578  "vss.t248" "a_6248_1562#" 240 0 "a_7232_2122#" 140 7280,244 "a_7476_1577#" 140 10520,298
device msubckt pfet_05v0 19096 2119 19097 2120  "vdd.t159" "a_18728_1562#" 200 0 "vdd.t160" 200 19040,436 "a_19196_1580#" 200 17600,576
device msubckt pfet_03v3 42476 243 42477 244  "vdd.t304" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 112 0 "BUS[7].t15" 800 41600,904 "pin.t126" 800 104000,1860
device msubckt pfet_05v0 50664 2122 50665 2123  "vdd.t440" "ShiftReg_row_10_2$1_0.Q[8]" 200 0 "vdd.t441" 200 17600,576 "a_50764_2122#" 200 4800,248
device msubckt pfet_05v0 26928 2043 26929 2044  "vdd.t425" "a_25952_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 366 32208,908 "vdd.t426" 366 32208,908
device msubckt pfet_05v0 33168 2043 33169 2044  "vdd.t377" "a_32192_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 366 32208,908 "vdd.t378" 366 32208,908
device msubckt nfet_03v3 51132 242 51133 243  "vss.t377" "swmatrix_Tgate_1.gated_control" 112 0 "pin.t208" 800 41600,904 "BUS[9].t20" 800 41600,904
device msubckt pfet_05v0 16280 2046 16281 2047  "vdd.t134" "a_16280_2002#" 200 0 "a_16140_2122#" 276 17040,416 "vdd.t135" 276 14352,380
device msubckt nfet_05v0 2820 1580 2821 1581  "vss.t61" "a_2472_1562#" 240 0 "vss.t62" 140 10520,298 "a_2940_1580#" 140 12320,456
device msubckt pfet_05v0 57700 2046 57701 2047  "vdd.t102" "a_57152_2122#" 200 0 "vdd.t103" 276 14352,380 "a_57496_2002#" 276 24288,728
device msubckt pfet_03v3 27436 243 27437 244  "vdd.t83" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 112 0 "BUS[5].t11" 800 104000,1860 "pin.t35" 800 41600,904
device msubckt nfet_05v0 28316 1577 28317 1578  "vss.t44" "a_27900_1580#" 240 0 "a_28268_1577#" 140 3360,188 "a_28416_2122#" 140 7280,244
device msubckt nfet_05v0 50016 1562 50017 1563  "vss.t325" "phi_1.t6" 240 0 "a_49928_1562#" 158 13904,492 "vss.t326" 158 10520,298
device msubckt pfet_05v0 33780 2043 33781 2044  "vdd.t345" "phi_2.t6" 200 0 "a_33672_1562#" 276 24288,728 "vdd.t346" 276 19040,436
device msubckt nfet_05v0 3840 1577 3841 1578  "vss.t296" "a_3800_2002#" 240 0 "a_3700_1577#" 158 10520,298 "vss.t297" 158 8216,262
device msubckt nfet_05v0 45648 1539 45649 1540  "vss.t7" "a_44672_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 264 23232,704 "vss.t8" 264 23232,704
device msubckt pfet_05v0 13224 2122 13225 2123  "vdd.t38" "ShiftReg_row_10_2$1_0.Q[2]" 200 0 "vdd.t39" 200 17600,576 "a_13324_2122#" 200 4800,248
device msubckt pfet_05v0 48481 2043 48482 2044  "vdd.t442" "ShiftReg_row_10_2$1_0.Q[8]" 200 0 "vdd.t443" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 329 17108,433
device msubckt nfet_05v0 22784 1577 22785 1578  "vss.t37" "a_22176_2122#" 240 0 "vss.t38" 158 8216,262 "a_22520_2002#" 158 13904,492
device msubckt pfet_05v0 47240 2122 47241 2123  "vdd.t486" "a_46620_1580#" 200 0 "a_47136_2122#" 200 10400,304 "a_47340_2122#" 200 17040,416
device msubckt pfet_03v3 4304 243 4305 244  "vdd.t42" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 112 0 "BUS[1].t0" 800 41600,904 "pin.t16" 800 41600,904
device msubckt pfet_03v3 15116 243 15117 244  "vdd.t229" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 112 0 "pin.t89" 800 41600,904 "BUS[3].t17" 800 41600,904
device msubckt nfet_05v0 12800 817 12801 818  "vss.t262" "swmatrix_Tgate_4.gated_control" 240 0 "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 264 23232,704 "vss.t263" 264 23232,704
device msubckt pfet_03v3 35756 243 35757 244  "vdd.t48" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 112 0 "pin.t22" 800 41600,904 "BUS[6].t12" 800 41600,904
device msubckt pfet_03v3 47596 243 47597 244  "vdd.t283" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 112 0 "pin.t115" 800 41600,904 "BUS[8].t18" 800 41600,904
device msubckt nfet_05v0 9428 1577 9429 1578  "vss.t33" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 240 0 "vss.t34" 140 12320,456 "a_9548_1577#" 140 3360,188
device msubckt nfet_03v3 7932 242 7933 243  "vss.t123" "swmatrix_Tgate_8.gated_control" 112 0 "BUS[2].t21" 800 41600,904 "pin.t69" 800 97600,1844
device msubckt pfet_03v3 23436 243 23437 244  "vdd.t310" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 112 0 "BUS[4].t13" 800 41600,904 "pin.t130" 800 41600,904
device msubckt nfet_05v0 16060 1577 16061 1578  "vss.t223" "a_14952_1562#" 240 0 "a_15936_2122#" 140 7280,244 "a_16180_1577#" 140 10520,298
device msubckt pfet_03v3 35276 243 35277 244  "vdd.t351" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 112 0 "BUS[6].t13" 800 41600,904 "pin.t154" 800 41600,904
device msubckt nfet_05v0 21908 1577 21909 1578  "vss.t143" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 240 0 "vss.t144" 140 12320,456 "a_22028_1577#" 140 3360,188
device msubckt nfet_05v0 20320 1577 20321 1578  "vss.t54" "a_19712_2122#" 240 0 "vss.t55" 158 8216,262 "a_20056_2002#" 158 13904,492
device msubckt nfet_05v0 1376 1577 1377 1578  "vss.t333" "a_1336_2002#" 240 0 "a_1236_1577#" 158 10520,298 "vss.t334" 158 8216,262
device msubckt nfet_05v0 25684 1577 25685 1578  "vss.t196" "ShiftReg_row_10_2$1_0.Q[4]" 240 0 "vss.t197" 140 12320,456 "a_25804_1577#" 140 3360,188
device msubckt pfet_03v3 11116 243 11117 244  "vdd.t3" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t7" 112 0 "pin.t3" 800 41600,904 "BUS[2].t11" 800 41600,904
device msubckt nfet_03v3 7452 242 7453 243  "vss.t124" "swmatrix_Tgate_8.gated_control" 112 0 "pin.t67" 800 41600,904 "BUS[2].t22" 800 41600,904
device msubckt pfet_05v0 38536 2122 38537 2123  "vdd.t169" "a_37916_1580#" 200 0 "a_38432_2122#" 200 10400,304 "a_38636_2122#" 200 17040,416
device msubckt nfet_05v0 44796 1577 44797 1578  "vss.t108" "a_43688_1562#" 240 0 "a_44672_2122#" 140 7280,244 "a_44916_1577#" 140 10520,298
device msubckt pfet_03v3 60716 243 60717 244  "vdd.t359" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 112 0 "pin.t162" 800 41600,904 "BUS[10].t19" 800 41600,904
device msubckt pfet_03v3 16716 243 16717 244  "vdd.t47" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 112 0 "pin.t21" 800 41600,904 "BUS[3].t18" 800 41600,904
device msubckt pfet_05v0 34408 2122 34409 2123  "vdd.t401" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 200 0 "vdd.t402" 200 17600,576 "a_34508_2122#" 200 4800,248
device msubckt pfet_03v3 28556 243 28557 244  "vdd.t84" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 112 0 "pin.t40" 800 41600,904 "BUS[5].t12" 800 41600,904
device msubckt pfet_05v0 25852 2122 25853 2123  "vdd.t418" "a_24968_1562#" 200 0 "a_25804_2122#" 200 4800,248 "a_25952_2122#" 200 10400,304
device msubckt pfet_05v0 9080 2119 9081 2120  "vdd.t420" "a_8712_1562#" 200 0 "vdd.t421" 200 19040,436 "a_9180_1580#" 200 17600,576
device msubckt nfet_05v0 56516 1580 56517 1581  "vss.t352" "a_56168_1562#" 240 0 "vss.t353" 140 10520,298 "a_56636_1580#" 140 12320,456
device msubckt pfet_05v0 32092 2122 32093 2123  "vdd.t140" "a_31208_1562#" 200 0 "a_32044_2122#" 200 4800,248 "a_32192_2122#" 200 10400,304
device msubckt nfet_05v0 23705 1539 23706 1540  "vss.t11" "enable.t5" 240 0 "a_23641_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 264 23232,704
device msubckt pfet_05v0 4801 2043 4802 2044  "vdd.t448" "ShiftReg_row_10_2$1_0.Q[1]" 200 0 "vdd.t449" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 329 17108,433
device msubckt pfet_05v0 38184 2122 38185 2123  "vdd.t293" "ShiftReg_row_10_2$1_0.Q[6]" 200 0 "vdd.t294" 200 17600,576 "a_38284_2122#" 200 4800,248
device msubckt nfet_05v0 57536 1577 57537 1578  "vss.t173" "a_57496_2002#" 240 0 "a_57396_1577#" 158 10520,298 "vss.t174" 158 8216,262
device msubckt nfet_03v3 57852 242 57853 243  "vss.t70" "swmatrix_Tgate_2.gated_control" 112 0 "BUS[10].t3" 800 41600,904 "pin.t44" 800 97600,1844
device msubckt pfet_03v3 60236 243 60237 244  "vdd.t422" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 112 0 "BUS[10].t22" 800 41600,904 "pin.t189" 800 41600,904
device msubckt pfet_05v0 21560 2119 21561 2120  "vdd.t259" "a_21192_1562#" 200 0 "vdd.t260" 200 19040,436 "a_21660_1580#" 200 17600,576
device msubckt pfet_03v3 16236 243 16237 244  "vdd.t46" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 112 0 "BUS[3].t19" 800 41600,904 "pin.t20" 800 41600,904
device msubckt pfet_03v3 28076 243 28077 244  "vdd.t85" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 112 0 "BUS[5].t13" 800 41600,904 "pin.t26" 800 41600,904
device msubckt pfet_05v0 5380 2043 5381 2044  "vdd.t172" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 200 0 "vdd.t173" 366 32208,908 "swmatrix_Tgate_9.gated_control" 366 32208,908
device msubckt pfet_05v0 35000 2046 35001 2047  "vdd.t93" "a_35000_2002#" 200 0 "a_34860_2122#" 276 17040,416 "vdd.t94" 276 14352,380
device msubckt nfet_05v0 21280 1562 21281 1563  "vss.t236" "phi_2.t5" 240 0 "a_21192_1562#" 158 13904,492 "vss.t237" 158 10520,298
device msubckt pfet_05v0 52500 2043 52501 2044  "vdd.t343" "phi_2.t4" 200 0 "a_52392_1562#" 276 24288,728 "vdd.t344" 276 19040,436
device msubckt nfet_03v3 57372 242 57373 243  "vss.t71" "swmatrix_Tgate_2.gated_control" 112 0 "pin.t45" 800 41600,904 "BUS[10].t4" 800 41600,904
device msubckt pfet_03v3 8716 243 8717 244  "vdd.t2" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 112 0 "BUS[2].t12" 800 104000,1860 "pin.t2" 800 41600,904
device msubckt nfet_05v0 10080 1577 10081 1578  "vss.t159" "a_10040_2002#" 240 0 "a_9940_1577#" 158 10520,298 "vss.t160" 158 8216,262
device msubckt pfet_05v0 744 2122 745 2123  "vdd.t516" "D_in.t0" 200 0 "vdd.t517" 200 17600,576 "a_844_2122#" 200 4800,248
device msubckt nfet_05v0 41504 1577 41505 1578  "vss.t286" "a_40896_2122#" 240 0 "vss.t287" 158 8216,262 "a_41240_2002#" 158 13904,492
device msubckt nfet_05v0 46868 1577 46869 1578  "vss.t154" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 240 0 "vss.t155" 140 12320,456 "a_46988_1577#" 140 3360,188
device msubckt nfet_05v0 25280 817 25281 818  "vss.t116" "swmatrix_Tgate_5.gated_control" 240 0 "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 264 23232,704 "vss.t117" 264 23232,704
device msubckt nfet_05v0 45280 1577 45281 1578  "vss.t9" "a_44672_2122#" 240 0 "vss.t10" 158 8216,262 "a_45016_2002#" 158 13904,492
device msubckt pfet_03v3 53516 243 53517 244  "vdd.t508" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 112 0 "pin.t221" 800 41600,904 "BUS[9].t22" 800 41600,904
device msubckt nfet_03v3 45052 242 45053 243  "vss.t21" "swmatrix_Tgate_3.gated_control" 112 0 "BUS[8].t6" 800 41600,904 "pin.t14" 800 41600,904
device msubckt pfet_05v0 22724 2046 22725 2047  "vdd.t53" "a_22176_2122#" 200 0 "vdd.t54" 276 14352,380 "a_22520_2002#" 276 24288,728
device msubckt pfet_05v0 12856 2119 12857 2120  "vdd.t59" "a_12488_1562#" 200 0 "vdd.t60" 200 19040,436 "a_12956_1580#" 200 17600,576
device msubckt nfet_03v3 38812 242 38813 243  "vss.t391" "swmatrix_Tgate_0.gated_control" 112 0 "BUS[7].t21" 800 41600,904 "pin.t216" 800 41600,904
device msubckt pfet_05v0 53276 2122 53277 2123  "vdd.t280" "a_52392_1562#" 200 0 "a_53228_2122#" 200 4800,248 "a_53376_2122#" 200 10400,304
device msubckt pfet_05v0 59368 2122 59369 2123  "vdd.t500" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 200 0 "vdd.t501" 200 17600,576 "a_59468_2122#" 200 4800,248
device msubckt pfet_03v3 53036 243 53037 244  "vdd.t299" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 112 0 "BUS[9].t5" 800 41600,904 "pin.t125" 800 41600,904
device msubckt nfet_05v0 12576 1562 12577 1563  "vss.t323" "phi_1.t5" 240 0 "a_12488_1562#" 158 13904,492 "vss.t324" 158 10520,298
device msubckt nfet_05v0 48665 1539 48666 1540  "vss.t345" "enable.t4" 240 0 "a_48601_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 264 23232,704
device msubckt pfet_05v0 54925 2043 54926 2044  "vdd.t463" "enable.t3" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 329 17108,433 "vdd.t464" 329 28952,834
device msubckt pfet_03v3 29676 243 29677 244  "vdd.t86" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 112 0 "BUS[5].t14" 800 41600,904 "pin.t27" 800 41600,904
device msubckt pfet_05v0 61165 2043 61166 2044  "vdd.t461" "enable.t2" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 329 17108,433 "vdd.t462" 329 28952,834
device msubckt pfet_05v0 50036 2043 50037 2044  "vdd.t444" "phi_1.t4" 200 0 "a_49928_1562#" 276 24288,728 "vdd.t445" 276 19040,436
device msubckt nfet_03v3 1280 242 1281 243  "vss.t341" "swmatrix_Tgate_9.gated_control" 112 0 "BUS[1].t16" 800 41600,904 "pin.t199" 800 41600,904
device msubckt nfet_05v0 44404 1577 44405 1578  "vss.t273" "ShiftReg_row_10_2$1_0.Q[7]" 240 0 "vss.t274" 140 12320,456 "a_44524_1577#" 140 3360,188
device msubckt pfet_03v3 58636 243 58637 244  "vdd.t214" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 112 0 "BUS[10].t7" 800 104000,1860 "pin.t81" 800 41600,904
device msubckt nfet_03v3 38332 242 38333 243  "vss.t392" "swmatrix_Tgate_0.gated_control" 112 0 "pin.t217" 800 97600,1844 "BUS[7].t22" 800 41600,904
device msubckt nfet_05v0 25852 1577 25853 1578  "vss.t275" "a_25436_1580#" 240 0 "a_25804_1577#" 140 3360,188 "a_25952_2122#" 140 7280,244
device msubckt nfet_05v0 32092 1577 32093 1578  "vss.t231" "a_31676_1580#" 240 0 "a_32044_1577#" 140 3360,188 "a_32192_2122#" 140 7280,244
device msubckt pfet_05v0 60592 2043 60593 2044  "vdd.t218" "a_59616_2122#" 200 0 "d_out.t1" 366 32208,908 "vdd.t219" 366 32208,908
device msubckt pfet_03v3 17356 243 17357 244  "vdd.t45" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 112 0 "pin.t19" 800 41600,904 "BUS[3].t20" 800 41600,904
device msubckt nfet_05v0 50240 817 50241 818  "vss.t378" "swmatrix_Tgate_1.gated_control" 240 0 "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 264 23232,704 "vss.t379" 264 23232,704
device msubckt pfet_03v3 29196 243 29197 244  "vdd.t87" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 112 0 "pin.t31" 800 41600,904 "BUS[5].t15" 800 41600,904
device msubckt nfet_05v0 27780 1580 27781 1581  "vss.t91" "a_27432_1562#" 240 0 "vss.t92" 140 10520,298 "a_27900_1580#" 140 12320,456
device msubckt pfet_03v3 46316 243 46317 244  "vdd.t282" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t6" 112 0 "pin.t114" 800 41600,904 "BUS[8].t17" 800 41600,904
device msubckt nfet_03v3 26012 242 26013 243  "vss.t118" "swmatrix_Tgate_5.gated_control" 112 0 "BUS[5].t22" 800 41600,904 "pin.t60" 800 41600,904
device msubckt nfet_05v0 60961 1539 60962 1540  "vss.t232" "d_out.t2" 240 0 "vss.t233" 264 23232,704 "a_61081_1539#" 264 8448,328
device msubckt pfet_03v3 9836 243 9837 244  "vdd.t1" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 112 0 "pin.t1" 800 41600,904 "BUS[2].t13" 800 41600,904
device msubckt pfet_05v0 16912 2043 16913 2044  "vdd.t123" "a_15936_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[3]" 366 32208,908 "vdd.t124" 366 32208,908
device msubckt pfet_05v0 11041 2043 11042 2044  "vdd.t40" "ShiftReg_row_10_2$1_0.Q[2]" 200 0 "vdd.t41" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 329 17108,433
device msubckt pfet_05v0 23152 2043 23153 2044  "vdd.t55" "a_22176_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[4]" 366 32208,908 "vdd.t56" 366 32208,908
device msubckt nfet_05v0 1600 1577 1601 1578  "vss.t88" "a_992_2122#" 240 0 "vss.t89" 158 8216,262 "a_1336_2002#" 158 13904,492
device msubckt nfet_05v0 6964 1577 6965 1578  "vss.t327" "ShiftReg_row_10_2$1_0.Q[1]" 240 0 "vss.t328" 140 12320,456 "a_7084_1577#" 140 3360,188
device msubckt pfet_03v3 54636 243 54637 244  "vdd.t298" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 112 0 "BUS[9].t4" 800 41600,904 "pin.t124" 800 41600,904
device msubckt nfet_05v0 40000 1562 40001 1563  "vss.t234" "phi_2.t3" 240 0 "a_39912_1562#" 158 13904,492 "vss.t235" 158 10520,298
device msubckt nfet_05v0 23521 1539 23522 1540  "vss.t198" "ShiftReg_row_10_2$1_0.Q[4]" 240 0 "vss.t199" 264 23232,704 "a_23641_1539#" 264 8448,328
device msubckt nfet_05v0 35632 1539 35633 1540  "vss.t358" "a_34656_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[6]" 264 23232,704 "vss.t359" 264 23232,704
device msubckt pfet_05v0 47684 2046 47685 2047  "vdd.t206" "a_47136_2122#" 200 0 "vdd.t207" 276 14352,380 "a_47480_2002#" 276 24288,728
device msubckt pfet_03v3 2544 243 2545 244  "vdd.t227" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 112 0 "pin.t87" 800 41600,904 "BUS[1].t7" 800 41600,904
device msubckt pfet_03v3 9356 243 9357 244  "vdd.t0" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 112 0 "BUS[2].t14" 800 41600,904 "pin.t0" 800 41600,904
device msubckt pfet_03v3 33996 243 33997 244  "vdd.t350" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 112 0 "BUS[6].t14" 800 41600,904 "pin.t153" 800 41600,904
device msubckt nfet_05v0 29024 1577 29025 1578  "vss.t246" "a_28416_2122#" 240 0 "vss.t247" 158 8216,262 "a_28760_2002#" 158 13904,492
device msubckt nfet_03v3 13692 242 13693 243  "vss.t264" "swmatrix_Tgate_4.gated_control" 112 0 "pin.t174" 800 41600,904 "BUS[3].t5" 800 41600,904
device msubckt nfet_05v0 30320 1539 30321 1540  "vss.t84" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 240 0 "vss.t85" 264 23232,704 "swmatrix_Tgate_5.gated_control" 264 23232,704
device msubckt pfet_05v0 51888 2043 51889 2044  "vdd.t198" "a_50912_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 366 32208,908 "vdd.t199" 366 32208,908
device msubckt pfet_03v3 42316 243 42317 244  "vdd.t366" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 112 0 "pin.t165" 800 41600,904 "BUS[7].t16" 800 41600,904
device msubckt pfet_03v3 54156 243 54157 244  "vdd.t339" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 112 0 "pin.t148" 800 41600,904 "BUS[9].t8" 800 41600,904
device msubckt pfet_03v3 21676 243 21677 244  "vdd.t323" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 112 0 "pin.t143" 800 41600,904 "BUS[4].t14" 800 41600,904
device msubckt nfet_05v0 53276 1577 53277 1578  "vss.t290" "a_52860_1580#" 240 0 "a_53228_1577#" 140 3360,188 "a_53376_2122#" 140 7280,244
device msubckt pfet_03v3 47916 243 47917 244  "vdd.t281" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t5" 112 0 "pin.t113" 800 41600,904 "BUS[8].t16" 800 41600,904
device msubckt pfet_05v0 2840 2119 2841 2120  "vdd.t98" "a_2472_1562#" 200 0 "vdd.t99" 200 19040,436 "a_2940_1580#" 200 17600,576
device msubckt nfet_05v0 6560 817 6561 818  "vss.t125" "swmatrix_Tgate_8.gated_control" 240 0 "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 264 23232,704 "vss.t126" 264 23232,704
device msubckt pfet_03v3 59756 243 59757 244  "vdd.t213" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 112 0 "pin.t80" 800 41600,904 "BUS[10].t6" 800 41600,904
device msubckt pfet_05v0 31944 2122 31945 2123  "vdd.t154" "ShiftReg_row_10_2$1_0.Q[5]" 200 0 "vdd.t155" 200 17600,576 "a_32044_2122#" 200 4800,248
device msubckt pfet_05v0 14448 2043 14449 2044  "vdd.t30" "a_13472_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 366 32208,908 "vdd.t31" 366 32208,908
device msubckt nfet_05v0 2560 1562 2561 1563  "vss.t106" "phi_2.t2" 240 0 "a_2472_1562#" 158 13904,492 "vss.t107" 158 10520,298
device msubckt pfet_05v0 12800 211 12801 212  "vdd.t379" "swmatrix_Tgate_4.gated_control" 200 0 "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 366 32208,908 "vdd.t380" 366 32208,908
device msubckt nfet_03v3 50972 242 50973 243  "vss.t380" "swmatrix_Tgate_1.gated_control" 112 0 "BUS[9].t21" 800 41600,904 "pin.t209" 800 41600,904
device msubckt nfet_05v0 96 1562 97 1563  "vss.t383" "phi_1.t3" 240 0 "a_8_1562#" 158 13904,492 "vss.t384" 158 10520,298
device msubckt pfet_05v0 45220 2046 45221 2047  "vdd.t17" "a_44672_2122#" 200 0 "vdd.t18" 276 14352,380 "a_45016_2002#" 276 24288,728
device msubckt pfet_03v3 21196 243 21197 244  "vdd.t322" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 112 0 "BUS[4].t15" 800 104000,1860 "pin.t142" 800 41600,904
device msubckt pfet_03v3 47436 243 47437 244  "vdd.t14" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 112 0 "BUS[8].t1" 800 41600,904 "pin.t7" 800 41600,904
device msubckt nfet_05v0 26928 1539 26929 1540  "vss.t304" "a_25952_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 264 23232,704 "vss.t305" 264 23232,704
device msubckt pfet_03v3 59276 243 59277 244  "vdd.t327" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 112 0 "BUS[10].t16" 800 41600,904 "pin.t147" 800 41600,904
device msubckt nfet_05v0 33168 1539 33169 1540  "vss.t255" "a_32192_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 264 23232,704 "vss.t256" 264 23232,704
device msubckt pfet_05v0 29761 2043 29762 2044  "vdd.t156" "ShiftReg_row_10_2$1_0.Q[5]" 200 0 "vdd.t157" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 329 17108,433
device msubckt pfet_03v3 14956 243 14957 244  "vdd.t114" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 112 0 "BUS[3].t21" 800 104000,1860 "pin.t53" 800 41600,904
device msubckt pfet_05v0 28520 2122 28521 2123  "vdd.t62" "a_27900_1580#" 200 0 "a_28416_2122#" 200 10400,304 "a_28620_2122#" 200 17040,416
device msubckt nfet_05v0 34780 1577 34781 1578  "vss.t158" "a_33672_1562#" 240 0 "a_34656_2122#" 140 7280,244 "a_34900_1577#" 140 10520,298
device msubckt nfet_05v0 58720 1562 58721 1563  "vss.t104" "phi_2.t1" 240 0 "a_58632_1562#" 158 13904,492 "vss.t105" 158 10520,298
device msubckt pfet_03v3 35116 243 35117 244  "vdd.t349" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 112 0 "pin.t152" 800 41600,904 "BUS[6].t15" 800 41600,904
device msubckt nfet_05v0 46500 1580 46501 1581  "vss.t317" "a_46152_1562#" 240 0 "vss.t318" 140 10520,298 "a_46620_1580#" 140 12320,456
device msubckt nfet_05v0 48481 1539 48482 1540  "vss.t321" "ShiftReg_row_10_2$1_0.Q[8]" 240 0 "vss.t322" 264 23232,704 "a_48601_1539#" 264 8448,328
device msubckt pfet_03v3 3664 243 3665 244  "vdd.t226" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t4" 112 0 "BUS[1].t6" 800 41600,904 "pin.t86" 800 41600,904
device msubckt nfet_05v0 56480 817 56481 818  "vss.t72" "swmatrix_Tgate_2.gated_control" 240 0 "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t0" 264 23232,704 "vss.t73" 264 23232,704
device msubckt pfet_05v0 116 2043 117 2044  "vdd.t496" "phi_1.t2" 200 0 "a_8_1562#" 276 24288,728 "vdd.t497" 276 19040,436
device msubckt nfet_05v0 47520 1577 47521 1578  "vss.t219" "a_47480_2002#" 240 0 "a_47380_1577#" 158 10520,298 "vss.t220" 158 8216,262
device msubckt nfet_05v0 55280 1539 55281 1540  "vss.t140" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 240 0 "vss.t141" 264 23232,704 "swmatrix_Tgate_1.gated_control" 264 23232,704
device msubckt pfet_05v0 61540 2043 61541 2044  "vdd.t410" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 200 0 "vdd.t411" 366 32208,908 "swmatrix_Tgate_2.gated_control" 366 32208,908
device msubckt pfet_05v0 7780 2046 7781 2047  "vdd.t240" "a_7232_2122#" 200 0 "vdd.t241" 276 14352,380 "a_7576_2002#" 276 24288,728
device msubckt pfet_05v0 12596 2043 12597 2044  "vdd.t494" "phi_1.t1" 200 0 "a_12488_1562#" 276 24288,728 "vdd.t495" 276 19040,436
device msubckt pfet_03v3 10956 243 10957 244  "vdd.t195" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 112 0 "BUS[2].t15" 800 41600,904 "pin.t77" 800 41600,904
device msubckt pfet_03v3 3184 243 3185 244  "vdd.t225" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 112 0 "pin.t85" 800 41600,904 "BUS[1].t5" 800 41600,904
device msubckt pfet_03v3 22796 243 22797 244  "vdd.t356" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 112 0 "BUS[4].t16" 800 41600,904 "pin.t159" 800 41600,904
device msubckt pfet_05v0 24100 2043 24101 2044  "vdd.t111" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 200 0 "vdd.t112" 366 32208,908 "swmatrix_Tgate_7.gated_control" 366 32208,908
device msubckt pfet_05v0 19816 2122 19817 2123  "vdd.t110" "a_19196_1580#" 200 0 "a_19712_2122#" 200 10400,304 "a_19916_2122#" 200 17040,416
device msubckt pfet_05v0 56536 2119 56537 2120  "vdd.t474" "a_56168_1562#" 200 0 "vdd.t475" 200 19040,436 "a_56636_1580#" 200 17600,576
device msubckt pfet_05v0 26056 2122 26057 2123  "vdd.t391" "a_25436_1580#" 200 0 "a_25952_2122#" 200 10400,304 "a_26156_2122#" 200 17040,416
device msubckt pfet_05v0 5005 2043 5006 2044  "vdd.t21" "enable.t1" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 329 17108,433 "vdd.t22" 329 28952,834
device msubckt nfet_05v0 56256 1562 56257 1563  "vss.t314" "phi_1.t0" 240 0 "a_56168_1562#" 158 13904,492 "vss.t315" 158 10520,298
device msubckt pfet_03v3 10476 243 10477 244  "vdd.t507" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 112 0 "pin.t220" 800 41600,904 "BUS[2].t16" 800 41600,904
device msubckt pfet_05v0 53720 2046 53721 2047  "vdd.t57" "a_53720_2002#" 200 0 "a_53580_2122#" 276 17040,416 "vdd.t58" 276 14352,380
device msubckt pfet_05v0 19464 2122 19465 2123  "vdd.t511" "ShiftReg_row_10_2$1_0.Q[3]" 200 0 "vdd.t512" 200 17600,576 "a_19564_2122#" 200 4800,248
device msubckt pfet_05v0 13372 2122 13373 2123  "vdd.t61" "a_12488_1562#" 200 0 "a_13324_2122#" 200 4800,248 "a_13472_2122#" 200 10400,304
device msubckt nfet_05v0 44036 1580 44037 1581  "vss.t109" "a_43688_1562#" 240 0 "vss.t110" 140 10520,298 "a_44156_1580#" 140 12320,456
device msubckt pfet_03v3 48556 243 48557 244  "vdd.t13" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t3" 112 0 "pin.t6" 800 41600,904 "BUS[8].t0" 800 41600,904
device msubckt nfet_05v0 11225 1539 11226 1540  "vss.t13" "enable.t0" 240 0 "a_11161_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 264 23232,704
device msubckt nfet_05v0 38816 1577 38817 1578  "vss.t251" "a_38776_2002#" 240 0 "a_38676_1577#" 158 10520,298 "vss.t252" 158 8216,262
device msubckt pfet_05v0 4432 2043 4433 2044  "vdd.t271" "a_3456_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[1]" 366 32208,908 "vdd.t272" 366 32208,908
device msubckt nfet_05v0 45056 1577 45057 1578  "vss.t187" "a_45016_2002#" 240 0 "a_44916_1577#" 158 10520,298 "vss.t188" 158 8216,262
device msubckt nfet_03v3 57212 242 57213 243  "vss.t74" "swmatrix_Tgate_2.gated_control" 112 0 "BUS[10].t5" 800 41600,904 "pin.t46" 800 41600,904
device msubckt pfet_05v0 25280 211 25281 212  "vdd.t150" "swmatrix_Tgate_5.gated_control" 200 0 "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t1" 366 32208,908 "vdd.t151" 366 32208,908
device msubckt nfet_05v0 4801 1539 4802 1540  "vss.t329" "ShiftReg_row_10_2$1_0.Q[1]" 240 0 "vss.t330" 264 23232,704 "a_4921_1539#" 264 8448,328
device msubckt pfet_03v3 36236 243 36237 244  "vdd.t493" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 112 0 "BUS[6].t16" 800 41600,904 "pin.t212" 800 104000,1860
device msubckt pfet_03v3 48076 243 48077 244  "vdd.t525" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 112 0 "BUS[8].t22" 800 41600,904 "pin.t229" 800 41600,904
device msubckt pfet_05v0 40020 2043 40021 2044  "vdd.t145" "phi_2.t0" 200 0 "a_39912_1562#" 276 24288,728 "vdd.t146" 276 19040,436
device msubckt pfet_03v3 4784 243 4785 244  "vdd.t228" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 112 0 "pin.t88" 800 41600,904 "BUS[1].t8" 800 41600,904
device msubckt pfet_03v3 15596 243 15597 244  "vdd.t113" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 112 0 "BUS[3].t22" 800 41600,904 "pin.t52" 800 41600,904
device msubckt nfet_05v0 6596 1580 6597 1581  "vss.t249" "a_6248_1562#" 240 0 "vss.t250" 140 10520,298 "a_6716_1580#" 140 12320,456
device msubckt nfet_03v3 1600 242 1601 243  "vss.t342" "swmatrix_Tgate_9.gated_control" 112 0 "BUS[1].t17" 800 41600,904 "pin.t194" 800 97600,1844
device msubckt nfet_05v0 53500 1577 53501 1578  "vss.t206" "a_52392_1562#" 240 0 "a_53376_2122#" 140 7280,244 "a_53620_1577#" 140 10520,298
device msubckt nfet_03v3 44892 242 44893 243  "vss.t22" "swmatrix_Tgate_3.gated_control" 112 0 "pin.t15" 800 41600,904 "BUS[8].t7" 800 41600,904
device msubckt nfet_05v0 34388 1577 34389 1578  "vss.t288" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D" 240 0 "vss.t289" 140 12320,456 "a_34508_1577#" 140 3360,188
device msubckt nfet_05v0 26560 1577 26561 1578  "vss.t306" "a_25952_2122#" 240 0 "vss.t307" 158 8216,262 "a_26296_2002#" 158 13904,492
device msubckt pfet_05v0 51256 2046 51257 2047  "vdd.t70" "a_51256_2002#" 200 0 "a_51116_2122#" 276 17040,416 "vdd.t71" 276 14352,380
device msubckt pfet_05v0 49060 2043 49061 2044  "vdd.t427" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I" 200 0 "vdd.t428" 366 32208,908 "swmatrix_Tgate_3.gated_control" 366 32208,908
device msubckt pfet_03v3 29516 243 29517 244  "vdd.t88" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN.t2" 112 0 "pin.t25" 800 41600,904 "BUS[5].t16" 800 41600,904
