

================================================================
== Vitis HLS Report for 'FIR8_Pipeline_SHIFTER_LOOP'
================================================================
* Date:           Sat Oct 18 17:03:32 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        FIR8
* Solution:       hls_component (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a100t-csg324-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  1.00 us|  4.570 ns|     0.27 us|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       10|       10|  10.000 us|  10.000 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SHIFTER_LOOP  |        8|        8|         2|          1|          1|     8|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.57>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [c_untimed/FIR8.cpp:51]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %x"   --->   Operation 6 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.32ns)   --->   "%store_ln51 = store i4 7, i4 %i" [c_untimed/FIR8.cpp:51]   --->   Operation 7 'store' 'store_ln51' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [c_untimed/FIR8.cpp:51]   --->   Operation 9 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [c_untimed/FIR8.cpp:51]   --->   Operation 10 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %tmp, void %for.body.split, void %for.inc16.preheader.exitStub" [c_untimed/FIR8.cpp:51]   --->   Operation 11 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i4 %i_1" [c_untimed/FIR8.cpp:51]   --->   Operation 12 'trunc' 'trunc_ln51' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.49ns)   --->   "%icmp_ln53 = icmp_eq  i4 %i_1, i4 0" [c_untimed/FIR8.cpp:53]   --->   Operation 13 'icmp' 'icmp_ln53' <Predicate = (!tmp)> <Delay = 1.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %if.else, void %if.then" [c_untimed/FIR8.cpp:53]   --->   Operation 14 'br' 'br_ln53' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.34ns)   --->   "%add_ln56 = add i3 %trunc_ln51, i3 7" [c_untimed/FIR8.cpp:56]   --->   Operation 15 'add' 'add_ln56' <Predicate = (!tmp & !icmp_ln53)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i3 %add_ln56" [c_untimed/FIR8.cpp:56]   --->   Operation 16 'zext' 'zext_ln56' <Predicate = (!tmp & !icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr i8 %shift_reg, i64 0, i64 %zext_ln56" [c_untimed/FIR8.cpp:56]   --->   Operation 17 'getelementptr' 'shift_reg_addr' <Predicate = (!tmp & !icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.75ns)   --->   "%shift_reg_load = load i3 %shift_reg_addr" [c_untimed/FIR8.cpp:56]   --->   Operation 18 'load' 'shift_reg_load' <Predicate = (!tmp & !icmp_ln53)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln54 = store i8 %x_read, i8 0" [c_untimed/FIR8.cpp:54]   --->   Operation 19 'store' 'store_ln54' <Predicate = (!tmp & icmp_ln53)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc" [c_untimed/FIR8.cpp:54]   --->   Operation 20 'br' 'br_ln54' <Predicate = (!tmp & icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.49ns)   --->   "%add_ln51 = add i4 %i_1, i4 15" [c_untimed/FIR8.cpp:51]   --->   Operation 21 'add' 'add_ln51' <Predicate = (!tmp)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.32ns)   --->   "%store_ln51 = store i4 %add_ln51, i4 %i" [c_untimed/FIR8.cpp:51]   --->   Operation 22 'store' 'store_ln51' <Predicate = (!tmp)> <Delay = 1.32>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.body" [c_untimed/FIR8.cpp:51]   --->   Operation 23 'br' 'br_ln51' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.32ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 1.32>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i4 %i_1" [c_untimed/FIR8.cpp:51]   --->   Operation 24 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln51 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [c_untimed/FIR8.cpp:51]   --->   Operation 25 'specpipeline' 'specpipeline_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [c_untimed/FIR8.cpp:51]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [c_untimed/FIR8.cpp:51]   --->   Operation 27 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] ( I:1.75ns O:1.75ns )   --->   "%shift_reg_load = load i3 %shift_reg_addr" [c_untimed/FIR8.cpp:56]   --->   Operation 28 'load' 'shift_reg_load' <Predicate = (!icmp_ln53)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr i8 %shift_reg, i64 0, i64 %zext_ln51" [c_untimed/FIR8.cpp:56]   --->   Operation 29 'getelementptr' 'shift_reg_addr_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln56 = store i8 %shift_reg_load, i3 %shift_reg_addr_1" [c_untimed/FIR8.cpp:56]   --->   Operation 30 'store' 'store_ln56' <Predicate = (!icmp_ln53)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 1000.000ns, clock uncertainty: 270.000ns.

 <State 1>: 4.570ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln51', c_untimed/FIR8.cpp:51) of constant 7 on local variable 'i', c_untimed/FIR8.cpp:51 [5]  (1.324 ns)
	'load' operation 4 bit ('i', c_untimed/FIR8.cpp:51) on local variable 'i', c_untimed/FIR8.cpp:51 [8]  (0.000 ns)
	'add' operation 3 bit ('add_ln56', c_untimed/FIR8.cpp:56) [20]  (1.347 ns)
	'getelementptr' operation 3 bit ('shift_reg_addr', c_untimed/FIR8.cpp:56) [22]  (0.000 ns)
	'load' operation 8 bit ('shift_reg_load', c_untimed/FIR8.cpp:56) on array 'shift_reg' [23]  (1.755 ns)
	blocking operation 0.1445 ns on control path)

 <State 2>: 3.510ns
The critical path consists of the following:
	'load' operation 8 bit ('shift_reg_load', c_untimed/FIR8.cpp:56) on array 'shift_reg' [23]  (1.755 ns)
	'store' operation 0 bit ('store_ln56', c_untimed/FIR8.cpp:56) of variable 'shift_reg_load', c_untimed/FIR8.cpp:56 on array 'shift_reg' [25]  (1.755 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
