WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1254161 cumulative IPC: 3.987 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1254161 cumulative IPC: 3.987 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 4366641 heartbeat IPC: 2.29 cumulative IPC: 1.606 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 10496821 heartbeat IPC: 1.631 cumulative IPC: 1.623 (Simulation time: 00 hr 03 min 00 sec)
Simulation finished CPU 0 instructions: 20000002 cycles: 12295134 cumulative IPC: 1.627 (Simulation time: 00 hr 03 min 50 sec)
Simulation complete CPU 0 instructions: 20000002 cycles: 12295134 cumulative IPC: 1.627 (Simulation time: 00 hr 03 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/657.xz_s-4994B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.627 instructions: 20000002 cycles: 12295134
CPU 0 Branch Prediction Accuracy: 86.27% MPKI: 14.41 Average ROB Occupancy at Mispredict: 26.26
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00025
BRANCH_INDIRECT: 0.0016
BRANCH_CONDITIONAL: 14.4
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0001

LLC TOTAL        ACCESS:       3343 HIT:          0 MISS:       3343
LLC LOAD         ACCESS:       1020 HIT:          0 MISS:       1020
LLC RFO          ACCESS:       2315 HIT:          0 MISS:       2315
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:          8 HIT:          0 MISS:          8
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 90.27 cycles
cpu0_DTLB TOTAL        ACCESS:    2726785 HIT:    2726445 MISS:        340
cpu0_DTLB LOAD         ACCESS:    2726785 HIT:    2726445 MISS:        340
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 38.69 cycles
cpu0_ITLB TOTAL        ACCESS:     152134 HIT:     152134 MISS:          0
cpu0_ITLB LOAD         ACCESS:     152134 HIT:     152134 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3240091 HIT:    3208606 MISS:      31485
cpu0_L1D LOAD         ACCESS:    1995711 HIT:    1986668 MISS:       9043
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1244320 HIT:    1221915 MISS:      22405
cpu0_L1D TRANSLATION  ACCESS:         60 HIT:         23 MISS:         37
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 12.59 cycles
cpu0_L1I TOTAL        ACCESS:     175465 HIT:     175458 MISS:          7
cpu0_L1I LOAD         ACCESS:     175465 HIT:     175458 MISS:          7
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 169.7 cycles
cpu0_L2C TOTAL        ACCESS:      10526 HIT:       7183 MISS:       3343
cpu0_L2C LOAD         ACCESS:       3007 HIT:       1987 MISS:       1020
cpu0_L2C RFO          ACCESS:       3202 HIT:        887 MISS:       2315
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       4280 HIT:       4280 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         37 HIT:         29 MISS:          8
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 111.3 cycles
cpu0_STLB TOTAL        ACCESS:         72 HIT:         12 MISS:         60
cpu0_STLB LOAD         ACCESS:         72 HIT:         12 MISS:         60
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 238.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3051
  ROW_BUFFER_MISS:        292
 AVG DBUS CONGESTED CYCLE: 3.92
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
