Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/programs/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 095c8d3c439046dbb122b624bb01b658 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Rom_16x8_tb_behav xil_defaultlib.Rom_16x8_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ROM_16x8 [rom_16x8_default]
Compiling architecture behavioral of entity xil_defaultlib.rom_16x8_tb
Built simulation snapshot Rom_16x8_tb_behav
