
---------- Begin Simulation Statistics ----------
final_tick                               1844662138353                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 587658                       # Simulator instruction rate (inst/s)
host_mem_usage                                8640716                       # Number of bytes of host memory used
host_op_rate                                  1102175                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3195.37                       # Real time elapsed on the host
host_tick_rate                              577292372                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1877783419                       # Number of instructions simulated
sim_ops                                    3521856513                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.844662                       # Number of seconds simulated
sim_ticks                                1844662138353                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5539525941                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5539525941                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                        189155546                       # Number of branches fetched
system.cpu1.committedInsts                  877783418                       # Number of instructions committed
system.cpu1.committedOps                   1621853461                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  209882053                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                          355                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  138682572                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         2049                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1242939070                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          123                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5539525940                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5539525940                       # Number of busy cycles
system.cpu1.num_cc_register_reads           967875539                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          485625036                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    154010145                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              19152262                       # Number of float alu accesses
system.cpu1.num_fp_insts                     19152262                       # number of float instructions
system.cpu1.num_fp_register_reads            17248324                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           12208972                       # number of times the floating registers were written
system.cpu1.num_func_calls                   14289786                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1602720373                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1602720373                       # number of integer instructions
system.cpu1.num_int_register_reads         3183578946                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1280586394                       # number of times the integer registers were written
system.cpu1.num_load_insts                  209882001                       # Number of load instructions
system.cpu1.num_mem_refs                    348564568                       # number of memory refs
system.cpu1.num_store_insts                 138682567                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             12169232      0.75%      0.75% # Class of executed instruction
system.cpu1.op_class::IntAlu               1247896129     76.94%     77.69% # Class of executed instruction
system.cpu1.op_class::IntMult                 2173707      0.13%     77.83% # Class of executed instruction
system.cpu1.op_class::IntDiv                  3746169      0.23%     78.06% # Class of executed instruction
system.cpu1.op_class::FloatAdd                2969514      0.18%     78.24% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     78.24% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     78.24% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     78.24% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     78.24% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     78.24% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     78.24% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     78.24% # Class of executed instruction
system.cpu1.op_class::SimdAdd                     758      0.00%     78.24% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     78.24% # Class of executed instruction
system.cpu1.op_class::SimdAlu                  993587      0.06%     78.30% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      12      0.00%     78.30% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  415502      0.03%     78.33% # Class of executed instruction
system.cpu1.op_class::SimdMisc                2439586      0.15%     78.48% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     78.48% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     78.48% # Class of executed instruction
system.cpu1.op_class::SimdShift                   233      0.00%     78.48% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     78.48% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     78.48% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     78.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd             259558      0.02%     78.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  1      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt              38448      0.00%     78.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv              31184      0.00%     78.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     78.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult            154505      0.01%     78.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     78.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt               768      0.00%     78.51% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     78.51% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     78.51% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     78.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     78.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     78.51% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     78.51% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     78.51% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     78.51% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     78.51% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     78.51% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     78.51% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     78.51% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     78.51% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     78.51% # Class of executed instruction
system.cpu1.op_class::MemRead               206093339     12.71%     91.22% # Class of executed instruction
system.cpu1.op_class::MemWrite              132166607      8.15%     99.36% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            3788662      0.23%     99.60% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           6515960      0.40%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1621853461                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  569                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5888678                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12040416                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     93640200                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1532                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    187281341                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1532                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6057970                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        88315                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5800363                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93768                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93768                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6057970                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18192154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     18192154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18192154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    399363392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    399363392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               399363392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6151738                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6151738    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6151738                       # Request fanout histogram
system.membus.reqLayer4.occupancy         20469683879                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        32925675689                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     37744551                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37744551                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     37744551                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37744551                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 83321.304636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 83321.304636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 83321.304636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 83321.304636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37442853                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37442853                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37442853                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37442853                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 82655.304636                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 82655.304636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 82655.304636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 82655.304636                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     37744551                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37744551                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 83321.304636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 83321.304636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37442853                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37442853                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 82655.304636                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 82655.304636                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.409909                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.409909                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801582                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801582                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 587557176345                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 587557176345                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 587557176345                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 587557176345                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 46993.216787                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46993.216787                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 46993.216787                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46993.216787                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2120                       # number of writebacks
system.cpu0.dcache.writebacks::total             2120                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 579230164359                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 579230164359                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 579230164359                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 579230164359                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 46327.216787                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46327.216787                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 46327.216787                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46327.216787                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 587516344218                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 587516344218                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 46994.006549                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46994.006549                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 579190050846                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 579190050846                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 46328.006549                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46328.006549                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     40832127                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     40832127                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37842.564411                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37842.564411                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     40113513                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     40113513                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37176.564411                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37176.564411                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1242761517                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1242761517                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1242761517                       # number of overall hits
system.cpu1.icache.overall_hits::total     1242761517                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       177553                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        177553                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       177553                       # number of overall misses
system.cpu1.icache.overall_misses::total       177553                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1886400711                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1886400711                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1886400711                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1886400711                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1242939070                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1242939070                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1242939070                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1242939070                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000143                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000143                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000143                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000143                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 10624.437272                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 10624.437272                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 10624.437272                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 10624.437272                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       177041                       # number of writebacks
system.cpu1.icache.writebacks::total           177041                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       177553                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       177553                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       177553                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       177553                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1768150413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1768150413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1768150413                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1768150413                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000143                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000143                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000143                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000143                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst  9958.437272                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  9958.437272                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst  9958.437272                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  9958.437272                       # average overall mshr miss latency
system.cpu1.icache.replacements                177041                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1242761517                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1242761517                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       177553                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       177553                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1886400711                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1886400711                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1242939070                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1242939070                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 10624.437272                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 10624.437272                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       177553                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       177553                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1768150413                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1768150413                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000143                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000143                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst  9958.437272                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  9958.437272                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.985033                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1242939070                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           177553                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7000.383378                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.985033                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999971                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          506                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       9943690113                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      9943690113                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    267604511                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       267604511                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    267604511                       # number of overall hits
system.cpu1.dcache.overall_hits::total      267604511                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     80960114                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      80960114                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     80960114                       # number of overall misses
system.cpu1.dcache.overall_misses::total     80960114                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 836871986970                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 836871986970                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 836871986970                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 836871986970                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    348564625                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    348564625                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    348564625                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    348564625                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.232267                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.232267                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.232267                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.232267                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 10336.842991                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10336.842991                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 10336.842991                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10336.842991                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     49265566                       # number of writebacks
system.cpu1.dcache.writebacks::total         49265566                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     80960114                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     80960114                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     80960114                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     80960114                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 782952551046                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 782952551046                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 782952551046                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 782952551046                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.232267                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.232267                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.232267                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.232267                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data  9670.842991                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  9670.842991                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data  9670.842991                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  9670.842991                       # average overall mshr miss latency
system.cpu1.dcache.replacements              80960106                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    150750433                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      150750433                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     59131620                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     59131620                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 611854570296                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 611854570296                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    209882053                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    209882053                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.281737                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.281737                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 10347.333124                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 10347.333124                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     59131620                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     59131620                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 572472911376                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 572472911376                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.281737                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.281737                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data  9681.333124                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9681.333124                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    116854078                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     116854078                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     21828494                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     21828494                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 225017416674                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 225017416674                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    138682572                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    138682572                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.157399                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.157399                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 10308.426073                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 10308.426073                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     21828494                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     21828494                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 210479639670                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 210479639670                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.157399                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.157399                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data  9642.426073                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  9642.426073                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          348564625                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         80960114                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.305387                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           170163                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2869477114                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2869477114                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             6456285                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              176024                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            80857093                       # number of demand (read+write) hits
system.l2.demand_hits::total                 87489403                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu0.data            6456285                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             176024                       # number of overall hits
system.l2.overall_hits::.cpu1.data           80857093                       # number of overall hits
system.l2.overall_hits::total                87489403                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6046736                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1529                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            103021                       # number of demand (read+write) misses
system.l2.demand_misses::total                6151738                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              452                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6046736                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1529                       # number of overall misses
system.l2.overall_misses::.cpu1.data           103021                       # number of overall misses
system.l2.overall_misses::total               6151738                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     36974322                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 512810715294                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    125287254                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   8522431704                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     521495408574                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     36974322                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 512810715294                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    125287254                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   8522431704                       # number of overall miss cycles
system.l2.overall_miss_latency::total    521495408574                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          177553                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        80960114                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             93641141                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         177553                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       80960114                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            93641141                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.997792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.483622                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.008612                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.001272                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.065695                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.997792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.483622                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.008612                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.001272                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.065695                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81801.597345                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84807.855890                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81940.650098                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 82725.189078                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84772.044676                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81801.597345                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84807.855890                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81940.650098                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 82725.189078                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84772.044676                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               88315                       # number of writebacks
system.l2.writebacks::total                     88315                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6046736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       103021                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6151738                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6046736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       103021                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6151738                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     33890083                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 471534649133                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    114852054                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   7819222841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 479502614111                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     33890083                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 471534649133                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    114852054                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   7819222841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 479502614111                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.483622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.008612                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.001272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065695                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.483622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.008612                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.001272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.065695                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74978.059735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 77981.682867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75115.797253                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75899.310247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77945.877102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74978.059735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 77981.682867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75115.797253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75899.310247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77945.877102                       # average overall mshr miss latency
system.l2.replacements                        5890096                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     49267686                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         49267686                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     49267686                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     49267686                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       177081                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           177081                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       177081                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       177081                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          114                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           114                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              680                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         21735125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              21735805                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            399                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          93369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               93768                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     32835798                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   7709618997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7742454795                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     21828494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          21829573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.369787                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.004277                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.004295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82295.233083                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82571.506571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82570.330976                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          399                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        93369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          93768                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     30109262                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   7072294133                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7102403395                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.369787                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.004277                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.004295                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75461.809524                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75745.634343                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75744.426617                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        176024                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             176025                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1529                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1981                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     36974322                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    125287254                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    162261576                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       177553                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         178006                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.997792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.008612                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011129                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81801.597345                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81940.650098                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81908.922766                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1529                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1981                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     33890083                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    114852054                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    148742137                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.008612                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011129                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74978.059735                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75115.797253                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75084.370015                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      6455605                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     59121968                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          65577573                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6046337                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         9652                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6055989                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 512777879496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    812812707                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 513590692203                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     59131620                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      71633562                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.483632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.000163                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.084541                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84808.021699                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84211.842831                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84807.071513                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6046337                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         9652                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6055989                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 471504539871                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    746928708                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 472251468579                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.483632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.000163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.084541                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77981.849154                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77385.900124                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77980.899334                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 258800.813515                       # Cycle average of tags in use
system.l2.tags.total_refs                   187281227                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6152240                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.441145                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.675118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       24.669383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    254975.942224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       83.809346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     3698.717445                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.972656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987247                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        29222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       229482                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3002653696                       # Number of tag accesses
system.l2.tags.data_accesses               3002653696                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     386991104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         97856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       6593344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          393711232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        97856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        126784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5652160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5652160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6046736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         103021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6151738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        88315                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88315                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            15682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        209789693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            53048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          3574283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             213432706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        15682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        53048                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            68730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3064062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3064062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3064062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           15682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       209789693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           53048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         3574283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            216496769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     88307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6046732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1529.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    102168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020608049672                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4910                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4910                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12863735                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              83397                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6151738                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88315                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6151738                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88315                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    857                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            192284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            192350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            192333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            192235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            192293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            191718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            191629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            192217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            192298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            192459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           192162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           192367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           192379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           192276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           192310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           192299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           192055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           192374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           191957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           192426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           192617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           192455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           192303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           191914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           192083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           191798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           192420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           192358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           191878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           192202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           191875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           192557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16             2773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17             2749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18             2754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19             2725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20             2763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21             2790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22             2755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23             2767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24             2763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25             2720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26             2758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27             2750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28             2785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29             2753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30             2748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31             2718                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 130701759976                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20494735492                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            238292970428                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21249.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38741.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6151738                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88315                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6126265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   4910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6239125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      6239125    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6239125                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1252.484318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    719.709971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3927.670352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095         4551     92.69%     92.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191          357      7.27%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::258048-262143            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4910                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.972301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.970662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.233754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               68      1.38%      1.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4842     98.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4910                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              393656384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   54848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5647616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               393711232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5652160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       213.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    213.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1844661786039                       # Total gap between requests
system.mem_ctrls.avgGap                     295616.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    386990848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        97856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      6538752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5647616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15682.004524594548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 209789554.387191683054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 53048.196721471380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 3544688.137762778439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3061599.131124604493                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6046736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1529                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       103021                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        88315                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16180566                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 234430102500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     54856529                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   3791830833                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 99720907029905                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35797.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38769.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35877.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     36806.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 1129150280.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         4864228609.968886                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         8587234353.742451                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        8435170949.482690                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       103965956.976001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     160127076089.229004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     84401653533.033463                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     543830590811.865662                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       810349920304.070312                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        439.294494                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1619443837500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  82923750000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 142294550853                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         4864913176.032688                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8588442876.140091                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        8436095307.591558                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       104206580.688001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     160127076089.229004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     84405657728.710709                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     543827826494.033752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       810354218252.189941                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        439.296824                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1619434869822                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  82923750000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 142303518531                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1844662138353                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          71811568                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     49356001                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       177081                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        49997214                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         21829573                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        21829573                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        178006                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     71633562                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       532147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    242880334                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             280922482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800329024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     22694016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8334443520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9157498112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5890096                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5652160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         99531237                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000015                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003923                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               99529705    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1532      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           99531237                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        95294901375                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       80879183434                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         177376111                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12521260515                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            453875                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
