{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1422998915380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422998915380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 03 15:28:34 2015 " "Processing started: Tue Feb 03 15:28:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1422998915380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1422998915380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_adder -c full_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off full_adder -c full_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1422998915380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1422998915848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 4 4 " "Found 4 design units, including 4 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/simulation_hw_01/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422998915942 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit_sub_add " "Found entity 2: four_bit_sub_add" {  } { { "full_adder.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/simulation_hw_01/full_adder.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422998915942 ""} { "Info" "ISGN_ENTITY_NAME" "3 fullsubadd " "Found entity 3: fullsubadd" {  } { { "full_adder.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/simulation_hw_01/full_adder.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422998915942 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2_1 " "Found entity 4: mux2_1" {  } { { "full_adder.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/simulation_hw_01/full_adder.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422998915942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422998915942 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "full_adder " "Elaborating entity \"full_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1422998915988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_sub_add four_bit_sub_add:C0 " "Elaborating entity \"four_bit_sub_add\" for hierarchy \"four_bit_sub_add:C0\"" {  } { { "full_adder.v" "C0" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/simulation_hw_01/full_adder.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422998916004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullsubadd four_bit_sub_add:C0\|fullsubadd:C0 " "Elaborating entity \"fullsubadd\" for hierarchy \"four_bit_sub_add:C0\|fullsubadd:C0\"" {  } { { "full_adder.v" "C0" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/simulation_hw_01/full_adder.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422998916020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 four_bit_sub_add:C0\|fullsubadd:C0\|mux2_1:C1 " "Elaborating entity \"mux2_1\" for hierarchy \"four_bit_sub_add:C0\|fullsubadd:C0\|mux2_1:C1\"" {  } { { "full_adder.v" "C1" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/simulation_hw_01/full_adder.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422998916035 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1422998917143 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1422998917548 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422998917548 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "full_adder.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/simulation_hw_01/full_adder.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422998917736 "|full_adder|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[7\] " "No output dependent on input pin \"A\[7\]\"" {  } { { "full_adder.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/simulation_hw_01/full_adder.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422998917736 "|full_adder|A[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1422998917736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1422998917736 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1422998917736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1422998917736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1422998917736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1422998917782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 03 15:28:37 2015 " "Processing ended: Tue Feb 03 15:28:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1422998917782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1422998917782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1422998917782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1422998917782 ""}
