
Anemometr_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aecc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006d0  0800afe0  0800afe0  0001afe0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b6b0  0800b6b0  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800b6b0  0800b6b0  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b6b0  0800b6b0  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b6b0  0800b6b0  0001b6b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b6b4  0800b6b4  0001b6b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800b6b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bc0  200001e0  0800b898  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000da0  0800b898  00020da0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016fe5  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003031  00000000  00000000  000371ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013a8  00000000  00000000  0003a220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012b8  00000000  00000000  0003b5c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ab89  00000000  00000000  0003c880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000164ab  00000000  00000000  00057409  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009604f  00000000  00000000  0006d8b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00103903  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000689c  00000000  00000000  00103958  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800afc4 	.word	0x0800afc4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	0800afc4 	.word	0x0800afc4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_f2iz>:
 8001030:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001034:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001038:	d30f      	bcc.n	800105a <__aeabi_f2iz+0x2a>
 800103a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800103e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001042:	d90d      	bls.n	8001060 <__aeabi_f2iz+0x30>
 8001044:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001048:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800104c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001050:	fa23 f002 	lsr.w	r0, r3, r2
 8001054:	bf18      	it	ne
 8001056:	4240      	negne	r0, r0
 8001058:	4770      	bx	lr
 800105a:	f04f 0000 	mov.w	r0, #0
 800105e:	4770      	bx	lr
 8001060:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001064:	d101      	bne.n	800106a <__aeabi_f2iz+0x3a>
 8001066:	0242      	lsls	r2, r0, #9
 8001068:	d105      	bne.n	8001076 <__aeabi_f2iz+0x46>
 800106a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800106e:	bf08      	it	eq
 8001070:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001074:	4770      	bx	lr
 8001076:	f04f 0000 	mov.w	r0, #0
 800107a:	4770      	bx	lr

0800107c <DHCP_time_handler>:
	dhcp_tick_next = DHCP_WAIT_TIME;
	dhcp_retry_count = 0;
}

void DHCP_time_handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
	dhcp_tick_1s++;
 8001080:	4b04      	ldr	r3, [pc, #16]	; (8001094 <DHCP_time_handler+0x18>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	3301      	adds	r3, #1
 8001086:	4a03      	ldr	r2, [pc, #12]	; (8001094 <DHCP_time_handler+0x18>)
 8001088:	6013      	str	r3, [r2, #0]
}
 800108a:	bf00      	nop
 800108c:	46bd      	mov	sp, r7
 800108e:	bc80      	pop	{r7}
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	200001fc 	.word	0x200001fc

08001098 <rwFlash>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void rwFlash(uint8_t rwFlag) {
 8001098:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800109c:	b090      	sub	sp, #64	; 0x40
 800109e:	af02      	add	r7, sp, #8
 80010a0:	4603      	mov	r3, r0
 80010a2:	73fb      	strb	r3, [r7, #15]
	uint32_t pageAdr = 0x800FC00; //.
 80010a4:	4ba9      	ldr	r3, [pc, #676]	; (800134c <rwFlash+0x2b4>)
 80010a6:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t magicKey;
	uint64_t dataForSave;
	magicKey = *(__IO uint32_t*) pageAdr;
 80010a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	633b      	str	r3, [r7, #48]	; 0x30
	if ((magicKey != 0x12349876) || (rwFlag == 1)) { // rwFlag == 1 for wrtite data to flash
 80010ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010b0:	4aa7      	ldr	r2, [pc, #668]	; (8001350 <rwFlash+0x2b8>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d103      	bne.n	80010be <rwFlash+0x26>
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	f040 80dd 	bne.w	8001278 <rwFlash+0x1e0>
		magicKey = 0x12349876;
 80010be:	4ba4      	ldr	r3, [pc, #656]	; (8001350 <rwFlash+0x2b8>)
 80010c0:	633b      	str	r3, [r7, #48]	; 0x30
		if (rwFlag == 0) { // For first initial
 80010c2:	7bfb      	ldrb	r3, [r7, #15]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d117      	bne.n	80010f8 <rwFlash+0x60>
			C_1 = CALIBRATE_START;
 80010c8:	4ba2      	ldr	r3, [pc, #648]	; (8001354 <rwFlash+0x2bc>)
 80010ca:	f649 4240 	movw	r2, #40000	; 0x9c40
 80010ce:	801a      	strh	r2, [r3, #0]
			C_3 = CALIBRATE_START;
 80010d0:	4ba1      	ldr	r3, [pc, #644]	; (8001358 <rwFlash+0x2c0>)
 80010d2:	f649 4240 	movw	r2, #40000	; 0x9c40
 80010d6:	801a      	strh	r2, [r3, #0]
			C_2 = CALIBRATE_START;
 80010d8:	4ba0      	ldr	r3, [pc, #640]	; (800135c <rwFlash+0x2c4>)
 80010da:	f649 4240 	movw	r2, #40000	; 0x9c40
 80010de:	801a      	strh	r2, [r3, #0]
			C_4 = CALIBRATE_START;
 80010e0:	4b9f      	ldr	r3, [pc, #636]	; (8001360 <rwFlash+0x2c8>)
 80010e2:	f649 4240 	movw	r2, #40000	; 0x9c40
 80010e6:	801a      	strh	r2, [r3, #0]
			DX1.f = 1;
 80010e8:	4b9e      	ldr	r3, [pc, #632]	; (8001364 <rwFlash+0x2cc>)
 80010ea:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80010ee:	601a      	str	r2, [r3, #0]
			//DX2.f = 1;
			DY1.f = 1;
 80010f0:	4b9d      	ldr	r3, [pc, #628]	; (8001368 <rwFlash+0x2d0>)
 80010f2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80010f6:	601a      	str	r2, [r3, #0]
			//DY2.f = 1;
		}
		FLASH_EraseInitTypeDef EraseInitStruct;
		uint32_t PAGEError = 0;
 80010f8:	2300      	movs	r3, #0
 80010fa:	617b      	str	r3, [r7, #20]
		EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 80010fc:	2300      	movs	r3, #0
 80010fe:	61bb      	str	r3, [r7, #24]
		EraseInitStruct.PageAddress = pageAdr; //
 8001100:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001102:	623b      	str	r3, [r7, #32]
		EraseInitStruct.NbPages     = 1;
 8001104:	2301      	movs	r3, #1
 8001106:	627b      	str	r3, [r7, #36]	; 0x24

		flash_ok = HAL_ERROR;
 8001108:	4b98      	ldr	r3, [pc, #608]	; (800136c <rwFlash+0x2d4>)
 800110a:	2201      	movs	r2, #1
 800110c:	701a      	strb	r2, [r3, #0]
		// Unlock flash
		while(flash_ok != HAL_OK) {
 800110e:	e005      	b.n	800111c <rwFlash+0x84>
		  flash_ok = HAL_FLASH_Unlock();
 8001110:	f002 fd8a 	bl	8003c28 <HAL_FLASH_Unlock>
 8001114:	4603      	mov	r3, r0
 8001116:	461a      	mov	r2, r3
 8001118:	4b94      	ldr	r3, [pc, #592]	; (800136c <rwFlash+0x2d4>)
 800111a:	701a      	strb	r2, [r3, #0]
		while(flash_ok != HAL_OK) {
 800111c:	4b93      	ldr	r3, [pc, #588]	; (800136c <rwFlash+0x2d4>)
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d1f5      	bne.n	8001110 <rwFlash+0x78>
		}
		if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) == HAL_OK) {
 8001124:	f107 0214 	add.w	r2, r7, #20
 8001128:	f107 0318 	add.w	r3, r7, #24
 800112c:	4611      	mov	r1, r2
 800112e:	4618      	mov	r0, r3
 8001130:	f002 fe62 	bl	8003df8 <HAL_FLASHEx_Erase>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	f040 808f 	bne.w	800125a <rwFlash+0x1c2>
			dataForSave = (uint64_t) magicKey;
 800113c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800113e:	461a      	mov	r2, r3
 8001140:	f04f 0300 	mov.w	r3, #0
 8001144:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			flash_ok = HAL_ERROR;
 8001148:	4b88      	ldr	r3, [pc, #544]	; (800136c <rwFlash+0x2d4>)
 800114a:	2201      	movs	r2, #1
 800114c:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 800114e:	e009      	b.n	8001164 <rwFlash+0xcc>
				flash_ok = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, pageAdr, dataForSave); // Write  magic key
 8001150:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001154:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001156:	2003      	movs	r0, #3
 8001158:	f002 fcf6 	bl	8003b48 <HAL_FLASH_Program>
 800115c:	4603      	mov	r3, r0
 800115e:	461a      	mov	r2, r3
 8001160:	4b82      	ldr	r3, [pc, #520]	; (800136c <rwFlash+0x2d4>)
 8001162:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 8001164:	4b81      	ldr	r3, [pc, #516]	; (800136c <rwFlash+0x2d4>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d1f1      	bne.n	8001150 <rwFlash+0xb8>
			}
			dataForSave = (uint64_t) (C_1 | ((uint64_t) C_2 << 16) | ((uint64_t) C_3 << 32) | ((uint64_t) C_4 << 48));
 800116c:	4b79      	ldr	r3, [pc, #484]	; (8001354 <rwFlash+0x2bc>)
 800116e:	881b      	ldrh	r3, [r3, #0]
 8001170:	b29a      	uxth	r2, r3
 8001172:	f04f 0300 	mov.w	r3, #0
 8001176:	4979      	ldr	r1, [pc, #484]	; (800135c <rwFlash+0x2c4>)
 8001178:	8809      	ldrh	r1, [r1, #0]
 800117a:	b288      	uxth	r0, r1
 800117c:	f04f 0100 	mov.w	r1, #0
 8001180:	ea4f 4b10 	mov.w	fp, r0, lsr #16
 8001184:	ea4f 4a00 	mov.w	sl, r0, lsl #16
 8001188:	ea42 080a 	orr.w	r8, r2, sl
 800118c:	ea43 090b 	orr.w	r9, r3, fp
 8001190:	4b71      	ldr	r3, [pc, #452]	; (8001358 <rwFlash+0x2c0>)
 8001192:	881b      	ldrh	r3, [r3, #0]
 8001194:	b298      	uxth	r0, r3
 8001196:	f04f 0100 	mov.w	r1, #0
 800119a:	f04f 0200 	mov.w	r2, #0
 800119e:	f04f 0300 	mov.w	r3, #0
 80011a2:	0003      	movs	r3, r0
 80011a4:	2200      	movs	r2, #0
 80011a6:	ea48 0402 	orr.w	r4, r8, r2
 80011aa:	ea49 0503 	orr.w	r5, r9, r3
 80011ae:	4b6c      	ldr	r3, [pc, #432]	; (8001360 <rwFlash+0x2c8>)
 80011b0:	881b      	ldrh	r3, [r3, #0]
 80011b2:	b298      	uxth	r0, r3
 80011b4:	f04f 0100 	mov.w	r1, #0
 80011b8:	f04f 0200 	mov.w	r2, #0
 80011bc:	f04f 0300 	mov.w	r3, #0
 80011c0:	0403      	lsls	r3, r0, #16
 80011c2:	2200      	movs	r2, #0
 80011c4:	ea44 0102 	orr.w	r1, r4, r2
 80011c8:	6039      	str	r1, [r7, #0]
 80011ca:	432b      	orrs	r3, r5
 80011cc:	607b      	str	r3, [r7, #4]
 80011ce:	e9d7 3400 	ldrd	r3, r4, [r7]
 80011d2:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			flash_ok = HAL_ERROR;
 80011d6:	4b65      	ldr	r3, [pc, #404]	; (800136c <rwFlash+0x2d4>)
 80011d8:	2201      	movs	r2, #1
 80011da:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 80011dc:	e00b      	b.n	80011f6 <rwFlash+0x15e>
				flash_ok = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, pageAdr + 16, dataForSave); // Write C_12 C_34 C_14 C_23
 80011de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011e0:	f103 0110 	add.w	r1, r3, #16
 80011e4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80011e8:	2003      	movs	r0, #3
 80011ea:	f002 fcad 	bl	8003b48 <HAL_FLASH_Program>
 80011ee:	4603      	mov	r3, r0
 80011f0:	461a      	mov	r2, r3
 80011f2:	4b5e      	ldr	r3, [pc, #376]	; (800136c <rwFlash+0x2d4>)
 80011f4:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 80011f6:	4b5d      	ldr	r3, [pc, #372]	; (800136c <rwFlash+0x2d4>)
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d1ef      	bne.n	80011de <rwFlash+0x146>
			}
			flash_ok = HAL_ERROR;
 80011fe:	4b5b      	ldr	r3, [pc, #364]	; (800136c <rwFlash+0x2d4>)
 8001200:	2201      	movs	r2, #1
 8001202:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 8001204:	e00e      	b.n	8001224 <rwFlash+0x18c>
				flash_ok = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, pageAdr + 24, DX1.u); // Write DX1
 8001206:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001208:	f103 0118 	add.w	r1, r3, #24
 800120c:	4b55      	ldr	r3, [pc, #340]	; (8001364 <rwFlash+0x2cc>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	461a      	mov	r2, r3
 8001212:	f04f 0300 	mov.w	r3, #0
 8001216:	2002      	movs	r0, #2
 8001218:	f002 fc96 	bl	8003b48 <HAL_FLASH_Program>
 800121c:	4603      	mov	r3, r0
 800121e:	461a      	mov	r2, r3
 8001220:	4b52      	ldr	r3, [pc, #328]	; (800136c <rwFlash+0x2d4>)
 8001222:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 8001224:	4b51      	ldr	r3, [pc, #324]	; (800136c <rwFlash+0x2d4>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d1ec      	bne.n	8001206 <rwFlash+0x16e>
			}
			//flash_ok = HAL_ERROR;
			//while(flash_ok != HAL_OK){
			//	flash_ok = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, pageAdr + 28, DX2.u); // Write DX2
			//}
			flash_ok = HAL_ERROR;
 800122c:	4b4f      	ldr	r3, [pc, #316]	; (800136c <rwFlash+0x2d4>)
 800122e:	2201      	movs	r2, #1
 8001230:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 8001232:	e00e      	b.n	8001252 <rwFlash+0x1ba>
				flash_ok = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, pageAdr + 32, DY1.u); // Write DY1
 8001234:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001236:	f103 0120 	add.w	r1, r3, #32
 800123a:	4b4b      	ldr	r3, [pc, #300]	; (8001368 <rwFlash+0x2d0>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	461a      	mov	r2, r3
 8001240:	f04f 0300 	mov.w	r3, #0
 8001244:	2002      	movs	r0, #2
 8001246:	f002 fc7f 	bl	8003b48 <HAL_FLASH_Program>
 800124a:	4603      	mov	r3, r0
 800124c:	461a      	mov	r2, r3
 800124e:	4b47      	ldr	r3, [pc, #284]	; (800136c <rwFlash+0x2d4>)
 8001250:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 8001252:	4b46      	ldr	r3, [pc, #280]	; (800136c <rwFlash+0x2d4>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d1ec      	bne.n	8001234 <rwFlash+0x19c>
			//while(flash_ok != HAL_OK){
			//	flash_ok = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, pageAdr + 36, DY2.u); // Write DY2
			//}
		}
		// Lock flash
		flash_ok = HAL_ERROR;
 800125a:	4b44      	ldr	r3, [pc, #272]	; (800136c <rwFlash+0x2d4>)
 800125c:	2201      	movs	r2, #1
 800125e:	701a      	strb	r2, [r3, #0]
		while(flash_ok != HAL_OK){
 8001260:	e005      	b.n	800126e <rwFlash+0x1d6>
			flash_ok = HAL_FLASH_Lock();
 8001262:	f002 fd07 	bl	8003c74 <HAL_FLASH_Lock>
 8001266:	4603      	mov	r3, r0
 8001268:	461a      	mov	r2, r3
 800126a:	4b40      	ldr	r3, [pc, #256]	; (800136c <rwFlash+0x2d4>)
 800126c:	701a      	strb	r2, [r3, #0]
		while(flash_ok != HAL_OK){
 800126e:	4b3f      	ldr	r3, [pc, #252]	; (800136c <rwFlash+0x2d4>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d1f5      	bne.n	8001262 <rwFlash+0x1ca>
	if ((magicKey != 0x12349876) || (rwFlag == 1)) { // rwFlag == 1 for wrtite data to flash
 8001276:	e063      	b.n	8001340 <rwFlash+0x2a8>
		}
	} else {
		/*     */
		C_1 = *(__IO uint16_t*) (pageAdr + 16);
 8001278:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800127a:	3310      	adds	r3, #16
 800127c:	881b      	ldrh	r3, [r3, #0]
 800127e:	b29a      	uxth	r2, r3
 8001280:	4b34      	ldr	r3, [pc, #208]	; (8001354 <rwFlash+0x2bc>)
 8001282:	801a      	strh	r2, [r3, #0]
		C_2 = *(__IO uint16_t*) (pageAdr + 18);
 8001284:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001286:	3312      	adds	r3, #18
 8001288:	881b      	ldrh	r3, [r3, #0]
 800128a:	b29a      	uxth	r2, r3
 800128c:	4b33      	ldr	r3, [pc, #204]	; (800135c <rwFlash+0x2c4>)
 800128e:	801a      	strh	r2, [r3, #0]
		C_3 = *(__IO uint16_t*) (pageAdr + 20);
 8001290:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001292:	3314      	adds	r3, #20
 8001294:	881b      	ldrh	r3, [r3, #0]
 8001296:	b29a      	uxth	r2, r3
 8001298:	4b2f      	ldr	r3, [pc, #188]	; (8001358 <rwFlash+0x2c0>)
 800129a:	801a      	strh	r2, [r3, #0]
		C_4 = *(__IO uint16_t*) (pageAdr + 22);
 800129c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800129e:	3316      	adds	r3, #22
 80012a0:	881b      	ldrh	r3, [r3, #0]
 80012a2:	b29a      	uxth	r2, r3
 80012a4:	4b2e      	ldr	r3, [pc, #184]	; (8001360 <rwFlash+0x2c8>)
 80012a6:	801a      	strh	r2, [r3, #0]
		memset(SndBuffer, 0, sizeof(SndBuffer));
 80012a8:	22c8      	movs	r2, #200	; 0xc8
 80012aa:	2100      	movs	r1, #0
 80012ac:	4830      	ldr	r0, [pc, #192]	; (8001370 <rwFlash+0x2d8>)
 80012ae:	f005 fdb5 	bl	8006e1c <memset>
		sprintf(SndBuffer, "C_1: %5d, C_2: %5d, C_3: %5d, C_4: %5d  \r\n", C_1, C_2, C_3, C_4);
 80012b2:	4b28      	ldr	r3, [pc, #160]	; (8001354 <rwFlash+0x2bc>)
 80012b4:	881b      	ldrh	r3, [r3, #0]
 80012b6:	4619      	mov	r1, r3
 80012b8:	4b28      	ldr	r3, [pc, #160]	; (800135c <rwFlash+0x2c4>)
 80012ba:	881b      	ldrh	r3, [r3, #0]
 80012bc:	4618      	mov	r0, r3
 80012be:	4b26      	ldr	r3, [pc, #152]	; (8001358 <rwFlash+0x2c0>)
 80012c0:	881b      	ldrh	r3, [r3, #0]
 80012c2:	461a      	mov	r2, r3
 80012c4:	4b26      	ldr	r3, [pc, #152]	; (8001360 <rwFlash+0x2c8>)
 80012c6:	881b      	ldrh	r3, [r3, #0]
 80012c8:	9301      	str	r3, [sp, #4]
 80012ca:	9200      	str	r2, [sp, #0]
 80012cc:	4603      	mov	r3, r0
 80012ce:	460a      	mov	r2, r1
 80012d0:	4928      	ldr	r1, [pc, #160]	; (8001374 <rwFlash+0x2dc>)
 80012d2:	4827      	ldr	r0, [pc, #156]	; (8001370 <rwFlash+0x2d8>)
 80012d4:	f006 fa0a 	bl	80076ec <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t *) SndBuffer, sizeof(SndBuffer), 1000);
 80012d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012dc:	22c8      	movs	r2, #200	; 0xc8
 80012de:	4924      	ldr	r1, [pc, #144]	; (8001370 <rwFlash+0x2d8>)
 80012e0:	4825      	ldr	r0, [pc, #148]	; (8001378 <rwFlash+0x2e0>)
 80012e2:	f005 fb65 	bl	80069b0 <HAL_UART_Transmit>

		/*   */
		DX1.u = *(__IO uint32_t*) (pageAdr + 24);
 80012e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012e8:	3318      	adds	r3, #24
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a1d      	ldr	r2, [pc, #116]	; (8001364 <rwFlash+0x2cc>)
 80012ee:	6013      	str	r3, [r2, #0]
		//DX2.u = *(__IO uint32_t*) (pageAdr + 28);
		DY1.u = *(__IO uint32_t*) (pageAdr + 32);
 80012f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012f2:	3320      	adds	r3, #32
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a1c      	ldr	r2, [pc, #112]	; (8001368 <rwFlash+0x2d0>)
 80012f8:	6013      	str	r3, [r2, #0]
		//DY2.u = *(__IO uint32_t*) (pageAdr + 36);
		memset(SndBuffer, 0, sizeof(SndBuffer));
 80012fa:	22c8      	movs	r2, #200	; 0xc8
 80012fc:	2100      	movs	r1, #0
 80012fe:	481c      	ldr	r0, [pc, #112]	; (8001370 <rwFlash+0x2d8>)
 8001300:	f005 fd8c 	bl	8006e1c <memset>
		sprintf(SndBuffer, "DX1: %7.6f, DY1: %7.6f \r\n", DX1.f, DY1.f);
 8001304:	4b17      	ldr	r3, [pc, #92]	; (8001364 <rwFlash+0x2cc>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff f88d 	bl	8000428 <__aeabi_f2d>
 800130e:	4604      	mov	r4, r0
 8001310:	460d      	mov	r5, r1
 8001312:	4b15      	ldr	r3, [pc, #84]	; (8001368 <rwFlash+0x2d0>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff f886 	bl	8000428 <__aeabi_f2d>
 800131c:	4602      	mov	r2, r0
 800131e:	460b      	mov	r3, r1
 8001320:	e9cd 2300 	strd	r2, r3, [sp]
 8001324:	4622      	mov	r2, r4
 8001326:	462b      	mov	r3, r5
 8001328:	4914      	ldr	r1, [pc, #80]	; (800137c <rwFlash+0x2e4>)
 800132a:	4811      	ldr	r0, [pc, #68]	; (8001370 <rwFlash+0x2d8>)
 800132c:	f006 f9de 	bl	80076ec <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t *) SndBuffer, sizeof(SndBuffer), 1000);
 8001330:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001334:	22c8      	movs	r2, #200	; 0xc8
 8001336:	490e      	ldr	r1, [pc, #56]	; (8001370 <rwFlash+0x2d8>)
 8001338:	480f      	ldr	r0, [pc, #60]	; (8001378 <rwFlash+0x2e0>)
 800133a:	f005 fb39 	bl	80069b0 <HAL_UART_Transmit>
	}
}
 800133e:	bf00      	nop
 8001340:	bf00      	nop
 8001342:	3738      	adds	r7, #56	; 0x38
 8001344:	46bd      	mov	sp, r7
 8001346:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800134a:	bf00      	nop
 800134c:	0800fc00 	.word	0x0800fc00
 8001350:	12349876 	.word	0x12349876
 8001354:	20000344 	.word	0x20000344
 8001358:	200006e4 	.word	0x200006e4
 800135c:	2000030c 	.word	0x2000030c
 8001360:	20000310 	.word	0x20000310
 8001364:	200002e8 	.word	0x200002e8
 8001368:	200002f8 	.word	0x200002f8
 800136c:	20000d64 	.word	0x20000d64
 8001370:	2000020c 	.word	0x2000020c
 8001374:	0800afe0 	.word	0x0800afe0
 8001378:	20000c88 	.word	0x20000c88
 800137c:	0800b00c 	.word	0x0800b00c

08001380 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001384:	b0a1      	sub	sp, #132	; 0x84
 8001386:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001388:	f002 fa54 	bl	8003834 <HAL_Init>

  /* USER CODE BEGIN Init */
	sprintf(SndBuffer, "\r\nLow power: %s, WWD: %s, IWD: %s, Soft: %s, Pin: %s, Power: %s\r\n",
			(__HAL_RCC_GET_FLAG(RCC_FLAG_LPWRRST)) ? "Yes" : "No",
 800138c:	4b66      	ldr	r3, [pc, #408]	; (8001528 <main+0x1a8>)
 800138e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	sprintf(SndBuffer, "\r\nLow power: %s, WWD: %s, IWD: %s, Soft: %s, Pin: %s, Power: %s\r\n",
 8001390:	2b00      	cmp	r3, #0
 8001392:	da01      	bge.n	8001398 <main+0x18>
 8001394:	4c65      	ldr	r4, [pc, #404]	; (800152c <main+0x1ac>)
 8001396:	e000      	b.n	800139a <main+0x1a>
 8001398:	4c65      	ldr	r4, [pc, #404]	; (8001530 <main+0x1b0>)
			(__HAL_RCC_GET_FLAG(RCC_FLAG_WWDGRST)) ? "Yes" : "No",
 800139a:	4b63      	ldr	r3, [pc, #396]	; (8001528 <main+0x1a8>)
 800139c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800139e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
	sprintf(SndBuffer, "\r\nLow power: %s, WWD: %s, IWD: %s, Soft: %s, Pin: %s, Power: %s\r\n",
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <main+0x2a>
 80013a6:	4d61      	ldr	r5, [pc, #388]	; (800152c <main+0x1ac>)
 80013a8:	e000      	b.n	80013ac <main+0x2c>
 80013aa:	4d61      	ldr	r5, [pc, #388]	; (8001530 <main+0x1b0>)
			(__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST)) ? "Yes" : "No",
 80013ac:	4b5e      	ldr	r3, [pc, #376]	; (8001528 <main+0x1a8>)
 80013ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
	sprintf(SndBuffer, "\r\nLow power: %s, WWD: %s, IWD: %s, Soft: %s, Pin: %s, Power: %s\r\n",
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <main+0x3c>
 80013b8:	4b5c      	ldr	r3, [pc, #368]	; (800152c <main+0x1ac>)
 80013ba:	e000      	b.n	80013be <main+0x3e>
 80013bc:	4b5c      	ldr	r3, [pc, #368]	; (8001530 <main+0x1b0>)
			(__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST)) ? "Yes" : "No",
 80013be:	4a5a      	ldr	r2, [pc, #360]	; (8001528 <main+0x1a8>)
 80013c0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80013c2:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
	sprintf(SndBuffer, "\r\nLow power: %s, WWD: %s, IWD: %s, Soft: %s, Pin: %s, Power: %s\r\n",
 80013c6:	2a00      	cmp	r2, #0
 80013c8:	d001      	beq.n	80013ce <main+0x4e>
 80013ca:	4a58      	ldr	r2, [pc, #352]	; (800152c <main+0x1ac>)
 80013cc:	e000      	b.n	80013d0 <main+0x50>
 80013ce:	4a58      	ldr	r2, [pc, #352]	; (8001530 <main+0x1b0>)
			(__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST)) ? "Yes" : "No",
 80013d0:	4955      	ldr	r1, [pc, #340]	; (8001528 <main+0x1a8>)
 80013d2:	6a49      	ldr	r1, [r1, #36]	; 0x24
 80013d4:	f001 6180 	and.w	r1, r1, #67108864	; 0x4000000
	sprintf(SndBuffer, "\r\nLow power: %s, WWD: %s, IWD: %s, Soft: %s, Pin: %s, Power: %s\r\n",
 80013d8:	2900      	cmp	r1, #0
 80013da:	d001      	beq.n	80013e0 <main+0x60>
 80013dc:	4953      	ldr	r1, [pc, #332]	; (800152c <main+0x1ac>)
 80013de:	e000      	b.n	80013e2 <main+0x62>
 80013e0:	4953      	ldr	r1, [pc, #332]	; (8001530 <main+0x1b0>)
			(__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST)) ? "Yes" : "No");
 80013e2:	4851      	ldr	r0, [pc, #324]	; (8001528 <main+0x1a8>)
 80013e4:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80013e6:	f000 6000 	and.w	r0, r0, #134217728	; 0x8000000
	sprintf(SndBuffer, "\r\nLow power: %s, WWD: %s, IWD: %s, Soft: %s, Pin: %s, Power: %s\r\n",
 80013ea:	2800      	cmp	r0, #0
 80013ec:	d001      	beq.n	80013f2 <main+0x72>
 80013ee:	484f      	ldr	r0, [pc, #316]	; (800152c <main+0x1ac>)
 80013f0:	e000      	b.n	80013f4 <main+0x74>
 80013f2:	484f      	ldr	r0, [pc, #316]	; (8001530 <main+0x1b0>)
 80013f4:	9003      	str	r0, [sp, #12]
 80013f6:	9102      	str	r1, [sp, #8]
 80013f8:	9201      	str	r2, [sp, #4]
 80013fa:	9300      	str	r3, [sp, #0]
 80013fc:	462b      	mov	r3, r5
 80013fe:	4622      	mov	r2, r4
 8001400:	494c      	ldr	r1, [pc, #304]	; (8001534 <main+0x1b4>)
 8001402:	484d      	ldr	r0, [pc, #308]	; (8001538 <main+0x1b8>)
 8001404:	f006 f972 	bl	80076ec <siprintf>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001408:	f000 fe0e 	bl	8002028 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800140c:	f001 f95c 	bl	80026c8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001410:	f001 f930 	bl	8002674 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8001414:	f000 fed0 	bl	80021b8 <MX_TIM1_Init>
  MX_TIM4_Init();
 8001418:	f001 f8de 	bl	80025d8 <MX_TIM4_Init>
  MX_TIM3_Init();
 800141c:	f001 f848 	bl	80024b0 <MX_TIM3_Init>
  MX_TIM2_Init();
 8001420:	f000 ffb0 	bl	8002384 <MX_TIM2_Init>
  MX_I2C1_Init();
 8001424:	f000 fe4a 	bl	80020bc <MX_I2C1_Init>
  MX_SPI2_Init();
 8001428:	f000 fe90 	bl	800214c <MX_SPI2_Init>
  MX_IWDG_Init();
 800142c:	f000 fe74 	bl	8002118 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001430:	2201      	movs	r2, #1
 8001432:	2180      	movs	r1, #128	; 0x80
 8001434:	4841      	ldr	r0, [pc, #260]	; (800153c <main+0x1bc>)
 8001436:	f002 ff0b 	bl	8004250 <HAL_GPIO_WritePin>
  readyFlag = TRUE;
 800143a:	4b41      	ldr	r3, [pc, #260]	; (8001540 <main+0x1c0>)
 800143c:	2201      	movs	r2, #1
 800143e:	701a      	strb	r2, [r3, #0]
  //sumCounter2 = 0;
  HAL_UART_Transmit(&huart1, (uint8_t *) SndBuffer, sizeof(SndBuffer), HAL_MAX_DELAY);
 8001440:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001444:	22c8      	movs	r2, #200	; 0xc8
 8001446:	493c      	ldr	r1, [pc, #240]	; (8001538 <main+0x1b8>)
 8001448:	483e      	ldr	r0, [pc, #248]	; (8001544 <main+0x1c4>)
 800144a:	f005 fab1 	bl	80069b0 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1, (uint8_t *) INIT_START_TEXT, sizeof(INIT_START_TEXT), HAL_MAX_DELAY);
 800144e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001452:	2212      	movs	r2, #18
 8001454:	493c      	ldr	r1, [pc, #240]	; (8001548 <main+0x1c8>)
 8001456:	483b      	ldr	r0, [pc, #236]	; (8001544 <main+0x1c4>)
 8001458:	f005 faaa 	bl	80069b0 <HAL_UART_Transmit>
  HAL_GPIO_WritePin(nRst_GPIO_Port, nRst_Pin, GPIO_PIN_SET);
  HAL_GPIO_WritePin(SCSN_GPIO_Port, SCSN_Pin, GPIO_PIN_SET);
  HAL_Delay(2000);
  init_w5500();
#else
  HAL_GPIO_WritePin(nRst_GPIO_Port, nRst_Pin, GPIO_PIN_RESET);	// Reset W5500
 800145c:	2200      	movs	r2, #0
 800145e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001462:	4836      	ldr	r0, [pc, #216]	; (800153c <main+0x1bc>)
 8001464:	f002 fef4 	bl	8004250 <HAL_GPIO_WritePin>
#endif
  rwFlash(0);		//     Flash.
 8001468:	2000      	movs	r0, #0
 800146a:	f7ff fe15 	bl	8001098 <rwFlash>

  /*     */
  receiversOff
 800146e:	4b37      	ldr	r3, [pc, #220]	; (800154c <main+0x1cc>)
 8001470:	68db      	ldr	r3, [r3, #12]
 8001472:	4a36      	ldr	r2, [pc, #216]	; (800154c <main+0x1cc>)
 8001474:	f043 031e 	orr.w	r3, r3, #30
 8001478:	60d3      	str	r3, [r2, #12]
  //C_13 = CALIBRATE_START;
  if (C_1 == 0) {
 800147a:	4b35      	ldr	r3, [pc, #212]	; (8001550 <main+0x1d0>)
 800147c:	881b      	ldrh	r3, [r3, #0]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d103      	bne.n	800148a <main+0x10a>
	  C_1 = CALIBRATE_START;
 8001482:	4b33      	ldr	r3, [pc, #204]	; (8001550 <main+0x1d0>)
 8001484:	f649 4240 	movw	r2, #40000	; 0x9c40
 8001488:	801a      	strh	r2, [r3, #0]
  }
  if (C_2 == 0) {
 800148a:	4b32      	ldr	r3, [pc, #200]	; (8001554 <main+0x1d4>)
 800148c:	881b      	ldrh	r3, [r3, #0]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d103      	bne.n	800149a <main+0x11a>
	  C_2 = CALIBRATE_START;
 8001492:	4b30      	ldr	r3, [pc, #192]	; (8001554 <main+0x1d4>)
 8001494:	f649 4240 	movw	r2, #40000	; 0x9c40
 8001498:	801a      	strh	r2, [r3, #0]
  }
  if (C_3 == 0) {
 800149a:	4b2f      	ldr	r3, [pc, #188]	; (8001558 <main+0x1d8>)
 800149c:	881b      	ldrh	r3, [r3, #0]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d103      	bne.n	80014aa <main+0x12a>
	  C_3 = CALIBRATE_START;
 80014a2:	4b2d      	ldr	r3, [pc, #180]	; (8001558 <main+0x1d8>)
 80014a4:	f649 4240 	movw	r2, #40000	; 0x9c40
 80014a8:	801a      	strh	r2, [r3, #0]
  }
  if (C_4 == 0) {
 80014aa:	4b2c      	ldr	r3, [pc, #176]	; (800155c <main+0x1dc>)
 80014ac:	881b      	ldrh	r3, [r3, #0]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d103      	bne.n	80014ba <main+0x13a>
	  C_4 = CALIBRATE_START;
 80014b2:	4b2a      	ldr	r3, [pc, #168]	; (800155c <main+0x1dc>)
 80014b4:	f649 4240 	movw	r2, #40000	; 0x9c40
 80014b8:	801a      	strh	r2, [r3, #0]
  }
  TIM3->ARR = C_3; 		//      Z13
 80014ba:	4b27      	ldr	r3, [pc, #156]	; (8001558 <main+0x1d8>)
 80014bc:	881a      	ldrh	r2, [r3, #0]
 80014be:	4b28      	ldr	r3, [pc, #160]	; (8001560 <main+0x1e0>)
 80014c0:	62da      	str	r2, [r3, #44]	; 0x2c
  /*
   * calibrateMode == 0 --  
   * calibrateMode > 0 --  
   */
  calibrateMode = 0;
 80014c2:	4b28      	ldr	r3, [pc, #160]	; (8001564 <main+0x1e4>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	801a      	strh	r2, [r3, #0]
  test_flag = FALSE;
 80014c8:	4b27      	ldr	r3, [pc, #156]	; (8001568 <main+0x1e8>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	701a      	strb	r2, [r3, #0]
  Xsum = 0;
 80014ce:	4927      	ldr	r1, [pc, #156]	; (800156c <main+0x1ec>)
 80014d0:	f04f 0200 	mov.w	r2, #0
 80014d4:	f04f 0300 	mov.w	r3, #0
 80014d8:	e9c1 2300 	strd	r2, r3, [r1]
  Ysum = 0;
 80014dc:	4924      	ldr	r1, [pc, #144]	; (8001570 <main+0x1f0>)
 80014de:	f04f 0200 	mov.w	r2, #0
 80014e2:	f04f 0300 	mov.w	r3, #0
 80014e6:	e9c1 2300 	strd	r2, r3, [r1]
  Vmax = 0;
 80014ea:	4922      	ldr	r1, [pc, #136]	; (8001574 <main+0x1f4>)
 80014ec:	f04f 0200 	mov.w	r2, #0
 80014f0:	f04f 0300 	mov.w	r3, #0
 80014f4:	e9c1 2300 	strd	r2, r3, [r1]
  firstTime = TRUE;
 80014f8:	4b1f      	ldr	r3, [pc, #124]	; (8001578 <main+0x1f8>)
 80014fa:	2201      	movs	r2, #1
 80014fc:	701a      	strb	r2, [r3, #0]
  currentMode = 0;
 80014fe:	4b1f      	ldr	r3, [pc, #124]	; (800157c <main+0x1fc>)
 8001500:	2200      	movs	r2, #0
 8001502:	801a      	strh	r2, [r3, #0]
  STOP_CAPTURE
 8001504:	2100      	movs	r1, #0
 8001506:	481e      	ldr	r0, [pc, #120]	; (8001580 <main+0x200>)
 8001508:	f004 f8a0 	bl	800564c <HAL_TIM_IC_Stop_IT>
 800150c:	2104      	movs	r1, #4
 800150e:	481c      	ldr	r0, [pc, #112]	; (8001580 <main+0x200>)
 8001510:	f004 f89c 	bl	800564c <HAL_TIM_IC_Stop_IT>
  TIM1->ARR = TIM1_PERIOD;
 8001514:	4b1b      	ldr	r3, [pc, #108]	; (8001584 <main+0x204>)
 8001516:	f44f 7248 	mov.w	r2, #800	; 0x320
 800151a:	62da      	str	r2, [r3, #44]	; 0x2c
  measCount = 0;
 800151c:	4b1a      	ldr	r3, [pc, #104]	; (8001588 <main+0x208>)
 800151e:	2200      	movs	r2, #0
 8001520:	801a      	strh	r2, [r3, #0]
  /*
   *	  .
   */
  for (int ii = 0; ii < MEASSURE_COUNT; ii++) {
 8001522:	2300      	movs	r3, #0
 8001524:	637b      	str	r3, [r7, #52]	; 0x34
 8001526:	e04c      	b.n	80015c2 <main+0x242>
 8001528:	40021000 	.word	0x40021000
 800152c:	0800b028 	.word	0x0800b028
 8001530:	0800b02c 	.word	0x0800b02c
 8001534:	0800b030 	.word	0x0800b030
 8001538:	2000020c 	.word	0x2000020c
 800153c:	40010800 	.word	0x40010800
 8001540:	200002ec 	.word	0x200002ec
 8001544:	20000c88 	.word	0x20000c88
 8001548:	0800b074 	.word	0x0800b074
 800154c:	40010c00 	.word	0x40010c00
 8001550:	20000344 	.word	0x20000344
 8001554:	2000030c 	.word	0x2000030c
 8001558:	200006e4 	.word	0x200006e4
 800155c:	20000310 	.word	0x20000310
 8001560:	40000400 	.word	0x40000400
 8001564:	20000884 	.word	0x20000884
 8001568:	200003b0 	.word	0x200003b0
 800156c:	200003a8 	.word	0x200003a8
 8001570:	200002f0 	.word	0x200002f0
 8001574:	20000318 	.word	0x20000318
 8001578:	20000b2c 	.word	0x20000b2c
 800157c:	200006e6 	.word	0x200006e6
 8001580:	20000d18 	.word	0x20000d18
 8001584:	40012c00 	.word	0x40012c00
 8001588:	20000320 	.word	0x20000320
	  resul_arrayX1[ii] = 0;
 800158c:	4a7a      	ldr	r2, [pc, #488]	; (8001778 <main+0x3f8>)
 800158e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001590:	f04f 0100 	mov.w	r1, #0
 8001594:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  resul_arrayY1[ii] = 0;
 8001598:	4a78      	ldr	r2, [pc, #480]	; (800177c <main+0x3fc>)
 800159a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800159c:	f04f 0100 	mov.w	r1, #0
 80015a0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  resul_arrayX2[ii] = 0;
 80015a4:	4a76      	ldr	r2, [pc, #472]	; (8001780 <main+0x400>)
 80015a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015a8:	f04f 0100 	mov.w	r1, #0
 80015ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  resul_arrayY2[ii] = 0;
 80015b0:	4a74      	ldr	r2, [pc, #464]	; (8001784 <main+0x404>)
 80015b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015b4:	f04f 0100 	mov.w	r1, #0
 80015b8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (int ii = 0; ii < MEASSURE_COUNT; ii++) {
 80015bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015be:	3301      	adds	r3, #1
 80015c0:	637b      	str	r3, [r7, #52]	; 0x34
 80015c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015c4:	2b63      	cmp	r3, #99	; 0x63
 80015c6:	dde1      	ble.n	800158c <main+0x20c>
  }
  calibrate1 = FALSE;
 80015c8:	4b6f      	ldr	r3, [pc, #444]	; (8001788 <main+0x408>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	701a      	strb	r2, [r3, #0]
  calibrate3 = FALSE;
 80015ce:	4b6f      	ldr	r3, [pc, #444]	; (800178c <main+0x40c>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	701a      	strb	r2, [r3, #0]
  calibrate2 = FALSE;
 80015d4:	4b6e      	ldr	r3, [pc, #440]	; (8001790 <main+0x410>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	701a      	strb	r2, [r3, #0]
  calibrate4 = FALSE;
 80015da:	4b6e      	ldr	r3, [pc, #440]	; (8001794 <main+0x414>)
 80015dc:	2200      	movs	r2, #0
 80015de:	701a      	strb	r2, [r3, #0]

  HAL_UART_Transmit(&huart1, (uint8_t *) INIT_FINISH_TEXT, sizeof(INIT_FINISH_TEXT), HAL_MAX_DELAY);
 80015e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015e4:	2213      	movs	r2, #19
 80015e6:	496c      	ldr	r1, [pc, #432]	; (8001798 <main+0x418>)
 80015e8:	486c      	ldr	r0, [pc, #432]	; (800179c <main+0x41c>)
 80015ea:	f005 f9e1 	bl	80069b0 <HAL_UART_Transmit>


  HAL_TIM_Base_Start_IT(&htim3);
 80015ee:	486c      	ldr	r0, [pc, #432]	; (80017a0 <main+0x420>)
 80015f0:	f003 fcf0 	bl	8004fd4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 80015f4:	486b      	ldr	r0, [pc, #428]	; (80017a4 <main+0x424>)
 80015f6:	f003 fced 	bl	8004fd4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  V = 0;
 80015fa:	496b      	ldr	r1, [pc, #428]	; (80017a8 <main+0x428>)
 80015fc:	f04f 0200 	mov.w	r2, #0
 8001600:	f04f 0300 	mov.w	r3, #0
 8001604:	e9c1 2300 	strd	r2, r3, [r1]
  Xsum = 0;
 8001608:	4968      	ldr	r1, [pc, #416]	; (80017ac <main+0x42c>)
 800160a:	f04f 0200 	mov.w	r2, #0
 800160e:	f04f 0300 	mov.w	r3, #0
 8001612:	e9c1 2300 	strd	r2, r3, [r1]
  Ysum = 0;
 8001616:	4966      	ldr	r1, [pc, #408]	; (80017b0 <main+0x430>)
 8001618:	f04f 0200 	mov.w	r2, #0
 800161c:	f04f 0300 	mov.w	r3, #0
 8001620:	e9c1 2300 	strd	r2, r3, [r1]
  Vmaxfin = 0;
 8001624:	4963      	ldr	r1, [pc, #396]	; (80017b4 <main+0x434>)
 8001626:	f04f 0200 	mov.w	r2, #0
 800162a:	f04f 0300 	mov.w	r3, #0
 800162e:	e9c1 2300 	strd	r2, r3, [r1]
  Xmaxfin = 0;
 8001632:	4961      	ldr	r1, [pc, #388]	; (80017b8 <main+0x438>)
 8001634:	f04f 0200 	mov.w	r2, #0
 8001638:	f04f 0300 	mov.w	r3, #0
 800163c:	e9c1 2300 	strd	r2, r3, [r1]
  Ymaxfin = 0;
 8001640:	495e      	ldr	r1, [pc, #376]	; (80017bc <main+0x43c>)
 8001642:	f04f 0200 	mov.w	r2, #0
 8001646:	f04f 0300 	mov.w	r3, #0
 800164a:	e9c1 2300 	strd	r2, r3, [r1]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800164e:	2200      	movs	r2, #0
 8001650:	2180      	movs	r1, #128	; 0x80
 8001652:	485b      	ldr	r0, [pc, #364]	; (80017c0 <main+0x440>)
 8001654:	f002 fdfc 	bl	8004250 <HAL_GPIO_WritePin>
  while (1)
  {
	  if (readyFlag) {
 8001658:	4b5a      	ldr	r3, [pc, #360]	; (80017c4 <main+0x444>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	2b00      	cmp	r3, #0
 800165e:	f000 839c 	beq.w	8001d9a <main+0xa1a>
		  SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;  //  SysTick
 8001662:	4b59      	ldr	r3, [pc, #356]	; (80017c8 <main+0x448>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4a58      	ldr	r2, [pc, #352]	; (80017c8 <main+0x448>)
 8001668:	f043 0301 	orr.w	r3, r3, #1
 800166c:	6013      	str	r3, [r2, #0]
		  HAL_IWDG_Refresh(&hiwdg);
 800166e:	4857      	ldr	r0, [pc, #348]	; (80017cc <main+0x44c>)
 8001670:	f002 ff8c 	bl	800458c <HAL_IWDG_Refresh>
		  readyFlag = FALSE;
 8001674:	4b53      	ldr	r3, [pc, #332]	; (80017c4 <main+0x444>)
 8001676:	2200      	movs	r2, #0
 8001678:	701a      	strb	r2, [r3, #0]
		  if (calibrateMode > 0) {
 800167a:	4b55      	ldr	r3, [pc, #340]	; (80017d0 <main+0x450>)
 800167c:	881b      	ldrh	r3, [r3, #0]
 800167e:	2b00      	cmp	r3, #0
 8001680:	f000 831a 	beq.w	8001cb8 <main+0x938>
			  /*   */
			  if (( calibrate1 || calibrate3 || calibrate2 || calibrate4 ) && (calibrateCount < CALIBRATE_MAX_COUNT)) {
 8001684:	4b40      	ldr	r3, [pc, #256]	; (8001788 <main+0x408>)
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d10c      	bne.n	80016a6 <main+0x326>
 800168c:	4b3f      	ldr	r3, [pc, #252]	; (800178c <main+0x40c>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d108      	bne.n	80016a6 <main+0x326>
 8001694:	4b3e      	ldr	r3, [pc, #248]	; (8001790 <main+0x410>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d104      	bne.n	80016a6 <main+0x326>
 800169c:	4b3d      	ldr	r3, [pc, #244]	; (8001794 <main+0x414>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	f000 81f3 	beq.w	8001a8c <main+0x70c>
 80016a6:	4b4b      	ldr	r3, [pc, #300]	; (80017d4 <main+0x454>)
 80016a8:	881b      	ldrh	r3, [r3, #0]
 80016aa:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80016ae:	f080 81ed 	bcs.w	8001a8c <main+0x70c>
				  memset(SndBuffer, 0, sizeof(SndBuffer));
 80016b2:	22c8      	movs	r2, #200	; 0xc8
 80016b4:	2100      	movs	r1, #0
 80016b6:	4848      	ldr	r0, [pc, #288]	; (80017d8 <main+0x458>)
 80016b8:	f005 fbb0 	bl	8006e1c <memset>
				  if (test_flag) {
 80016bc:	4b47      	ldr	r3, [pc, #284]	; (80017dc <main+0x45c>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	f000 8093 	beq.w	80017ec <main+0x46c>
					  sprintf(SndBuffer, "Z13(%4.0f)-Z31(%4.0f):%5.0f, Z42(%4.0f)-Z24(%4.0f):%5.0f   \r",
							  resul_arrayY1[0], resul_arrayY2[0], resul_arrayY1[0] - resul_arrayY2[0] * DY1.f,
 80016c6:	4b2d      	ldr	r3, [pc, #180]	; (800177c <main+0x3fc>)
 80016c8:	681b      	ldr	r3, [r3, #0]
					  sprintf(SndBuffer, "Z13(%4.0f)-Z31(%4.0f):%5.0f, Z42(%4.0f)-Z24(%4.0f):%5.0f   \r",
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7fe feac 	bl	8000428 <__aeabi_f2d>
 80016d0:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
							  resul_arrayY1[0], resul_arrayY2[0], resul_arrayY1[0] - resul_arrayY2[0] * DY1.f,
 80016d4:	4b2b      	ldr	r3, [pc, #172]	; (8001784 <main+0x404>)
 80016d6:	681b      	ldr	r3, [r3, #0]
					  sprintf(SndBuffer, "Z13(%4.0f)-Z31(%4.0f):%5.0f, Z42(%4.0f)-Z24(%4.0f):%5.0f   \r",
 80016d8:	4618      	mov	r0, r3
 80016da:	f7fe fea5 	bl	8000428 <__aeabi_f2d>
 80016de:	4680      	mov	r8, r0
 80016e0:	4689      	mov	r9, r1
							  resul_arrayY1[0], resul_arrayY2[0], resul_arrayY1[0] - resul_arrayY2[0] * DY1.f,
 80016e2:	4b26      	ldr	r3, [pc, #152]	; (800177c <main+0x3fc>)
 80016e4:	681c      	ldr	r4, [r3, #0]
 80016e6:	4b27      	ldr	r3, [pc, #156]	; (8001784 <main+0x404>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a3d      	ldr	r2, [pc, #244]	; (80017e0 <main+0x460>)
 80016ec:	6812      	ldr	r2, [r2, #0]
 80016ee:	4611      	mov	r1, r2
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7ff fad7 	bl	8000ca4 <__aeabi_fmul>
 80016f6:	4603      	mov	r3, r0
 80016f8:	4619      	mov	r1, r3
 80016fa:	4620      	mov	r0, r4
 80016fc:	f7ff f9c8 	bl	8000a90 <__aeabi_fsub>
 8001700:	4603      	mov	r3, r0
					  sprintf(SndBuffer, "Z13(%4.0f)-Z31(%4.0f):%5.0f, Z42(%4.0f)-Z24(%4.0f):%5.0f   \r",
 8001702:	4618      	mov	r0, r3
 8001704:	f7fe fe90 	bl	8000428 <__aeabi_f2d>
 8001708:	4604      	mov	r4, r0
 800170a:	460d      	mov	r5, r1
							  resul_arrayX1[0], resul_arrayX2[0], resul_arrayX1[0] - resul_arrayX2[0] * DX1.f);
 800170c:	4b1a      	ldr	r3, [pc, #104]	; (8001778 <main+0x3f8>)
 800170e:	681b      	ldr	r3, [r3, #0]
					  sprintf(SndBuffer, "Z13(%4.0f)-Z31(%4.0f):%5.0f, Z42(%4.0f)-Z24(%4.0f):%5.0f   \r",
 8001710:	4618      	mov	r0, r3
 8001712:	f7fe fe89 	bl	8000428 <__aeabi_f2d>
 8001716:	4682      	mov	sl, r0
 8001718:	468b      	mov	fp, r1
							  resul_arrayX1[0], resul_arrayX2[0], resul_arrayX1[0] - resul_arrayX2[0] * DX1.f);
 800171a:	4b19      	ldr	r3, [pc, #100]	; (8001780 <main+0x400>)
 800171c:	681b      	ldr	r3, [r3, #0]
					  sprintf(SndBuffer, "Z13(%4.0f)-Z31(%4.0f):%5.0f, Z42(%4.0f)-Z24(%4.0f):%5.0f   \r",
 800171e:	4618      	mov	r0, r3
 8001720:	f7fe fe82 	bl	8000428 <__aeabi_f2d>
 8001724:	e9c7 0108 	strd	r0, r1, [r7, #32]
							  resul_arrayX1[0], resul_arrayX2[0], resul_arrayX1[0] - resul_arrayX2[0] * DX1.f);
 8001728:	4b13      	ldr	r3, [pc, #76]	; (8001778 <main+0x3f8>)
 800172a:	681e      	ldr	r6, [r3, #0]
 800172c:	4b14      	ldr	r3, [pc, #80]	; (8001780 <main+0x400>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a2c      	ldr	r2, [pc, #176]	; (80017e4 <main+0x464>)
 8001732:	6812      	ldr	r2, [r2, #0]
 8001734:	4611      	mov	r1, r2
 8001736:	4618      	mov	r0, r3
 8001738:	f7ff fab4 	bl	8000ca4 <__aeabi_fmul>
 800173c:	4603      	mov	r3, r0
 800173e:	4619      	mov	r1, r3
 8001740:	4630      	mov	r0, r6
 8001742:	f7ff f9a5 	bl	8000a90 <__aeabi_fsub>
 8001746:	4603      	mov	r3, r0
					  sprintf(SndBuffer, "Z13(%4.0f)-Z31(%4.0f):%5.0f, Z42(%4.0f)-Z24(%4.0f):%5.0f   \r",
 8001748:	4618      	mov	r0, r3
 800174a:	f7fe fe6d 	bl	8000428 <__aeabi_f2d>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001756:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800175a:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800175e:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001762:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8001766:	e9cd 8900 	strd	r8, r9, [sp]
 800176a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800176e:	491e      	ldr	r1, [pc, #120]	; (80017e8 <main+0x468>)
 8001770:	4819      	ldr	r0, [pc, #100]	; (80017d8 <main+0x458>)
 8001772:	f005 ffbb 	bl	80076ec <siprintf>
 8001776:	e061      	b.n	800183c <main+0x4bc>
 8001778:	20000554 	.word	0x20000554
 800177c:	200003b4 	.word	0x200003b4
 8001780:	200006f0 	.word	0x200006f0
 8001784:	20000890 	.word	0x20000890
 8001788:	20000354 	.word	0x20000354
 800178c:	20000388 	.word	0x20000388
 8001790:	20000b1f 	.word	0x20000b1f
 8001794:	2000030e 	.word	0x2000030e
 8001798:	0800b088 	.word	0x0800b088
 800179c:	20000c88 	.word	0x20000c88
 80017a0:	20000c40 	.word	0x20000c40
 80017a4:	20000b90 	.word	0x20000b90
 80017a8:	20000398 	.word	0x20000398
 80017ac:	200003a8 	.word	0x200003a8
 80017b0:	200002f0 	.word	0x200002f0
 80017b4:	20000300 	.word	0x20000300
 80017b8:	20000888 	.word	0x20000888
 80017bc:	20000548 	.word	0x20000548
 80017c0:	40010800 	.word	0x40010800
 80017c4:	200002ec 	.word	0x200002ec
 80017c8:	e000e010 	.word	0xe000e010
 80017cc:	20000c2c 	.word	0x20000c2c
 80017d0:	20000884 	.word	0x20000884
 80017d4:	20000886 	.word	0x20000886
 80017d8:	2000020c 	.word	0x2000020c
 80017dc:	200003b0 	.word	0x200003b0
 80017e0:	200002f8 	.word	0x200002f8
 80017e4:	200002e8 	.word	0x200002e8
 80017e8:	0800b09c 	.word	0x0800b09c
				  } else {
					  sprintf(SndBuffer, "Z13:%5.0f, Z31:%5.0f, Z42:%5.0f, Z24:%5.0f   \r",
							  resul_arrayY1[0], resul_arrayY2[0], resul_arrayX1[0], resul_arrayX2[0]);
 80017ec:	4b93      	ldr	r3, [pc, #588]	; (8001a3c <main+0x6bc>)
 80017ee:	681b      	ldr	r3, [r3, #0]
					  sprintf(SndBuffer, "Z13:%5.0f, Z31:%5.0f, Z42:%5.0f, Z24:%5.0f   \r",
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7fe fe19 	bl	8000428 <__aeabi_f2d>
 80017f6:	4682      	mov	sl, r0
 80017f8:	468b      	mov	fp, r1
							  resul_arrayY1[0], resul_arrayY2[0], resul_arrayX1[0], resul_arrayX2[0]);
 80017fa:	4b91      	ldr	r3, [pc, #580]	; (8001a40 <main+0x6c0>)
 80017fc:	681b      	ldr	r3, [r3, #0]
					  sprintf(SndBuffer, "Z13:%5.0f, Z31:%5.0f, Z42:%5.0f, Z24:%5.0f   \r",
 80017fe:	4618      	mov	r0, r3
 8001800:	f7fe fe12 	bl	8000428 <__aeabi_f2d>
 8001804:	4604      	mov	r4, r0
 8001806:	460d      	mov	r5, r1
							  resul_arrayY1[0], resul_arrayY2[0], resul_arrayX1[0], resul_arrayX2[0]);
 8001808:	4b8e      	ldr	r3, [pc, #568]	; (8001a44 <main+0x6c4>)
 800180a:	681b      	ldr	r3, [r3, #0]
					  sprintf(SndBuffer, "Z13:%5.0f, Z31:%5.0f, Z42:%5.0f, Z24:%5.0f   \r",
 800180c:	4618      	mov	r0, r3
 800180e:	f7fe fe0b 	bl	8000428 <__aeabi_f2d>
 8001812:	4680      	mov	r8, r0
 8001814:	4689      	mov	r9, r1
							  resul_arrayY1[0], resul_arrayY2[0], resul_arrayX1[0], resul_arrayX2[0]);
 8001816:	4b8c      	ldr	r3, [pc, #560]	; (8001a48 <main+0x6c8>)
 8001818:	681b      	ldr	r3, [r3, #0]
					  sprintf(SndBuffer, "Z13:%5.0f, Z31:%5.0f, Z42:%5.0f, Z24:%5.0f   \r",
 800181a:	4618      	mov	r0, r3
 800181c:	f7fe fe04 	bl	8000428 <__aeabi_f2d>
 8001820:	4602      	mov	r2, r0
 8001822:	460b      	mov	r3, r1
 8001824:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001828:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800182c:	e9cd 4500 	strd	r4, r5, [sp]
 8001830:	4652      	mov	r2, sl
 8001832:	465b      	mov	r3, fp
 8001834:	4985      	ldr	r1, [pc, #532]	; (8001a4c <main+0x6cc>)
 8001836:	4886      	ldr	r0, [pc, #536]	; (8001a50 <main+0x6d0>)
 8001838:	f005 ff58 	bl	80076ec <siprintf>
				  }
				  HAL_UART_Transmit(&huart1, (uint8_t *) SndBuffer, sizeof(SndBuffer), 1000);
 800183c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001840:	22c8      	movs	r2, #200	; 0xc8
 8001842:	4983      	ldr	r1, [pc, #524]	; (8001a50 <main+0x6d0>)
 8001844:	4883      	ldr	r0, [pc, #524]	; (8001a54 <main+0x6d4>)
 8001846:	f005 f8b3 	bl	80069b0 <HAL_UART_Transmit>
				  if (! test_flag) {
 800184a:	4b83      	ldr	r3, [pc, #524]	; (8001a58 <main+0x6d8>)
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	f083 0301 	eor.w	r3, r3, #1
 8001852:	b2db      	uxtb	r3, r3
 8001854:	2b00      	cmp	r3, #0
 8001856:	f000 80e6 	beq.w	8001a26 <main+0x6a6>
					  /* Y1 */
					  if ( calibrate1 && (abs(resul_arrayY1[0] - (float) TIM1_PERIOD) > CALIBRATE_ACURACY) ) {
 800185a:	4b80      	ldr	r3, [pc, #512]	; (8001a5c <main+0x6dc>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d030      	beq.n	80018c4 <main+0x544>
 8001862:	4b76      	ldr	r3, [pc, #472]	; (8001a3c <main+0x6bc>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	497e      	ldr	r1, [pc, #504]	; (8001a60 <main+0x6e0>)
 8001868:	4618      	mov	r0, r3
 800186a:	f7ff f911 	bl	8000a90 <__aeabi_fsub>
 800186e:	4603      	mov	r3, r0
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff fbdd 	bl	8001030 <__aeabi_f2iz>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	bfb8      	it	lt
 800187c:	425b      	neglt	r3, r3
 800187e:	4618      	mov	r0, r3
 8001880:	f7ff f9bc 	bl	8000bfc <__aeabi_i2f>
 8001884:	4603      	mov	r3, r0
 8001886:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800188a:	4618      	mov	r0, r3
 800188c:	f7ff fbc6 	bl	800101c <__aeabi_fcmpgt>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d016      	beq.n	80018c4 <main+0x544>
						  if (resul_arrayY1[0] > (float) TIM1_PERIOD) {
 8001896:	4b69      	ldr	r3, [pc, #420]	; (8001a3c <main+0x6bc>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4971      	ldr	r1, [pc, #452]	; (8001a60 <main+0x6e0>)
 800189c:	4618      	mov	r0, r3
 800189e:	f7ff fbbd 	bl	800101c <__aeabi_fcmpgt>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d006      	beq.n	80018b6 <main+0x536>
							  C_3++;
 80018a8:	4b6e      	ldr	r3, [pc, #440]	; (8001a64 <main+0x6e4>)
 80018aa:	881b      	ldrh	r3, [r3, #0]
 80018ac:	3301      	adds	r3, #1
 80018ae:	b29a      	uxth	r2, r3
 80018b0:	4b6c      	ldr	r3, [pc, #432]	; (8001a64 <main+0x6e4>)
 80018b2:	801a      	strh	r2, [r3, #0]
						  if (resul_arrayY1[0] > (float) TIM1_PERIOD) {
 80018b4:	e009      	b.n	80018ca <main+0x54a>
						  } else {
							  C_3--;
 80018b6:	4b6b      	ldr	r3, [pc, #428]	; (8001a64 <main+0x6e4>)
 80018b8:	881b      	ldrh	r3, [r3, #0]
 80018ba:	3b01      	subs	r3, #1
 80018bc:	b29a      	uxth	r2, r3
 80018be:	4b69      	ldr	r3, [pc, #420]	; (8001a64 <main+0x6e4>)
 80018c0:	801a      	strh	r2, [r3, #0]
						  if (resul_arrayY1[0] > (float) TIM1_PERIOD) {
 80018c2:	e002      	b.n	80018ca <main+0x54a>
						  }
					  } else {
						  calibrate1 = FALSE;	//        Y1
 80018c4:	4b65      	ldr	r3, [pc, #404]	; (8001a5c <main+0x6dc>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	701a      	strb	r2, [r3, #0]
					  }
					  /* Y2 */
					  if ( calibrate3 && (abs(resul_arrayY2[0] - (float) TIM1_PERIOD) > CALIBRATE_ACURACY) ) {
 80018ca:	4b67      	ldr	r3, [pc, #412]	; (8001a68 <main+0x6e8>)
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d030      	beq.n	8001934 <main+0x5b4>
 80018d2:	4b5b      	ldr	r3, [pc, #364]	; (8001a40 <main+0x6c0>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4962      	ldr	r1, [pc, #392]	; (8001a60 <main+0x6e0>)
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff f8d9 	bl	8000a90 <__aeabi_fsub>
 80018de:	4603      	mov	r3, r0
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff fba5 	bl	8001030 <__aeabi_f2iz>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	bfb8      	it	lt
 80018ec:	425b      	neglt	r3, r3
 80018ee:	4618      	mov	r0, r3
 80018f0:	f7ff f984 	bl	8000bfc <__aeabi_i2f>
 80018f4:	4603      	mov	r3, r0
 80018f6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7ff fb8e 	bl	800101c <__aeabi_fcmpgt>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d016      	beq.n	8001934 <main+0x5b4>
						  if (resul_arrayY2[0] > (float) TIM1_PERIOD) {
 8001906:	4b4e      	ldr	r3, [pc, #312]	; (8001a40 <main+0x6c0>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4955      	ldr	r1, [pc, #340]	; (8001a60 <main+0x6e0>)
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff fb85 	bl	800101c <__aeabi_fcmpgt>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d006      	beq.n	8001926 <main+0x5a6>
							  C_1++;
 8001918:	4b54      	ldr	r3, [pc, #336]	; (8001a6c <main+0x6ec>)
 800191a:	881b      	ldrh	r3, [r3, #0]
 800191c:	3301      	adds	r3, #1
 800191e:	b29a      	uxth	r2, r3
 8001920:	4b52      	ldr	r3, [pc, #328]	; (8001a6c <main+0x6ec>)
 8001922:	801a      	strh	r2, [r3, #0]
						  if (resul_arrayY2[0] > (float) TIM1_PERIOD) {
 8001924:	e009      	b.n	800193a <main+0x5ba>
						  } else {
							  C_1--;
 8001926:	4b51      	ldr	r3, [pc, #324]	; (8001a6c <main+0x6ec>)
 8001928:	881b      	ldrh	r3, [r3, #0]
 800192a:	3b01      	subs	r3, #1
 800192c:	b29a      	uxth	r2, r3
 800192e:	4b4f      	ldr	r3, [pc, #316]	; (8001a6c <main+0x6ec>)
 8001930:	801a      	strh	r2, [r3, #0]
						  if (resul_arrayY2[0] > (float) TIM1_PERIOD) {
 8001932:	e002      	b.n	800193a <main+0x5ba>
						  }
					  } else {
						  calibrate3 = FALSE;	//        Y1
 8001934:	4b4c      	ldr	r3, [pc, #304]	; (8001a68 <main+0x6e8>)
 8001936:	2200      	movs	r2, #0
 8001938:	701a      	strb	r2, [r3, #0]
					  }
					  /* X1 */
					  if ( calibrate2 && (abs(resul_arrayX1[0] - (float) TIM1_PERIOD) > CALIBRATE_ACURACY) ) {
 800193a:	4b4d      	ldr	r3, [pc, #308]	; (8001a70 <main+0x6f0>)
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d030      	beq.n	80019a4 <main+0x624>
 8001942:	4b40      	ldr	r3, [pc, #256]	; (8001a44 <main+0x6c4>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4946      	ldr	r1, [pc, #280]	; (8001a60 <main+0x6e0>)
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff f8a1 	bl	8000a90 <__aeabi_fsub>
 800194e:	4603      	mov	r3, r0
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff fb6d 	bl	8001030 <__aeabi_f2iz>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	bfb8      	it	lt
 800195c:	425b      	neglt	r3, r3
 800195e:	4618      	mov	r0, r3
 8001960:	f7ff f94c 	bl	8000bfc <__aeabi_i2f>
 8001964:	4603      	mov	r3, r0
 8001966:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800196a:	4618      	mov	r0, r3
 800196c:	f7ff fb56 	bl	800101c <__aeabi_fcmpgt>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d016      	beq.n	80019a4 <main+0x624>
						  if (resul_arrayX1[0] > (float) TIM1_PERIOD) {
 8001976:	4b33      	ldr	r3, [pc, #204]	; (8001a44 <main+0x6c4>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4939      	ldr	r1, [pc, #228]	; (8001a60 <main+0x6e0>)
 800197c:	4618      	mov	r0, r3
 800197e:	f7ff fb4d 	bl	800101c <__aeabi_fcmpgt>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d006      	beq.n	8001996 <main+0x616>
							  C_4++;
 8001988:	4b3a      	ldr	r3, [pc, #232]	; (8001a74 <main+0x6f4>)
 800198a:	881b      	ldrh	r3, [r3, #0]
 800198c:	3301      	adds	r3, #1
 800198e:	b29a      	uxth	r2, r3
 8001990:	4b38      	ldr	r3, [pc, #224]	; (8001a74 <main+0x6f4>)
 8001992:	801a      	strh	r2, [r3, #0]
						  if (resul_arrayX1[0] > (float) TIM1_PERIOD) {
 8001994:	e009      	b.n	80019aa <main+0x62a>
						  } else {
							  C_4--;
 8001996:	4b37      	ldr	r3, [pc, #220]	; (8001a74 <main+0x6f4>)
 8001998:	881b      	ldrh	r3, [r3, #0]
 800199a:	3b01      	subs	r3, #1
 800199c:	b29a      	uxth	r2, r3
 800199e:	4b35      	ldr	r3, [pc, #212]	; (8001a74 <main+0x6f4>)
 80019a0:	801a      	strh	r2, [r3, #0]
						  if (resul_arrayX1[0] > (float) TIM1_PERIOD) {
 80019a2:	e002      	b.n	80019aa <main+0x62a>
						  }
					  } else {
						  calibrate2 = FALSE;	//        Y2
 80019a4:	4b32      	ldr	r3, [pc, #200]	; (8001a70 <main+0x6f0>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	701a      	strb	r2, [r3, #0]
					  }
					  /* X2 */
					  if ( calibrate4 && (abs(resul_arrayX2[0] - (float) TIM1_PERIOD) > CALIBRATE_ACURACY) ) {
 80019aa:	4b33      	ldr	r3, [pc, #204]	; (8001a78 <main+0x6f8>)
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d030      	beq.n	8001a14 <main+0x694>
 80019b2:	4b25      	ldr	r3, [pc, #148]	; (8001a48 <main+0x6c8>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	492a      	ldr	r1, [pc, #168]	; (8001a60 <main+0x6e0>)
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff f869 	bl	8000a90 <__aeabi_fsub>
 80019be:	4603      	mov	r3, r0
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff fb35 	bl	8001030 <__aeabi_f2iz>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	bfb8      	it	lt
 80019cc:	425b      	neglt	r3, r3
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7ff f914 	bl	8000bfc <__aeabi_i2f>
 80019d4:	4603      	mov	r3, r0
 80019d6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80019da:	4618      	mov	r0, r3
 80019dc:	f7ff fb1e 	bl	800101c <__aeabi_fcmpgt>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d016      	beq.n	8001a14 <main+0x694>
						  if (resul_arrayX2[0] > (float) TIM1_PERIOD) {
 80019e6:	4b18      	ldr	r3, [pc, #96]	; (8001a48 <main+0x6c8>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	491d      	ldr	r1, [pc, #116]	; (8001a60 <main+0x6e0>)
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7ff fb15 	bl	800101c <__aeabi_fcmpgt>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d006      	beq.n	8001a06 <main+0x686>
							  C_2++;
 80019f8:	4b20      	ldr	r3, [pc, #128]	; (8001a7c <main+0x6fc>)
 80019fa:	881b      	ldrh	r3, [r3, #0]
 80019fc:	3301      	adds	r3, #1
 80019fe:	b29a      	uxth	r2, r3
 8001a00:	4b1e      	ldr	r3, [pc, #120]	; (8001a7c <main+0x6fc>)
 8001a02:	801a      	strh	r2, [r3, #0]
						  if (resul_arrayX2[0] > (float) TIM1_PERIOD) {
 8001a04:	e009      	b.n	8001a1a <main+0x69a>
						  } else {
							  C_2--;
 8001a06:	4b1d      	ldr	r3, [pc, #116]	; (8001a7c <main+0x6fc>)
 8001a08:	881b      	ldrh	r3, [r3, #0]
 8001a0a:	3b01      	subs	r3, #1
 8001a0c:	b29a      	uxth	r2, r3
 8001a0e:	4b1b      	ldr	r3, [pc, #108]	; (8001a7c <main+0x6fc>)
 8001a10:	801a      	strh	r2, [r3, #0]
						  if (resul_arrayX2[0] > (float) TIM1_PERIOD) {
 8001a12:	e002      	b.n	8001a1a <main+0x69a>
						  }
					  } else {
						  calibrate4 = FALSE;	//        Y2
 8001a14:	4b18      	ldr	r3, [pc, #96]	; (8001a78 <main+0x6f8>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	701a      	strb	r2, [r3, #0]
					  }
					  calibrateCount++;
 8001a1a:	4b19      	ldr	r3, [pc, #100]	; (8001a80 <main+0x700>)
 8001a1c:	881b      	ldrh	r3, [r3, #0]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	b29a      	uxth	r2, r3
 8001a22:	4b17      	ldr	r3, [pc, #92]	; (8001a80 <main+0x700>)
 8001a24:	801a      	strh	r2, [r3, #0]
				  }
				#ifdef SYSTICK_DISABLE
				  SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;  //  SysTick
 8001a26:	4b17      	ldr	r3, [pc, #92]	; (8001a84 <main+0x704>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a16      	ldr	r2, [pc, #88]	; (8001a84 <main+0x704>)
 8001a2c:	f023 0301 	bic.w	r3, r3, #1
 8001a30:	6013      	str	r3, [r2, #0]
				#endif
				  HAL_TIM_Base_Start_IT(&htim4);  //    
 8001a32:	4815      	ldr	r0, [pc, #84]	; (8001a88 <main+0x708>)
 8001a34:	f003 face 	bl	8004fd4 <HAL_TIM_Base_Start_IT>
 8001a38:	e1af      	b.n	8001d9a <main+0xa1a>
 8001a3a:	bf00      	nop
 8001a3c:	200003b4 	.word	0x200003b4
 8001a40:	20000890 	.word	0x20000890
 8001a44:	20000554 	.word	0x20000554
 8001a48:	200006f0 	.word	0x200006f0
 8001a4c:	0800b0dc 	.word	0x0800b0dc
 8001a50:	2000020c 	.word	0x2000020c
 8001a54:	20000c88 	.word	0x20000c88
 8001a58:	200003b0 	.word	0x200003b0
 8001a5c:	20000354 	.word	0x20000354
 8001a60:	44480000 	.word	0x44480000
 8001a64:	200006e4 	.word	0x200006e4
 8001a68:	20000388 	.word	0x20000388
 8001a6c:	20000344 	.word	0x20000344
 8001a70:	20000b1f 	.word	0x20000b1f
 8001a74:	20000310 	.word	0x20000310
 8001a78:	2000030e 	.word	0x2000030e
 8001a7c:	2000030c 	.word	0x2000030c
 8001a80:	20000886 	.word	0x20000886
 8001a84:	e000e010 	.word	0xe000e010
 8001a88:	20000b90 	.word	0x20000b90
			  } else {
				  if (calibrateCount >= CALIBRATE_MAX_COUNT) {
 8001a8c:	4b71      	ldr	r3, [pc, #452]	; (8001c54 <main+0x8d4>)
 8001a8e:	881b      	ldrh	r3, [r3, #0]
 8001a90:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8001a94:	d308      	bcc.n	8001aa8 <main+0x728>
					  HAL_UART_Transmit(&huart1, (uint8_t *) CALIBRATE_ERROR_TOUT, sizeof(CALIBRATE_ERROR_TOUT), 1000);
 8001a96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a9a:	221f      	movs	r2, #31
 8001a9c:	496e      	ldr	r1, [pc, #440]	; (8001c58 <main+0x8d8>)
 8001a9e:	486f      	ldr	r0, [pc, #444]	; (8001c5c <main+0x8dc>)
 8001aa0:	f004 ff86 	bl	80069b0 <HAL_UART_Transmit>
					  /* System restart if calibrate error. */
					  HAL_NVIC_SystemReset();
 8001aa4:	f002 f83f 	bl	8003b26 <HAL_NVIC_SystemReset>
				  }
				  if (calibrateMode > 0) {
 8001aa8:	4b6d      	ldr	r3, [pc, #436]	; (8001c60 <main+0x8e0>)
 8001aaa:	881b      	ldrh	r3, [r3, #0]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	f000 80c7 	beq.w	8001c40 <main+0x8c0>
					  ZX1 = ZX1 + (float) resul_arrayX1[0];
 8001ab2:	4b6c      	ldr	r3, [pc, #432]	; (8001c64 <main+0x8e4>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a6c      	ldr	r2, [pc, #432]	; (8001c68 <main+0x8e8>)
 8001ab8:	6812      	ldr	r2, [r2, #0]
 8001aba:	4611      	mov	r1, r2
 8001abc:	4618      	mov	r0, r3
 8001abe:	f7fe ffe9 	bl	8000a94 <__addsf3>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	4b68      	ldr	r3, [pc, #416]	; (8001c68 <main+0x8e8>)
 8001ac8:	601a      	str	r2, [r3, #0]
					  ZX2 = ZX2 + (float) resul_arrayX2[0];
 8001aca:	4b68      	ldr	r3, [pc, #416]	; (8001c6c <main+0x8ec>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a68      	ldr	r2, [pc, #416]	; (8001c70 <main+0x8f0>)
 8001ad0:	6812      	ldr	r2, [r2, #0]
 8001ad2:	4611      	mov	r1, r2
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7fe ffdd 	bl	8000a94 <__addsf3>
 8001ada:	4603      	mov	r3, r0
 8001adc:	461a      	mov	r2, r3
 8001ade:	4b64      	ldr	r3, [pc, #400]	; (8001c70 <main+0x8f0>)
 8001ae0:	601a      	str	r2, [r3, #0]
					  ZY1 = ZY1 + (float) resul_arrayY1[0];
 8001ae2:	4b64      	ldr	r3, [pc, #400]	; (8001c74 <main+0x8f4>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a64      	ldr	r2, [pc, #400]	; (8001c78 <main+0x8f8>)
 8001ae8:	6812      	ldr	r2, [r2, #0]
 8001aea:	4611      	mov	r1, r2
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7fe ffd1 	bl	8000a94 <__addsf3>
 8001af2:	4603      	mov	r3, r0
 8001af4:	461a      	mov	r2, r3
 8001af6:	4b60      	ldr	r3, [pc, #384]	; (8001c78 <main+0x8f8>)
 8001af8:	601a      	str	r2, [r3, #0]
					  ZY2 = ZY2 + (float) resul_arrayY2[0];
 8001afa:	4b60      	ldr	r3, [pc, #384]	; (8001c7c <main+0x8fc>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a60      	ldr	r2, [pc, #384]	; (8001c80 <main+0x900>)
 8001b00:	6812      	ldr	r2, [r2, #0]
 8001b02:	4611      	mov	r1, r2
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7fe ffc5 	bl	8000a94 <__addsf3>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	4b5c      	ldr	r3, [pc, #368]	; (8001c80 <main+0x900>)
 8001b10:	601a      	str	r2, [r3, #0]
					  calibrateMode--;
 8001b12:	4b53      	ldr	r3, [pc, #332]	; (8001c60 <main+0x8e0>)
 8001b14:	881b      	ldrh	r3, [r3, #0]
 8001b16:	3b01      	subs	r3, #1
 8001b18:	b29a      	uxth	r2, r3
 8001b1a:	4b51      	ldr	r3, [pc, #324]	; (8001c60 <main+0x8e0>)
 8001b1c:	801a      	strh	r2, [r3, #0]
					  if (calibrateMode == 0) {
 8001b1e:	4b50      	ldr	r3, [pc, #320]	; (8001c60 <main+0x8e0>)
 8001b20:	881b      	ldrh	r3, [r3, #0]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	f040 808c 	bne.w	8001c40 <main+0x8c0>
						  /*   */
						  DX1.f = ZX1 / ZX2;
 8001b28:	4b4f      	ldr	r3, [pc, #316]	; (8001c68 <main+0x8e8>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a50      	ldr	r2, [pc, #320]	; (8001c70 <main+0x8f0>)
 8001b2e:	6812      	ldr	r2, [r2, #0]
 8001b30:	4611      	mov	r1, r2
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7ff f96a 	bl	8000e0c <__aeabi_fdiv>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	4b51      	ldr	r3, [pc, #324]	; (8001c84 <main+0x904>)
 8001b3e:	601a      	str	r2, [r3, #0]
						  DY1.f = ZY1 / ZY2;
 8001b40:	4b4d      	ldr	r3, [pc, #308]	; (8001c78 <main+0x8f8>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a4e      	ldr	r2, [pc, #312]	; (8001c80 <main+0x900>)
 8001b46:	6812      	ldr	r2, [r2, #0]
 8001b48:	4611      	mov	r1, r2
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7ff f95e 	bl	8000e0c <__aeabi_fdiv>
 8001b50:	4603      	mov	r3, r0
 8001b52:	461a      	mov	r2, r3
 8001b54:	4b4c      	ldr	r3, [pc, #304]	; (8001c88 <main+0x908>)
 8001b56:	601a      	str	r2, [r3, #0]
						  memset(SndBuffer, 0, sizeof(SndBuffer));
 8001b58:	22c8      	movs	r2, #200	; 0xc8
 8001b5a:	2100      	movs	r1, #0
 8001b5c:	484b      	ldr	r0, [pc, #300]	; (8001c8c <main+0x90c>)
 8001b5e:	f005 f95d 	bl	8006e1c <memset>
						  sprintf(SndBuffer, "\r\nCalibrate complite.\r\nC_1:%5d, C_3:%5d, C_2:%5d, C_4:%5d\r\n", C_1, C_3, C_2, C_4);
 8001b62:	4b4b      	ldr	r3, [pc, #300]	; (8001c90 <main+0x910>)
 8001b64:	881b      	ldrh	r3, [r3, #0]
 8001b66:	4619      	mov	r1, r3
 8001b68:	4b4a      	ldr	r3, [pc, #296]	; (8001c94 <main+0x914>)
 8001b6a:	881b      	ldrh	r3, [r3, #0]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	4b4a      	ldr	r3, [pc, #296]	; (8001c98 <main+0x918>)
 8001b70:	881b      	ldrh	r3, [r3, #0]
 8001b72:	461a      	mov	r2, r3
 8001b74:	4b49      	ldr	r3, [pc, #292]	; (8001c9c <main+0x91c>)
 8001b76:	881b      	ldrh	r3, [r3, #0]
 8001b78:	9301      	str	r3, [sp, #4]
 8001b7a:	9200      	str	r2, [sp, #0]
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	460a      	mov	r2, r1
 8001b80:	4947      	ldr	r1, [pc, #284]	; (8001ca0 <main+0x920>)
 8001b82:	4842      	ldr	r0, [pc, #264]	; (8001c8c <main+0x90c>)
 8001b84:	f005 fdb2 	bl	80076ec <siprintf>
						  HAL_UART_Transmit(&huart1, (uint8_t *) SndBuffer, sizeof(SndBuffer), 1000);
 8001b88:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b8c:	22c8      	movs	r2, #200	; 0xc8
 8001b8e:	493f      	ldr	r1, [pc, #252]	; (8001c8c <main+0x90c>)
 8001b90:	4832      	ldr	r0, [pc, #200]	; (8001c5c <main+0x8dc>)
 8001b92:	f004 ff0d 	bl	80069b0 <HAL_UART_Transmit>
						  memset(SndBuffer, 0, sizeof(SndBuffer));
 8001b96:	22c8      	movs	r2, #200	; 0xc8
 8001b98:	2100      	movs	r1, #0
 8001b9a:	483c      	ldr	r0, [pc, #240]	; (8001c8c <main+0x90c>)
 8001b9c:	f005 f93e 	bl	8006e1c <memset>
						  sprintf(SndBuffer, "DY1:%5.4f, DX1:%5.4f\r\n\r\n", DY1.f, DX1.f);
 8001ba0:	4b39      	ldr	r3, [pc, #228]	; (8001c88 <main+0x908>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7fe fc3f 	bl	8000428 <__aeabi_f2d>
 8001baa:	4604      	mov	r4, r0
 8001bac:	460d      	mov	r5, r1
 8001bae:	4b35      	ldr	r3, [pc, #212]	; (8001c84 <main+0x904>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f7fe fc38 	bl	8000428 <__aeabi_f2d>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	460b      	mov	r3, r1
 8001bbc:	e9cd 2300 	strd	r2, r3, [sp]
 8001bc0:	4622      	mov	r2, r4
 8001bc2:	462b      	mov	r3, r5
 8001bc4:	4937      	ldr	r1, [pc, #220]	; (8001ca4 <main+0x924>)
 8001bc6:	4831      	ldr	r0, [pc, #196]	; (8001c8c <main+0x90c>)
 8001bc8:	f005 fd90 	bl	80076ec <siprintf>
						  HAL_UART_Transmit(&huart1, (uint8_t *) SndBuffer, sizeof(SndBuffer), 1000);
 8001bcc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bd0:	22c8      	movs	r2, #200	; 0xc8
 8001bd2:	492e      	ldr	r1, [pc, #184]	; (8001c8c <main+0x90c>)
 8001bd4:	4821      	ldr	r0, [pc, #132]	; (8001c5c <main+0x8dc>)
 8001bd6:	f004 feeb 	bl	80069b0 <HAL_UART_Transmit>
						  if (abs(DX1.f) < 2 && abs(DY1.f) < 2) {
 8001bda:	4b2a      	ldr	r3, [pc, #168]	; (8001c84 <main+0x904>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4618      	mov	r0, r3
 8001be0:	f7ff fa26 	bl	8001030 <__aeabi_f2iz>
 8001be4:	4603      	mov	r3, r0
 8001be6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001bea:	db1c      	blt.n	8001c26 <main+0x8a6>
 8001bec:	4b25      	ldr	r3, [pc, #148]	; (8001c84 <main+0x904>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff fa1d 	bl	8001030 <__aeabi_f2iz>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	dc14      	bgt.n	8001c26 <main+0x8a6>
 8001bfc:	4b22      	ldr	r3, [pc, #136]	; (8001c88 <main+0x908>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff fa15 	bl	8001030 <__aeabi_f2iz>
 8001c06:	4603      	mov	r3, r0
 8001c08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c0c:	db0b      	blt.n	8001c26 <main+0x8a6>
 8001c0e:	4b1e      	ldr	r3, [pc, #120]	; (8001c88 <main+0x908>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4618      	mov	r0, r3
 8001c14:	f7ff fa0c 	bl	8001030 <__aeabi_f2iz>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	dc03      	bgt.n	8001c26 <main+0x8a6>
							  rwFlash(1);  //     Flash.
 8001c1e:	2001      	movs	r0, #1
 8001c20:	f7ff fa3a 	bl	8001098 <rwFlash>
 8001c24:	e006      	b.n	8001c34 <main+0x8b4>
						  } else {
							  HAL_UART_Transmit(&huart1, (uint8_t *) CALIBRATE_ERROR_RANGE, sizeof(CALIBRATE_ERROR_RANGE), 1000);
 8001c26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c2a:	222a      	movs	r2, #42	; 0x2a
 8001c2c:	491e      	ldr	r1, [pc, #120]	; (8001ca8 <main+0x928>)
 8001c2e:	480b      	ldr	r0, [pc, #44]	; (8001c5c <main+0x8dc>)
 8001c30:	f004 febe 	bl	80069b0 <HAL_UART_Transmit>
						  }
						  calibrateCount = 0;
 8001c34:	4b07      	ldr	r3, [pc, #28]	; (8001c54 <main+0x8d4>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	801a      	strh	r2, [r3, #0]
						  firstTime = TRUE;
 8001c3a:	4b1c      	ldr	r3, [pc, #112]	; (8001cac <main+0x92c>)
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	701a      	strb	r2, [r3, #0]
					  }
				  }
				#ifdef SYSTICK_DISABLE
				  SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;  //  SysTick
 8001c40:	4b1b      	ldr	r3, [pc, #108]	; (8001cb0 <main+0x930>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a1a      	ldr	r2, [pc, #104]	; (8001cb0 <main+0x930>)
 8001c46:	f023 0301 	bic.w	r3, r3, #1
 8001c4a:	6013      	str	r3, [r2, #0]
				#endif
				  HAL_TIM_Base_Start_IT(&htim4);  //    
 8001c4c:	4819      	ldr	r0, [pc, #100]	; (8001cb4 <main+0x934>)
 8001c4e:	f003 f9c1 	bl	8004fd4 <HAL_TIM_Base_Start_IT>
 8001c52:	e0a2      	b.n	8001d9a <main+0xa1a>
 8001c54:	20000886 	.word	0x20000886
 8001c58:	0800b10c 	.word	0x0800b10c
 8001c5c:	20000c88 	.word	0x20000c88
 8001c60:	20000884 	.word	0x20000884
 8001c64:	20000554 	.word	0x20000554
 8001c68:	20000340 	.word	0x20000340
 8001c6c:	200006f0 	.word	0x200006f0
 8001c70:	20000550 	.word	0x20000550
 8001c74:	200003b4 	.word	0x200003b4
 8001c78:	20000880 	.word	0x20000880
 8001c7c:	20000890 	.word	0x20000890
 8001c80:	20000b20 	.word	0x20000b20
 8001c84:	200002e8 	.word	0x200002e8
 8001c88:	200002f8 	.word	0x200002f8
 8001c8c:	2000020c 	.word	0x2000020c
 8001c90:	20000344 	.word	0x20000344
 8001c94:	200006e4 	.word	0x200006e4
 8001c98:	2000030c 	.word	0x2000030c
 8001c9c:	20000310 	.word	0x20000310
 8001ca0:	0800b12c 	.word	0x0800b12c
 8001ca4:	0800b168 	.word	0x0800b168
 8001ca8:	0800b184 	.word	0x0800b184
 8001cac:	20000b2c 	.word	0x20000b2c
 8001cb0:	e000e010 	.word	0xe000e010
 8001cb4:	20000b90 	.word	0x20000b90
					  sendToZabbix(net_info.zabbix, ZabbixHostName, "ALTIM_MAXSPEED", Vmaxfin);
				  }
			  }
			#endif
			  //HAL_GPIO_WritePin(GPIOA, LED_Pin, GPIO_PIN_RESET);
			  if ( ! firstTime ) {
 8001cb8:	4b89      	ldr	r3, [pc, #548]	; (8001ee0 <main+0xb60>)
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	f083 0301 	eor.w	r3, r3, #1
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d05d      	beq.n	8001d82 <main+0xa02>
				  sprintf(SndBuffer, "V:%5.2f, X:%5.2f, Y:%5.2f, Vmax:%5.2f, Xmax:%5.2f, Ymax:%5.2f, A:%3.0f, T:%5.2f, P:%8.3f, H:%5.2f   \r",
 8001cc6:	4b87      	ldr	r3, [pc, #540]	; (8001ee4 <main+0xb64>)
 8001cc8:	cb18      	ldmia	r3, {r3, r4}
 8001cca:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
 8001cce:	4b86      	ldr	r3, [pc, #536]	; (8001ee8 <main+0xb68>)
 8001cd0:	e9d3 ab00 	ldrd	sl, fp, [r3]
 8001cd4:	4b85      	ldr	r3, [pc, #532]	; (8001eec <main+0xb6c>)
 8001cd6:	e9d3 1200 	ldrd	r1, r2, [r3]
 8001cda:	e9c7 1208 	strd	r1, r2, [r7, #32]
 8001cde:	4b84      	ldr	r3, [pc, #528]	; (8001ef0 <main+0xb70>)
 8001ce0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ce4:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8001ce8:	4b82      	ldr	r3, [pc, #520]	; (8001ef4 <main+0xb74>)
 8001cea:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001cee:	e9c7 4504 	strd	r4, r5, [r7, #16]
 8001cf2:	4b81      	ldr	r3, [pc, #516]	; (8001ef8 <main+0xb78>)
 8001cf4:	e9d3 5600 	ldrd	r5, r6, [r3]
 8001cf8:	e9c7 5602 	strd	r5, r6, [r7, #8]
 8001cfc:	4b7f      	ldr	r3, [pc, #508]	; (8001efc <main+0xb7c>)
 8001cfe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8001d02:	e9c7 8900 	strd	r8, r9, [r7]
 8001d06:	4b7e      	ldr	r3, [pc, #504]	; (8001f00 <main+0xb80>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7fe fb8c 	bl	8000428 <__aeabi_f2d>
 8001d10:	4680      	mov	r8, r0
 8001d12:	4689      	mov	r9, r1
 8001d14:	4b7b      	ldr	r3, [pc, #492]	; (8001f04 <main+0xb84>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7fe fb85 	bl	8000428 <__aeabi_f2d>
 8001d1e:	4604      	mov	r4, r0
 8001d20:	460d      	mov	r5, r1
 8001d22:	4b79      	ldr	r3, [pc, #484]	; (8001f08 <main+0xb88>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7fe fb7e 	bl	8000428 <__aeabi_f2d>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	460b      	mov	r3, r1
 8001d30:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8001d34:	e9cd 450e 	strd	r4, r5, [sp, #56]	; 0x38
 8001d38:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8001d3c:	e9d7 8900 	ldrd	r8, r9, [r7]
 8001d40:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 8001d44:	e9d7 5602 	ldrd	r5, r6, [r7, #8]
 8001d48:	e9cd 5608 	strd	r5, r6, [sp, #32]
 8001d4c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001d50:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8001d54:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d58:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001d5c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8001d60:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8001d64:	e9cd ab00 	strd	sl, fp, [sp]
 8001d68:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001d6c:	4967      	ldr	r1, [pc, #412]	; (8001f0c <main+0xb8c>)
 8001d6e:	4868      	ldr	r0, [pc, #416]	; (8001f10 <main+0xb90>)
 8001d70:	f005 fcbc 	bl	80076ec <siprintf>
						  V, Xsum, Ysum, Vmaxfin, Xmaxfin, Ymaxfin, A, temperature, pressure, humidity);
				  HAL_UART_Transmit(&huart1, (uint8_t *) SndBuffer, sizeof(SndBuffer), 1000);
 8001d74:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d78:	22c8      	movs	r2, #200	; 0xc8
 8001d7a:	4965      	ldr	r1, [pc, #404]	; (8001f10 <main+0xb90>)
 8001d7c:	4865      	ldr	r0, [pc, #404]	; (8001f14 <main+0xb94>)
 8001d7e:	f004 fe17 	bl	80069b0 <HAL_UART_Transmit>
			  }
			  firstTime = FALSE;
 8001d82:	4b57      	ldr	r3, [pc, #348]	; (8001ee0 <main+0xb60>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	701a      	strb	r2, [r3, #0]
				#ifdef SYSTICK_DISABLE
				  SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;  //  SysTick
 8001d88:	4b63      	ldr	r3, [pc, #396]	; (8001f18 <main+0xb98>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a62      	ldr	r2, [pc, #392]	; (8001f18 <main+0xb98>)
 8001d8e:	f023 0301 	bic.w	r3, r3, #1
 8001d92:	6013      	str	r3, [r2, #0]
				#endif
			  HAL_TIM_Base_Start_IT(&htim4);  //    
 8001d94:	4861      	ldr	r0, [pc, #388]	; (8001f1c <main+0xb9c>)
 8001d96:	f003 f91d 	bl	8004fd4 <HAL_TIM_Base_Start_IT>


	  /*
	   *    
	   */
	  if(HAL_UART_Receive(&huart1, (uint8_t *) uart_buffer, 1, 10) ) {
 8001d9a:	230a      	movs	r3, #10
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	4960      	ldr	r1, [pc, #384]	; (8001f20 <main+0xba0>)
 8001da0:	485c      	ldr	r0, [pc, #368]	; (8001f14 <main+0xb94>)
 8001da2:	f004 fe97 	bl	8006ad4 <HAL_UART_Receive>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	f43f ac55 	beq.w	8001658 <main+0x2d8>
		  if (uart_buffer[0] == 'c' ) {  //  c  ?
 8001dae:	4b5c      	ldr	r3, [pc, #368]	; (8001f20 <main+0xba0>)
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	2b63      	cmp	r3, #99	; 0x63
 8001db4:	d161      	bne.n	8001e7a <main+0xafa>
			  HAL_UART_Transmit(&huart1, (uint8_t *) CALIBRATE_TEXT, sizeof(CALIBRATE_TEXT), 1000);
 8001db6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dba:	2216      	movs	r2, #22
 8001dbc:	4959      	ldr	r1, [pc, #356]	; (8001f24 <main+0xba4>)
 8001dbe:	4855      	ldr	r0, [pc, #340]	; (8001f14 <main+0xb94>)
 8001dc0:	f004 fdf6 	bl	80069b0 <HAL_UART_Transmit>
			  HAL_TIM_Base_Stop_IT(&htim4); //  
 8001dc4:	4855      	ldr	r0, [pc, #340]	; (8001f1c <main+0xb9c>)
 8001dc6:	f003 f957 	bl	8005078 <HAL_TIM_Base_Stop_IT>
			  STOP_CAPTURE
 8001dca:	2100      	movs	r1, #0
 8001dcc:	4856      	ldr	r0, [pc, #344]	; (8001f28 <main+0xba8>)
 8001dce:	f003 fc3d 	bl	800564c <HAL_TIM_IC_Stop_IT>
 8001dd2:	2104      	movs	r1, #4
 8001dd4:	4854      	ldr	r0, [pc, #336]	; (8001f28 <main+0xba8>)
 8001dd6:	f003 fc39 	bl	800564c <HAL_TIM_IC_Stop_IT>
			  memset(SndBuffer, 0, sizeof(SndBuffer));
 8001dda:	22c8      	movs	r2, #200	; 0xc8
 8001ddc:	2100      	movs	r1, #0
 8001dde:	484c      	ldr	r0, [pc, #304]	; (8001f10 <main+0xb90>)
 8001de0:	f005 f81c 	bl	8006e1c <memset>
			  calibrate1 = TRUE;
 8001de4:	4b51      	ldr	r3, [pc, #324]	; (8001f2c <main+0xbac>)
 8001de6:	2201      	movs	r2, #1
 8001de8:	701a      	strb	r2, [r3, #0]
			  calibrate3 = TRUE;
 8001dea:	4b51      	ldr	r3, [pc, #324]	; (8001f30 <main+0xbb0>)
 8001dec:	2201      	movs	r2, #1
 8001dee:	701a      	strb	r2, [r3, #0]
			  calibrate2 = TRUE;
 8001df0:	4b50      	ldr	r3, [pc, #320]	; (8001f34 <main+0xbb4>)
 8001df2:	2201      	movs	r2, #1
 8001df4:	701a      	strb	r2, [r3, #0]
			  calibrate4 = TRUE;
 8001df6:	4b50      	ldr	r3, [pc, #320]	; (8001f38 <main+0xbb8>)
 8001df8:	2201      	movs	r2, #1
 8001dfa:	701a      	strb	r2, [r3, #0]
			  test_flag = FALSE;
 8001dfc:	4b4f      	ldr	r3, [pc, #316]	; (8001f3c <main+0xbbc>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	701a      	strb	r2, [r3, #0]
			  calibrateCount = 0;
 8001e02:	4b4f      	ldr	r3, [pc, #316]	; (8001f40 <main+0xbc0>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	801a      	strh	r2, [r3, #0]
			  C_1 = CALIBRATE_START;
 8001e08:	4b4e      	ldr	r3, [pc, #312]	; (8001f44 <main+0xbc4>)
 8001e0a:	f649 4240 	movw	r2, #40000	; 0x9c40
 8001e0e:	801a      	strh	r2, [r3, #0]
			  C_3 = CALIBRATE_START;
 8001e10:	4b4d      	ldr	r3, [pc, #308]	; (8001f48 <main+0xbc8>)
 8001e12:	f649 4240 	movw	r2, #40000	; 0x9c40
 8001e16:	801a      	strh	r2, [r3, #0]
			  C_2 = CALIBRATE_START;
 8001e18:	4b4c      	ldr	r3, [pc, #304]	; (8001f4c <main+0xbcc>)
 8001e1a:	f649 4240 	movw	r2, #40000	; 0x9c40
 8001e1e:	801a      	strh	r2, [r3, #0]
			  C_4 = CALIBRATE_START;
 8001e20:	4b4b      	ldr	r3, [pc, #300]	; (8001f50 <main+0xbd0>)
 8001e22:	f649 4240 	movw	r2, #40000	; 0x9c40
 8001e26:	801a      	strh	r2, [r3, #0]
			  ZX1 = 0;
 8001e28:	4b4a      	ldr	r3, [pc, #296]	; (8001f54 <main+0xbd4>)
 8001e2a:	f04f 0200 	mov.w	r2, #0
 8001e2e:	601a      	str	r2, [r3, #0]
			  ZX2 = 0;
 8001e30:	4b49      	ldr	r3, [pc, #292]	; (8001f58 <main+0xbd8>)
 8001e32:	f04f 0200 	mov.w	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]
			  ZY1 = 0;
 8001e38:	4b48      	ldr	r3, [pc, #288]	; (8001f5c <main+0xbdc>)
 8001e3a:	f04f 0200 	mov.w	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]
			  ZY2 = 0;
 8001e40:	4b47      	ldr	r3, [pc, #284]	; (8001f60 <main+0xbe0>)
 8001e42:	f04f 0200 	mov.w	r2, #0
 8001e46:	601a      	str	r2, [r3, #0]
			  DX1.f = 0;
 8001e48:	4b46      	ldr	r3, [pc, #280]	; (8001f64 <main+0xbe4>)
 8001e4a:	f04f 0200 	mov.w	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
			  DY1.f = 0;
 8001e50:	4b45      	ldr	r3, [pc, #276]	; (8001f68 <main+0xbe8>)
 8001e52:	f04f 0200 	mov.w	r2, #0
 8001e56:	601a      	str	r2, [r3, #0]
			  test_cnt = 0;
 8001e58:	4b44      	ldr	r3, [pc, #272]	; (8001f6c <main+0xbec>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	801a      	strh	r2, [r3, #0]
			  calibrateMode = MEASSURE_COUNT * CALIBRATE_TIMES;
 8001e5e:	4b44      	ldr	r3, [pc, #272]	; (8001f70 <main+0xbf0>)
 8001e60:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001e64:	801a      	strh	r2, [r3, #0]
			  currentMode = 0;
 8001e66:	4b43      	ldr	r3, [pc, #268]	; (8001f74 <main+0xbf4>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	801a      	strh	r2, [r3, #0]
			  measCount = 0;
 8001e6c:	4b42      	ldr	r3, [pc, #264]	; (8001f78 <main+0xbf8>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	801a      	strh	r2, [r3, #0]
			  HAL_TIM_Base_Start_IT(&htim4); //  
 8001e72:	482a      	ldr	r0, [pc, #168]	; (8001f1c <main+0xb9c>)
 8001e74:	f003 f8ae 	bl	8004fd4 <HAL_TIM_Base_Start_IT>
 8001e78:	e0b6      	b.n	8001fe8 <main+0xc68>
		  } else {
			  if (uart_buffer[0] == 't' ) {		// Test
 8001e7a:	4b29      	ldr	r3, [pc, #164]	; (8001f20 <main+0xba0>)
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	2b74      	cmp	r3, #116	; 0x74
 8001e80:	d17e      	bne.n	8001f80 <main+0xc00>
				  HAL_TIM_Base_Stop_IT(&htim4); //  
 8001e82:	4826      	ldr	r0, [pc, #152]	; (8001f1c <main+0xb9c>)
 8001e84:	f003 f8f8 	bl	8005078 <HAL_TIM_Base_Stop_IT>
				  STOP_CAPTURE
 8001e88:	2100      	movs	r1, #0
 8001e8a:	4827      	ldr	r0, [pc, #156]	; (8001f28 <main+0xba8>)
 8001e8c:	f003 fbde 	bl	800564c <HAL_TIM_IC_Stop_IT>
 8001e90:	2104      	movs	r1, #4
 8001e92:	4825      	ldr	r0, [pc, #148]	; (8001f28 <main+0xba8>)
 8001e94:	f003 fbda 	bl	800564c <HAL_TIM_IC_Stop_IT>
				  HAL_UART_Transmit(&huart1, (uint8_t *) TEST_TEXT, sizeof(TEST_TEXT), 1000);
 8001e98:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e9c:	2210      	movs	r2, #16
 8001e9e:	4937      	ldr	r1, [pc, #220]	; (8001f7c <main+0xbfc>)
 8001ea0:	481c      	ldr	r0, [pc, #112]	; (8001f14 <main+0xb94>)
 8001ea2:	f004 fd85 	bl	80069b0 <HAL_UART_Transmit>
				  calibrateMode = 1;
 8001ea6:	4b32      	ldr	r3, [pc, #200]	; (8001f70 <main+0xbf0>)
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	801a      	strh	r2, [r3, #0]
				  calibrateCount = 0;
 8001eac:	4b24      	ldr	r3, [pc, #144]	; (8001f40 <main+0xbc0>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	801a      	strh	r2, [r3, #0]
				  test_flag = TRUE;
 8001eb2:	4b22      	ldr	r3, [pc, #136]	; (8001f3c <main+0xbbc>)
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	701a      	strb	r2, [r3, #0]
				  calibrate1 = TRUE;
 8001eb8:	4b1c      	ldr	r3, [pc, #112]	; (8001f2c <main+0xbac>)
 8001eba:	2201      	movs	r2, #1
 8001ebc:	701a      	strb	r2, [r3, #0]
				  calibrate3 = TRUE;
 8001ebe:	4b1c      	ldr	r3, [pc, #112]	; (8001f30 <main+0xbb0>)
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	701a      	strb	r2, [r3, #0]
				  calibrate2 = TRUE;
 8001ec4:	4b1b      	ldr	r3, [pc, #108]	; (8001f34 <main+0xbb4>)
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	701a      	strb	r2, [r3, #0]
				  calibrate4 = TRUE;
 8001eca:	4b1b      	ldr	r3, [pc, #108]	; (8001f38 <main+0xbb8>)
 8001ecc:	2201      	movs	r2, #1
 8001ece:	701a      	strb	r2, [r3, #0]
				  measCount = 0;
 8001ed0:	4b29      	ldr	r3, [pc, #164]	; (8001f78 <main+0xbf8>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	801a      	strh	r2, [r3, #0]
				  HAL_TIM_Base_Start_IT(&htim4); //  
 8001ed6:	4811      	ldr	r0, [pc, #68]	; (8001f1c <main+0xb9c>)
 8001ed8:	f003 f87c 	bl	8004fd4 <HAL_TIM_Base_Start_IT>
 8001edc:	e084      	b.n	8001fe8 <main+0xc68>
 8001ede:	bf00      	nop
 8001ee0:	20000b2c 	.word	0x20000b2c
 8001ee4:	20000398 	.word	0x20000398
 8001ee8:	200003a8 	.word	0x200003a8
 8001eec:	200002f0 	.word	0x200002f0
 8001ef0:	20000300 	.word	0x20000300
 8001ef4:	20000888 	.word	0x20000888
 8001ef8:	20000548 	.word	0x20000548
 8001efc:	20000328 	.word	0x20000328
 8001f00:	20000350 	.word	0x20000350
 8001f04:	20000360 	.word	0x20000360
 8001f08:	20000390 	.word	0x20000390
 8001f0c:	0800b1b0 	.word	0x0800b1b0
 8001f10:	2000020c 	.word	0x2000020c
 8001f14:	20000c88 	.word	0x20000c88
 8001f18:	e000e010 	.word	0xe000e010
 8001f1c:	20000b90 	.word	0x20000b90
 8001f20:	20000200 	.word	0x20000200
 8001f24:	0800b218 	.word	0x0800b218
 8001f28:	20000d18 	.word	0x20000d18
 8001f2c:	20000354 	.word	0x20000354
 8001f30:	20000388 	.word	0x20000388
 8001f34:	20000b1f 	.word	0x20000b1f
 8001f38:	2000030e 	.word	0x2000030e
 8001f3c:	200003b0 	.word	0x200003b0
 8001f40:	20000886 	.word	0x20000886
 8001f44:	20000344 	.word	0x20000344
 8001f48:	200006e4 	.word	0x200006e4
 8001f4c:	2000030c 	.word	0x2000030c
 8001f50:	20000310 	.word	0x20000310
 8001f54:	20000340 	.word	0x20000340
 8001f58:	20000550 	.word	0x20000550
 8001f5c:	20000880 	.word	0x20000880
 8001f60:	20000b20 	.word	0x20000b20
 8001f64:	200002e8 	.word	0x200002e8
 8001f68:	200002f8 	.word	0x200002f8
 8001f6c:	20000b24 	.word	0x20000b24
 8001f70:	20000884 	.word	0x20000884
 8001f74:	200006e6 	.word	0x200006e6
 8001f78:	20000320 	.word	0x20000320
 8001f7c:	0800b230 	.word	0x0800b230
			  } else {
				  if (uart_buffer[0] == 'r' ) {		// Terminate calibration && test
 8001f80:	4b1c      	ldr	r3, [pc, #112]	; (8001ff4 <main+0xc74>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	2b72      	cmp	r3, #114	; 0x72
 8001f86:	d12f      	bne.n	8001fe8 <main+0xc68>
					  HAL_TIM_Base_Stop_IT(&htim4); //  
 8001f88:	481b      	ldr	r0, [pc, #108]	; (8001ff8 <main+0xc78>)
 8001f8a:	f003 f875 	bl	8005078 <HAL_TIM_Base_Stop_IT>
					  STOP_CAPTURE
 8001f8e:	2100      	movs	r1, #0
 8001f90:	481a      	ldr	r0, [pc, #104]	; (8001ffc <main+0xc7c>)
 8001f92:	f003 fb5b 	bl	800564c <HAL_TIM_IC_Stop_IT>
 8001f96:	2104      	movs	r1, #4
 8001f98:	4818      	ldr	r0, [pc, #96]	; (8001ffc <main+0xc7c>)
 8001f9a:	f003 fb57 	bl	800564c <HAL_TIM_IC_Stop_IT>
					  HAL_UART_Transmit(&huart1, (uint8_t *) TEST_TERMINATE, sizeof(TEST_TERMINATE), 1000);
 8001f9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fa2:	2221      	movs	r2, #33	; 0x21
 8001fa4:	4916      	ldr	r1, [pc, #88]	; (8002000 <main+0xc80>)
 8001fa6:	4817      	ldr	r0, [pc, #92]	; (8002004 <main+0xc84>)
 8001fa8:	f004 fd02 	bl	80069b0 <HAL_UART_Transmit>
					  test_flag = 0;
 8001fac:	4b16      	ldr	r3, [pc, #88]	; (8002008 <main+0xc88>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	701a      	strb	r2, [r3, #0]
					  calibrate1 = TRUE;
 8001fb2:	4b16      	ldr	r3, [pc, #88]	; (800200c <main+0xc8c>)
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	701a      	strb	r2, [r3, #0]
					  calibrate3 = TRUE;
 8001fb8:	4b15      	ldr	r3, [pc, #84]	; (8002010 <main+0xc90>)
 8001fba:	2201      	movs	r2, #1
 8001fbc:	701a      	strb	r2, [r3, #0]
					  calibrate2 = TRUE;
 8001fbe:	4b15      	ldr	r3, [pc, #84]	; (8002014 <main+0xc94>)
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	701a      	strb	r2, [r3, #0]
					  calibrate4 = TRUE;
 8001fc4:	4b14      	ldr	r3, [pc, #80]	; (8002018 <main+0xc98>)
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	701a      	strb	r2, [r3, #0]
					  calibrateMode = 0;
 8001fca:	4b14      	ldr	r3, [pc, #80]	; (800201c <main+0xc9c>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	801a      	strh	r2, [r3, #0]
					  calibrateCount = 0;
 8001fd0:	4b13      	ldr	r3, [pc, #76]	; (8002020 <main+0xca0>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	801a      	strh	r2, [r3, #0]
					  measCount = 0;
 8001fd6:	4b13      	ldr	r3, [pc, #76]	; (8002024 <main+0xca4>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	801a      	strh	r2, [r3, #0]
					  rwFlash(0);		//     Flash.
 8001fdc:	2000      	movs	r0, #0
 8001fde:	f7ff f85b 	bl	8001098 <rwFlash>
					  HAL_TIM_Base_Start_IT(&htim4); //  
 8001fe2:	4805      	ldr	r0, [pc, #20]	; (8001ff8 <main+0xc78>)
 8001fe4:	f002 fff6 	bl	8004fd4 <HAL_TIM_Base_Start_IT>
				  }
			  }
		  }
		  uart_buffer[0] = 0x00;
 8001fe8:	4b02      	ldr	r3, [pc, #8]	; (8001ff4 <main+0xc74>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	701a      	strb	r2, [r3, #0]
	  if (readyFlag) {
 8001fee:	f7ff bb33 	b.w	8001658 <main+0x2d8>
 8001ff2:	bf00      	nop
 8001ff4:	20000200 	.word	0x20000200
 8001ff8:	20000b90 	.word	0x20000b90
 8001ffc:	20000d18 	.word	0x20000d18
 8002000:	0800b240 	.word	0x0800b240
 8002004:	20000c88 	.word	0x20000c88
 8002008:	200003b0 	.word	0x200003b0
 800200c:	20000354 	.word	0x20000354
 8002010:	20000388 	.word	0x20000388
 8002014:	20000b1f 	.word	0x20000b1f
 8002018:	2000030e 	.word	0x2000030e
 800201c:	20000884 	.word	0x20000884
 8002020:	20000886 	.word	0x20000886
 8002024:	20000320 	.word	0x20000320

08002028 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b090      	sub	sp, #64	; 0x40
 800202c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800202e:	f107 0318 	add.w	r3, r7, #24
 8002032:	2228      	movs	r2, #40	; 0x28
 8002034:	2100      	movs	r1, #0
 8002036:	4618      	mov	r0, r3
 8002038:	f004 fef0 	bl	8006e1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800203c:	1d3b      	adds	r3, r7, #4
 800203e:	2200      	movs	r2, #0
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	605a      	str	r2, [r3, #4]
 8002044:	609a      	str	r2, [r3, #8]
 8002046:	60da      	str	r2, [r3, #12]
 8002048:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800204a:	2309      	movs	r3, #9
 800204c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800204e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002052:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8002054:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002058:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800205a:	2301      	movs	r3, #1
 800205c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800205e:	2301      	movs	r3, #1
 8002060:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002062:	2302      	movs	r3, #2
 8002064:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002066:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800206a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800206c:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8002070:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002072:	f107 0318 	add.w	r3, r7, #24
 8002076:	4618      	mov	r0, r3
 8002078:	f002 fa98 	bl	80045ac <HAL_RCC_OscConfig>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8002082:	f000 fc4b 	bl	800291c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002086:	230f      	movs	r3, #15
 8002088:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800208a:	2302      	movs	r3, #2
 800208c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800208e:	2300      	movs	r3, #0
 8002090:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002092:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002096:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002098:	2300      	movs	r3, #0
 800209a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800209c:	1d3b      	adds	r3, r7, #4
 800209e:	2102      	movs	r1, #2
 80020a0:	4618      	mov	r0, r3
 80020a2:	f002 fd03 	bl	8004aac <HAL_RCC_ClockConfig>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d001      	beq.n	80020b0 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80020ac:	f000 fc36 	bl	800291c <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80020b0:	f002 fde6 	bl	8004c80 <HAL_RCC_EnableCSS>
}
 80020b4:	bf00      	nop
 80020b6:	3740      	adds	r7, #64	; 0x40
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}

080020bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80020c0:	4b12      	ldr	r3, [pc, #72]	; (800210c <MX_I2C1_Init+0x50>)
 80020c2:	4a13      	ldr	r2, [pc, #76]	; (8002110 <MX_I2C1_Init+0x54>)
 80020c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80020c6:	4b11      	ldr	r3, [pc, #68]	; (800210c <MX_I2C1_Init+0x50>)
 80020c8:	4a12      	ldr	r2, [pc, #72]	; (8002114 <MX_I2C1_Init+0x58>)
 80020ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80020cc:	4b0f      	ldr	r3, [pc, #60]	; (800210c <MX_I2C1_Init+0x50>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80020d2:	4b0e      	ldr	r3, [pc, #56]	; (800210c <MX_I2C1_Init+0x50>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020d8:	4b0c      	ldr	r3, [pc, #48]	; (800210c <MX_I2C1_Init+0x50>)
 80020da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80020de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80020e0:	4b0a      	ldr	r3, [pc, #40]	; (800210c <MX_I2C1_Init+0x50>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80020e6:	4b09      	ldr	r3, [pc, #36]	; (800210c <MX_I2C1_Init+0x50>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020ec:	4b07      	ldr	r3, [pc, #28]	; (800210c <MX_I2C1_Init+0x50>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020f2:	4b06      	ldr	r3, [pc, #24]	; (800210c <MX_I2C1_Init+0x50>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80020f8:	4804      	ldr	r0, [pc, #16]	; (800210c <MX_I2C1_Init+0x50>)
 80020fa:	f002 f8c1 	bl	8004280 <HAL_I2C_Init>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002104:	f000 fc0a 	bl	800291c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002108:	bf00      	nop
 800210a:	bd80      	pop	{r7, pc}
 800210c:	20000bd8 	.word	0x20000bd8
 8002110:	40005400 	.word	0x40005400
 8002114:	000186a0 	.word	0x000186a0

08002118 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800211c:	4b09      	ldr	r3, [pc, #36]	; (8002144 <MX_IWDG_Init+0x2c>)
 800211e:	4a0a      	ldr	r2, [pc, #40]	; (8002148 <MX_IWDG_Init+0x30>)
 8002120:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8002122:	4b08      	ldr	r3, [pc, #32]	; (8002144 <MX_IWDG_Init+0x2c>)
 8002124:	2206      	movs	r2, #6
 8002126:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 8002128:	4b06      	ldr	r3, [pc, #24]	; (8002144 <MX_IWDG_Init+0x2c>)
 800212a:	f640 72ff 	movw	r2, #4095	; 0xfff
 800212e:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002130:	4804      	ldr	r0, [pc, #16]	; (8002144 <MX_IWDG_Init+0x2c>)
 8002132:	f002 f9e9 	bl	8004508 <HAL_IWDG_Init>
 8002136:	4603      	mov	r3, r0
 8002138:	2b00      	cmp	r3, #0
 800213a:	d001      	beq.n	8002140 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 800213c:	f000 fbee 	bl	800291c <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8002140:	bf00      	nop
 8002142:	bd80      	pop	{r7, pc}
 8002144:	20000c2c 	.word	0x20000c2c
 8002148:	40003000 	.word	0x40003000

0800214c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002150:	4b17      	ldr	r3, [pc, #92]	; (80021b0 <MX_SPI2_Init+0x64>)
 8002152:	4a18      	ldr	r2, [pc, #96]	; (80021b4 <MX_SPI2_Init+0x68>)
 8002154:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002156:	4b16      	ldr	r3, [pc, #88]	; (80021b0 <MX_SPI2_Init+0x64>)
 8002158:	f44f 7282 	mov.w	r2, #260	; 0x104
 800215c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800215e:	4b14      	ldr	r3, [pc, #80]	; (80021b0 <MX_SPI2_Init+0x64>)
 8002160:	2200      	movs	r2, #0
 8002162:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002164:	4b12      	ldr	r3, [pc, #72]	; (80021b0 <MX_SPI2_Init+0x64>)
 8002166:	2200      	movs	r2, #0
 8002168:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800216a:	4b11      	ldr	r3, [pc, #68]	; (80021b0 <MX_SPI2_Init+0x64>)
 800216c:	2200      	movs	r2, #0
 800216e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002170:	4b0f      	ldr	r3, [pc, #60]	; (80021b0 <MX_SPI2_Init+0x64>)
 8002172:	2200      	movs	r2, #0
 8002174:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002176:	4b0e      	ldr	r3, [pc, #56]	; (80021b0 <MX_SPI2_Init+0x64>)
 8002178:	f44f 7200 	mov.w	r2, #512	; 0x200
 800217c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800217e:	4b0c      	ldr	r3, [pc, #48]	; (80021b0 <MX_SPI2_Init+0x64>)
 8002180:	2200      	movs	r2, #0
 8002182:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002184:	4b0a      	ldr	r3, [pc, #40]	; (80021b0 <MX_SPI2_Init+0x64>)
 8002186:	2200      	movs	r2, #0
 8002188:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800218a:	4b09      	ldr	r3, [pc, #36]	; (80021b0 <MX_SPI2_Init+0x64>)
 800218c:	2200      	movs	r2, #0
 800218e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002190:	4b07      	ldr	r3, [pc, #28]	; (80021b0 <MX_SPI2_Init+0x64>)
 8002192:	2200      	movs	r2, #0
 8002194:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002196:	4b06      	ldr	r3, [pc, #24]	; (80021b0 <MX_SPI2_Init+0x64>)
 8002198:	220a      	movs	r2, #10
 800219a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800219c:	4804      	ldr	r0, [pc, #16]	; (80021b0 <MX_SPI2_Init+0x64>)
 800219e:	f002 fe45 	bl	8004e2c <HAL_SPI_Init>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d001      	beq.n	80021ac <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80021a8:	f000 fbb8 	bl	800291c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80021ac:	bf00      	nop
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	20000b38 	.word	0x20000b38
 80021b4:	40003800 	.word	0x40003800

080021b8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b096      	sub	sp, #88	; 0x58
 80021bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021be:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80021c2:	2200      	movs	r2, #0
 80021c4:	601a      	str	r2, [r3, #0]
 80021c6:	605a      	str	r2, [r3, #4]
 80021c8:	609a      	str	r2, [r3, #8]
 80021ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021cc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021da:	2200      	movs	r2, #0
 80021dc:	601a      	str	r2, [r3, #0]
 80021de:	605a      	str	r2, [r3, #4]
 80021e0:	609a      	str	r2, [r3, #8]
 80021e2:	60da      	str	r2, [r3, #12]
 80021e4:	611a      	str	r2, [r3, #16]
 80021e6:	615a      	str	r2, [r3, #20]
 80021e8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80021ea:	1d3b      	adds	r3, r7, #4
 80021ec:	2220      	movs	r2, #32
 80021ee:	2100      	movs	r1, #0
 80021f0:	4618      	mov	r0, r3
 80021f2:	f004 fe13 	bl	8006e1c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80021f6:	4b61      	ldr	r3, [pc, #388]	; (800237c <MX_TIM1_Init+0x1c4>)
 80021f8:	4a61      	ldr	r2, [pc, #388]	; (8002380 <MX_TIM1_Init+0x1c8>)
 80021fa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80021fc:	4b5f      	ldr	r3, [pc, #380]	; (800237c <MX_TIM1_Init+0x1c4>)
 80021fe:	2200      	movs	r2, #0
 8002200:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002202:	4b5e      	ldr	r3, [pc, #376]	; (800237c <MX_TIM1_Init+0x1c4>)
 8002204:	2200      	movs	r2, #0
 8002206:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 799;
 8002208:	4b5c      	ldr	r3, [pc, #368]	; (800237c <MX_TIM1_Init+0x1c4>)
 800220a:	f240 321f 	movw	r2, #799	; 0x31f
 800220e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002210:	4b5a      	ldr	r3, [pc, #360]	; (800237c <MX_TIM1_Init+0x1c4>)
 8002212:	2200      	movs	r2, #0
 8002214:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 91;
 8002216:	4b59      	ldr	r3, [pc, #356]	; (800237c <MX_TIM1_Init+0x1c4>)
 8002218:	225b      	movs	r2, #91	; 0x5b
 800221a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800221c:	4b57      	ldr	r3, [pc, #348]	; (800237c <MX_TIM1_Init+0x1c4>)
 800221e:	2280      	movs	r2, #128	; 0x80
 8002220:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002222:	4856      	ldr	r0, [pc, #344]	; (800237c <MX_TIM1_Init+0x1c4>)
 8002224:	f002 fe86 	bl	8004f34 <HAL_TIM_Base_Init>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800222e:	f000 fb75 	bl	800291c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002232:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002236:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002238:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800223c:	4619      	mov	r1, r3
 800223e:	484f      	ldr	r0, [pc, #316]	; (800237c <MX_TIM1_Init+0x1c4>)
 8002240:	f003 fcfa 	bl	8005c38 <HAL_TIM_ConfigClockSource>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d001      	beq.n	800224e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800224a:	f000 fb67 	bl	800291c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 800224e:	484b      	ldr	r0, [pc, #300]	; (800237c <MX_TIM1_Init+0x1c4>)
 8002250:	f002 ff40 	bl	80050d4 <HAL_TIM_OC_Init>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800225a:	f000 fb5f 	bl	800291c <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim1, TIM_OPMODE_SINGLE) != HAL_OK)
 800225e:	2108      	movs	r1, #8
 8002260:	4846      	ldr	r0, [pc, #280]	; (800237c <MX_TIM1_Init+0x1c4>)
 8002262:	f003 fa9b 	bl	800579c <HAL_TIM_OnePulse_Init>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 800226c:	f000 fb56 	bl	800291c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002270:	2320      	movs	r3, #32
 8002272:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002274:	2300      	movs	r3, #0
 8002276:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002278:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800227c:	4619      	mov	r1, r3
 800227e:	483f      	ldr	r0, [pc, #252]	; (800237c <MX_TIM1_Init+0x1c4>)
 8002280:	f004 fa88 	bl	8006794 <HAL_TIMEx_MasterConfigSynchronization>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 800228a:	f000 fb47 	bl	800291c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800228e:	2330      	movs	r3, #48	; 0x30
 8002290:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002292:	2300      	movs	r3, #0
 8002294:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002296:	2300      	movs	r3, #0
 8002298:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800229a:	2300      	movs	r3, #0
 800229c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800229e:	2300      	movs	r3, #0
 80022a0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80022a2:	2300      	movs	r3, #0
 80022a4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80022a6:	2300      	movs	r3, #0
 80022a8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022ae:	2200      	movs	r2, #0
 80022b0:	4619      	mov	r1, r3
 80022b2:	4832      	ldr	r0, [pc, #200]	; (800237c <MX_TIM1_Init+0x1c4>)
 80022b4:	f003 fbd4 	bl	8005a60 <HAL_TIM_OC_ConfigChannel>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 80022be:	f000 fb2d 	bl	800291c <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_1);
 80022c2:	4b2e      	ldr	r3, [pc, #184]	; (800237c <MX_TIM1_Init+0x1c4>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	699a      	ldr	r2, [r3, #24]
 80022c8:	4b2c      	ldr	r3, [pc, #176]	; (800237c <MX_TIM1_Init+0x1c4>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f042 0208 	orr.w	r2, r2, #8
 80022d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80022d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022d6:	2204      	movs	r2, #4
 80022d8:	4619      	mov	r1, r3
 80022da:	4828      	ldr	r0, [pc, #160]	; (800237c <MX_TIM1_Init+0x1c4>)
 80022dc:	f003 fbc0 	bl	8005a60 <HAL_TIM_OC_ConfigChannel>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <MX_TIM1_Init+0x132>
  {
    Error_Handler();
 80022e6:	f000 fb19 	bl	800291c <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_2);
 80022ea:	4b24      	ldr	r3, [pc, #144]	; (800237c <MX_TIM1_Init+0x1c4>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	699a      	ldr	r2, [r3, #24]
 80022f0:	4b22      	ldr	r3, [pc, #136]	; (800237c <MX_TIM1_Init+0x1c4>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80022fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022fe:	2208      	movs	r2, #8
 8002300:	4619      	mov	r1, r3
 8002302:	481e      	ldr	r0, [pc, #120]	; (800237c <MX_TIM1_Init+0x1c4>)
 8002304:	f003 fbac 	bl	8005a60 <HAL_TIM_OC_ConfigChannel>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 800230e:	f000 fb05 	bl	800291c <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002312:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002316:	220c      	movs	r2, #12
 8002318:	4619      	mov	r1, r3
 800231a:	4818      	ldr	r0, [pc, #96]	; (800237c <MX_TIM1_Init+0x1c4>)
 800231c:	f003 fba0 	bl	8005a60 <HAL_TIM_OC_ConfigChannel>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8002326:	f000 faf9 	bl	800291c <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_4);
 800232a:	4b14      	ldr	r3, [pc, #80]	; (800237c <MX_TIM1_Init+0x1c4>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	69da      	ldr	r2, [r3, #28]
 8002330:	4b12      	ldr	r3, [pc, #72]	; (800237c <MX_TIM1_Init+0x1c4>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002338:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800233a:	2300      	movs	r3, #0
 800233c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800233e:	2300      	movs	r3, #0
 8002340:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002342:	2300      	movs	r3, #0
 8002344:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002346:	2300      	movs	r3, #0
 8002348:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800234a:	2300      	movs	r3, #0
 800234c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800234e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002352:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002354:	2300      	movs	r3, #0
 8002356:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002358:	1d3b      	adds	r3, r7, #4
 800235a:	4619      	mov	r1, r3
 800235c:	4807      	ldr	r0, [pc, #28]	; (800237c <MX_TIM1_Init+0x1c4>)
 800235e:	f004 fa77 	bl	8006850 <HAL_TIMEx_ConfigBreakDeadTime>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <MX_TIM1_Init+0x1b4>
  {
    Error_Handler();
 8002368:	f000 fad8 	bl	800291c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800236c:	4803      	ldr	r0, [pc, #12]	; (800237c <MX_TIM1_Init+0x1c4>)
 800236e:	f000 fc39 	bl	8002be4 <HAL_TIM_MspPostInit>

}
 8002372:	bf00      	nop
 8002374:	3758      	adds	r7, #88	; 0x58
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	20000cd0 	.word	0x20000cd0
 8002380:	40012c00 	.word	0x40012c00

08002384 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b090      	sub	sp, #64	; 0x40
 8002388:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800238a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800238e:	2200      	movs	r2, #0
 8002390:	601a      	str	r2, [r3, #0]
 8002392:	605a      	str	r2, [r3, #4]
 8002394:	609a      	str	r2, [r3, #8]
 8002396:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002398:	f107 031c 	add.w	r3, r7, #28
 800239c:	2200      	movs	r2, #0
 800239e:	601a      	str	r2, [r3, #0]
 80023a0:	605a      	str	r2, [r3, #4]
 80023a2:	609a      	str	r2, [r3, #8]
 80023a4:	60da      	str	r2, [r3, #12]
 80023a6:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023a8:	f107 0314 	add.w	r3, r7, #20
 80023ac:	2200      	movs	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]
 80023b0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80023b2:	1d3b      	adds	r3, r7, #4
 80023b4:	2200      	movs	r2, #0
 80023b6:	601a      	str	r2, [r3, #0]
 80023b8:	605a      	str	r2, [r3, #4]
 80023ba:	609a      	str	r2, [r3, #8]
 80023bc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80023be:	4b3b      	ldr	r3, [pc, #236]	; (80024ac <MX_TIM2_Init+0x128>)
 80023c0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80023c4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80023c6:	4b39      	ldr	r3, [pc, #228]	; (80024ac <MX_TIM2_Init+0x128>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023cc:	4b37      	ldr	r3, [pc, #220]	; (80024ac <MX_TIM2_Init+0x128>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80023d2:	4b36      	ldr	r3, [pc, #216]	; (80024ac <MX_TIM2_Init+0x128>)
 80023d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80023d8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023da:	4b34      	ldr	r3, [pc, #208]	; (80024ac <MX_TIM2_Init+0x128>)
 80023dc:	2200      	movs	r2, #0
 80023de:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023e0:	4b32      	ldr	r3, [pc, #200]	; (80024ac <MX_TIM2_Init+0x128>)
 80023e2:	2280      	movs	r2, #128	; 0x80
 80023e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80023e6:	4831      	ldr	r0, [pc, #196]	; (80024ac <MX_TIM2_Init+0x128>)
 80023e8:	f002 fda4 	bl	8004f34 <HAL_TIM_Base_Init>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80023f2:	f000 fa93 	bl	800291c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023fa:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80023fc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002400:	4619      	mov	r1, r3
 8002402:	482a      	ldr	r0, [pc, #168]	; (80024ac <MX_TIM2_Init+0x128>)
 8002404:	f003 fc18 	bl	8005c38 <HAL_TIM_ConfigClockSource>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800240e:	f000 fa85 	bl	800291c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8002412:	4826      	ldr	r0, [pc, #152]	; (80024ac <MX_TIM2_Init+0x128>)
 8002414:	f002 ffbc 	bl	8005390 <HAL_TIM_IC_Init>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800241e:	f000 fa7d 	bl	800291c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8002422:	2304      	movs	r3, #4
 8002424:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 8002426:	2320      	movs	r3, #32
 8002428:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 800242a:	f107 031c 	add.w	r3, r7, #28
 800242e:	4619      	mov	r1, r3
 8002430:	481e      	ldr	r0, [pc, #120]	; (80024ac <MX_TIM2_Init+0x128>)
 8002432:	f003 fcc5 	bl	8005dc0 <HAL_TIM_SlaveConfigSynchro>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 800243c:	f000 fa6e 	bl	800291c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002440:	2300      	movs	r3, #0
 8002442:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002444:	2300      	movs	r3, #0
 8002446:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002448:	f107 0314 	add.w	r3, r7, #20
 800244c:	4619      	mov	r1, r3
 800244e:	4817      	ldr	r0, [pc, #92]	; (80024ac <MX_TIM2_Init+0x128>)
 8002450:	f004 f9a0 	bl	8006794 <HAL_TIMEx_MasterConfigSynchronization>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800245a:	f000 fa5f 	bl	800291c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800245e:	2300      	movs	r3, #0
 8002460:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002462:	2301      	movs	r3, #1
 8002464:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002466:	2300      	movs	r3, #0
 8002468:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800246a:	2300      	movs	r3, #0
 800246c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800246e:	1d3b      	adds	r3, r7, #4
 8002470:	2200      	movs	r2, #0
 8002472:	4619      	mov	r1, r3
 8002474:	480d      	ldr	r0, [pc, #52]	; (80024ac <MX_TIM2_Init+0x128>)
 8002476:	f003 fb4b 	bl	8005b10 <HAL_TIM_IC_ConfigChannel>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d001      	beq.n	8002484 <MX_TIM2_Init+0x100>
  {
    Error_Handler();
 8002480:	f000 fa4c 	bl	800291c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002484:	2302      	movs	r3, #2
 8002486:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002488:	2302      	movs	r3, #2
 800248a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800248c:	1d3b      	adds	r3, r7, #4
 800248e:	2204      	movs	r2, #4
 8002490:	4619      	mov	r1, r3
 8002492:	4806      	ldr	r0, [pc, #24]	; (80024ac <MX_TIM2_Init+0x128>)
 8002494:	f003 fb3c 	bl	8005b10 <HAL_TIM_IC_ConfigChannel>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <MX_TIM2_Init+0x11e>
  {
    Error_Handler();
 800249e:	f000 fa3d 	bl	800291c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80024a2:	bf00      	nop
 80024a4:	3740      	adds	r7, #64	; 0x40
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	20000d18 	.word	0x20000d18

080024b0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b092      	sub	sp, #72	; 0x48
 80024b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024b6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80024ba:	2200      	movs	r2, #0
 80024bc:	601a      	str	r2, [r3, #0]
 80024be:	605a      	str	r2, [r3, #4]
 80024c0:	609a      	str	r2, [r3, #8]
 80024c2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80024c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024c8:	2200      	movs	r2, #0
 80024ca:	601a      	str	r2, [r3, #0]
 80024cc:	605a      	str	r2, [r3, #4]
 80024ce:	609a      	str	r2, [r3, #8]
 80024d0:	60da      	str	r2, [r3, #12]
 80024d2:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024d4:	f107 031c 	add.w	r3, r7, #28
 80024d8:	2200      	movs	r2, #0
 80024da:	601a      	str	r2, [r3, #0]
 80024dc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024de:	463b      	mov	r3, r7
 80024e0:	2200      	movs	r2, #0
 80024e2:	601a      	str	r2, [r3, #0]
 80024e4:	605a      	str	r2, [r3, #4]
 80024e6:	609a      	str	r2, [r3, #8]
 80024e8:	60da      	str	r2, [r3, #12]
 80024ea:	611a      	str	r2, [r3, #16]
 80024ec:	615a      	str	r2, [r3, #20]
 80024ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80024f0:	4b37      	ldr	r3, [pc, #220]	; (80025d0 <MX_TIM3_Init+0x120>)
 80024f2:	4a38      	ldr	r2, [pc, #224]	; (80025d4 <MX_TIM3_Init+0x124>)
 80024f4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80024f6:	4b36      	ldr	r3, [pc, #216]	; (80025d0 <MX_TIM3_Init+0x120>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024fc:	4b34      	ldr	r3, [pc, #208]	; (80025d0 <MX_TIM3_Init+0x120>)
 80024fe:	2200      	movs	r2, #0
 8002500:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 40000;
 8002502:	4b33      	ldr	r3, [pc, #204]	; (80025d0 <MX_TIM3_Init+0x120>)
 8002504:	f649 4240 	movw	r2, #40000	; 0x9c40
 8002508:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800250a:	4b31      	ldr	r3, [pc, #196]	; (80025d0 <MX_TIM3_Init+0x120>)
 800250c:	2200      	movs	r2, #0
 800250e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002510:	4b2f      	ldr	r3, [pc, #188]	; (80025d0 <MX_TIM3_Init+0x120>)
 8002512:	2280      	movs	r2, #128	; 0x80
 8002514:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002516:	482e      	ldr	r0, [pc, #184]	; (80025d0 <MX_TIM3_Init+0x120>)
 8002518:	f002 fd0c 	bl	8004f34 <HAL_TIM_Base_Init>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d001      	beq.n	8002526 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002522:	f000 f9fb 	bl	800291c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002526:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800252a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800252c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002530:	4619      	mov	r1, r3
 8002532:	4827      	ldr	r0, [pc, #156]	; (80025d0 <MX_TIM3_Init+0x120>)
 8002534:	f003 fb80 	bl	8005c38 <HAL_TIM_ConfigClockSource>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800253e:	f000 f9ed 	bl	800291c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8002542:	4823      	ldr	r0, [pc, #140]	; (80025d0 <MX_TIM3_Init+0x120>)
 8002544:	f002 fdc6 	bl	80050d4 <HAL_TIM_OC_Init>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 800254e:	f000 f9e5 	bl	800291c <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim3, TIM_OPMODE_SINGLE) != HAL_OK)
 8002552:	2108      	movs	r1, #8
 8002554:	481e      	ldr	r0, [pc, #120]	; (80025d0 <MX_TIM3_Init+0x120>)
 8002556:	f003 f921 	bl	800579c <HAL_TIM_OnePulse_Init>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d001      	beq.n	8002564 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8002560:	f000 f9dc 	bl	800291c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8002564:	2306      	movs	r3, #6
 8002566:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8002568:	2300      	movs	r3, #0
 800256a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800256c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002570:	4619      	mov	r1, r3
 8002572:	4817      	ldr	r0, [pc, #92]	; (80025d0 <MX_TIM3_Init+0x120>)
 8002574:	f003 fc24 	bl	8005dc0 <HAL_TIM_SlaveConfigSynchro>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <MX_TIM3_Init+0xd2>
  {
    Error_Handler();
 800257e:	f000 f9cd 	bl	800291c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8002582:	2330      	movs	r3, #48	; 0x30
 8002584:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002586:	2300      	movs	r3, #0
 8002588:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800258a:	f107 031c 	add.w	r3, r7, #28
 800258e:	4619      	mov	r1, r3
 8002590:	480f      	ldr	r0, [pc, #60]	; (80025d0 <MX_TIM3_Init+0x120>)
 8002592:	f004 f8ff 	bl	8006794 <HAL_TIMEx_MasterConfigSynchronization>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d001      	beq.n	80025a0 <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 800259c:	f000 f9be 	bl	800291c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 80025a0:	2310      	movs	r3, #16
 80025a2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80025a4:	2300      	movs	r3, #0
 80025a6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025a8:	2300      	movs	r3, #0
 80025aa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025ac:	2300      	movs	r3, #0
 80025ae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025b0:	463b      	mov	r3, r7
 80025b2:	2200      	movs	r2, #0
 80025b4:	4619      	mov	r1, r3
 80025b6:	4806      	ldr	r0, [pc, #24]	; (80025d0 <MX_TIM3_Init+0x120>)
 80025b8:	f003 fa52 	bl	8005a60 <HAL_TIM_OC_ConfigChannel>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d001      	beq.n	80025c6 <MX_TIM3_Init+0x116>
  {
    Error_Handler();
 80025c2:	f000 f9ab 	bl	800291c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80025c6:	bf00      	nop
 80025c8:	3748      	adds	r7, #72	; 0x48
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	20000c40 	.word	0x20000c40
 80025d4:	40000400 	.word	0x40000400

080025d8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b086      	sub	sp, #24
 80025dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025de:	f107 0308 	add.w	r3, r7, #8
 80025e2:	2200      	movs	r2, #0
 80025e4:	601a      	str	r2, [r3, #0]
 80025e6:	605a      	str	r2, [r3, #4]
 80025e8:	609a      	str	r2, [r3, #8]
 80025ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025ec:	463b      	mov	r3, r7
 80025ee:	2200      	movs	r2, #0
 80025f0:	601a      	str	r2, [r3, #0]
 80025f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80025f4:	4b1d      	ldr	r3, [pc, #116]	; (800266c <MX_TIM4_Init+0x94>)
 80025f6:	4a1e      	ldr	r2, [pc, #120]	; (8002670 <MX_TIM4_Init+0x98>)
 80025f8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 6;
 80025fa:	4b1c      	ldr	r3, [pc, #112]	; (800266c <MX_TIM4_Init+0x94>)
 80025fc:	2206      	movs	r2, #6
 80025fe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002600:	4b1a      	ldr	r3, [pc, #104]	; (800266c <MX_TIM4_Init+0x94>)
 8002602:	2200      	movs	r2, #0
 8002604:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002606:	4b19      	ldr	r3, [pc, #100]	; (800266c <MX_TIM4_Init+0x94>)
 8002608:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800260c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800260e:	4b17      	ldr	r3, [pc, #92]	; (800266c <MX_TIM4_Init+0x94>)
 8002610:	2200      	movs	r2, #0
 8002612:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002614:	4b15      	ldr	r3, [pc, #84]	; (800266c <MX_TIM4_Init+0x94>)
 8002616:	2280      	movs	r2, #128	; 0x80
 8002618:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800261a:	4814      	ldr	r0, [pc, #80]	; (800266c <MX_TIM4_Init+0x94>)
 800261c:	f002 fc8a 	bl	8004f34 <HAL_TIM_Base_Init>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8002626:	f000 f979 	bl	800291c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800262a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800262e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002630:	f107 0308 	add.w	r3, r7, #8
 8002634:	4619      	mov	r1, r3
 8002636:	480d      	ldr	r0, [pc, #52]	; (800266c <MX_TIM4_Init+0x94>)
 8002638:	f003 fafe 	bl	8005c38 <HAL_TIM_ConfigClockSource>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d001      	beq.n	8002646 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8002642:	f000 f96b 	bl	800291c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002646:	2320      	movs	r3, #32
 8002648:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800264a:	2300      	movs	r3, #0
 800264c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800264e:	463b      	mov	r3, r7
 8002650:	4619      	mov	r1, r3
 8002652:	4806      	ldr	r0, [pc, #24]	; (800266c <MX_TIM4_Init+0x94>)
 8002654:	f004 f89e 	bl	8006794 <HAL_TIMEx_MasterConfigSynchronization>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d001      	beq.n	8002662 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800265e:	f000 f95d 	bl	800291c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002662:	bf00      	nop
 8002664:	3718      	adds	r7, #24
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	20000b90 	.word	0x20000b90
 8002670:	40000800 	.word	0x40000800

08002674 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002678:	4b11      	ldr	r3, [pc, #68]	; (80026c0 <MX_USART1_UART_Init+0x4c>)
 800267a:	4a12      	ldr	r2, [pc, #72]	; (80026c4 <MX_USART1_UART_Init+0x50>)
 800267c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800267e:	4b10      	ldr	r3, [pc, #64]	; (80026c0 <MX_USART1_UART_Init+0x4c>)
 8002680:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002684:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002686:	4b0e      	ldr	r3, [pc, #56]	; (80026c0 <MX_USART1_UART_Init+0x4c>)
 8002688:	2200      	movs	r2, #0
 800268a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800268c:	4b0c      	ldr	r3, [pc, #48]	; (80026c0 <MX_USART1_UART_Init+0x4c>)
 800268e:	2200      	movs	r2, #0
 8002690:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002692:	4b0b      	ldr	r3, [pc, #44]	; (80026c0 <MX_USART1_UART_Init+0x4c>)
 8002694:	2200      	movs	r2, #0
 8002696:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002698:	4b09      	ldr	r3, [pc, #36]	; (80026c0 <MX_USART1_UART_Init+0x4c>)
 800269a:	220c      	movs	r2, #12
 800269c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800269e:	4b08      	ldr	r3, [pc, #32]	; (80026c0 <MX_USART1_UART_Init+0x4c>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80026a4:	4b06      	ldr	r3, [pc, #24]	; (80026c0 <MX_USART1_UART_Init+0x4c>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80026aa:	4805      	ldr	r0, [pc, #20]	; (80026c0 <MX_USART1_UART_Init+0x4c>)
 80026ac:	f004 f933 	bl	8006916 <HAL_UART_Init>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d001      	beq.n	80026ba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80026b6:	f000 f931 	bl	800291c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80026ba:	bf00      	nop
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	20000c88 	.word	0x20000c88
 80026c4:	40013800 	.word	0x40013800

080026c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b088      	sub	sp, #32
 80026cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ce:	f107 0310 	add.w	r3, r7, #16
 80026d2:	2200      	movs	r2, #0
 80026d4:	601a      	str	r2, [r3, #0]
 80026d6:	605a      	str	r2, [r3, #4]
 80026d8:	609a      	str	r2, [r3, #8]
 80026da:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026dc:	4b28      	ldr	r3, [pc, #160]	; (8002780 <MX_GPIO_Init+0xb8>)
 80026de:	699b      	ldr	r3, [r3, #24]
 80026e0:	4a27      	ldr	r2, [pc, #156]	; (8002780 <MX_GPIO_Init+0xb8>)
 80026e2:	f043 0320 	orr.w	r3, r3, #32
 80026e6:	6193      	str	r3, [r2, #24]
 80026e8:	4b25      	ldr	r3, [pc, #148]	; (8002780 <MX_GPIO_Init+0xb8>)
 80026ea:	699b      	ldr	r3, [r3, #24]
 80026ec:	f003 0320 	and.w	r3, r3, #32
 80026f0:	60fb      	str	r3, [r7, #12]
 80026f2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026f4:	4b22      	ldr	r3, [pc, #136]	; (8002780 <MX_GPIO_Init+0xb8>)
 80026f6:	699b      	ldr	r3, [r3, #24]
 80026f8:	4a21      	ldr	r2, [pc, #132]	; (8002780 <MX_GPIO_Init+0xb8>)
 80026fa:	f043 0304 	orr.w	r3, r3, #4
 80026fe:	6193      	str	r3, [r2, #24]
 8002700:	4b1f      	ldr	r3, [pc, #124]	; (8002780 <MX_GPIO_Init+0xb8>)
 8002702:	699b      	ldr	r3, [r3, #24]
 8002704:	f003 0304 	and.w	r3, r3, #4
 8002708:	60bb      	str	r3, [r7, #8]
 800270a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800270c:	4b1c      	ldr	r3, [pc, #112]	; (8002780 <MX_GPIO_Init+0xb8>)
 800270e:	699b      	ldr	r3, [r3, #24]
 8002710:	4a1b      	ldr	r2, [pc, #108]	; (8002780 <MX_GPIO_Init+0xb8>)
 8002712:	f043 0308 	orr.w	r3, r3, #8
 8002716:	6193      	str	r3, [r2, #24]
 8002718:	4b19      	ldr	r3, [pc, #100]	; (8002780 <MX_GPIO_Init+0xb8>)
 800271a:	699b      	ldr	r3, [r3, #24]
 800271c:	f003 0308 	and.w	r3, r3, #8
 8002720:	607b      	str	r3, [r7, #4]
 8002722:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TP_Pin|LED_Pin|nRst_Pin, GPIO_PIN_RESET);
 8002724:	2200      	movs	r2, #0
 8002726:	f241 0184 	movw	r1, #4228	; 0x1084
 800272a:	4816      	ldr	r0, [pc, #88]	; (8002784 <MX_GPIO_Init+0xbc>)
 800272c:	f001 fd90 	bl	8004250 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Z1_Pin|Z2_Pin|SCSN_Pin|Z3_Pin
 8002730:	2200      	movs	r2, #0
 8002732:	f241 011e 	movw	r1, #4126	; 0x101e
 8002736:	4814      	ldr	r0, [pc, #80]	; (8002788 <MX_GPIO_Init+0xc0>)
 8002738:	f001 fd8a 	bl	8004250 <HAL_GPIO_WritePin>
                          |Z4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : TP_Pin LED_Pin nRst_Pin */
  GPIO_InitStruct.Pin = TP_Pin|LED_Pin|nRst_Pin;
 800273c:	f241 0384 	movw	r3, #4228	; 0x1084
 8002740:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002742:	2301      	movs	r3, #1
 8002744:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002746:	2300      	movs	r3, #0
 8002748:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800274a:	2302      	movs	r3, #2
 800274c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800274e:	f107 0310 	add.w	r3, r7, #16
 8002752:	4619      	mov	r1, r3
 8002754:	480b      	ldr	r0, [pc, #44]	; (8002784 <MX_GPIO_Init+0xbc>)
 8002756:	f001 fbf7 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : Z1_Pin Z2_Pin SCSN_Pin Z3_Pin
                           Z4_Pin */
  GPIO_InitStruct.Pin = Z1_Pin|Z2_Pin|SCSN_Pin|Z3_Pin
 800275a:	f241 031e 	movw	r3, #4126	; 0x101e
 800275e:	613b      	str	r3, [r7, #16]
                          |Z4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002760:	2301      	movs	r3, #1
 8002762:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002764:	2300      	movs	r3, #0
 8002766:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002768:	2302      	movs	r3, #2
 800276a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800276c:	f107 0310 	add.w	r3, r7, #16
 8002770:	4619      	mov	r1, r3
 8002772:	4805      	ldr	r0, [pc, #20]	; (8002788 <MX_GPIO_Init+0xc0>)
 8002774:	f001 fbe8 	bl	8003f48 <HAL_GPIO_Init>

}
 8002778:	bf00      	nop
 800277a:	3720      	adds	r7, #32
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	40021000 	.word	0x40021000
 8002784:	40010800 	.word	0x40010800
 8002788:	40010c00 	.word	0x40010c00

0800278c <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef* htim) {
 800278c:	b590      	push	{r4, r7, lr}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
	if (runFlag > 0) {								//   ?
 8002794:	4b56      	ldr	r3, [pc, #344]	; (80028f0 <HAL_TIM_IC_CaptureCallback+0x164>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	2b00      	cmp	r3, #0
 800279a:	f000 80a3 	beq.w	80028e4 <HAL_TIM_IC_CaptureCallback+0x158>
		if ((htim->Instance == TIM2) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1 || htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)) {
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027a6:	f040 809d 	bne.w	80028e4 <HAL_TIM_IC_CaptureCallback+0x158>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	7f1b      	ldrb	r3, [r3, #28]
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d004      	beq.n	80027bc <HAL_TIM_IC_CaptureCallback+0x30>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	7f1b      	ldrb	r3, [r3, #28]
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	f040 8094 	bne.w	80028e4 <HAL_TIM_IC_CaptureCallback+0x158>
			if ((runFlag < COUNT_FRONT) || (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) ) {  //    ,    .
 80027bc:	4b4c      	ldr	r3, [pc, #304]	; (80028f0 <HAL_TIM_IC_CaptureCallback+0x164>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	2b1b      	cmp	r3, #27
 80027c2:	d904      	bls.n	80027ce <HAL_TIM_IC_CaptureCallback+0x42>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	7f1b      	ldrb	r3, [r3, #28]
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	f040 808b 	bne.w	80028e4 <HAL_TIM_IC_CaptureCallback+0x158>
				//LED_PULSE
				if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1 ) {  //  
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	7f1b      	ldrb	r3, [r3, #28]
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d10b      	bne.n	80027ee <HAL_TIM_IC_CaptureCallback+0x62>
					front_sum = front_sum + (HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1) & 0x0FFFF);
 80027d6:	2100      	movs	r1, #0
 80027d8:	4846      	ldr	r0, [pc, #280]	; (80028f4 <HAL_TIM_IC_CaptureCallback+0x168>)
 80027da:	f003 fb33 	bl	8005e44 <HAL_TIM_ReadCapturedValue>
 80027de:	4603      	mov	r3, r0
 80027e0:	b29a      	uxth	r2, r3
 80027e2:	4b45      	ldr	r3, [pc, #276]	; (80028f8 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4413      	add	r3, r2
 80027e8:	4a43      	ldr	r2, [pc, #268]	; (80028f8 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80027ea:	6013      	str	r3, [r2, #0]
 80027ec:	e00a      	b.n	8002804 <HAL_TIM_IC_CaptureCallback+0x78>
				} else {   //  
					front_sum = front_sum + (HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_2) & 0x0FFFF);
 80027ee:	2104      	movs	r1, #4
 80027f0:	4840      	ldr	r0, [pc, #256]	; (80028f4 <HAL_TIM_IC_CaptureCallback+0x168>)
 80027f2:	f003 fb27 	bl	8005e44 <HAL_TIM_ReadCapturedValue>
 80027f6:	4603      	mov	r3, r0
 80027f8:	b29a      	uxth	r2, r3
 80027fa:	4b3f      	ldr	r3, [pc, #252]	; (80028f8 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4413      	add	r3, r2
 8002800:	4a3d      	ldr	r2, [pc, #244]	; (80028f8 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8002802:	6013      	str	r3, [r2, #0]
				}
				runFlag--;
 8002804:	4b3a      	ldr	r3, [pc, #232]	; (80028f0 <HAL_TIM_IC_CaptureCallback+0x164>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	3b01      	subs	r3, #1
 800280a:	4a39      	ldr	r2, [pc, #228]	; (80028f0 <HAL_TIM_IC_CaptureCallback+0x164>)
 800280c:	6013      	str	r3, [r2, #0]
				if (runFlag == 0) {  //   ?
 800280e:	4b38      	ldr	r3, [pc, #224]	; (80028f0 <HAL_TIM_IC_CaptureCallback+0x164>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d166      	bne.n	80028e4 <HAL_TIM_IC_CaptureCallback+0x158>
					//LED_PULSE
					STOP_CAPTURE  //    , 
 8002816:	2100      	movs	r1, #0
 8002818:	4836      	ldr	r0, [pc, #216]	; (80028f4 <HAL_TIM_IC_CaptureCallback+0x168>)
 800281a:	f002 ff17 	bl	800564c <HAL_TIM_IC_Stop_IT>
 800281e:	2104      	movs	r1, #4
 8002820:	4834      	ldr	r0, [pc, #208]	; (80028f4 <HAL_TIM_IC_CaptureCallback+0x168>)
 8002822:	f002 ff13 	bl	800564c <HAL_TIM_IC_Stop_IT>
					front_sum = front_sum / COUNT_FRONT - (TIM1_PERIOD * (COUNT_FRONT - 1) / 2);  //     
 8002826:	4b34      	ldr	r3, [pc, #208]	; (80028f8 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	089b      	lsrs	r3, r3, #2
 800282c:	4a33      	ldr	r2, [pc, #204]	; (80028fc <HAL_TIM_IC_CaptureCallback+0x170>)
 800282e:	fba2 2303 	umull	r2, r3, r2, r3
 8002832:	f5a3 5328 	sub.w	r3, r3, #10752	; 0x2a00
 8002836:	3b30      	subs	r3, #48	; 0x30
 8002838:	4a2f      	ldr	r2, [pc, #188]	; (80028f8 <HAL_TIM_IC_CaptureCallback+0x16c>)
 800283a:	6013      	str	r3, [r2, #0]
					if (front_sum > 1600) {		//  .
 800283c:	4b2e      	ldr	r3, [pc, #184]	; (80028f8 <HAL_TIM_IC_CaptureCallback+0x16c>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8002844:	d903      	bls.n	800284e <HAL_TIM_IC_CaptureCallback+0xc2>
						front_sum = 1600;		//    .
 8002846:	4b2c      	ldr	r3, [pc, #176]	; (80028f8 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8002848:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800284c:	601a      	str	r2, [r3, #0]
					}
					/* Turn off all multiplexer */
					GPIOB->ODR |= ((1 << Z1Receive) | (1 << Z2Receive) | (1 << Z3Receive) | (1 << Z4Receive));
 800284e:	4b2c      	ldr	r3, [pc, #176]	; (8002900 <HAL_TIM_IC_CaptureCallback+0x174>)
 8002850:	68db      	ldr	r3, [r3, #12]
 8002852:	4a2b      	ldr	r2, [pc, #172]	; (8002900 <HAL_TIM_IC_CaptureCallback+0x174>)
 8002854:	f043 031e 	orr.w	r3, r3, #30
 8002858:	60d3      	str	r3, [r2, #12]
					switch (currentMode) {
 800285a:	4b2a      	ldr	r3, [pc, #168]	; (8002904 <HAL_TIM_IC_CaptureCallback+0x178>)
 800285c:	881b      	ldrh	r3, [r3, #0]
 800285e:	3b01      	subs	r3, #1
 8002860:	2b03      	cmp	r3, #3
 8002862:	d840      	bhi.n	80028e6 <HAL_TIM_IC_CaptureCallback+0x15a>
 8002864:	a201      	add	r2, pc, #4	; (adr r2, 800286c <HAL_TIM_IC_CaptureCallback+0xe0>)
 8002866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800286a:	bf00      	nop
 800286c:	0800287d 	.word	0x0800287d
 8002870:	08002897 	.word	0x08002897
 8002874:	080028b1 	.word	0x080028b1
 8002878:	080028cb 	.word	0x080028cb
						case 1: { // Z1 > Z3, Z13
							resul_arrayY1[measCount] = front_sum;
 800287c:	4b1e      	ldr	r3, [pc, #120]	; (80028f8 <HAL_TIM_IC_CaptureCallback+0x16c>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a21      	ldr	r2, [pc, #132]	; (8002908 <HAL_TIM_IC_CaptureCallback+0x17c>)
 8002882:	8812      	ldrh	r2, [r2, #0]
 8002884:	4614      	mov	r4, r2
 8002886:	4618      	mov	r0, r3
 8002888:	f7fe f9b4 	bl	8000bf4 <__aeabi_ui2f>
 800288c:	4603      	mov	r3, r0
 800288e:	4a1f      	ldr	r2, [pc, #124]	; (800290c <HAL_TIM_IC_CaptureCallback+0x180>)
 8002890:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
							break;
 8002894:	e027      	b.n	80028e6 <HAL_TIM_IC_CaptureCallback+0x15a>
						}
						case 2: { // Z3 > Z1, Z31
							resul_arrayY2[measCount] = front_sum;
 8002896:	4b18      	ldr	r3, [pc, #96]	; (80028f8 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a1b      	ldr	r2, [pc, #108]	; (8002908 <HAL_TIM_IC_CaptureCallback+0x17c>)
 800289c:	8812      	ldrh	r2, [r2, #0]
 800289e:	4614      	mov	r4, r2
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7fe f9a7 	bl	8000bf4 <__aeabi_ui2f>
 80028a6:	4603      	mov	r3, r0
 80028a8:	4a19      	ldr	r2, [pc, #100]	; (8002910 <HAL_TIM_IC_CaptureCallback+0x184>)
 80028aa:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
							break;
 80028ae:	e01a      	b.n	80028e6 <HAL_TIM_IC_CaptureCallback+0x15a>
						}
						case 3: { // Z2 > Z4 Z24
							resul_arrayX1[measCount] = front_sum;
 80028b0:	4b11      	ldr	r3, [pc, #68]	; (80028f8 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a14      	ldr	r2, [pc, #80]	; (8002908 <HAL_TIM_IC_CaptureCallback+0x17c>)
 80028b6:	8812      	ldrh	r2, [r2, #0]
 80028b8:	4614      	mov	r4, r2
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7fe f99a 	bl	8000bf4 <__aeabi_ui2f>
 80028c0:	4603      	mov	r3, r0
 80028c2:	4a14      	ldr	r2, [pc, #80]	; (8002914 <HAL_TIM_IC_CaptureCallback+0x188>)
 80028c4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
							break;
 80028c8:	e00d      	b.n	80028e6 <HAL_TIM_IC_CaptureCallback+0x15a>
						}
						case 4: { // Z4 > Z2 Z42
							resul_arrayX2[measCount] = front_sum;
 80028ca:	4b0b      	ldr	r3, [pc, #44]	; (80028f8 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a0e      	ldr	r2, [pc, #56]	; (8002908 <HAL_TIM_IC_CaptureCallback+0x17c>)
 80028d0:	8812      	ldrh	r2, [r2, #0]
 80028d2:	4614      	mov	r4, r2
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7fe f98d 	bl	8000bf4 <__aeabi_ui2f>
 80028da:	4603      	mov	r3, r0
 80028dc:	4a0e      	ldr	r2, [pc, #56]	; (8002918 <HAL_TIM_IC_CaptureCallback+0x18c>)
 80028de:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
							break;
 80028e2:	e000      	b.n	80028e6 <HAL_TIM_IC_CaptureCallback+0x15a>
						}
					}
				}
 80028e4:	bf00      	nop
			}
		}
	}
}
 80028e6:	bf00      	nop
 80028e8:	370c      	adds	r7, #12
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd90      	pop	{r4, r7, pc}
 80028ee:	bf00      	nop
 80028f0:	200003a0 	.word	0x200003a0
 80028f4:	20000d18 	.word	0x20000d18
 80028f8:	2000038c 	.word	0x2000038c
 80028fc:	24924925 	.word	0x24924925
 8002900:	40010c00 	.word	0x40010c00
 8002904:	200006e6 	.word	0x200006e6
 8002908:	20000320 	.word	0x20000320
 800290c:	200003b4 	.word	0x200003b4
 8002910:	20000890 	.word	0x20000890
 8002914:	20000554 	.word	0x20000554
 8002918:	200006f0 	.word	0x200006f0

0800291c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002920:	b672      	cpsid	i
}
 8002922:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002924:	e7fe      	b.n	8002924 <Error_Handler+0x8>
	...

08002928 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002928:	b480      	push	{r7}
 800292a:	b085      	sub	sp, #20
 800292c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800292e:	4b15      	ldr	r3, [pc, #84]	; (8002984 <HAL_MspInit+0x5c>)
 8002930:	699b      	ldr	r3, [r3, #24]
 8002932:	4a14      	ldr	r2, [pc, #80]	; (8002984 <HAL_MspInit+0x5c>)
 8002934:	f043 0301 	orr.w	r3, r3, #1
 8002938:	6193      	str	r3, [r2, #24]
 800293a:	4b12      	ldr	r3, [pc, #72]	; (8002984 <HAL_MspInit+0x5c>)
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	60bb      	str	r3, [r7, #8]
 8002944:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002946:	4b0f      	ldr	r3, [pc, #60]	; (8002984 <HAL_MspInit+0x5c>)
 8002948:	69db      	ldr	r3, [r3, #28]
 800294a:	4a0e      	ldr	r2, [pc, #56]	; (8002984 <HAL_MspInit+0x5c>)
 800294c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002950:	61d3      	str	r3, [r2, #28]
 8002952:	4b0c      	ldr	r3, [pc, #48]	; (8002984 <HAL_MspInit+0x5c>)
 8002954:	69db      	ldr	r3, [r3, #28]
 8002956:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800295a:	607b      	str	r3, [r7, #4]
 800295c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800295e:	4b0a      	ldr	r3, [pc, #40]	; (8002988 <HAL_MspInit+0x60>)
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	60fb      	str	r3, [r7, #12]
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800296a:	60fb      	str	r3, [r7, #12]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002972:	60fb      	str	r3, [r7, #12]
 8002974:	4a04      	ldr	r2, [pc, #16]	; (8002988 <HAL_MspInit+0x60>)
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800297a:	bf00      	nop
 800297c:	3714      	adds	r7, #20
 800297e:	46bd      	mov	sp, r7
 8002980:	bc80      	pop	{r7}
 8002982:	4770      	bx	lr
 8002984:	40021000 	.word	0x40021000
 8002988:	40010000 	.word	0x40010000

0800298c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b08a      	sub	sp, #40	; 0x28
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002994:	f107 0314 	add.w	r3, r7, #20
 8002998:	2200      	movs	r2, #0
 800299a:	601a      	str	r2, [r3, #0]
 800299c:	605a      	str	r2, [r3, #4]
 800299e:	609a      	str	r2, [r3, #8]
 80029a0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a1d      	ldr	r2, [pc, #116]	; (8002a1c <HAL_I2C_MspInit+0x90>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d132      	bne.n	8002a12 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029ac:	4b1c      	ldr	r3, [pc, #112]	; (8002a20 <HAL_I2C_MspInit+0x94>)
 80029ae:	699b      	ldr	r3, [r3, #24]
 80029b0:	4a1b      	ldr	r2, [pc, #108]	; (8002a20 <HAL_I2C_MspInit+0x94>)
 80029b2:	f043 0308 	orr.w	r3, r3, #8
 80029b6:	6193      	str	r3, [r2, #24]
 80029b8:	4b19      	ldr	r3, [pc, #100]	; (8002a20 <HAL_I2C_MspInit+0x94>)
 80029ba:	699b      	ldr	r3, [r3, #24]
 80029bc:	f003 0308 	and.w	r3, r3, #8
 80029c0:	613b      	str	r3, [r7, #16]
 80029c2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80029c4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80029c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029ca:	2312      	movs	r3, #18
 80029cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029ce:	2303      	movs	r3, #3
 80029d0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029d2:	f107 0314 	add.w	r3, r7, #20
 80029d6:	4619      	mov	r1, r3
 80029d8:	4812      	ldr	r0, [pc, #72]	; (8002a24 <HAL_I2C_MspInit+0x98>)
 80029da:	f001 fab5 	bl	8003f48 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80029de:	4b12      	ldr	r3, [pc, #72]	; (8002a28 <HAL_I2C_MspInit+0x9c>)
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	627b      	str	r3, [r7, #36]	; 0x24
 80029e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80029ea:	627b      	str	r3, [r7, #36]	; 0x24
 80029ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ee:	f043 0302 	orr.w	r3, r3, #2
 80029f2:	627b      	str	r3, [r7, #36]	; 0x24
 80029f4:	4a0c      	ldr	r2, [pc, #48]	; (8002a28 <HAL_I2C_MspInit+0x9c>)
 80029f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f8:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80029fa:	4b09      	ldr	r3, [pc, #36]	; (8002a20 <HAL_I2C_MspInit+0x94>)
 80029fc:	69db      	ldr	r3, [r3, #28]
 80029fe:	4a08      	ldr	r2, [pc, #32]	; (8002a20 <HAL_I2C_MspInit+0x94>)
 8002a00:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a04:	61d3      	str	r3, [r2, #28]
 8002a06:	4b06      	ldr	r3, [pc, #24]	; (8002a20 <HAL_I2C_MspInit+0x94>)
 8002a08:	69db      	ldr	r3, [r3, #28]
 8002a0a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a0e:	60fb      	str	r3, [r7, #12]
 8002a10:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002a12:	bf00      	nop
 8002a14:	3728      	adds	r7, #40	; 0x28
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	40005400 	.word	0x40005400
 8002a20:	40021000 	.word	0x40021000
 8002a24:	40010c00 	.word	0x40010c00
 8002a28:	40010000 	.word	0x40010000

08002a2c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b088      	sub	sp, #32
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a34:	f107 0310 	add.w	r3, r7, #16
 8002a38:	2200      	movs	r2, #0
 8002a3a:	601a      	str	r2, [r3, #0]
 8002a3c:	605a      	str	r2, [r3, #4]
 8002a3e:	609a      	str	r2, [r3, #8]
 8002a40:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a1c      	ldr	r2, [pc, #112]	; (8002ab8 <HAL_SPI_MspInit+0x8c>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d131      	bne.n	8002ab0 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002a4c:	4b1b      	ldr	r3, [pc, #108]	; (8002abc <HAL_SPI_MspInit+0x90>)
 8002a4e:	69db      	ldr	r3, [r3, #28]
 8002a50:	4a1a      	ldr	r2, [pc, #104]	; (8002abc <HAL_SPI_MspInit+0x90>)
 8002a52:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a56:	61d3      	str	r3, [r2, #28]
 8002a58:	4b18      	ldr	r3, [pc, #96]	; (8002abc <HAL_SPI_MspInit+0x90>)
 8002a5a:	69db      	ldr	r3, [r3, #28]
 8002a5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a60:	60fb      	str	r3, [r7, #12]
 8002a62:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a64:	4b15      	ldr	r3, [pc, #84]	; (8002abc <HAL_SPI_MspInit+0x90>)
 8002a66:	699b      	ldr	r3, [r3, #24]
 8002a68:	4a14      	ldr	r2, [pc, #80]	; (8002abc <HAL_SPI_MspInit+0x90>)
 8002a6a:	f043 0308 	orr.w	r3, r3, #8
 8002a6e:	6193      	str	r3, [r2, #24]
 8002a70:	4b12      	ldr	r3, [pc, #72]	; (8002abc <HAL_SPI_MspInit+0x90>)
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	f003 0308 	and.w	r3, r3, #8
 8002a78:	60bb      	str	r3, [r7, #8]
 8002a7a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002a7c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002a80:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a82:	2302      	movs	r3, #2
 8002a84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a86:	2303      	movs	r3, #3
 8002a88:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a8a:	f107 0310 	add.w	r3, r7, #16
 8002a8e:	4619      	mov	r1, r3
 8002a90:	480b      	ldr	r0, [pc, #44]	; (8002ac0 <HAL_SPI_MspInit+0x94>)
 8002a92:	f001 fa59 	bl	8003f48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002a96:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002a9a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aa4:	f107 0310 	add.w	r3, r7, #16
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	4805      	ldr	r0, [pc, #20]	; (8002ac0 <HAL_SPI_MspInit+0x94>)
 8002aac:	f001 fa4c 	bl	8003f48 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002ab0:	bf00      	nop
 8002ab2:	3720      	adds	r7, #32
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	40003800 	.word	0x40003800
 8002abc:	40021000 	.word	0x40021000
 8002ac0:	40010c00 	.word	0x40010c00

08002ac4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b08c      	sub	sp, #48	; 0x30
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002acc:	f107 0320 	add.w	r3, r7, #32
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	601a      	str	r2, [r3, #0]
 8002ad4:	605a      	str	r2, [r3, #4]
 8002ad6:	609a      	str	r2, [r3, #8]
 8002ad8:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM1)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a3c      	ldr	r2, [pc, #240]	; (8002bd0 <HAL_TIM_Base_MspInit+0x10c>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d10c      	bne.n	8002afe <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ae4:	4b3b      	ldr	r3, [pc, #236]	; (8002bd4 <HAL_TIM_Base_MspInit+0x110>)
 8002ae6:	699b      	ldr	r3, [r3, #24]
 8002ae8:	4a3a      	ldr	r2, [pc, #232]	; (8002bd4 <HAL_TIM_Base_MspInit+0x110>)
 8002aea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002aee:	6193      	str	r3, [r2, #24]
 8002af0:	4b38      	ldr	r3, [pc, #224]	; (8002bd4 <HAL_TIM_Base_MspInit+0x110>)
 8002af2:	699b      	ldr	r3, [r3, #24]
 8002af4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002af8:	61fb      	str	r3, [r7, #28]
 8002afa:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002afc:	e064      	b.n	8002bc8 <HAL_TIM_Base_MspInit+0x104>
  else if(htim_base->Instance==TIM2)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b06:	d12c      	bne.n	8002b62 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b08:	4b32      	ldr	r3, [pc, #200]	; (8002bd4 <HAL_TIM_Base_MspInit+0x110>)
 8002b0a:	69db      	ldr	r3, [r3, #28]
 8002b0c:	4a31      	ldr	r2, [pc, #196]	; (8002bd4 <HAL_TIM_Base_MspInit+0x110>)
 8002b0e:	f043 0301 	orr.w	r3, r3, #1
 8002b12:	61d3      	str	r3, [r2, #28]
 8002b14:	4b2f      	ldr	r3, [pc, #188]	; (8002bd4 <HAL_TIM_Base_MspInit+0x110>)
 8002b16:	69db      	ldr	r3, [r3, #28]
 8002b18:	f003 0301 	and.w	r3, r3, #1
 8002b1c:	61bb      	str	r3, [r7, #24]
 8002b1e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b20:	4b2c      	ldr	r3, [pc, #176]	; (8002bd4 <HAL_TIM_Base_MspInit+0x110>)
 8002b22:	699b      	ldr	r3, [r3, #24]
 8002b24:	4a2b      	ldr	r2, [pc, #172]	; (8002bd4 <HAL_TIM_Base_MspInit+0x110>)
 8002b26:	f043 0304 	orr.w	r3, r3, #4
 8002b2a:	6193      	str	r3, [r2, #24]
 8002b2c:	4b29      	ldr	r3, [pc, #164]	; (8002bd4 <HAL_TIM_Base_MspInit+0x110>)
 8002b2e:	699b      	ldr	r3, [r3, #24]
 8002b30:	f003 0304 	and.w	r3, r3, #4
 8002b34:	617b      	str	r3, [r7, #20]
 8002b36:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b40:	2300      	movs	r3, #0
 8002b42:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b44:	f107 0320 	add.w	r3, r7, #32
 8002b48:	4619      	mov	r1, r3
 8002b4a:	4823      	ldr	r0, [pc, #140]	; (8002bd8 <HAL_TIM_Base_MspInit+0x114>)
 8002b4c:	f001 f9fc 	bl	8003f48 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002b50:	2200      	movs	r2, #0
 8002b52:	2100      	movs	r1, #0
 8002b54:	201c      	movs	r0, #28
 8002b56:	f000 ffbc 	bl	8003ad2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002b5a:	201c      	movs	r0, #28
 8002b5c:	f000 ffd5 	bl	8003b0a <HAL_NVIC_EnableIRQ>
}
 8002b60:	e032      	b.n	8002bc8 <HAL_TIM_Base_MspInit+0x104>
  else if(htim_base->Instance==TIM3)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a1d      	ldr	r2, [pc, #116]	; (8002bdc <HAL_TIM_Base_MspInit+0x118>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d114      	bne.n	8002b96 <HAL_TIM_Base_MspInit+0xd2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b6c:	4b19      	ldr	r3, [pc, #100]	; (8002bd4 <HAL_TIM_Base_MspInit+0x110>)
 8002b6e:	69db      	ldr	r3, [r3, #28]
 8002b70:	4a18      	ldr	r2, [pc, #96]	; (8002bd4 <HAL_TIM_Base_MspInit+0x110>)
 8002b72:	f043 0302 	orr.w	r3, r3, #2
 8002b76:	61d3      	str	r3, [r2, #28]
 8002b78:	4b16      	ldr	r3, [pc, #88]	; (8002bd4 <HAL_TIM_Base_MspInit+0x110>)
 8002b7a:	69db      	ldr	r3, [r3, #28]
 8002b7c:	f003 0302 	and.w	r3, r3, #2
 8002b80:	613b      	str	r3, [r7, #16]
 8002b82:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002b84:	2200      	movs	r2, #0
 8002b86:	2100      	movs	r1, #0
 8002b88:	201d      	movs	r0, #29
 8002b8a:	f000 ffa2 	bl	8003ad2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002b8e:	201d      	movs	r0, #29
 8002b90:	f000 ffbb 	bl	8003b0a <HAL_NVIC_EnableIRQ>
}
 8002b94:	e018      	b.n	8002bc8 <HAL_TIM_Base_MspInit+0x104>
  else if(htim_base->Instance==TIM4)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a11      	ldr	r2, [pc, #68]	; (8002be0 <HAL_TIM_Base_MspInit+0x11c>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d113      	bne.n	8002bc8 <HAL_TIM_Base_MspInit+0x104>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002ba0:	4b0c      	ldr	r3, [pc, #48]	; (8002bd4 <HAL_TIM_Base_MspInit+0x110>)
 8002ba2:	69db      	ldr	r3, [r3, #28]
 8002ba4:	4a0b      	ldr	r2, [pc, #44]	; (8002bd4 <HAL_TIM_Base_MspInit+0x110>)
 8002ba6:	f043 0304 	orr.w	r3, r3, #4
 8002baa:	61d3      	str	r3, [r2, #28]
 8002bac:	4b09      	ldr	r3, [pc, #36]	; (8002bd4 <HAL_TIM_Base_MspInit+0x110>)
 8002bae:	69db      	ldr	r3, [r3, #28]
 8002bb0:	f003 0304 	and.w	r3, r3, #4
 8002bb4:	60fb      	str	r3, [r7, #12]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002bb8:	2200      	movs	r2, #0
 8002bba:	2100      	movs	r1, #0
 8002bbc:	201e      	movs	r0, #30
 8002bbe:	f000 ff88 	bl	8003ad2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002bc2:	201e      	movs	r0, #30
 8002bc4:	f000 ffa1 	bl	8003b0a <HAL_NVIC_EnableIRQ>
}
 8002bc8:	bf00      	nop
 8002bca:	3730      	adds	r7, #48	; 0x30
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	40012c00 	.word	0x40012c00
 8002bd4:	40021000 	.word	0x40021000
 8002bd8:	40010800 	.word	0x40010800
 8002bdc:	40000400 	.word	0x40000400
 8002be0:	40000800 	.word	0x40000800

08002be4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b088      	sub	sp, #32
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bec:	f107 0310 	add.w	r3, r7, #16
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	601a      	str	r2, [r3, #0]
 8002bf4:	605a      	str	r2, [r3, #4]
 8002bf6:	609a      	str	r2, [r3, #8]
 8002bf8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a10      	ldr	r2, [pc, #64]	; (8002c40 <HAL_TIM_MspPostInit+0x5c>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d118      	bne.n	8002c36 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c04:	4b0f      	ldr	r3, [pc, #60]	; (8002c44 <HAL_TIM_MspPostInit+0x60>)
 8002c06:	699b      	ldr	r3, [r3, #24]
 8002c08:	4a0e      	ldr	r2, [pc, #56]	; (8002c44 <HAL_TIM_MspPostInit+0x60>)
 8002c0a:	f043 0304 	orr.w	r3, r3, #4
 8002c0e:	6193      	str	r3, [r2, #24]
 8002c10:	4b0c      	ldr	r3, [pc, #48]	; (8002c44 <HAL_TIM_MspPostInit+0x60>)
 8002c12:	699b      	ldr	r3, [r3, #24]
 8002c14:	f003 0304 	and.w	r3, r3, #4
 8002c18:	60fb      	str	r3, [r7, #12]
 8002c1a:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = OUTZ1_Pin|OUTZ2_Pin|OUTZ3_Pin|OUTZ4_Pin;
 8002c1c:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002c20:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c22:	2302      	movs	r3, #2
 8002c24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c26:	2303      	movs	r3, #3
 8002c28:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c2a:	f107 0310 	add.w	r3, r7, #16
 8002c2e:	4619      	mov	r1, r3
 8002c30:	4805      	ldr	r0, [pc, #20]	; (8002c48 <HAL_TIM_MspPostInit+0x64>)
 8002c32:	f001 f989 	bl	8003f48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002c36:	bf00      	nop
 8002c38:	3720      	adds	r7, #32
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	40012c00 	.word	0x40012c00
 8002c44:	40021000 	.word	0x40021000
 8002c48:	40010800 	.word	0x40010800

08002c4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b08a      	sub	sp, #40	; 0x28
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c54:	f107 0314 	add.w	r3, r7, #20
 8002c58:	2200      	movs	r2, #0
 8002c5a:	601a      	str	r2, [r3, #0]
 8002c5c:	605a      	str	r2, [r3, #4]
 8002c5e:	609a      	str	r2, [r3, #8]
 8002c60:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a22      	ldr	r2, [pc, #136]	; (8002cf0 <HAL_UART_MspInit+0xa4>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d13d      	bne.n	8002ce8 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c6c:	4b21      	ldr	r3, [pc, #132]	; (8002cf4 <HAL_UART_MspInit+0xa8>)
 8002c6e:	699b      	ldr	r3, [r3, #24]
 8002c70:	4a20      	ldr	r2, [pc, #128]	; (8002cf4 <HAL_UART_MspInit+0xa8>)
 8002c72:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c76:	6193      	str	r3, [r2, #24]
 8002c78:	4b1e      	ldr	r3, [pc, #120]	; (8002cf4 <HAL_UART_MspInit+0xa8>)
 8002c7a:	699b      	ldr	r3, [r3, #24]
 8002c7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c80:	613b      	str	r3, [r7, #16]
 8002c82:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c84:	4b1b      	ldr	r3, [pc, #108]	; (8002cf4 <HAL_UART_MspInit+0xa8>)
 8002c86:	699b      	ldr	r3, [r3, #24]
 8002c88:	4a1a      	ldr	r2, [pc, #104]	; (8002cf4 <HAL_UART_MspInit+0xa8>)
 8002c8a:	f043 0308 	orr.w	r3, r3, #8
 8002c8e:	6193      	str	r3, [r2, #24]
 8002c90:	4b18      	ldr	r3, [pc, #96]	; (8002cf4 <HAL_UART_MspInit+0xa8>)
 8002c92:	699b      	ldr	r3, [r3, #24]
 8002c94:	f003 0308 	and.w	r3, r3, #8
 8002c98:	60fb      	str	r3, [r7, #12]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002c9c:	2340      	movs	r3, #64	; 0x40
 8002c9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ca0:	2302      	movs	r3, #2
 8002ca2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ca8:	f107 0314 	add.w	r3, r7, #20
 8002cac:	4619      	mov	r1, r3
 8002cae:	4812      	ldr	r0, [pc, #72]	; (8002cf8 <HAL_UART_MspInit+0xac>)
 8002cb0:	f001 f94a 	bl	8003f48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002cb4:	2380      	movs	r3, #128	; 0x80
 8002cb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cc0:	f107 0314 	add.w	r3, r7, #20
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	480c      	ldr	r0, [pc, #48]	; (8002cf8 <HAL_UART_MspInit+0xac>)
 8002cc8:	f001 f93e 	bl	8003f48 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8002ccc:	4b0b      	ldr	r3, [pc, #44]	; (8002cfc <HAL_UART_MspInit+0xb0>)
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	627b      	str	r3, [r7, #36]	; 0x24
 8002cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002cd8:	627b      	str	r3, [r7, #36]	; 0x24
 8002cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cdc:	f043 0304 	orr.w	r3, r3, #4
 8002ce0:	627b      	str	r3, [r7, #36]	; 0x24
 8002ce2:	4a06      	ldr	r2, [pc, #24]	; (8002cfc <HAL_UART_MspInit+0xb0>)
 8002ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce6:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002ce8:	bf00      	nop
 8002cea:	3728      	adds	r7, #40	; 0x28
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	40013800 	.word	0x40013800
 8002cf4:	40021000 	.word	0x40021000
 8002cf8:	40010c00 	.word	0x40010c00
 8002cfc:	40010000 	.word	0x40010000

08002d00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8002d04:	f002 f85a 	bl	8004dbc <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d08:	e7fe      	b.n	8002d08 <NMI_Handler+0x8>

08002d0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d0a:	b480      	push	{r7}
 8002d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d0e:	e7fe      	b.n	8002d0e <HardFault_Handler+0x4>

08002d10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d14:	e7fe      	b.n	8002d14 <MemManage_Handler+0x4>

08002d16 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d16:	b480      	push	{r7}
 8002d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d1a:	e7fe      	b.n	8002d1a <BusFault_Handler+0x4>

08002d1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d20:	e7fe      	b.n	8002d20 <UsageFault_Handler+0x4>

08002d22 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d22:	b480      	push	{r7}
 8002d24:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d26:	bf00      	nop
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bc80      	pop	{r7}
 8002d2c:	4770      	bx	lr

08002d2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d2e:	b480      	push	{r7}
 8002d30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d32:	bf00      	nop
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bc80      	pop	{r7}
 8002d38:	4770      	bx	lr

08002d3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d3a:	b480      	push	{r7}
 8002d3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d3e:	bf00      	nop
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bc80      	pop	{r7}
 8002d44:	4770      	bx	lr
	...

08002d48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	static uint16_t ticks = 0;
	ticks++;
 8002d4c:	4b09      	ldr	r3, [pc, #36]	; (8002d74 <SysTick_Handler+0x2c>)
 8002d4e:	881b      	ldrh	r3, [r3, #0]
 8002d50:	3301      	adds	r3, #1
 8002d52:	b29a      	uxth	r2, r3
 8002d54:	4b07      	ldr	r3, [pc, #28]	; (8002d74 <SysTick_Handler+0x2c>)
 8002d56:	801a      	strh	r2, [r3, #0]
	if(ticks >= 1000) {
 8002d58:	4b06      	ldr	r3, [pc, #24]	; (8002d74 <SysTick_Handler+0x2c>)
 8002d5a:	881b      	ldrh	r3, [r3, #0]
 8002d5c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d60:	d304      	bcc.n	8002d6c <SysTick_Handler+0x24>
		DHCP_time_handler();
 8002d62:	f7fe f98b 	bl	800107c <DHCP_time_handler>
		ticks = 0;
 8002d66:	4b03      	ldr	r3, [pc, #12]	; (8002d74 <SysTick_Handler+0x2c>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	801a      	strh	r2, [r3, #0]
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d6c:	f000 fda8 	bl	80038c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d70:	bf00      	nop
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	200002d4 	.word	0x200002d4

08002d78 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002d7c:	4802      	ldr	r0, [pc, #8]	; (8002d88 <TIM2_IRQHandler+0x10>)
 8002d7e:	f002 fd66 	bl	800584e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002d82:	bf00      	nop
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	20000d18 	.word	0x20000d18

08002d8c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	//HAL_TIM_Base_Stop_IT(&htim3);
	runFlag = COUNT_FRONT;		//     ,  .
 8002d90:	4b03      	ldr	r3, [pc, #12]	; (8002da0 <TIM3_IRQHandler+0x14>)
 8002d92:	221c      	movs	r2, #28
 8002d94:	601a      	str	r2, [r3, #0]
	//LED_PULSE
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002d96:	4803      	ldr	r0, [pc, #12]	; (8002da4 <TIM3_IRQHandler+0x18>)
 8002d98:	f002 fd59 	bl	800584e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002d9c:	bf00      	nop
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	200003a0 	.word	0x200003a0
 8002da4:	20000c40 	.word	0x20000c40

08002da8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002da8:	b5b0      	push	{r4, r5, r7, lr}
 8002daa:	b092      	sub	sp, #72	; 0x48
 8002dac:	af00      	add	r7, sp, #0
	#else
	double Vm[3];
	uint8_t countV;
	#endif
	#ifdef SYSTICK_DISABLE
		SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;  //  SysTick
 8002dae:	4b88      	ldr	r3, [pc, #544]	; (8002fd0 <TIM4_IRQHandler+0x228>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a87      	ldr	r2, [pc, #540]	; (8002fd0 <TIM4_IRQHandler+0x228>)
 8002db4:	f043 0301 	orr.w	r3, r3, #1
 8002db8:	6013      	str	r3, [r2, #0]
	#endif

		front_sum = 0;
 8002dba:	4b86      	ldr	r3, [pc, #536]	; (8002fd4 <TIM4_IRQHandler+0x22c>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	601a      	str	r2, [r3, #0]
		runFlag = 0;
 8002dc0:	4b85      	ldr	r3, [pc, #532]	; (8002fd8 <TIM4_IRQHandler+0x230>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	601a      	str	r2, [r3, #0]
		HAL_TIM_OC_Stop(&htim1, TIM_CHANNEL_1);
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	4884      	ldr	r0, [pc, #528]	; (8002fdc <TIM4_IRQHandler+0x234>)
 8002dca:	f002 fa7d 	bl	80052c8 <HAL_TIM_OC_Stop>
		HAL_TIM_OC_Stop(&htim1, TIM_CHANNEL_2);
 8002dce:	2104      	movs	r1, #4
 8002dd0:	4882      	ldr	r0, [pc, #520]	; (8002fdc <TIM4_IRQHandler+0x234>)
 8002dd2:	f002 fa79 	bl	80052c8 <HAL_TIM_OC_Stop>
		HAL_TIM_OC_Stop(&htim1, TIM_CHANNEL_3);
 8002dd6:	2108      	movs	r1, #8
 8002dd8:	4880      	ldr	r0, [pc, #512]	; (8002fdc <TIM4_IRQHandler+0x234>)
 8002dda:	f002 fa75 	bl	80052c8 <HAL_TIM_OC_Stop>
		HAL_TIM_OC_Stop(&htim1, TIM_CHANNEL_4);
 8002dde:	210c      	movs	r1, #12
 8002de0:	487e      	ldr	r0, [pc, #504]	; (8002fdc <TIM4_IRQHandler+0x234>)
 8002de2:	f002 fa71 	bl	80052c8 <HAL_TIM_OC_Stop>

		/*    */
		receiversOff
 8002de6:	4b7e      	ldr	r3, [pc, #504]	; (8002fe0 <TIM4_IRQHandler+0x238>)
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	4a7d      	ldr	r2, [pc, #500]	; (8002fe0 <TIM4_IRQHandler+0x238>)
 8002dec:	f043 031e 	orr.w	r3, r3, #30
 8002df0:	60d3      	str	r3, [r2, #12]
		STOP_CAPTURE	// If not stop in callback.
 8002df2:	2100      	movs	r1, #0
 8002df4:	487b      	ldr	r0, [pc, #492]	; (8002fe4 <TIM4_IRQHandler+0x23c>)
 8002df6:	f002 fc29 	bl	800564c <HAL_TIM_IC_Stop_IT>
 8002dfa:	2104      	movs	r1, #4
 8002dfc:	4879      	ldr	r0, [pc, #484]	; (8002fe4 <TIM4_IRQHandler+0x23c>)
 8002dfe:	f002 fc25 	bl	800564c <HAL_TIM_IC_Stop_IT>
		/* Set all timer channels for output mode */
		GPIOA->CRH = (GPIOA->CRH & ~(GPIO_CRH_CNF8_0 | GPIO_CRH_CNF9_0 | GPIO_CRH_CNF10_0 | GPIO_CRH_CNF11_0))
 8002e02:	4b79      	ldr	r3, [pc, #484]	; (8002fe8 <TIM4_IRQHandler+0x240>)
 8002e04:	685b      	ldr	r3, [r3, #4]
				| (GPIO_CRH_CNF8_1 | GPIO_CRH_MODE8_1 | GPIO_CRH_CNF9_1 | GPIO_CRH_MODE9_1 | GPIO_CRH_CNF10_1 | GPIO_CRH_MODE10_1 | GPIO_CRH_CNF11_1 | GPIO_CRH_MODE11_1);
 8002e06:	f423 436e 	bic.w	r3, r3, #60928	; 0xee00
 8002e0a:	f023 03ee 	bic.w	r3, r3, #238	; 0xee
		GPIOA->CRH = (GPIOA->CRH & ~(GPIO_CRH_CNF8_0 | GPIO_CRH_CNF9_0 | GPIO_CRH_CNF10_0 | GPIO_CRH_CNF11_0))
 8002e0e:	4a76      	ldr	r2, [pc, #472]	; (8002fe8 <TIM4_IRQHandler+0x240>)
				| (GPIO_CRH_CNF8_1 | GPIO_CRH_MODE8_1 | GPIO_CRH_CNF9_1 | GPIO_CRH_MODE9_1 | GPIO_CRH_CNF10_1 | GPIO_CRH_MODE10_1 | GPIO_CRH_CNF11_1 | GPIO_CRH_MODE11_1);
 8002e10:	f443 432a 	orr.w	r3, r3, #43520	; 0xaa00
 8002e14:	f043 03aa 	orr.w	r3, r3, #170	; 0xaa
		GPIOA->CRH = (GPIOA->CRH & ~(GPIO_CRH_CNF8_0 | GPIO_CRH_CNF9_0 | GPIO_CRH_CNF10_0 | GPIO_CRH_CNF11_0))
 8002e18:	6053      	str	r3, [r2, #4]

		/*    */
		if (currentMode >= CHANNELS) {
 8002e1a:	4b74      	ldr	r3, [pc, #464]	; (8002fec <TIM4_IRQHandler+0x244>)
 8002e1c:	881b      	ldrh	r3, [r3, #0]
 8002e1e:	2b03      	cmp	r3, #3
 8002e20:	d908      	bls.n	8002e34 <TIM4_IRQHandler+0x8c>
			currentMode = 0;
 8002e22:	4b72      	ldr	r3, [pc, #456]	; (8002fec <TIM4_IRQHandler+0x244>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	801a      	strh	r2, [r3, #0]
			measCount++;  //  .
 8002e28:	4b71      	ldr	r3, [pc, #452]	; (8002ff0 <TIM4_IRQHandler+0x248>)
 8002e2a:	881b      	ldrh	r3, [r3, #0]
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	b29a      	uxth	r2, r3
 8002e30:	4b6f      	ldr	r3, [pc, #444]	; (8002ff0 <TIM4_IRQHandler+0x248>)
 8002e32:	801a      	strh	r2, [r3, #0]
		}
		//LED_PULSE
		if ((measCount == MEASSURE_COUNT) && (calibrateMode == 0)) {
 8002e34:	4b6e      	ldr	r3, [pc, #440]	; (8002ff0 <TIM4_IRQHandler+0x248>)
 8002e36:	881b      	ldrh	r3, [r3, #0]
 8002e38:	2b64      	cmp	r3, #100	; 0x64
 8002e3a:	f040 833f 	bne.w	80034bc <TIM4_IRQHandler+0x714>
 8002e3e:	4b6d      	ldr	r3, [pc, #436]	; (8002ff4 <TIM4_IRQHandler+0x24c>)
 8002e40:	881b      	ldrh	r3, [r3, #0]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	f040 833a 	bne.w	80034bc <TIM4_IRQHandler+0x714>
			//LED_PULSE
			#ifdef SYSTICK_DISABLE
			SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;  //  SysTick
 8002e48:	4b61      	ldr	r3, [pc, #388]	; (8002fd0 <TIM4_IRQHandler+0x228>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a60      	ldr	r2, [pc, #384]	; (8002fd0 <TIM4_IRQHandler+0x228>)
 8002e4e:	f043 0301 	orr.w	r3, r3, #1
 8002e52:	6013      	str	r3, [r2, #0]
			#endif
			HAL_TIM_Base_Stop_IT(&htim4);  //     
 8002e54:	4868      	ldr	r0, [pc, #416]	; (8002ff8 <TIM4_IRQHandler+0x250>)
 8002e56:	f002 f90f 	bl	8005078 <HAL_TIM_Base_Stop_IT>
			Vmax = 0;
 8002e5a:	4968      	ldr	r1, [pc, #416]	; (8002ffc <TIM4_IRQHandler+0x254>)
 8002e5c:	f04f 0200 	mov.w	r2, #0
 8002e60:	f04f 0300 	mov.w	r3, #0
 8002e64:	e9c1 2300 	strd	r2, r3, [r1]
			Xmax = 0;
 8002e68:	4965      	ldr	r1, [pc, #404]	; (8003000 <TIM4_IRQHandler+0x258>)
 8002e6a:	f04f 0200 	mov.w	r2, #0
 8002e6e:	f04f 0300 	mov.w	r3, #0
 8002e72:	e9c1 2300 	strd	r2, r3, [r1]
			Ymax = 0;
 8002e76:	4963      	ldr	r1, [pc, #396]	; (8003004 <TIM4_IRQHandler+0x25c>)
 8002e78:	f04f 0200 	mov.w	r2, #0
 8002e7c:	f04f 0300 	mov.w	r3, #0
 8002e80:	e9c1 2300 	strd	r2, r3, [r1]
			Xsum1 = 0;
 8002e84:	4960      	ldr	r1, [pc, #384]	; (8003008 <TIM4_IRQHandler+0x260>)
 8002e86:	f04f 0200 	mov.w	r2, #0
 8002e8a:	f04f 0300 	mov.w	r3, #0
 8002e8e:	e9c1 2300 	strd	r2, r3, [r1]
			Ysum1 = 0;
 8002e92:	495e      	ldr	r1, [pc, #376]	; (800300c <TIM4_IRQHandler+0x264>)
 8002e94:	f04f 0200 	mov.w	r2, #0
 8002e98:	f04f 0300 	mov.w	r3, #0
 8002e9c:	e9c1 2300 	strd	r2, r3, [r1]
			#ifdef MEDIAN_FILTER_ENABLE
			/*     */
			X1m[0] = 0; X1m[1] = 0; X1m[2] = 0; countX1 = 0;
 8002ea0:	f04f 0200 	mov.w	r2, #0
 8002ea4:	f04f 0300 	mov.w	r3, #0
 8002ea8:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8002eac:	f04f 0200 	mov.w	r2, #0
 8002eb0:	f04f 0300 	mov.w	r3, #0
 8002eb4:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8002eb8:	f04f 0200 	mov.w	r2, #0
 8002ebc:	f04f 0300 	mov.w	r3, #0
 8002ec0:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			Y1m[0] = 0; Y1m[1] = 0; Y1m[2] = 0; countY1 = 0;
 8002eca:	f04f 0200 	mov.w	r2, #0
 8002ece:	f04f 0300 	mov.w	r3, #0
 8002ed2:	e9c7 2300 	strd	r2, r3, [r7]
 8002ed6:	f04f 0200 	mov.w	r2, #0
 8002eda:	f04f 0300 	mov.w	r3, #0
 8002ede:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8002ee2:	f04f 0200 	mov.w	r2, #0
 8002ee6:	f04f 0300 	mov.w	r3, #0
 8002eea:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8002eee:	2300      	movs	r3, #0
 8002ef0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
			#else
			/*      */
			Vm[0] = 0; Vm[1] = 0; Vm[2] = 0; countV = 0;
			#endif
			//LED_PULSE
			for (int ii = PREFETCH; ii < MEASSURE_COUNT; ii++) {
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	643b      	str	r3, [r7, #64]	; 0x40
 8002ef8:	e1cf      	b.n	800329a <TIM4_IRQHandler+0x4f2>
				//    X
				#ifdef MEDIAN_FILTER_ENABLE
				X1m[countX1] = resul_arrayX1[ii] - resul_arrayX2[ii] * DX1.f;
 8002efa:	4a45      	ldr	r2, [pc, #276]	; (8003010 <TIM4_IRQHandler+0x268>)
 8002efc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002efe:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8002f02:	4a44      	ldr	r2, [pc, #272]	; (8003014 <TIM4_IRQHandler+0x26c>)
 8002f04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f0a:	4a43      	ldr	r2, [pc, #268]	; (8003018 <TIM4_IRQHandler+0x270>)
 8002f0c:	6812      	ldr	r2, [r2, #0]
 8002f0e:	4611      	mov	r1, r2
 8002f10:	4618      	mov	r0, r3
 8002f12:	f7fd fec7 	bl	8000ca4 <__aeabi_fmul>
 8002f16:	4603      	mov	r3, r0
 8002f18:	4619      	mov	r1, r3
 8002f1a:	4620      	mov	r0, r4
 8002f1c:	f7fd fdb8 	bl	8000a90 <__aeabi_fsub>
 8002f20:	4603      	mov	r3, r0
 8002f22:	f897 4047 	ldrb.w	r4, [r7, #71]	; 0x47
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7fd fa7e 	bl	8000428 <__aeabi_f2d>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	460b      	mov	r3, r1
 8002f30:	00e1      	lsls	r1, r4, #3
 8002f32:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8002f36:	4401      	add	r1, r0
 8002f38:	3930      	subs	r1, #48	; 0x30
 8002f3a:	e9c1 2300 	strd	r2, r3, [r1]
				if (++countX1 >= 3) countX1 = 0;
 8002f3e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002f42:	3301      	adds	r3, #1
 8002f44:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8002f48:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	d902      	bls.n	8002f56 <TIM4_IRQHandler+0x1ae>
 8002f50:	2300      	movs	r3, #0
 8002f52:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				XX1 = (X1m[0] < X1m[1]) ? ((X1m[1] < X1m[2]) ? X1m[1] : ((X1m[2] < X1m[0]) ? X1m[0] : X1m[2])) : ((X1m[0] < X1m[2]) ? X1m[0] : ((X1m[2] < X1m[1]) ? X1m[1] : X1m[2]));
 8002f56:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002f5a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002f5e:	f7fd fd2d 	bl	80009bc <__aeabi_dcmplt>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d01a      	beq.n	8002f9e <TIM4_IRQHandler+0x1f6>
 8002f68:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002f6c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002f70:	f7fd fd24 	bl	80009bc <__aeabi_dcmplt>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d002      	beq.n	8002f80 <TIM4_IRQHandler+0x1d8>
 8002f7a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002f7e:	e04f      	b.n	8003020 <TIM4_IRQHandler+0x278>
 8002f80:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002f84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f88:	f7fd fd18 	bl	80009bc <__aeabi_dcmplt>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d002      	beq.n	8002f98 <TIM4_IRQHandler+0x1f0>
 8002f92:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f96:	e043      	b.n	8003020 <TIM4_IRQHandler+0x278>
 8002f98:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002f9c:	e040      	b.n	8003020 <TIM4_IRQHandler+0x278>
 8002f9e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002fa2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002fa6:	f7fd fd09 	bl	80009bc <__aeabi_dcmplt>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d002      	beq.n	8002fb6 <TIM4_IRQHandler+0x20e>
 8002fb0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002fb4:	e034      	b.n	8003020 <TIM4_IRQHandler+0x278>
 8002fb6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002fba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002fbe:	f7fd fcfd 	bl	80009bc <__aeabi_dcmplt>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d029      	beq.n	800301c <TIM4_IRQHandler+0x274>
 8002fc8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002fcc:	e028      	b.n	8003020 <TIM4_IRQHandler+0x278>
 8002fce:	bf00      	nop
 8002fd0:	e000e010 	.word	0xe000e010
 8002fd4:	2000038c 	.word	0x2000038c
 8002fd8:	200003a0 	.word	0x200003a0
 8002fdc:	20000cd0 	.word	0x20000cd0
 8002fe0:	40010c00 	.word	0x40010c00
 8002fe4:	20000d18 	.word	0x20000d18
 8002fe8:	40010800 	.word	0x40010800
 8002fec:	200006e6 	.word	0x200006e6
 8002ff0:	20000320 	.word	0x20000320
 8002ff4:	20000884 	.word	0x20000884
 8002ff8:	20000b90 	.word	0x20000b90
 8002ffc:	20000318 	.word	0x20000318
 8003000:	20000330 	.word	0x20000330
 8003004:	200006e8 	.word	0x200006e8
 8003008:	20000338 	.word	0x20000338
 800300c:	20000358 	.word	0x20000358
 8003010:	20000554 	.word	0x20000554
 8003014:	200006f0 	.word	0x200006f0
 8003018:	200002e8 	.word	0x200002e8
 800301c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003020:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
				#else
				XX1 = resul_arrayX1[ii] - resul_arrayX2[ii] * DX1.f;
				#endif
				Xsum1 = Xsum1 + XX1;
 8003024:	4b3a      	ldr	r3, [pc, #232]	; (8003110 <TIM4_IRQHandler+0x368>)
 8003026:	e9d3 0100 	ldrd	r0, r1, [r3]
 800302a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800302e:	f7fd f89d 	bl	800016c <__adddf3>
 8003032:	4602      	mov	r2, r0
 8003034:	460b      	mov	r3, r1
 8003036:	4936      	ldr	r1, [pc, #216]	; (8003110 <TIM4_IRQHandler+0x368>)
 8003038:	e9c1 2300 	strd	r2, r3, [r1]

				//    Y
				#ifdef MEDIAN_FILTER_ENABLE
				Y1m[countY1] = resul_arrayY1[ii] - resul_arrayY2[ii] * DY1.f;
 800303c:	4a35      	ldr	r2, [pc, #212]	; (8003114 <TIM4_IRQHandler+0x36c>)
 800303e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003040:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8003044:	4a34      	ldr	r2, [pc, #208]	; (8003118 <TIM4_IRQHandler+0x370>)
 8003046:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003048:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800304c:	4a33      	ldr	r2, [pc, #204]	; (800311c <TIM4_IRQHandler+0x374>)
 800304e:	6812      	ldr	r2, [r2, #0]
 8003050:	4611      	mov	r1, r2
 8003052:	4618      	mov	r0, r3
 8003054:	f7fd fe26 	bl	8000ca4 <__aeabi_fmul>
 8003058:	4603      	mov	r3, r0
 800305a:	4619      	mov	r1, r3
 800305c:	4620      	mov	r0, r4
 800305e:	f7fd fd17 	bl	8000a90 <__aeabi_fsub>
 8003062:	4603      	mov	r3, r0
 8003064:	f897 4046 	ldrb.w	r4, [r7, #70]	; 0x46
 8003068:	4618      	mov	r0, r3
 800306a:	f7fd f9dd 	bl	8000428 <__aeabi_f2d>
 800306e:	4602      	mov	r2, r0
 8003070:	460b      	mov	r3, r1
 8003072:	00e1      	lsls	r1, r4, #3
 8003074:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8003078:	4401      	add	r1, r0
 800307a:	3948      	subs	r1, #72	; 0x48
 800307c:	e9c1 2300 	strd	r2, r3, [r1]
				if (++countY1 >= 3) countY1 = 0;
 8003080:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003084:	3301      	adds	r3, #1
 8003086:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 800308a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800308e:	2b02      	cmp	r3, #2
 8003090:	d902      	bls.n	8003098 <TIM4_IRQHandler+0x2f0>
 8003092:	2300      	movs	r3, #0
 8003094:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
				YY1 = (Y1m[0] < Y1m[1]) ? ((Y1m[1] < Y1m[2]) ? Y1m[1] : ((Y1m[2] < Y1m[0]) ? Y1m[0] : Y1m[2])) : ((Y1m[0] < Y1m[2]) ? Y1m[0] : ((Y1m[2] < Y1m[1]) ? Y1m[1] : Y1m[2]));
 8003098:	e9d7 0100 	ldrd	r0, r1, [r7]
 800309c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80030a0:	f7fd fc8c 	bl	80009bc <__aeabi_dcmplt>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d01a      	beq.n	80030e0 <TIM4_IRQHandler+0x338>
 80030aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80030ae:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80030b2:	f7fd fc83 	bl	80009bc <__aeabi_dcmplt>
 80030b6:	4603      	mov	r3, r0
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d002      	beq.n	80030c2 <TIM4_IRQHandler+0x31a>
 80030bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80030c0:	e030      	b.n	8003124 <TIM4_IRQHandler+0x37c>
 80030c2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80030c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80030ca:	f7fd fc77 	bl	80009bc <__aeabi_dcmplt>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d002      	beq.n	80030da <TIM4_IRQHandler+0x332>
 80030d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80030d8:	e024      	b.n	8003124 <TIM4_IRQHandler+0x37c>
 80030da:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80030de:	e021      	b.n	8003124 <TIM4_IRQHandler+0x37c>
 80030e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80030e4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80030e8:	f7fd fc68 	bl	80009bc <__aeabi_dcmplt>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d002      	beq.n	80030f8 <TIM4_IRQHandler+0x350>
 80030f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80030f6:	e015      	b.n	8003124 <TIM4_IRQHandler+0x37c>
 80030f8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80030fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003100:	f7fd fc5c 	bl	80009bc <__aeabi_dcmplt>
 8003104:	4603      	mov	r3, r0
 8003106:	2b00      	cmp	r3, #0
 8003108:	d00a      	beq.n	8003120 <TIM4_IRQHandler+0x378>
 800310a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800310e:	e009      	b.n	8003124 <TIM4_IRQHandler+0x37c>
 8003110:	20000338 	.word	0x20000338
 8003114:	200003b4 	.word	0x200003b4
 8003118:	20000890 	.word	0x20000890
 800311c:	200002f8 	.word	0x200002f8
 8003120:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003124:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
				#else
				YY1 = resul_arrayY1[ii] - resul_arrayY2[ii] * DY1.f;
				#endif
				Ysum1 = Ysum1 + YY1;
 8003128:	4baf      	ldr	r3, [pc, #700]	; (80033e8 <TIM4_IRQHandler+0x640>)
 800312a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800312e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003132:	f7fd f81b 	bl	800016c <__adddf3>
 8003136:	4602      	mov	r2, r0
 8003138:	460b      	mov	r3, r1
 800313a:	49ab      	ldr	r1, [pc, #684]	; (80033e8 <TIM4_IRQHandler+0x640>)
 800313c:	e9c1 2300 	strd	r2, r3, [r1]

				X = XX1;
 8003140:	49aa      	ldr	r1, [pc, #680]	; (80033ec <TIM4_IRQHandler+0x644>)
 8003142:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003146:	e9c1 2300 	strd	r2, r3, [r1]
				Y = YY1;
 800314a:	49a9      	ldr	r1, [pc, #676]	; (80033f0 <TIM4_IRQHandler+0x648>)
 800314c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003150:	e9c1 2300 	strd	r2, r3, [r1]
				V = sqrt(pow(X, 2) + pow(Y, 2));
 8003154:	4ba5      	ldr	r3, [pc, #660]	; (80033ec <TIM4_IRQHandler+0x644>)
 8003156:	e9d3 0100 	ldrd	r0, r1, [r3]
 800315a:	f04f 0200 	mov.w	r2, #0
 800315e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003162:	f006 fd29 	bl	8009bb8 <pow>
 8003166:	4604      	mov	r4, r0
 8003168:	460d      	mov	r5, r1
 800316a:	4ba1      	ldr	r3, [pc, #644]	; (80033f0 <TIM4_IRQHandler+0x648>)
 800316c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003170:	f04f 0200 	mov.w	r2, #0
 8003174:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003178:	f006 fd1e 	bl	8009bb8 <pow>
 800317c:	4602      	mov	r2, r0
 800317e:	460b      	mov	r3, r1
 8003180:	4620      	mov	r0, r4
 8003182:	4629      	mov	r1, r5
 8003184:	f7fc fff2 	bl	800016c <__adddf3>
 8003188:	4602      	mov	r2, r0
 800318a:	460b      	mov	r3, r1
 800318c:	4610      	mov	r0, r2
 800318e:	4619      	mov	r1, r3
 8003190:	f006 fdbe 	bl	8009d10 <sqrt>
 8003194:	4602      	mov	r2, r0
 8003196:	460b      	mov	r3, r1
 8003198:	4996      	ldr	r1, [pc, #600]	; (80033f4 <TIM4_IRQHandler+0x64c>)
 800319a:	e9c1 2300 	strd	r2, r3, [r1]
				Vm[countV] = V;
				if (++countV >= 3) countV = 0;
				V = (Vm[0] < Vm[1]) ? ((Vm[1] < Vm[2]) ? Vm[1] : ((Vm[2] < Vm[0]) ? Vm[0] : Vm[2])) : ((Vm[0] < Vm[2]) ? Vm[0] : ((Vm[2] < Vm[1]) ? Vm[1] : Vm[2]));
				#endif

				if ( V > Vmax) {
 800319e:	4b95      	ldr	r3, [pc, #596]	; (80033f4 <TIM4_IRQHandler+0x64c>)
 80031a0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80031a4:	4b94      	ldr	r3, [pc, #592]	; (80033f8 <TIM4_IRQHandler+0x650>)
 80031a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031aa:	f7fd fc25 	bl	80009f8 <__aeabi_dcmpgt>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d005      	beq.n	80031c0 <TIM4_IRQHandler+0x418>
					Vmax = V;
 80031b4:	4b8f      	ldr	r3, [pc, #572]	; (80033f4 <TIM4_IRQHandler+0x64c>)
 80031b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ba:	498f      	ldr	r1, [pc, #572]	; (80033f8 <TIM4_IRQHandler+0x650>)
 80031bc:	e9c1 2300 	strd	r2, r3, [r1]
				}
				if (abs(X) > Xmax) {
 80031c0:	4b8a      	ldr	r3, [pc, #552]	; (80033ec <TIM4_IRQHandler+0x644>)
 80031c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031c6:	4610      	mov	r0, r2
 80031c8:	4619      	mov	r1, r3
 80031ca:	f7fd fc35 	bl	8000a38 <__aeabi_d2iz>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	bfb8      	it	lt
 80031d4:	425b      	neglt	r3, r3
 80031d6:	4618      	mov	r0, r3
 80031d8:	f7fd f914 	bl	8000404 <__aeabi_i2d>
 80031dc:	4b87      	ldr	r3, [pc, #540]	; (80033fc <TIM4_IRQHandler+0x654>)
 80031de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e2:	f7fd fc09 	bl	80009f8 <__aeabi_dcmpgt>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d012      	beq.n	8003212 <TIM4_IRQHandler+0x46a>
					Xmax = abs(X);
 80031ec:	4b7f      	ldr	r3, [pc, #508]	; (80033ec <TIM4_IRQHandler+0x644>)
 80031ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f2:	4610      	mov	r0, r2
 80031f4:	4619      	mov	r1, r3
 80031f6:	f7fd fc1f 	bl	8000a38 <__aeabi_d2iz>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	bfb8      	it	lt
 8003200:	425b      	neglt	r3, r3
 8003202:	4618      	mov	r0, r3
 8003204:	f7fd f8fe 	bl	8000404 <__aeabi_i2d>
 8003208:	4602      	mov	r2, r0
 800320a:	460b      	mov	r3, r1
 800320c:	497b      	ldr	r1, [pc, #492]	; (80033fc <TIM4_IRQHandler+0x654>)
 800320e:	e9c1 2300 	strd	r2, r3, [r1]
				}
				if (abs(Y) > Ymax) {
 8003212:	4b77      	ldr	r3, [pc, #476]	; (80033f0 <TIM4_IRQHandler+0x648>)
 8003214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003218:	4610      	mov	r0, r2
 800321a:	4619      	mov	r1, r3
 800321c:	f7fd fc0c 	bl	8000a38 <__aeabi_d2iz>
 8003220:	4603      	mov	r3, r0
 8003222:	2b00      	cmp	r3, #0
 8003224:	bfb8      	it	lt
 8003226:	425b      	neglt	r3, r3
 8003228:	4618      	mov	r0, r3
 800322a:	f7fd f8eb 	bl	8000404 <__aeabi_i2d>
 800322e:	4b74      	ldr	r3, [pc, #464]	; (8003400 <TIM4_IRQHandler+0x658>)
 8003230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003234:	f7fd fbe0 	bl	80009f8 <__aeabi_dcmpgt>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d012      	beq.n	8003264 <TIM4_IRQHandler+0x4bc>
					Ymax = abs(Y);
 800323e:	4b6c      	ldr	r3, [pc, #432]	; (80033f0 <TIM4_IRQHandler+0x648>)
 8003240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003244:	4610      	mov	r0, r2
 8003246:	4619      	mov	r1, r3
 8003248:	f7fd fbf6 	bl	8000a38 <__aeabi_d2iz>
 800324c:	4603      	mov	r3, r0
 800324e:	2b00      	cmp	r3, #0
 8003250:	bfb8      	it	lt
 8003252:	425b      	neglt	r3, r3
 8003254:	4618      	mov	r0, r3
 8003256:	f7fd f8d5 	bl	8000404 <__aeabi_i2d>
 800325a:	4602      	mov	r2, r0
 800325c:	460b      	mov	r3, r1
 800325e:	4968      	ldr	r1, [pc, #416]	; (8003400 <TIM4_IRQHandler+0x658>)
 8003260:	e9c1 2300 	strd	r2, r3, [r1]
				}
				resul_arrayX1[ii] = 0;
 8003264:	4a67      	ldr	r2, [pc, #412]	; (8003404 <TIM4_IRQHandler+0x65c>)
 8003266:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003268:	f04f 0100 	mov.w	r1, #0
 800326c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				resul_arrayX2[ii] = 0;
 8003270:	4a65      	ldr	r2, [pc, #404]	; (8003408 <TIM4_IRQHandler+0x660>)
 8003272:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003274:	f04f 0100 	mov.w	r1, #0
 8003278:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				resul_arrayY1[ii] = 0;
 800327c:	4a63      	ldr	r2, [pc, #396]	; (800340c <TIM4_IRQHandler+0x664>)
 800327e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003280:	f04f 0100 	mov.w	r1, #0
 8003284:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				resul_arrayY2[ii] = 0;
 8003288:	4a61      	ldr	r2, [pc, #388]	; (8003410 <TIM4_IRQHandler+0x668>)
 800328a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800328c:	f04f 0100 	mov.w	r1, #0
 8003290:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (int ii = PREFETCH; ii < MEASSURE_COUNT; ii++) {
 8003294:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003296:	3301      	adds	r3, #1
 8003298:	643b      	str	r3, [r7, #64]	; 0x40
 800329a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800329c:	2b63      	cmp	r3, #99	; 0x63
 800329e:	f77f ae2c 	ble.w	8002efa <TIM4_IRQHandler+0x152>
			}
			Xsum = Xsum1;
 80032a2:	4b5c      	ldr	r3, [pc, #368]	; (8003414 <TIM4_IRQHandler+0x66c>)
 80032a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032a8:	495b      	ldr	r1, [pc, #364]	; (8003418 <TIM4_IRQHandler+0x670>)
 80032aa:	e9c1 2300 	strd	r2, r3, [r1]
			Xsum = Xsum / ((MEASSURE_COUNT - PREFETCH));		//     X
 80032ae:	4b5a      	ldr	r3, [pc, #360]	; (8003418 <TIM4_IRQHandler+0x670>)
 80032b0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80032b4:	f04f 0200 	mov.w	r2, #0
 80032b8:	4b58      	ldr	r3, [pc, #352]	; (800341c <TIM4_IRQHandler+0x674>)
 80032ba:	f7fd fa37 	bl	800072c <__aeabi_ddiv>
 80032be:	4602      	mov	r2, r0
 80032c0:	460b      	mov	r3, r1
 80032c2:	4955      	ldr	r1, [pc, #340]	; (8003418 <TIM4_IRQHandler+0x670>)
 80032c4:	e9c1 2300 	strd	r2, r3, [r1]
			Xsum = Xsum / SPEED_CALIBRATE;	//   X
 80032c8:	4b53      	ldr	r3, [pc, #332]	; (8003418 <TIM4_IRQHandler+0x670>)
 80032ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 80032ce:	a344      	add	r3, pc, #272	; (adr r3, 80033e0 <TIM4_IRQHandler+0x638>)
 80032d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032d4:	f7fd fa2a 	bl	800072c <__aeabi_ddiv>
 80032d8:	4602      	mov	r2, r0
 80032da:	460b      	mov	r3, r1
 80032dc:	494e      	ldr	r1, [pc, #312]	; (8003418 <TIM4_IRQHandler+0x670>)
 80032de:	e9c1 2300 	strd	r2, r3, [r1]

			Ysum = Ysum1;
 80032e2:	4b41      	ldr	r3, [pc, #260]	; (80033e8 <TIM4_IRQHandler+0x640>)
 80032e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032e8:	494d      	ldr	r1, [pc, #308]	; (8003420 <TIM4_IRQHandler+0x678>)
 80032ea:	e9c1 2300 	strd	r2, r3, [r1]
			Ysum = Ysum / ((MEASSURE_COUNT - PREFETCH));		//     Y
 80032ee:	4b4c      	ldr	r3, [pc, #304]	; (8003420 <TIM4_IRQHandler+0x678>)
 80032f0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80032f4:	f04f 0200 	mov.w	r2, #0
 80032f8:	4b48      	ldr	r3, [pc, #288]	; (800341c <TIM4_IRQHandler+0x674>)
 80032fa:	f7fd fa17 	bl	800072c <__aeabi_ddiv>
 80032fe:	4602      	mov	r2, r0
 8003300:	460b      	mov	r3, r1
 8003302:	4947      	ldr	r1, [pc, #284]	; (8003420 <TIM4_IRQHandler+0x678>)
 8003304:	e9c1 2300 	strd	r2, r3, [r1]
			Ysum = Ysum / SPEED_CALIBRATE;	//   Y
 8003308:	4b45      	ldr	r3, [pc, #276]	; (8003420 <TIM4_IRQHandler+0x678>)
 800330a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800330e:	a334      	add	r3, pc, #208	; (adr r3, 80033e0 <TIM4_IRQHandler+0x638>)
 8003310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003314:	f7fd fa0a 	bl	800072c <__aeabi_ddiv>
 8003318:	4602      	mov	r2, r0
 800331a:	460b      	mov	r3, r1
 800331c:	4940      	ldr	r1, [pc, #256]	; (8003420 <TIM4_IRQHandler+0x678>)
 800331e:	e9c1 2300 	strd	r2, r3, [r1]

			Vmaxfin = Vmax / SPEED_CALIBRATE;	//     MEASSURE_COUNT
 8003322:	4b35      	ldr	r3, [pc, #212]	; (80033f8 <TIM4_IRQHandler+0x650>)
 8003324:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003328:	a32d      	add	r3, pc, #180	; (adr r3, 80033e0 <TIM4_IRQHandler+0x638>)
 800332a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800332e:	f7fd f9fd 	bl	800072c <__aeabi_ddiv>
 8003332:	4602      	mov	r2, r0
 8003334:	460b      	mov	r3, r1
 8003336:	493b      	ldr	r1, [pc, #236]	; (8003424 <TIM4_IRQHandler+0x67c>)
 8003338:	e9c1 2300 	strd	r2, r3, [r1]
			Xmaxfin = Xmax / SPEED_CALIBRATE;
 800333c:	4b2f      	ldr	r3, [pc, #188]	; (80033fc <TIM4_IRQHandler+0x654>)
 800333e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003342:	a327      	add	r3, pc, #156	; (adr r3, 80033e0 <TIM4_IRQHandler+0x638>)
 8003344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003348:	f7fd f9f0 	bl	800072c <__aeabi_ddiv>
 800334c:	4602      	mov	r2, r0
 800334e:	460b      	mov	r3, r1
 8003350:	4935      	ldr	r1, [pc, #212]	; (8003428 <TIM4_IRQHandler+0x680>)
 8003352:	e9c1 2300 	strd	r2, r3, [r1]
			Ymaxfin = Ymax / SPEED_CALIBRATE;
 8003356:	4b2a      	ldr	r3, [pc, #168]	; (8003400 <TIM4_IRQHandler+0x658>)
 8003358:	e9d3 0100 	ldrd	r0, r1, [r3]
 800335c:	a320      	add	r3, pc, #128	; (adr r3, 80033e0 <TIM4_IRQHandler+0x638>)
 800335e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003362:	f7fd f9e3 	bl	800072c <__aeabi_ddiv>
 8003366:	4602      	mov	r2, r0
 8003368:	460b      	mov	r3, r1
 800336a:	4930      	ldr	r1, [pc, #192]	; (800342c <TIM4_IRQHandler+0x684>)
 800336c:	e9c1 2300 	strd	r2, r3, [r1]
			V = sqrt(pow(Xsum, 2) + pow(Ysum, 2));  //   
 8003370:	4b29      	ldr	r3, [pc, #164]	; (8003418 <TIM4_IRQHandler+0x670>)
 8003372:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003376:	f04f 0200 	mov.w	r2, #0
 800337a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800337e:	f006 fc1b 	bl	8009bb8 <pow>
 8003382:	4604      	mov	r4, r0
 8003384:	460d      	mov	r5, r1
 8003386:	4b26      	ldr	r3, [pc, #152]	; (8003420 <TIM4_IRQHandler+0x678>)
 8003388:	e9d3 0100 	ldrd	r0, r1, [r3]
 800338c:	f04f 0200 	mov.w	r2, #0
 8003390:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003394:	f006 fc10 	bl	8009bb8 <pow>
 8003398:	4602      	mov	r2, r0
 800339a:	460b      	mov	r3, r1
 800339c:	4620      	mov	r0, r4
 800339e:	4629      	mov	r1, r5
 80033a0:	f7fc fee4 	bl	800016c <__adddf3>
 80033a4:	4602      	mov	r2, r0
 80033a6:	460b      	mov	r3, r1
 80033a8:	4610      	mov	r0, r2
 80033aa:	4619      	mov	r1, r3
 80033ac:	f006 fcb0 	bl	8009d10 <sqrt>
 80033b0:	4602      	mov	r2, r0
 80033b2:	460b      	mov	r3, r1
 80033b4:	490f      	ldr	r1, [pc, #60]	; (80033f4 <TIM4_IRQHandler+0x64c>)
 80033b6:	e9c1 2300 	strd	r2, r3, [r1]
			if ( V == 0) {
 80033ba:	4b0e      	ldr	r3, [pc, #56]	; (80033f4 <TIM4_IRQHandler+0x64c>)
 80033bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80033c0:	f04f 0200 	mov.w	r2, #0
 80033c4:	f04f 0300 	mov.w	r3, #0
 80033c8:	f7fd faee 	bl	80009a8 <__aeabi_dcmpeq>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d033      	beq.n	800343a <TIM4_IRQHandler+0x692>
			  A = 0;
 80033d2:	4917      	ldr	r1, [pc, #92]	; (8003430 <TIM4_IRQHandler+0x688>)
 80033d4:	f04f 0200 	mov.w	r2, #0
 80033d8:	f04f 0300 	mov.w	r3, #0
 80033dc:	e02a      	b.n	8003434 <TIM4_IRQHandler+0x68c>
 80033de:	bf00      	nop
 80033e0:	20000000 	.word	0x20000000
 80033e4:	40476f5c 	.word	0x40476f5c
 80033e8:	20000358 	.word	0x20000358
 80033ec:	20000b30 	.word	0x20000b30
 80033f0:	20000348 	.word	0x20000348
 80033f4:	20000398 	.word	0x20000398
 80033f8:	20000318 	.word	0x20000318
 80033fc:	20000330 	.word	0x20000330
 8003400:	200006e8 	.word	0x200006e8
 8003404:	20000554 	.word	0x20000554
 8003408:	200006f0 	.word	0x200006f0
 800340c:	200003b4 	.word	0x200003b4
 8003410:	20000890 	.word	0x20000890
 8003414:	20000338 	.word	0x20000338
 8003418:	200003a8 	.word	0x200003a8
 800341c:	40590000 	.word	0x40590000
 8003420:	200002f0 	.word	0x200002f0
 8003424:	20000300 	.word	0x20000300
 8003428:	20000888 	.word	0x20000888
 800342c:	20000548 	.word	0x20000548
 8003430:	20000328 	.word	0x20000328
 8003434:	e9c1 2300 	strd	r2, r3, [r1]
 8003438:	e039      	b.n	80034ae <TIM4_IRQHandler+0x706>
			} else {
				A = acos( Ysum / V ) * 180 / 3.1415926; // 
 800343a:	4b73      	ldr	r3, [pc, #460]	; (8003608 <TIM4_IRQHandler+0x860>)
 800343c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003440:	4b72      	ldr	r3, [pc, #456]	; (800360c <TIM4_IRQHandler+0x864>)
 8003442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003446:	f7fd f971 	bl	800072c <__aeabi_ddiv>
 800344a:	4602      	mov	r2, r0
 800344c:	460b      	mov	r3, r1
 800344e:	4610      	mov	r0, r2
 8003450:	4619      	mov	r1, r3
 8003452:	f006 fb83 	bl	8009b5c <acos>
 8003456:	f04f 0200 	mov.w	r2, #0
 800345a:	4b6d      	ldr	r3, [pc, #436]	; (8003610 <TIM4_IRQHandler+0x868>)
 800345c:	f7fd f83c 	bl	80004d8 <__aeabi_dmul>
 8003460:	4602      	mov	r2, r0
 8003462:	460b      	mov	r3, r1
 8003464:	4610      	mov	r0, r2
 8003466:	4619      	mov	r1, r3
 8003468:	a365      	add	r3, pc, #404	; (adr r3, 8003600 <TIM4_IRQHandler+0x858>)
 800346a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800346e:	f7fd f95d 	bl	800072c <__aeabi_ddiv>
 8003472:	4602      	mov	r2, r0
 8003474:	460b      	mov	r3, r1
 8003476:	4967      	ldr	r1, [pc, #412]	; (8003614 <TIM4_IRQHandler+0x86c>)
 8003478:	e9c1 2300 	strd	r2, r3, [r1]
				if (Xsum < 0) {
 800347c:	4b66      	ldr	r3, [pc, #408]	; (8003618 <TIM4_IRQHandler+0x870>)
 800347e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003482:	f04f 0200 	mov.w	r2, #0
 8003486:	f04f 0300 	mov.w	r3, #0
 800348a:	f7fd fa97 	bl	80009bc <__aeabi_dcmplt>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d00c      	beq.n	80034ae <TIM4_IRQHandler+0x706>
					A = 360 - A; // III, IV 
 8003494:	4b5f      	ldr	r3, [pc, #380]	; (8003614 <TIM4_IRQHandler+0x86c>)
 8003496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800349a:	f04f 0000 	mov.w	r0, #0
 800349e:	495f      	ldr	r1, [pc, #380]	; (800361c <TIM4_IRQHandler+0x874>)
 80034a0:	f7fc fe62 	bl	8000168 <__aeabi_dsub>
 80034a4:	4602      	mov	r2, r0
 80034a6:	460b      	mov	r3, r1
 80034a8:	495a      	ldr	r1, [pc, #360]	; (8003614 <TIM4_IRQHandler+0x86c>)
 80034aa:	e9c1 2300 	strd	r2, r3, [r1]
				}
			}
			measCount = 0;
 80034ae:	4b5c      	ldr	r3, [pc, #368]	; (8003620 <TIM4_IRQHandler+0x878>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	801a      	strh	r2, [r3, #0]
			readyFlag = TRUE;  //     .
 80034b4:	4b5b      	ldr	r3, [pc, #364]	; (8003624 <TIM4_IRQHandler+0x87c>)
 80034b6:	2201      	movs	r2, #1
 80034b8:	701a      	strb	r2, [r3, #0]
 80034ba:	e099      	b.n	80035f0 <TIM4_IRQHandler+0x848>
		} else {
			if ((calibrateMode > 0) && (measCount == 1)) {  //  /
 80034bc:	4b5a      	ldr	r3, [pc, #360]	; (8003628 <TIM4_IRQHandler+0x880>)
 80034be:	881b      	ldrh	r3, [r3, #0]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d013      	beq.n	80034ec <TIM4_IRQHandler+0x744>
 80034c4:	4b56      	ldr	r3, [pc, #344]	; (8003620 <TIM4_IRQHandler+0x878>)
 80034c6:	881b      	ldrh	r3, [r3, #0]
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d10f      	bne.n	80034ec <TIM4_IRQHandler+0x744>
				HAL_TIM_Base_Stop_IT(&htim4);  //     
 80034cc:	4857      	ldr	r0, [pc, #348]	; (800362c <TIM4_IRQHandler+0x884>)
 80034ce:	f001 fdd3 	bl	8005078 <HAL_TIM_Base_Stop_IT>
				measCount = 0;
 80034d2:	4b53      	ldr	r3, [pc, #332]	; (8003620 <TIM4_IRQHandler+0x878>)
 80034d4:	2200      	movs	r2, #0
 80034d6:	801a      	strh	r2, [r3, #0]
				#ifdef SYSTICK_DISABLE
					SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;  //  SysTick
 80034d8:	4b55      	ldr	r3, [pc, #340]	; (8003630 <TIM4_IRQHandler+0x888>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a54      	ldr	r2, [pc, #336]	; (8003630 <TIM4_IRQHandler+0x888>)
 80034de:	f043 0301 	orr.w	r3, r3, #1
 80034e2:	6013      	str	r3, [r2, #0]
				#endif
				readyFlag = TRUE;  //     .
 80034e4:	4b4f      	ldr	r3, [pc, #316]	; (8003624 <TIM4_IRQHandler+0x87c>)
 80034e6:	2201      	movs	r2, #1
 80034e8:	701a      	strb	r2, [r3, #0]
 80034ea:	e081      	b.n	80035f0 <TIM4_IRQHandler+0x848>
			} else {
				switch (currentMode++) {
 80034ec:	4b51      	ldr	r3, [pc, #324]	; (8003634 <TIM4_IRQHandler+0x88c>)
 80034ee:	881b      	ldrh	r3, [r3, #0]
 80034f0:	1c5a      	adds	r2, r3, #1
 80034f2:	b291      	uxth	r1, r2
 80034f4:	4a4f      	ldr	r2, [pc, #316]	; (8003634 <TIM4_IRQHandler+0x88c>)
 80034f6:	8011      	strh	r1, [r2, #0]
 80034f8:	2b03      	cmp	r3, #3
 80034fa:	d871      	bhi.n	80035e0 <TIM4_IRQHandler+0x838>
 80034fc:	a201      	add	r2, pc, #4	; (adr r2, 8003504 <TIM4_IRQHandler+0x75c>)
 80034fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003502:	bf00      	nop
 8003504:	08003515 	.word	0x08003515
 8003508:	08003543 	.word	0x08003543
 800350c:	08003585 	.word	0x08003585
 8003510:	080035b3 	.word	0x080035b3
					case 0: { 					// Z1 (transmit) > Z3 (receive) Y1
						//TP_PULSE
						TIM3->ARR = C_1; 		//      Z13
 8003514:	4b48      	ldr	r3, [pc, #288]	; (8003638 <TIM4_IRQHandler+0x890>)
 8003516:	881a      	ldrh	r2, [r3, #0]
 8003518:	4b48      	ldr	r3, [pc, #288]	; (800363c <TIM4_IRQHandler+0x894>)
 800351a:	62da      	str	r2, [r3, #44]	; 0x2c
						setZ3receive 			// Turn on multiplexer for input Z2 channel.
 800351c:	4b48      	ldr	r3, [pc, #288]	; (8003640 <TIM4_IRQHandler+0x898>)
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	4a47      	ldr	r2, [pc, #284]	; (8003640 <TIM4_IRQHandler+0x898>)
 8003522:	f023 0308 	bic.w	r3, r3, #8
 8003526:	60d3      	str	r3, [r2, #12]
 8003528:	4b46      	ldr	r3, [pc, #280]	; (8003644 <TIM4_IRQHandler+0x89c>)
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003530:	4a44      	ldr	r2, [pc, #272]	; (8003644 <TIM4_IRQHandler+0x89c>)
 8003532:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003536:	6053      	str	r3, [r2, #4]
						HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_1); //     1 
 8003538:	2100      	movs	r1, #0
 800353a:	4843      	ldr	r0, [pc, #268]	; (8003648 <TIM4_IRQHandler+0x8a0>)
 800353c:	f001 fe22 	bl	8005184 <HAL_TIM_OC_Start>
						break;
 8003540:	e04e      	b.n	80035e0 <TIM4_IRQHandler+0x838>
					}
					case 1: { 					// Z3 (transmit) > Z1 (receive) Y2
						TP_PULSE
 8003542:	2201      	movs	r2, #1
 8003544:	2104      	movs	r1, #4
 8003546:	483f      	ldr	r0, [pc, #252]	; (8003644 <TIM4_IRQHandler+0x89c>)
 8003548:	f000 fe82 	bl	8004250 <HAL_GPIO_WritePin>
 800354c:	2200      	movs	r2, #0
 800354e:	2104      	movs	r1, #4
 8003550:	483c      	ldr	r0, [pc, #240]	; (8003644 <TIM4_IRQHandler+0x89c>)
 8003552:	f000 fe7d 	bl	8004250 <HAL_GPIO_WritePin>
						TIM3->ARR = C_4; 		//      Z31
 8003556:	4b3d      	ldr	r3, [pc, #244]	; (800364c <TIM4_IRQHandler+0x8a4>)
 8003558:	881a      	ldrh	r2, [r3, #0]
 800355a:	4b38      	ldr	r3, [pc, #224]	; (800363c <TIM4_IRQHandler+0x894>)
 800355c:	62da      	str	r2, [r3, #44]	; 0x2c
						setZ1receive 			// Turn on multiplexer for input Z1 channel.
 800355e:	4b38      	ldr	r3, [pc, #224]	; (8003640 <TIM4_IRQHandler+0x898>)
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	4a37      	ldr	r2, [pc, #220]	; (8003640 <TIM4_IRQHandler+0x898>)
 8003564:	f023 0302 	bic.w	r3, r3, #2
 8003568:	60d3      	str	r3, [r2, #12]
 800356a:	4b36      	ldr	r3, [pc, #216]	; (8003644 <TIM4_IRQHandler+0x89c>)
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f023 030f 	bic.w	r3, r3, #15
 8003572:	4a34      	ldr	r2, [pc, #208]	; (8003644 <TIM4_IRQHandler+0x89c>)
 8003574:	f043 0304 	orr.w	r3, r3, #4
 8003578:	6053      	str	r3, [r2, #4]
						HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_3); //     3 
 800357a:	2108      	movs	r1, #8
 800357c:	4832      	ldr	r0, [pc, #200]	; (8003648 <TIM4_IRQHandler+0x8a0>)
 800357e:	f001 fe01 	bl	8005184 <HAL_TIM_OC_Start>
						break;
 8003582:	e02d      	b.n	80035e0 <TIM4_IRQHandler+0x838>
					}
					case 2: { 					// Z2 (transmit) > Z4 (receive) X1
						//LED_PULSE
						TIM3->ARR = C_2; 		//      Z24
 8003584:	4b32      	ldr	r3, [pc, #200]	; (8003650 <TIM4_IRQHandler+0x8a8>)
 8003586:	881a      	ldrh	r2, [r3, #0]
 8003588:	4b2c      	ldr	r3, [pc, #176]	; (800363c <TIM4_IRQHandler+0x894>)
 800358a:	62da      	str	r2, [r3, #44]	; 0x2c
						setZ4receive 			// Turn on multiplexer for input Z4 channel.
 800358c:	4b2c      	ldr	r3, [pc, #176]	; (8003640 <TIM4_IRQHandler+0x898>)
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	4a2b      	ldr	r2, [pc, #172]	; (8003640 <TIM4_IRQHandler+0x898>)
 8003592:	f023 0310 	bic.w	r3, r3, #16
 8003596:	60d3      	str	r3, [r2, #12]
 8003598:	4b2a      	ldr	r3, [pc, #168]	; (8003644 <TIM4_IRQHandler+0x89c>)
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80035a0:	4a28      	ldr	r2, [pc, #160]	; (8003644 <TIM4_IRQHandler+0x89c>)
 80035a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035a6:	6053      	str	r3, [r2, #4]
						HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_2);	//     2 
 80035a8:	2104      	movs	r1, #4
 80035aa:	4827      	ldr	r0, [pc, #156]	; (8003648 <TIM4_IRQHandler+0x8a0>)
 80035ac:	f001 fdea 	bl	8005184 <HAL_TIM_OC_Start>
						break;
 80035b0:	e016      	b.n	80035e0 <TIM4_IRQHandler+0x838>
					}
					case 3: { 					// Z4 (transmit) > Z3 (receive) X2
						//LED_PULSE
						TIM3->ARR = C_3; 		//      Z42
 80035b2:	4b28      	ldr	r3, [pc, #160]	; (8003654 <TIM4_IRQHandler+0x8ac>)
 80035b4:	881a      	ldrh	r2, [r3, #0]
 80035b6:	4b21      	ldr	r3, [pc, #132]	; (800363c <TIM4_IRQHandler+0x894>)
 80035b8:	62da      	str	r2, [r3, #44]	; 0x2c
						setZ2receive 			// Turn on multiplexer for input Z3 channel.
 80035ba:	4b21      	ldr	r3, [pc, #132]	; (8003640 <TIM4_IRQHandler+0x898>)
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	4a20      	ldr	r2, [pc, #128]	; (8003640 <TIM4_IRQHandler+0x898>)
 80035c0:	f023 0304 	bic.w	r3, r3, #4
 80035c4:	60d3      	str	r3, [r2, #12]
 80035c6:	4b1f      	ldr	r3, [pc, #124]	; (8003644 <TIM4_IRQHandler+0x89c>)
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80035ce:	4a1d      	ldr	r2, [pc, #116]	; (8003644 <TIM4_IRQHandler+0x89c>)
 80035d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035d4:	6053      	str	r3, [r2, #4]
						HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_4);	//     4 
 80035d6:	210c      	movs	r1, #12
 80035d8:	481b      	ldr	r0, [pc, #108]	; (8003648 <TIM4_IRQHandler+0x8a0>)
 80035da:	f001 fdd3 	bl	8005184 <HAL_TIM_OC_Start>
						break;
 80035de:	bf00      	nop
					}
				}
				/*    */
				START_CAPTURE
 80035e0:	2100      	movs	r1, #0
 80035e2:	481d      	ldr	r0, [pc, #116]	; (8003658 <TIM4_IRQHandler+0x8b0>)
 80035e4:	f001 ff2c 	bl	8005440 <HAL_TIM_IC_Start_IT>
 80035e8:	2104      	movs	r1, #4
 80035ea:	481b      	ldr	r0, [pc, #108]	; (8003658 <TIM4_IRQHandler+0x8b0>)
 80035ec:	f001 ff28 	bl	8005440 <HAL_TIM_IC_Start_IT>
			}
		}
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80035f0:	480e      	ldr	r0, [pc, #56]	; (800362c <TIM4_IRQHandler+0x884>)
 80035f2:	f002 f92c 	bl	800584e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80035f6:	bf00      	nop
 80035f8:	3748      	adds	r7, #72	; 0x48
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bdb0      	pop	{r4, r5, r7, pc}
 80035fe:	bf00      	nop
 8003600:	4d12d84a 	.word	0x4d12d84a
 8003604:	400921fb 	.word	0x400921fb
 8003608:	200002f0 	.word	0x200002f0
 800360c:	20000398 	.word	0x20000398
 8003610:	40668000 	.word	0x40668000
 8003614:	20000328 	.word	0x20000328
 8003618:	200003a8 	.word	0x200003a8
 800361c:	40768000 	.word	0x40768000
 8003620:	20000320 	.word	0x20000320
 8003624:	200002ec 	.word	0x200002ec
 8003628:	20000884 	.word	0x20000884
 800362c:	20000b90 	.word	0x20000b90
 8003630:	e000e010 	.word	0xe000e010
 8003634:	200006e6 	.word	0x200006e6
 8003638:	20000344 	.word	0x20000344
 800363c:	40000400 	.word	0x40000400
 8003640:	40010c00 	.word	0x40010c00
 8003644:	40010800 	.word	0x40010800
 8003648:	20000cd0 	.word	0x20000cd0
 800364c:	20000310 	.word	0x20000310
 8003650:	2000030c 	.word	0x2000030c
 8003654:	200006e4 	.word	0x200006e4
 8003658:	20000d18 	.word	0x20000d18

0800365c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800365c:	b480      	push	{r7}
 800365e:	af00      	add	r7, sp, #0
	return 1;
 8003660:	2301      	movs	r3, #1
}
 8003662:	4618      	mov	r0, r3
 8003664:	46bd      	mov	sp, r7
 8003666:	bc80      	pop	{r7}
 8003668:	4770      	bx	lr

0800366a <_kill>:

int _kill(int pid, int sig)
{
 800366a:	b580      	push	{r7, lr}
 800366c:	b082      	sub	sp, #8
 800366e:	af00      	add	r7, sp, #0
 8003670:	6078      	str	r0, [r7, #4]
 8003672:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003674:	f003 fba8 	bl	8006dc8 <__errno>
 8003678:	4603      	mov	r3, r0
 800367a:	2216      	movs	r2, #22
 800367c:	601a      	str	r2, [r3, #0]
	return -1;
 800367e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003682:	4618      	mov	r0, r3
 8003684:	3708      	adds	r7, #8
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}

0800368a <_exit>:

void _exit (int status)
{
 800368a:	b580      	push	{r7, lr}
 800368c:	b082      	sub	sp, #8
 800368e:	af00      	add	r7, sp, #0
 8003690:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003692:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f7ff ffe7 	bl	800366a <_kill>
	while (1) {}		/* Make sure we hang here */
 800369c:	e7fe      	b.n	800369c <_exit+0x12>

0800369e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800369e:	b580      	push	{r7, lr}
 80036a0:	b086      	sub	sp, #24
 80036a2:	af00      	add	r7, sp, #0
 80036a4:	60f8      	str	r0, [r7, #12]
 80036a6:	60b9      	str	r1, [r7, #8]
 80036a8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036aa:	2300      	movs	r3, #0
 80036ac:	617b      	str	r3, [r7, #20]
 80036ae:	e00a      	b.n	80036c6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80036b0:	f3af 8000 	nop.w
 80036b4:	4601      	mov	r1, r0
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	1c5a      	adds	r2, r3, #1
 80036ba:	60ba      	str	r2, [r7, #8]
 80036bc:	b2ca      	uxtb	r2, r1
 80036be:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	3301      	adds	r3, #1
 80036c4:	617b      	str	r3, [r7, #20]
 80036c6:	697a      	ldr	r2, [r7, #20]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	dbf0      	blt.n	80036b0 <_read+0x12>
	}

return len;
 80036ce:	687b      	ldr	r3, [r7, #4]
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	3718      	adds	r7, #24
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b086      	sub	sp, #24
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036e4:	2300      	movs	r3, #0
 80036e6:	617b      	str	r3, [r7, #20]
 80036e8:	e009      	b.n	80036fe <_write+0x26>
	{
		__io_putchar(*ptr++);
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	1c5a      	adds	r2, r3, #1
 80036ee:	60ba      	str	r2, [r7, #8]
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	4618      	mov	r0, r3
 80036f4:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	3301      	adds	r3, #1
 80036fc:	617b      	str	r3, [r7, #20]
 80036fe:	697a      	ldr	r2, [r7, #20]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	429a      	cmp	r2, r3
 8003704:	dbf1      	blt.n	80036ea <_write+0x12>
	}
	return len;
 8003706:	687b      	ldr	r3, [r7, #4]
}
 8003708:	4618      	mov	r0, r3
 800370a:	3718      	adds	r7, #24
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <_close>:

int _close(int file)
{
 8003710:	b480      	push	{r7}
 8003712:	b083      	sub	sp, #12
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
	return -1;
 8003718:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800371c:	4618      	mov	r0, r3
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	bc80      	pop	{r7}
 8003724:	4770      	bx	lr

08003726 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003726:	b480      	push	{r7}
 8003728:	b083      	sub	sp, #12
 800372a:	af00      	add	r7, sp, #0
 800372c:	6078      	str	r0, [r7, #4]
 800372e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003736:	605a      	str	r2, [r3, #4]
	return 0;
 8003738:	2300      	movs	r3, #0
}
 800373a:	4618      	mov	r0, r3
 800373c:	370c      	adds	r7, #12
 800373e:	46bd      	mov	sp, r7
 8003740:	bc80      	pop	{r7}
 8003742:	4770      	bx	lr

08003744 <_isatty>:

int _isatty(int file)
{
 8003744:	b480      	push	{r7}
 8003746:	b083      	sub	sp, #12
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
	return 1;
 800374c:	2301      	movs	r3, #1
}
 800374e:	4618      	mov	r0, r3
 8003750:	370c      	adds	r7, #12
 8003752:	46bd      	mov	sp, r7
 8003754:	bc80      	pop	{r7}
 8003756:	4770      	bx	lr

08003758 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003758:	b480      	push	{r7}
 800375a:	b085      	sub	sp, #20
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]
	return 0;
 8003764:	2300      	movs	r3, #0
}
 8003766:	4618      	mov	r0, r3
 8003768:	3714      	adds	r7, #20
 800376a:	46bd      	mov	sp, r7
 800376c:	bc80      	pop	{r7}
 800376e:	4770      	bx	lr

08003770 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b086      	sub	sp, #24
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003778:	4a14      	ldr	r2, [pc, #80]	; (80037cc <_sbrk+0x5c>)
 800377a:	4b15      	ldr	r3, [pc, #84]	; (80037d0 <_sbrk+0x60>)
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003784:	4b13      	ldr	r3, [pc, #76]	; (80037d4 <_sbrk+0x64>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d102      	bne.n	8003792 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800378c:	4b11      	ldr	r3, [pc, #68]	; (80037d4 <_sbrk+0x64>)
 800378e:	4a12      	ldr	r2, [pc, #72]	; (80037d8 <_sbrk+0x68>)
 8003790:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003792:	4b10      	ldr	r3, [pc, #64]	; (80037d4 <_sbrk+0x64>)
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	4413      	add	r3, r2
 800379a:	693a      	ldr	r2, [r7, #16]
 800379c:	429a      	cmp	r2, r3
 800379e:	d207      	bcs.n	80037b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80037a0:	f003 fb12 	bl	8006dc8 <__errno>
 80037a4:	4603      	mov	r3, r0
 80037a6:	220c      	movs	r2, #12
 80037a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80037aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80037ae:	e009      	b.n	80037c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80037b0:	4b08      	ldr	r3, [pc, #32]	; (80037d4 <_sbrk+0x64>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80037b6:	4b07      	ldr	r3, [pc, #28]	; (80037d4 <_sbrk+0x64>)
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4413      	add	r3, r2
 80037be:	4a05      	ldr	r2, [pc, #20]	; (80037d4 <_sbrk+0x64>)
 80037c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80037c2:	68fb      	ldr	r3, [r7, #12]
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3718      	adds	r7, #24
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	20005000 	.word	0x20005000
 80037d0:	00000400 	.word	0x00000400
 80037d4:	200002d8 	.word	0x200002d8
 80037d8:	20000da0 	.word	0x20000da0

080037dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80037dc:	b480      	push	{r7}
 80037de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80037e0:	bf00      	nop
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bc80      	pop	{r7}
 80037e6:	4770      	bx	lr

080037e8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80037e8:	480c      	ldr	r0, [pc, #48]	; (800381c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80037ea:	490d      	ldr	r1, [pc, #52]	; (8003820 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80037ec:	4a0d      	ldr	r2, [pc, #52]	; (8003824 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80037ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80037f0:	e002      	b.n	80037f8 <LoopCopyDataInit>

080037f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80037f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80037f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80037f6:	3304      	adds	r3, #4

080037f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80037f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80037fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80037fc:	d3f9      	bcc.n	80037f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80037fe:	4a0a      	ldr	r2, [pc, #40]	; (8003828 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003800:	4c0a      	ldr	r4, [pc, #40]	; (800382c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003802:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003804:	e001      	b.n	800380a <LoopFillZerobss>

08003806 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003806:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003808:	3204      	adds	r2, #4

0800380a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800380a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800380c:	d3fb      	bcc.n	8003806 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800380e:	f7ff ffe5 	bl	80037dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003812:	f003 fadf 	bl	8006dd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003816:	f7fd fdb3 	bl	8001380 <main>
  bx lr
 800381a:	4770      	bx	lr
  ldr r0, =_sdata
 800381c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003820:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8003824:	0800b6b8 	.word	0x0800b6b8
  ldr r2, =_sbss
 8003828:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800382c:	20000da0 	.word	0x20000da0

08003830 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003830:	e7fe      	b.n	8003830 <ADC1_2_IRQHandler>
	...

08003834 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003838:	4b08      	ldr	r3, [pc, #32]	; (800385c <HAL_Init+0x28>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a07      	ldr	r2, [pc, #28]	; (800385c <HAL_Init+0x28>)
 800383e:	f043 0310 	orr.w	r3, r3, #16
 8003842:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003844:	2003      	movs	r0, #3
 8003846:	f000 f939 	bl	8003abc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800384a:	2000      	movs	r0, #0
 800384c:	f000 f808 	bl	8003860 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003850:	f7ff f86a 	bl	8002928 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	bd80      	pop	{r7, pc}
 800385a:	bf00      	nop
 800385c:	40022000 	.word	0x40022000

08003860 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003868:	4b12      	ldr	r3, [pc, #72]	; (80038b4 <HAL_InitTick+0x54>)
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	4b12      	ldr	r3, [pc, #72]	; (80038b8 <HAL_InitTick+0x58>)
 800386e:	781b      	ldrb	r3, [r3, #0]
 8003870:	4619      	mov	r1, r3
 8003872:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003876:	fbb3 f3f1 	udiv	r3, r3, r1
 800387a:	fbb2 f3f3 	udiv	r3, r2, r3
 800387e:	4618      	mov	r0, r3
 8003880:	f000 f955 	bl	8003b2e <HAL_SYSTICK_Config>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d001      	beq.n	800388e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e00e      	b.n	80038ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2b0f      	cmp	r3, #15
 8003892:	d80a      	bhi.n	80038aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003894:	2200      	movs	r2, #0
 8003896:	6879      	ldr	r1, [r7, #4]
 8003898:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800389c:	f000 f919 	bl	8003ad2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80038a0:	4a06      	ldr	r2, [pc, #24]	; (80038bc <HAL_InitTick+0x5c>)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80038a6:	2300      	movs	r3, #0
 80038a8:	e000      	b.n	80038ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3708      	adds	r7, #8
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	20000000 	.word	0x20000000
 80038b8:	20000008 	.word	0x20000008
 80038bc:	20000004 	.word	0x20000004

080038c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038c0:	b480      	push	{r7}
 80038c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80038c4:	4b05      	ldr	r3, [pc, #20]	; (80038dc <HAL_IncTick+0x1c>)
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	461a      	mov	r2, r3
 80038ca:	4b05      	ldr	r3, [pc, #20]	; (80038e0 <HAL_IncTick+0x20>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4413      	add	r3, r2
 80038d0:	4a03      	ldr	r2, [pc, #12]	; (80038e0 <HAL_IncTick+0x20>)
 80038d2:	6013      	str	r3, [r2, #0]
}
 80038d4:	bf00      	nop
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bc80      	pop	{r7}
 80038da:	4770      	bx	lr
 80038dc:	20000008 	.word	0x20000008
 80038e0:	20000d68 	.word	0x20000d68

080038e4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038e4:	b480      	push	{r7}
 80038e6:	af00      	add	r7, sp, #0
  return uwTick;
 80038e8:	4b02      	ldr	r3, [pc, #8]	; (80038f4 <HAL_GetTick+0x10>)
 80038ea:	681b      	ldr	r3, [r3, #0]
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bc80      	pop	{r7}
 80038f2:	4770      	bx	lr
 80038f4:	20000d68 	.word	0x20000d68

080038f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b085      	sub	sp, #20
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	f003 0307 	and.w	r3, r3, #7
 8003906:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003908:	4b0c      	ldr	r3, [pc, #48]	; (800393c <__NVIC_SetPriorityGrouping+0x44>)
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800390e:	68ba      	ldr	r2, [r7, #8]
 8003910:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003914:	4013      	ands	r3, r2
 8003916:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003920:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003924:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003928:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800392a:	4a04      	ldr	r2, [pc, #16]	; (800393c <__NVIC_SetPriorityGrouping+0x44>)
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	60d3      	str	r3, [r2, #12]
}
 8003930:	bf00      	nop
 8003932:	3714      	adds	r7, #20
 8003934:	46bd      	mov	sp, r7
 8003936:	bc80      	pop	{r7}
 8003938:	4770      	bx	lr
 800393a:	bf00      	nop
 800393c:	e000ed00 	.word	0xe000ed00

08003940 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003940:	b480      	push	{r7}
 8003942:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003944:	4b04      	ldr	r3, [pc, #16]	; (8003958 <__NVIC_GetPriorityGrouping+0x18>)
 8003946:	68db      	ldr	r3, [r3, #12]
 8003948:	0a1b      	lsrs	r3, r3, #8
 800394a:	f003 0307 	and.w	r3, r3, #7
}
 800394e:	4618      	mov	r0, r3
 8003950:	46bd      	mov	sp, r7
 8003952:	bc80      	pop	{r7}
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop
 8003958:	e000ed00 	.word	0xe000ed00

0800395c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800395c:	b480      	push	{r7}
 800395e:	b083      	sub	sp, #12
 8003960:	af00      	add	r7, sp, #0
 8003962:	4603      	mov	r3, r0
 8003964:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800396a:	2b00      	cmp	r3, #0
 800396c:	db0b      	blt.n	8003986 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800396e:	79fb      	ldrb	r3, [r7, #7]
 8003970:	f003 021f 	and.w	r2, r3, #31
 8003974:	4906      	ldr	r1, [pc, #24]	; (8003990 <__NVIC_EnableIRQ+0x34>)
 8003976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800397a:	095b      	lsrs	r3, r3, #5
 800397c:	2001      	movs	r0, #1
 800397e:	fa00 f202 	lsl.w	r2, r0, r2
 8003982:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003986:	bf00      	nop
 8003988:	370c      	adds	r7, #12
 800398a:	46bd      	mov	sp, r7
 800398c:	bc80      	pop	{r7}
 800398e:	4770      	bx	lr
 8003990:	e000e100 	.word	0xe000e100

08003994 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003994:	b480      	push	{r7}
 8003996:	b083      	sub	sp, #12
 8003998:	af00      	add	r7, sp, #0
 800399a:	4603      	mov	r3, r0
 800399c:	6039      	str	r1, [r7, #0]
 800399e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	db0a      	blt.n	80039be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	b2da      	uxtb	r2, r3
 80039ac:	490c      	ldr	r1, [pc, #48]	; (80039e0 <__NVIC_SetPriority+0x4c>)
 80039ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039b2:	0112      	lsls	r2, r2, #4
 80039b4:	b2d2      	uxtb	r2, r2
 80039b6:	440b      	add	r3, r1
 80039b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039bc:	e00a      	b.n	80039d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	b2da      	uxtb	r2, r3
 80039c2:	4908      	ldr	r1, [pc, #32]	; (80039e4 <__NVIC_SetPriority+0x50>)
 80039c4:	79fb      	ldrb	r3, [r7, #7]
 80039c6:	f003 030f 	and.w	r3, r3, #15
 80039ca:	3b04      	subs	r3, #4
 80039cc:	0112      	lsls	r2, r2, #4
 80039ce:	b2d2      	uxtb	r2, r2
 80039d0:	440b      	add	r3, r1
 80039d2:	761a      	strb	r2, [r3, #24]
}
 80039d4:	bf00      	nop
 80039d6:	370c      	adds	r7, #12
 80039d8:	46bd      	mov	sp, r7
 80039da:	bc80      	pop	{r7}
 80039dc:	4770      	bx	lr
 80039de:	bf00      	nop
 80039e0:	e000e100 	.word	0xe000e100
 80039e4:	e000ed00 	.word	0xe000ed00

080039e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b089      	sub	sp, #36	; 0x24
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	60b9      	str	r1, [r7, #8]
 80039f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f003 0307 	and.w	r3, r3, #7
 80039fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	f1c3 0307 	rsb	r3, r3, #7
 8003a02:	2b04      	cmp	r3, #4
 8003a04:	bf28      	it	cs
 8003a06:	2304      	movcs	r3, #4
 8003a08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	3304      	adds	r3, #4
 8003a0e:	2b06      	cmp	r3, #6
 8003a10:	d902      	bls.n	8003a18 <NVIC_EncodePriority+0x30>
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	3b03      	subs	r3, #3
 8003a16:	e000      	b.n	8003a1a <NVIC_EncodePriority+0x32>
 8003a18:	2300      	movs	r3, #0
 8003a1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003a20:	69bb      	ldr	r3, [r7, #24]
 8003a22:	fa02 f303 	lsl.w	r3, r2, r3
 8003a26:	43da      	mvns	r2, r3
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	401a      	ands	r2, r3
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a30:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	fa01 f303 	lsl.w	r3, r1, r3
 8003a3a:	43d9      	mvns	r1, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a40:	4313      	orrs	r3, r2
         );
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3724      	adds	r7, #36	; 0x24
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bc80      	pop	{r7}
 8003a4a:	4770      	bx	lr

08003a4c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003a50:	f3bf 8f4f 	dsb	sy
}
 8003a54:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003a56:	4b06      	ldr	r3, [pc, #24]	; (8003a70 <__NVIC_SystemReset+0x24>)
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003a5e:	4904      	ldr	r1, [pc, #16]	; (8003a70 <__NVIC_SystemReset+0x24>)
 8003a60:	4b04      	ldr	r3, [pc, #16]	; (8003a74 <__NVIC_SystemReset+0x28>)
 8003a62:	4313      	orrs	r3, r2
 8003a64:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003a66:	f3bf 8f4f 	dsb	sy
}
 8003a6a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003a6c:	bf00      	nop
 8003a6e:	e7fd      	b.n	8003a6c <__NVIC_SystemReset+0x20>
 8003a70:	e000ed00 	.word	0xe000ed00
 8003a74:	05fa0004 	.word	0x05fa0004

08003a78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b082      	sub	sp, #8
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	3b01      	subs	r3, #1
 8003a84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a88:	d301      	bcc.n	8003a8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e00f      	b.n	8003aae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a8e:	4a0a      	ldr	r2, [pc, #40]	; (8003ab8 <SysTick_Config+0x40>)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	3b01      	subs	r3, #1
 8003a94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a96:	210f      	movs	r1, #15
 8003a98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003a9c:	f7ff ff7a 	bl	8003994 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003aa0:	4b05      	ldr	r3, [pc, #20]	; (8003ab8 <SysTick_Config+0x40>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003aa6:	4b04      	ldr	r3, [pc, #16]	; (8003ab8 <SysTick_Config+0x40>)
 8003aa8:	2207      	movs	r2, #7
 8003aaa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3708      	adds	r7, #8
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	e000e010 	.word	0xe000e010

08003abc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b082      	sub	sp, #8
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	f7ff ff17 	bl	80038f8 <__NVIC_SetPriorityGrouping>
}
 8003aca:	bf00      	nop
 8003acc:	3708      	adds	r7, #8
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}

08003ad2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ad2:	b580      	push	{r7, lr}
 8003ad4:	b086      	sub	sp, #24
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	4603      	mov	r3, r0
 8003ada:	60b9      	str	r1, [r7, #8]
 8003adc:	607a      	str	r2, [r7, #4]
 8003ade:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ae4:	f7ff ff2c 	bl	8003940 <__NVIC_GetPriorityGrouping>
 8003ae8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	68b9      	ldr	r1, [r7, #8]
 8003aee:	6978      	ldr	r0, [r7, #20]
 8003af0:	f7ff ff7a 	bl	80039e8 <NVIC_EncodePriority>
 8003af4:	4602      	mov	r2, r0
 8003af6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003afa:	4611      	mov	r1, r2
 8003afc:	4618      	mov	r0, r3
 8003afe:	f7ff ff49 	bl	8003994 <__NVIC_SetPriority>
}
 8003b02:	bf00      	nop
 8003b04:	3718      	adds	r7, #24
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}

08003b0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b0a:	b580      	push	{r7, lr}
 8003b0c:	b082      	sub	sp, #8
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	4603      	mov	r3, r0
 8003b12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f7ff ff1f 	bl	800395c <__NVIC_EnableIRQ>
}
 8003b1e:	bf00      	nop
 8003b20:	3708      	adds	r7, #8
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}

08003b26 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003b26:	b580      	push	{r7, lr}
 8003b28:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003b2a:	f7ff ff8f 	bl	8003a4c <__NVIC_SystemReset>

08003b2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b2e:	b580      	push	{r7, lr}
 8003b30:	b082      	sub	sp, #8
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f7ff ff9e 	bl	8003a78 <SysTick_Config>
 8003b3c:	4603      	mov	r3, r0
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3708      	adds	r7, #8
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
	...

08003b48 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b4a:	b087      	sub	sp, #28
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	60f8      	str	r0, [r7, #12]
 8003b50:	60b9      	str	r1, [r7, #8]
 8003b52:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003b62:	4b2f      	ldr	r3, [pc, #188]	; (8003c20 <HAL_FLASH_Program+0xd8>)
 8003b64:	7e1b      	ldrb	r3, [r3, #24]
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d101      	bne.n	8003b6e <HAL_FLASH_Program+0x26>
 8003b6a:	2302      	movs	r3, #2
 8003b6c:	e054      	b.n	8003c18 <HAL_FLASH_Program+0xd0>
 8003b6e:	4b2c      	ldr	r3, [pc, #176]	; (8003c20 <HAL_FLASH_Program+0xd8>)
 8003b70:	2201      	movs	r2, #1
 8003b72:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003b74:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003b78:	f000 f8a8 	bl	8003ccc <FLASH_WaitForLastOperation>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8003b80:	7dfb      	ldrb	r3, [r7, #23]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d144      	bne.n	8003c10 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d102      	bne.n	8003b92 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	757b      	strb	r3, [r7, #21]
 8003b90:	e007      	b.n	8003ba2 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d102      	bne.n	8003b9e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8003b98:	2302      	movs	r3, #2
 8003b9a:	757b      	strb	r3, [r7, #21]
 8003b9c:	e001      	b.n	8003ba2 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8003b9e:	2304      	movs	r3, #4
 8003ba0:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	75bb      	strb	r3, [r7, #22]
 8003ba6:	e02d      	b.n	8003c04 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8003ba8:	7dbb      	ldrb	r3, [r7, #22]
 8003baa:	005a      	lsls	r2, r3, #1
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	eb02 0c03 	add.w	ip, r2, r3
 8003bb2:	7dbb      	ldrb	r3, [r7, #22]
 8003bb4:	0119      	lsls	r1, r3, #4
 8003bb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003bba:	f1c1 0620 	rsb	r6, r1, #32
 8003bbe:	f1a1 0020 	sub.w	r0, r1, #32
 8003bc2:	fa22 f401 	lsr.w	r4, r2, r1
 8003bc6:	fa03 f606 	lsl.w	r6, r3, r6
 8003bca:	4334      	orrs	r4, r6
 8003bcc:	fa23 f000 	lsr.w	r0, r3, r0
 8003bd0:	4304      	orrs	r4, r0
 8003bd2:	fa23 f501 	lsr.w	r5, r3, r1
 8003bd6:	b2a3      	uxth	r3, r4
 8003bd8:	4619      	mov	r1, r3
 8003bda:	4660      	mov	r0, ip
 8003bdc:	f000 f85a 	bl	8003c94 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003be0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003be4:	f000 f872 	bl	8003ccc <FLASH_WaitForLastOperation>
 8003be8:	4603      	mov	r3, r0
 8003bea:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8003bec:	4b0d      	ldr	r3, [pc, #52]	; (8003c24 <HAL_FLASH_Program+0xdc>)
 8003bee:	691b      	ldr	r3, [r3, #16]
 8003bf0:	4a0c      	ldr	r2, [pc, #48]	; (8003c24 <HAL_FLASH_Program+0xdc>)
 8003bf2:	f023 0301 	bic.w	r3, r3, #1
 8003bf6:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8003bf8:	7dfb      	ldrb	r3, [r7, #23]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d107      	bne.n	8003c0e <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8003bfe:	7dbb      	ldrb	r3, [r7, #22]
 8003c00:	3301      	adds	r3, #1
 8003c02:	75bb      	strb	r3, [r7, #22]
 8003c04:	7dba      	ldrb	r2, [r7, #22]
 8003c06:	7d7b      	ldrb	r3, [r7, #21]
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d3cd      	bcc.n	8003ba8 <HAL_FLASH_Program+0x60>
 8003c0c:	e000      	b.n	8003c10 <HAL_FLASH_Program+0xc8>
      {
        break;
 8003c0e:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003c10:	4b03      	ldr	r3, [pc, #12]	; (8003c20 <HAL_FLASH_Program+0xd8>)
 8003c12:	2200      	movs	r2, #0
 8003c14:	761a      	strb	r2, [r3, #24]

  return status;
 8003c16:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	371c      	adds	r7, #28
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c20:	20000d70 	.word	0x20000d70
 8003c24:	40022000 	.word	0x40022000

08003c28 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003c32:	4b0d      	ldr	r3, [pc, #52]	; (8003c68 <HAL_FLASH_Unlock+0x40>)
 8003c34:	691b      	ldr	r3, [r3, #16]
 8003c36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d00d      	beq.n	8003c5a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003c3e:	4b0a      	ldr	r3, [pc, #40]	; (8003c68 <HAL_FLASH_Unlock+0x40>)
 8003c40:	4a0a      	ldr	r2, [pc, #40]	; (8003c6c <HAL_FLASH_Unlock+0x44>)
 8003c42:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003c44:	4b08      	ldr	r3, [pc, #32]	; (8003c68 <HAL_FLASH_Unlock+0x40>)
 8003c46:	4a0a      	ldr	r2, [pc, #40]	; (8003c70 <HAL_FLASH_Unlock+0x48>)
 8003c48:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003c4a:	4b07      	ldr	r3, [pc, #28]	; (8003c68 <HAL_FLASH_Unlock+0x40>)
 8003c4c:	691b      	ldr	r3, [r3, #16]
 8003c4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d001      	beq.n	8003c5a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8003c5a:	79fb      	ldrb	r3, [r7, #7]
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	370c      	adds	r7, #12
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bc80      	pop	{r7}
 8003c64:	4770      	bx	lr
 8003c66:	bf00      	nop
 8003c68:	40022000 	.word	0x40022000
 8003c6c:	45670123 	.word	0x45670123
 8003c70:	cdef89ab 	.word	0xcdef89ab

08003c74 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003c74:	b480      	push	{r7}
 8003c76:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003c78:	4b05      	ldr	r3, [pc, #20]	; (8003c90 <HAL_FLASH_Lock+0x1c>)
 8003c7a:	691b      	ldr	r3, [r3, #16]
 8003c7c:	4a04      	ldr	r2, [pc, #16]	; (8003c90 <HAL_FLASH_Lock+0x1c>)
 8003c7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c82:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8003c84:	2300      	movs	r3, #0
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bc80      	pop	{r7}
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	40022000 	.word	0x40022000

08003c94 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
 8003c9c:	460b      	mov	r3, r1
 8003c9e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003ca0:	4b08      	ldr	r3, [pc, #32]	; (8003cc4 <FLASH_Program_HalfWord+0x30>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003ca6:	4b08      	ldr	r3, [pc, #32]	; (8003cc8 <FLASH_Program_HalfWord+0x34>)
 8003ca8:	691b      	ldr	r3, [r3, #16]
 8003caa:	4a07      	ldr	r2, [pc, #28]	; (8003cc8 <FLASH_Program_HalfWord+0x34>)
 8003cac:	f043 0301 	orr.w	r3, r3, #1
 8003cb0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	887a      	ldrh	r2, [r7, #2]
 8003cb6:	801a      	strh	r2, [r3, #0]
}
 8003cb8:	bf00      	nop
 8003cba:	370c      	adds	r7, #12
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bc80      	pop	{r7}
 8003cc0:	4770      	bx	lr
 8003cc2:	bf00      	nop
 8003cc4:	20000d70 	.word	0x20000d70
 8003cc8:	40022000 	.word	0x40022000

08003ccc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b084      	sub	sp, #16
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8003cd4:	f7ff fe06 	bl	80038e4 <HAL_GetTick>
 8003cd8:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003cda:	e010      	b.n	8003cfe <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ce2:	d00c      	beq.n	8003cfe <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d007      	beq.n	8003cfa <FLASH_WaitForLastOperation+0x2e>
 8003cea:	f7ff fdfb 	bl	80038e4 <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	687a      	ldr	r2, [r7, #4]
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d201      	bcs.n	8003cfe <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e025      	b.n	8003d4a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003cfe:	4b15      	ldr	r3, [pc, #84]	; (8003d54 <FLASH_WaitForLastOperation+0x88>)
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	f003 0301 	and.w	r3, r3, #1
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d1e8      	bne.n	8003cdc <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003d0a:	4b12      	ldr	r3, [pc, #72]	; (8003d54 <FLASH_WaitForLastOperation+0x88>)
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	f003 0320 	and.w	r3, r3, #32
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d002      	beq.n	8003d1c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003d16:	4b0f      	ldr	r3, [pc, #60]	; (8003d54 <FLASH_WaitForLastOperation+0x88>)
 8003d18:	2220      	movs	r2, #32
 8003d1a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003d1c:	4b0d      	ldr	r3, [pc, #52]	; (8003d54 <FLASH_WaitForLastOperation+0x88>)
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	f003 0310 	and.w	r3, r3, #16
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d10b      	bne.n	8003d40 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003d28:	4b0a      	ldr	r3, [pc, #40]	; (8003d54 <FLASH_WaitForLastOperation+0x88>)
 8003d2a:	69db      	ldr	r3, [r3, #28]
 8003d2c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d105      	bne.n	8003d40 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003d34:	4b07      	ldr	r3, [pc, #28]	; (8003d54 <FLASH_WaitForLastOperation+0x88>)
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d003      	beq.n	8003d48 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003d40:	f000 f80a 	bl	8003d58 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e000      	b.n	8003d4a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8003d48:	2300      	movs	r3, #0
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3710      	adds	r7, #16
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	40022000 	.word	0x40022000

08003d58 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8003d62:	4b23      	ldr	r3, [pc, #140]	; (8003df0 <FLASH_SetErrorCode+0x98>)
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	f003 0310 	and.w	r3, r3, #16
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d009      	beq.n	8003d82 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003d6e:	4b21      	ldr	r3, [pc, #132]	; (8003df4 <FLASH_SetErrorCode+0x9c>)
 8003d70:	69db      	ldr	r3, [r3, #28]
 8003d72:	f043 0302 	orr.w	r3, r3, #2
 8003d76:	4a1f      	ldr	r2, [pc, #124]	; (8003df4 <FLASH_SetErrorCode+0x9c>)
 8003d78:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f043 0310 	orr.w	r3, r3, #16
 8003d80:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003d82:	4b1b      	ldr	r3, [pc, #108]	; (8003df0 <FLASH_SetErrorCode+0x98>)
 8003d84:	68db      	ldr	r3, [r3, #12]
 8003d86:	f003 0304 	and.w	r3, r3, #4
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d009      	beq.n	8003da2 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8003d8e:	4b19      	ldr	r3, [pc, #100]	; (8003df4 <FLASH_SetErrorCode+0x9c>)
 8003d90:	69db      	ldr	r3, [r3, #28]
 8003d92:	f043 0301 	orr.w	r3, r3, #1
 8003d96:	4a17      	ldr	r2, [pc, #92]	; (8003df4 <FLASH_SetErrorCode+0x9c>)
 8003d98:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f043 0304 	orr.w	r3, r3, #4
 8003da0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8003da2:	4b13      	ldr	r3, [pc, #76]	; (8003df0 <FLASH_SetErrorCode+0x98>)
 8003da4:	69db      	ldr	r3, [r3, #28]
 8003da6:	f003 0301 	and.w	r3, r3, #1
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d00b      	beq.n	8003dc6 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8003dae:	4b11      	ldr	r3, [pc, #68]	; (8003df4 <FLASH_SetErrorCode+0x9c>)
 8003db0:	69db      	ldr	r3, [r3, #28]
 8003db2:	f043 0304 	orr.w	r3, r3, #4
 8003db6:	4a0f      	ldr	r2, [pc, #60]	; (8003df4 <FLASH_SetErrorCode+0x9c>)
 8003db8:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8003dba:	4b0d      	ldr	r3, [pc, #52]	; (8003df0 <FLASH_SetErrorCode+0x98>)
 8003dbc:	69db      	ldr	r3, [r3, #28]
 8003dbe:	4a0c      	ldr	r2, [pc, #48]	; (8003df0 <FLASH_SetErrorCode+0x98>)
 8003dc0:	f023 0301 	bic.w	r3, r3, #1
 8003dc4:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	f240 1201 	movw	r2, #257	; 0x101
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d106      	bne.n	8003dde <FLASH_SetErrorCode+0x86>
 8003dd0:	4b07      	ldr	r3, [pc, #28]	; (8003df0 <FLASH_SetErrorCode+0x98>)
 8003dd2:	69db      	ldr	r3, [r3, #28]
 8003dd4:	4a06      	ldr	r2, [pc, #24]	; (8003df0 <FLASH_SetErrorCode+0x98>)
 8003dd6:	f023 0301 	bic.w	r3, r3, #1
 8003dda:	61d3      	str	r3, [r2, #28]
}  
 8003ddc:	e002      	b.n	8003de4 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003dde:	4a04      	ldr	r2, [pc, #16]	; (8003df0 <FLASH_SetErrorCode+0x98>)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	60d3      	str	r3, [r2, #12]
}  
 8003de4:	bf00      	nop
 8003de6:	370c      	adds	r7, #12
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bc80      	pop	{r7}
 8003dec:	4770      	bx	lr
 8003dee:	bf00      	nop
 8003df0:	40022000 	.word	0x40022000
 8003df4:	20000d70 	.word	0x20000d70

08003df8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b084      	sub	sp, #16
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8003e06:	2300      	movs	r3, #0
 8003e08:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003e0a:	4b2f      	ldr	r3, [pc, #188]	; (8003ec8 <HAL_FLASHEx_Erase+0xd0>)
 8003e0c:	7e1b      	ldrb	r3, [r3, #24]
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d101      	bne.n	8003e16 <HAL_FLASHEx_Erase+0x1e>
 8003e12:	2302      	movs	r3, #2
 8003e14:	e053      	b.n	8003ebe <HAL_FLASHEx_Erase+0xc6>
 8003e16:	4b2c      	ldr	r3, [pc, #176]	; (8003ec8 <HAL_FLASHEx_Erase+0xd0>)
 8003e18:	2201      	movs	r2, #1
 8003e1a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2b02      	cmp	r3, #2
 8003e22:	d116      	bne.n	8003e52 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003e24:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003e28:	f7ff ff50 	bl	8003ccc <FLASH_WaitForLastOperation>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d141      	bne.n	8003eb6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8003e32:	2001      	movs	r0, #1
 8003e34:	f000 f84c 	bl	8003ed0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003e38:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003e3c:	f7ff ff46 	bl	8003ccc <FLASH_WaitForLastOperation>
 8003e40:	4603      	mov	r3, r0
 8003e42:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003e44:	4b21      	ldr	r3, [pc, #132]	; (8003ecc <HAL_FLASHEx_Erase+0xd4>)
 8003e46:	691b      	ldr	r3, [r3, #16]
 8003e48:	4a20      	ldr	r2, [pc, #128]	; (8003ecc <HAL_FLASHEx_Erase+0xd4>)
 8003e4a:	f023 0304 	bic.w	r3, r3, #4
 8003e4e:	6113      	str	r3, [r2, #16]
 8003e50:	e031      	b.n	8003eb6 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003e52:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003e56:	f7ff ff39 	bl	8003ccc <FLASH_WaitForLastOperation>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d12a      	bne.n	8003eb6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003e66:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	60bb      	str	r3, [r7, #8]
 8003e6e:	e019      	b.n	8003ea4 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8003e70:	68b8      	ldr	r0, [r7, #8]
 8003e72:	f000 f849 	bl	8003f08 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003e76:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003e7a:	f7ff ff27 	bl	8003ccc <FLASH_WaitForLastOperation>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8003e82:	4b12      	ldr	r3, [pc, #72]	; (8003ecc <HAL_FLASHEx_Erase+0xd4>)
 8003e84:	691b      	ldr	r3, [r3, #16]
 8003e86:	4a11      	ldr	r2, [pc, #68]	; (8003ecc <HAL_FLASHEx_Erase+0xd4>)
 8003e88:	f023 0302 	bic.w	r3, r3, #2
 8003e8c:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8003e8e:	7bfb      	ldrb	r3, [r7, #15]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d003      	beq.n	8003e9c <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	68ba      	ldr	r2, [r7, #8]
 8003e98:	601a      	str	r2, [r3, #0]
            break;
 8003e9a:	e00c      	b.n	8003eb6 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003ea2:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	029a      	lsls	r2, r3, #10
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	689b      	ldr	r3, [r3, #8]
 8003eae:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8003eb0:	68ba      	ldr	r2, [r7, #8]
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d3dc      	bcc.n	8003e70 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003eb6:	4b04      	ldr	r3, [pc, #16]	; (8003ec8 <HAL_FLASHEx_Erase+0xd0>)
 8003eb8:	2200      	movs	r2, #0
 8003eba:	761a      	strb	r2, [r3, #24]

  return status;
 8003ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3710      	adds	r7, #16
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	20000d70 	.word	0x20000d70
 8003ecc:	40022000 	.word	0x40022000

08003ed0 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003ed8:	4b09      	ldr	r3, [pc, #36]	; (8003f00 <FLASH_MassErase+0x30>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8003ede:	4b09      	ldr	r3, [pc, #36]	; (8003f04 <FLASH_MassErase+0x34>)
 8003ee0:	691b      	ldr	r3, [r3, #16]
 8003ee2:	4a08      	ldr	r2, [pc, #32]	; (8003f04 <FLASH_MassErase+0x34>)
 8003ee4:	f043 0304 	orr.w	r3, r3, #4
 8003ee8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003eea:	4b06      	ldr	r3, [pc, #24]	; (8003f04 <FLASH_MassErase+0x34>)
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	4a05      	ldr	r2, [pc, #20]	; (8003f04 <FLASH_MassErase+0x34>)
 8003ef0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ef4:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003ef6:	bf00      	nop
 8003ef8:	370c      	adds	r7, #12
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bc80      	pop	{r7}
 8003efe:	4770      	bx	lr
 8003f00:	20000d70 	.word	0x20000d70
 8003f04:	40022000 	.word	0x40022000

08003f08 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003f10:	4b0b      	ldr	r3, [pc, #44]	; (8003f40 <FLASH_PageErase+0x38>)
 8003f12:	2200      	movs	r2, #0
 8003f14:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003f16:	4b0b      	ldr	r3, [pc, #44]	; (8003f44 <FLASH_PageErase+0x3c>)
 8003f18:	691b      	ldr	r3, [r3, #16]
 8003f1a:	4a0a      	ldr	r2, [pc, #40]	; (8003f44 <FLASH_PageErase+0x3c>)
 8003f1c:	f043 0302 	orr.w	r3, r3, #2
 8003f20:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8003f22:	4a08      	ldr	r2, [pc, #32]	; (8003f44 <FLASH_PageErase+0x3c>)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003f28:	4b06      	ldr	r3, [pc, #24]	; (8003f44 <FLASH_PageErase+0x3c>)
 8003f2a:	691b      	ldr	r3, [r3, #16]
 8003f2c:	4a05      	ldr	r2, [pc, #20]	; (8003f44 <FLASH_PageErase+0x3c>)
 8003f2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f32:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003f34:	bf00      	nop
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bc80      	pop	{r7}
 8003f3c:	4770      	bx	lr
 8003f3e:	bf00      	nop
 8003f40:	20000d70 	.word	0x20000d70
 8003f44:	40022000 	.word	0x40022000

08003f48 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b08b      	sub	sp, #44	; 0x2c
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f52:	2300      	movs	r3, #0
 8003f54:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003f56:	2300      	movs	r3, #0
 8003f58:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f5a:	e169      	b.n	8004230 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f60:	fa02 f303 	lsl.w	r3, r2, r3
 8003f64:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	69fa      	ldr	r2, [r7, #28]
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003f70:	69ba      	ldr	r2, [r7, #24]
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	f040 8158 	bne.w	800422a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	4a9a      	ldr	r2, [pc, #616]	; (80041e8 <HAL_GPIO_Init+0x2a0>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d05e      	beq.n	8004042 <HAL_GPIO_Init+0xfa>
 8003f84:	4a98      	ldr	r2, [pc, #608]	; (80041e8 <HAL_GPIO_Init+0x2a0>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d875      	bhi.n	8004076 <HAL_GPIO_Init+0x12e>
 8003f8a:	4a98      	ldr	r2, [pc, #608]	; (80041ec <HAL_GPIO_Init+0x2a4>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d058      	beq.n	8004042 <HAL_GPIO_Init+0xfa>
 8003f90:	4a96      	ldr	r2, [pc, #600]	; (80041ec <HAL_GPIO_Init+0x2a4>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d86f      	bhi.n	8004076 <HAL_GPIO_Init+0x12e>
 8003f96:	4a96      	ldr	r2, [pc, #600]	; (80041f0 <HAL_GPIO_Init+0x2a8>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d052      	beq.n	8004042 <HAL_GPIO_Init+0xfa>
 8003f9c:	4a94      	ldr	r2, [pc, #592]	; (80041f0 <HAL_GPIO_Init+0x2a8>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d869      	bhi.n	8004076 <HAL_GPIO_Init+0x12e>
 8003fa2:	4a94      	ldr	r2, [pc, #592]	; (80041f4 <HAL_GPIO_Init+0x2ac>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d04c      	beq.n	8004042 <HAL_GPIO_Init+0xfa>
 8003fa8:	4a92      	ldr	r2, [pc, #584]	; (80041f4 <HAL_GPIO_Init+0x2ac>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d863      	bhi.n	8004076 <HAL_GPIO_Init+0x12e>
 8003fae:	4a92      	ldr	r2, [pc, #584]	; (80041f8 <HAL_GPIO_Init+0x2b0>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d046      	beq.n	8004042 <HAL_GPIO_Init+0xfa>
 8003fb4:	4a90      	ldr	r2, [pc, #576]	; (80041f8 <HAL_GPIO_Init+0x2b0>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d85d      	bhi.n	8004076 <HAL_GPIO_Init+0x12e>
 8003fba:	2b12      	cmp	r3, #18
 8003fbc:	d82a      	bhi.n	8004014 <HAL_GPIO_Init+0xcc>
 8003fbe:	2b12      	cmp	r3, #18
 8003fc0:	d859      	bhi.n	8004076 <HAL_GPIO_Init+0x12e>
 8003fc2:	a201      	add	r2, pc, #4	; (adr r2, 8003fc8 <HAL_GPIO_Init+0x80>)
 8003fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fc8:	08004043 	.word	0x08004043
 8003fcc:	0800401d 	.word	0x0800401d
 8003fd0:	0800402f 	.word	0x0800402f
 8003fd4:	08004071 	.word	0x08004071
 8003fd8:	08004077 	.word	0x08004077
 8003fdc:	08004077 	.word	0x08004077
 8003fe0:	08004077 	.word	0x08004077
 8003fe4:	08004077 	.word	0x08004077
 8003fe8:	08004077 	.word	0x08004077
 8003fec:	08004077 	.word	0x08004077
 8003ff0:	08004077 	.word	0x08004077
 8003ff4:	08004077 	.word	0x08004077
 8003ff8:	08004077 	.word	0x08004077
 8003ffc:	08004077 	.word	0x08004077
 8004000:	08004077 	.word	0x08004077
 8004004:	08004077 	.word	0x08004077
 8004008:	08004077 	.word	0x08004077
 800400c:	08004025 	.word	0x08004025
 8004010:	08004039 	.word	0x08004039
 8004014:	4a79      	ldr	r2, [pc, #484]	; (80041fc <HAL_GPIO_Init+0x2b4>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d013      	beq.n	8004042 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800401a:	e02c      	b.n	8004076 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	623b      	str	r3, [r7, #32]
          break;
 8004022:	e029      	b.n	8004078 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	3304      	adds	r3, #4
 800402a:	623b      	str	r3, [r7, #32]
          break;
 800402c:	e024      	b.n	8004078 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	3308      	adds	r3, #8
 8004034:	623b      	str	r3, [r7, #32]
          break;
 8004036:	e01f      	b.n	8004078 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	330c      	adds	r3, #12
 800403e:	623b      	str	r3, [r7, #32]
          break;
 8004040:	e01a      	b.n	8004078 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d102      	bne.n	8004050 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800404a:	2304      	movs	r3, #4
 800404c:	623b      	str	r3, [r7, #32]
          break;
 800404e:	e013      	b.n	8004078 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	2b01      	cmp	r3, #1
 8004056:	d105      	bne.n	8004064 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004058:	2308      	movs	r3, #8
 800405a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	69fa      	ldr	r2, [r7, #28]
 8004060:	611a      	str	r2, [r3, #16]
          break;
 8004062:	e009      	b.n	8004078 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004064:	2308      	movs	r3, #8
 8004066:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	69fa      	ldr	r2, [r7, #28]
 800406c:	615a      	str	r2, [r3, #20]
          break;
 800406e:	e003      	b.n	8004078 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004070:	2300      	movs	r3, #0
 8004072:	623b      	str	r3, [r7, #32]
          break;
 8004074:	e000      	b.n	8004078 <HAL_GPIO_Init+0x130>
          break;
 8004076:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004078:	69bb      	ldr	r3, [r7, #24]
 800407a:	2bff      	cmp	r3, #255	; 0xff
 800407c:	d801      	bhi.n	8004082 <HAL_GPIO_Init+0x13a>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	e001      	b.n	8004086 <HAL_GPIO_Init+0x13e>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	3304      	adds	r3, #4
 8004086:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004088:	69bb      	ldr	r3, [r7, #24]
 800408a:	2bff      	cmp	r3, #255	; 0xff
 800408c:	d802      	bhi.n	8004094 <HAL_GPIO_Init+0x14c>
 800408e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004090:	009b      	lsls	r3, r3, #2
 8004092:	e002      	b.n	800409a <HAL_GPIO_Init+0x152>
 8004094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004096:	3b08      	subs	r3, #8
 8004098:	009b      	lsls	r3, r3, #2
 800409a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	210f      	movs	r1, #15
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	fa01 f303 	lsl.w	r3, r1, r3
 80040a8:	43db      	mvns	r3, r3
 80040aa:	401a      	ands	r2, r3
 80040ac:	6a39      	ldr	r1, [r7, #32]
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	fa01 f303 	lsl.w	r3, r1, r3
 80040b4:	431a      	orrs	r2, r3
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	f000 80b1 	beq.w	800422a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80040c8:	4b4d      	ldr	r3, [pc, #308]	; (8004200 <HAL_GPIO_Init+0x2b8>)
 80040ca:	699b      	ldr	r3, [r3, #24]
 80040cc:	4a4c      	ldr	r2, [pc, #304]	; (8004200 <HAL_GPIO_Init+0x2b8>)
 80040ce:	f043 0301 	orr.w	r3, r3, #1
 80040d2:	6193      	str	r3, [r2, #24]
 80040d4:	4b4a      	ldr	r3, [pc, #296]	; (8004200 <HAL_GPIO_Init+0x2b8>)
 80040d6:	699b      	ldr	r3, [r3, #24]
 80040d8:	f003 0301 	and.w	r3, r3, #1
 80040dc:	60bb      	str	r3, [r7, #8]
 80040de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80040e0:	4a48      	ldr	r2, [pc, #288]	; (8004204 <HAL_GPIO_Init+0x2bc>)
 80040e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e4:	089b      	lsrs	r3, r3, #2
 80040e6:	3302      	adds	r3, #2
 80040e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80040ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f0:	f003 0303 	and.w	r3, r3, #3
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	220f      	movs	r2, #15
 80040f8:	fa02 f303 	lsl.w	r3, r2, r3
 80040fc:	43db      	mvns	r3, r3
 80040fe:	68fa      	ldr	r2, [r7, #12]
 8004100:	4013      	ands	r3, r2
 8004102:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	4a40      	ldr	r2, [pc, #256]	; (8004208 <HAL_GPIO_Init+0x2c0>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d013      	beq.n	8004134 <HAL_GPIO_Init+0x1ec>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	4a3f      	ldr	r2, [pc, #252]	; (800420c <HAL_GPIO_Init+0x2c4>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d00d      	beq.n	8004130 <HAL_GPIO_Init+0x1e8>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	4a3e      	ldr	r2, [pc, #248]	; (8004210 <HAL_GPIO_Init+0x2c8>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d007      	beq.n	800412c <HAL_GPIO_Init+0x1e4>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	4a3d      	ldr	r2, [pc, #244]	; (8004214 <HAL_GPIO_Init+0x2cc>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d101      	bne.n	8004128 <HAL_GPIO_Init+0x1e0>
 8004124:	2303      	movs	r3, #3
 8004126:	e006      	b.n	8004136 <HAL_GPIO_Init+0x1ee>
 8004128:	2304      	movs	r3, #4
 800412a:	e004      	b.n	8004136 <HAL_GPIO_Init+0x1ee>
 800412c:	2302      	movs	r3, #2
 800412e:	e002      	b.n	8004136 <HAL_GPIO_Init+0x1ee>
 8004130:	2301      	movs	r3, #1
 8004132:	e000      	b.n	8004136 <HAL_GPIO_Init+0x1ee>
 8004134:	2300      	movs	r3, #0
 8004136:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004138:	f002 0203 	and.w	r2, r2, #3
 800413c:	0092      	lsls	r2, r2, #2
 800413e:	4093      	lsls	r3, r2
 8004140:	68fa      	ldr	r2, [r7, #12]
 8004142:	4313      	orrs	r3, r2
 8004144:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004146:	492f      	ldr	r1, [pc, #188]	; (8004204 <HAL_GPIO_Init+0x2bc>)
 8004148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800414a:	089b      	lsrs	r3, r3, #2
 800414c:	3302      	adds	r3, #2
 800414e:	68fa      	ldr	r2, [r7, #12]
 8004150:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800415c:	2b00      	cmp	r3, #0
 800415e:	d006      	beq.n	800416e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004160:	4b2d      	ldr	r3, [pc, #180]	; (8004218 <HAL_GPIO_Init+0x2d0>)
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	492c      	ldr	r1, [pc, #176]	; (8004218 <HAL_GPIO_Init+0x2d0>)
 8004166:	69bb      	ldr	r3, [r7, #24]
 8004168:	4313      	orrs	r3, r2
 800416a:	600b      	str	r3, [r1, #0]
 800416c:	e006      	b.n	800417c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800416e:	4b2a      	ldr	r3, [pc, #168]	; (8004218 <HAL_GPIO_Init+0x2d0>)
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	69bb      	ldr	r3, [r7, #24]
 8004174:	43db      	mvns	r3, r3
 8004176:	4928      	ldr	r1, [pc, #160]	; (8004218 <HAL_GPIO_Init+0x2d0>)
 8004178:	4013      	ands	r3, r2
 800417a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004184:	2b00      	cmp	r3, #0
 8004186:	d006      	beq.n	8004196 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004188:	4b23      	ldr	r3, [pc, #140]	; (8004218 <HAL_GPIO_Init+0x2d0>)
 800418a:	685a      	ldr	r2, [r3, #4]
 800418c:	4922      	ldr	r1, [pc, #136]	; (8004218 <HAL_GPIO_Init+0x2d0>)
 800418e:	69bb      	ldr	r3, [r7, #24]
 8004190:	4313      	orrs	r3, r2
 8004192:	604b      	str	r3, [r1, #4]
 8004194:	e006      	b.n	80041a4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004196:	4b20      	ldr	r3, [pc, #128]	; (8004218 <HAL_GPIO_Init+0x2d0>)
 8004198:	685a      	ldr	r2, [r3, #4]
 800419a:	69bb      	ldr	r3, [r7, #24]
 800419c:	43db      	mvns	r3, r3
 800419e:	491e      	ldr	r1, [pc, #120]	; (8004218 <HAL_GPIO_Init+0x2d0>)
 80041a0:	4013      	ands	r3, r2
 80041a2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d006      	beq.n	80041be <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80041b0:	4b19      	ldr	r3, [pc, #100]	; (8004218 <HAL_GPIO_Init+0x2d0>)
 80041b2:	689a      	ldr	r2, [r3, #8]
 80041b4:	4918      	ldr	r1, [pc, #96]	; (8004218 <HAL_GPIO_Init+0x2d0>)
 80041b6:	69bb      	ldr	r3, [r7, #24]
 80041b8:	4313      	orrs	r3, r2
 80041ba:	608b      	str	r3, [r1, #8]
 80041bc:	e006      	b.n	80041cc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80041be:	4b16      	ldr	r3, [pc, #88]	; (8004218 <HAL_GPIO_Init+0x2d0>)
 80041c0:	689a      	ldr	r2, [r3, #8]
 80041c2:	69bb      	ldr	r3, [r7, #24]
 80041c4:	43db      	mvns	r3, r3
 80041c6:	4914      	ldr	r1, [pc, #80]	; (8004218 <HAL_GPIO_Init+0x2d0>)
 80041c8:	4013      	ands	r3, r2
 80041ca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d021      	beq.n	800421c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80041d8:	4b0f      	ldr	r3, [pc, #60]	; (8004218 <HAL_GPIO_Init+0x2d0>)
 80041da:	68da      	ldr	r2, [r3, #12]
 80041dc:	490e      	ldr	r1, [pc, #56]	; (8004218 <HAL_GPIO_Init+0x2d0>)
 80041de:	69bb      	ldr	r3, [r7, #24]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	60cb      	str	r3, [r1, #12]
 80041e4:	e021      	b.n	800422a <HAL_GPIO_Init+0x2e2>
 80041e6:	bf00      	nop
 80041e8:	10320000 	.word	0x10320000
 80041ec:	10310000 	.word	0x10310000
 80041f0:	10220000 	.word	0x10220000
 80041f4:	10210000 	.word	0x10210000
 80041f8:	10120000 	.word	0x10120000
 80041fc:	10110000 	.word	0x10110000
 8004200:	40021000 	.word	0x40021000
 8004204:	40010000 	.word	0x40010000
 8004208:	40010800 	.word	0x40010800
 800420c:	40010c00 	.word	0x40010c00
 8004210:	40011000 	.word	0x40011000
 8004214:	40011400 	.word	0x40011400
 8004218:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800421c:	4b0b      	ldr	r3, [pc, #44]	; (800424c <HAL_GPIO_Init+0x304>)
 800421e:	68da      	ldr	r2, [r3, #12]
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	43db      	mvns	r3, r3
 8004224:	4909      	ldr	r1, [pc, #36]	; (800424c <HAL_GPIO_Init+0x304>)
 8004226:	4013      	ands	r3, r2
 8004228:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800422a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800422c:	3301      	adds	r3, #1
 800422e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004236:	fa22 f303 	lsr.w	r3, r2, r3
 800423a:	2b00      	cmp	r3, #0
 800423c:	f47f ae8e 	bne.w	8003f5c <HAL_GPIO_Init+0x14>
  }
}
 8004240:	bf00      	nop
 8004242:	bf00      	nop
 8004244:	372c      	adds	r7, #44	; 0x2c
 8004246:	46bd      	mov	sp, r7
 8004248:	bc80      	pop	{r7}
 800424a:	4770      	bx	lr
 800424c:	40010400 	.word	0x40010400

08004250 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004250:	b480      	push	{r7}
 8004252:	b083      	sub	sp, #12
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	460b      	mov	r3, r1
 800425a:	807b      	strh	r3, [r7, #2]
 800425c:	4613      	mov	r3, r2
 800425e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004260:	787b      	ldrb	r3, [r7, #1]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d003      	beq.n	800426e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004266:	887a      	ldrh	r2, [r7, #2]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800426c:	e003      	b.n	8004276 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800426e:	887b      	ldrh	r3, [r7, #2]
 8004270:	041a      	lsls	r2, r3, #16
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	611a      	str	r2, [r3, #16]
}
 8004276:	bf00      	nop
 8004278:	370c      	adds	r7, #12
 800427a:	46bd      	mov	sp, r7
 800427c:	bc80      	pop	{r7}
 800427e:	4770      	bx	lr

08004280 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b084      	sub	sp, #16
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d101      	bne.n	8004292 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e12b      	b.n	80044ea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004298:	b2db      	uxtb	r3, r3
 800429a:	2b00      	cmp	r3, #0
 800429c:	d106      	bne.n	80042ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f7fe fb70 	bl	800298c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2224      	movs	r2, #36	; 0x24
 80042b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f022 0201 	bic.w	r2, r2, #1
 80042c2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80042d2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80042e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80042e4:	f000 fd42 	bl	8004d6c <HAL_RCC_GetPCLK1Freq>
 80042e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	4a81      	ldr	r2, [pc, #516]	; (80044f4 <HAL_I2C_Init+0x274>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d807      	bhi.n	8004304 <HAL_I2C_Init+0x84>
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	4a80      	ldr	r2, [pc, #512]	; (80044f8 <HAL_I2C_Init+0x278>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	bf94      	ite	ls
 80042fc:	2301      	movls	r3, #1
 80042fe:	2300      	movhi	r3, #0
 8004300:	b2db      	uxtb	r3, r3
 8004302:	e006      	b.n	8004312 <HAL_I2C_Init+0x92>
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	4a7d      	ldr	r2, [pc, #500]	; (80044fc <HAL_I2C_Init+0x27c>)
 8004308:	4293      	cmp	r3, r2
 800430a:	bf94      	ite	ls
 800430c:	2301      	movls	r3, #1
 800430e:	2300      	movhi	r3, #0
 8004310:	b2db      	uxtb	r3, r3
 8004312:	2b00      	cmp	r3, #0
 8004314:	d001      	beq.n	800431a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e0e7      	b.n	80044ea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	4a78      	ldr	r2, [pc, #480]	; (8004500 <HAL_I2C_Init+0x280>)
 800431e:	fba2 2303 	umull	r2, r3, r2, r3
 8004322:	0c9b      	lsrs	r3, r3, #18
 8004324:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	68ba      	ldr	r2, [r7, #8]
 8004336:	430a      	orrs	r2, r1
 8004338:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	6a1b      	ldr	r3, [r3, #32]
 8004340:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	4a6a      	ldr	r2, [pc, #424]	; (80044f4 <HAL_I2C_Init+0x274>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d802      	bhi.n	8004354 <HAL_I2C_Init+0xd4>
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	3301      	adds	r3, #1
 8004352:	e009      	b.n	8004368 <HAL_I2C_Init+0xe8>
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800435a:	fb02 f303 	mul.w	r3, r2, r3
 800435e:	4a69      	ldr	r2, [pc, #420]	; (8004504 <HAL_I2C_Init+0x284>)
 8004360:	fba2 2303 	umull	r2, r3, r2, r3
 8004364:	099b      	lsrs	r3, r3, #6
 8004366:	3301      	adds	r3, #1
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	6812      	ldr	r2, [r2, #0]
 800436c:	430b      	orrs	r3, r1
 800436e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	69db      	ldr	r3, [r3, #28]
 8004376:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800437a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	495c      	ldr	r1, [pc, #368]	; (80044f4 <HAL_I2C_Init+0x274>)
 8004384:	428b      	cmp	r3, r1
 8004386:	d819      	bhi.n	80043bc <HAL_I2C_Init+0x13c>
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	1e59      	subs	r1, r3, #1
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	005b      	lsls	r3, r3, #1
 8004392:	fbb1 f3f3 	udiv	r3, r1, r3
 8004396:	1c59      	adds	r1, r3, #1
 8004398:	f640 73fc 	movw	r3, #4092	; 0xffc
 800439c:	400b      	ands	r3, r1
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d00a      	beq.n	80043b8 <HAL_I2C_Init+0x138>
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	1e59      	subs	r1, r3, #1
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	005b      	lsls	r3, r3, #1
 80043ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80043b0:	3301      	adds	r3, #1
 80043b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043b6:	e051      	b.n	800445c <HAL_I2C_Init+0x1dc>
 80043b8:	2304      	movs	r3, #4
 80043ba:	e04f      	b.n	800445c <HAL_I2C_Init+0x1dc>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d111      	bne.n	80043e8 <HAL_I2C_Init+0x168>
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	1e58      	subs	r0, r3, #1
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6859      	ldr	r1, [r3, #4]
 80043cc:	460b      	mov	r3, r1
 80043ce:	005b      	lsls	r3, r3, #1
 80043d0:	440b      	add	r3, r1
 80043d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80043d6:	3301      	adds	r3, #1
 80043d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043dc:	2b00      	cmp	r3, #0
 80043de:	bf0c      	ite	eq
 80043e0:	2301      	moveq	r3, #1
 80043e2:	2300      	movne	r3, #0
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	e012      	b.n	800440e <HAL_I2C_Init+0x18e>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	1e58      	subs	r0, r3, #1
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6859      	ldr	r1, [r3, #4]
 80043f0:	460b      	mov	r3, r1
 80043f2:	009b      	lsls	r3, r3, #2
 80043f4:	440b      	add	r3, r1
 80043f6:	0099      	lsls	r1, r3, #2
 80043f8:	440b      	add	r3, r1
 80043fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80043fe:	3301      	adds	r3, #1
 8004400:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004404:	2b00      	cmp	r3, #0
 8004406:	bf0c      	ite	eq
 8004408:	2301      	moveq	r3, #1
 800440a:	2300      	movne	r3, #0
 800440c:	b2db      	uxtb	r3, r3
 800440e:	2b00      	cmp	r3, #0
 8004410:	d001      	beq.n	8004416 <HAL_I2C_Init+0x196>
 8004412:	2301      	movs	r3, #1
 8004414:	e022      	b.n	800445c <HAL_I2C_Init+0x1dc>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d10e      	bne.n	800443c <HAL_I2C_Init+0x1bc>
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	1e58      	subs	r0, r3, #1
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6859      	ldr	r1, [r3, #4]
 8004426:	460b      	mov	r3, r1
 8004428:	005b      	lsls	r3, r3, #1
 800442a:	440b      	add	r3, r1
 800442c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004430:	3301      	adds	r3, #1
 8004432:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004436:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800443a:	e00f      	b.n	800445c <HAL_I2C_Init+0x1dc>
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	1e58      	subs	r0, r3, #1
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6859      	ldr	r1, [r3, #4]
 8004444:	460b      	mov	r3, r1
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	440b      	add	r3, r1
 800444a:	0099      	lsls	r1, r3, #2
 800444c:	440b      	add	r3, r1
 800444e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004452:	3301      	adds	r3, #1
 8004454:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004458:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800445c:	6879      	ldr	r1, [r7, #4]
 800445e:	6809      	ldr	r1, [r1, #0]
 8004460:	4313      	orrs	r3, r2
 8004462:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	69da      	ldr	r2, [r3, #28]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6a1b      	ldr	r3, [r3, #32]
 8004476:	431a      	orrs	r2, r3
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	430a      	orrs	r2, r1
 800447e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800448a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	6911      	ldr	r1, [r2, #16]
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	68d2      	ldr	r2, [r2, #12]
 8004496:	4311      	orrs	r1, r2
 8004498:	687a      	ldr	r2, [r7, #4]
 800449a:	6812      	ldr	r2, [r2, #0]
 800449c:	430b      	orrs	r3, r1
 800449e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	695a      	ldr	r2, [r3, #20]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	431a      	orrs	r2, r3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	430a      	orrs	r2, r1
 80044ba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f042 0201 	orr.w	r2, r2, #1
 80044ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2220      	movs	r2, #32
 80044d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2200      	movs	r2, #0
 80044e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80044e8:	2300      	movs	r3, #0
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	3710      	adds	r7, #16
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	000186a0 	.word	0x000186a0
 80044f8:	001e847f 	.word	0x001e847f
 80044fc:	003d08ff 	.word	0x003d08ff
 8004500:	431bde83 	.word	0x431bde83
 8004504:	10624dd3 	.word	0x10624dd3

08004508 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d101      	bne.n	800451a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e034      	b.n	8004584 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8004522:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f245 5255 	movw	r2, #21845	; 0x5555
 800452c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	6852      	ldr	r2, [r2, #4]
 8004536:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	6892      	ldr	r2, [r2, #8]
 8004540:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8004542:	f7ff f9cf 	bl	80038e4 <HAL_GetTick>
 8004546:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004548:	e00f      	b.n	800456a <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800454a:	f7ff f9cb 	bl	80038e4 <HAL_GetTick>
 800454e:	4602      	mov	r2, r0
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	1ad3      	subs	r3, r2, r3
 8004554:	2b27      	cmp	r3, #39	; 0x27
 8004556:	d908      	bls.n	800456a <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	68db      	ldr	r3, [r3, #12]
 800455e:	f003 0303 	and.w	r3, r3, #3
 8004562:	2b00      	cmp	r3, #0
 8004564:	d001      	beq.n	800456a <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e00c      	b.n	8004584 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	f003 0303 	and.w	r3, r3, #3
 8004574:	2b00      	cmp	r3, #0
 8004576:	d1e8      	bne.n	800454a <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8004580:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004582:	2300      	movs	r3, #0
}
 8004584:	4618      	mov	r0, r3
 8004586:	3710      	adds	r7, #16
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}

0800458c <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800459c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800459e:	2300      	movs	r3, #0
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	370c      	adds	r7, #12
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bc80      	pop	{r7}
 80045a8:	4770      	bx	lr
	...

080045ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b086      	sub	sp, #24
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d101      	bne.n	80045be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e26c      	b.n	8004a98 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0301 	and.w	r3, r3, #1
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	f000 8087 	beq.w	80046da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80045cc:	4b92      	ldr	r3, [pc, #584]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	f003 030c 	and.w	r3, r3, #12
 80045d4:	2b04      	cmp	r3, #4
 80045d6:	d00c      	beq.n	80045f2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80045d8:	4b8f      	ldr	r3, [pc, #572]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	f003 030c 	and.w	r3, r3, #12
 80045e0:	2b08      	cmp	r3, #8
 80045e2:	d112      	bne.n	800460a <HAL_RCC_OscConfig+0x5e>
 80045e4:	4b8c      	ldr	r3, [pc, #560]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045f0:	d10b      	bne.n	800460a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045f2:	4b89      	ldr	r3, [pc, #548]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d06c      	beq.n	80046d8 <HAL_RCC_OscConfig+0x12c>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d168      	bne.n	80046d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e246      	b.n	8004a98 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004612:	d106      	bne.n	8004622 <HAL_RCC_OscConfig+0x76>
 8004614:	4b80      	ldr	r3, [pc, #512]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a7f      	ldr	r2, [pc, #508]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 800461a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800461e:	6013      	str	r3, [r2, #0]
 8004620:	e02e      	b.n	8004680 <HAL_RCC_OscConfig+0xd4>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d10c      	bne.n	8004644 <HAL_RCC_OscConfig+0x98>
 800462a:	4b7b      	ldr	r3, [pc, #492]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a7a      	ldr	r2, [pc, #488]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004630:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004634:	6013      	str	r3, [r2, #0]
 8004636:	4b78      	ldr	r3, [pc, #480]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a77      	ldr	r2, [pc, #476]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 800463c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004640:	6013      	str	r3, [r2, #0]
 8004642:	e01d      	b.n	8004680 <HAL_RCC_OscConfig+0xd4>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800464c:	d10c      	bne.n	8004668 <HAL_RCC_OscConfig+0xbc>
 800464e:	4b72      	ldr	r3, [pc, #456]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a71      	ldr	r2, [pc, #452]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004654:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004658:	6013      	str	r3, [r2, #0]
 800465a:	4b6f      	ldr	r3, [pc, #444]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a6e      	ldr	r2, [pc, #440]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004660:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004664:	6013      	str	r3, [r2, #0]
 8004666:	e00b      	b.n	8004680 <HAL_RCC_OscConfig+0xd4>
 8004668:	4b6b      	ldr	r3, [pc, #428]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a6a      	ldr	r2, [pc, #424]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 800466e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004672:	6013      	str	r3, [r2, #0]
 8004674:	4b68      	ldr	r3, [pc, #416]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a67      	ldr	r2, [pc, #412]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 800467a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800467e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d013      	beq.n	80046b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004688:	f7ff f92c 	bl	80038e4 <HAL_GetTick>
 800468c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800468e:	e008      	b.n	80046a2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004690:	f7ff f928 	bl	80038e4 <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	2b64      	cmp	r3, #100	; 0x64
 800469c:	d901      	bls.n	80046a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	e1fa      	b.n	8004a98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046a2:	4b5d      	ldr	r3, [pc, #372]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d0f0      	beq.n	8004690 <HAL_RCC_OscConfig+0xe4>
 80046ae:	e014      	b.n	80046da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b0:	f7ff f918 	bl	80038e4 <HAL_GetTick>
 80046b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046b6:	e008      	b.n	80046ca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046b8:	f7ff f914 	bl	80038e4 <HAL_GetTick>
 80046bc:	4602      	mov	r2, r0
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	2b64      	cmp	r3, #100	; 0x64
 80046c4:	d901      	bls.n	80046ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e1e6      	b.n	8004a98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046ca:	4b53      	ldr	r3, [pc, #332]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d1f0      	bne.n	80046b8 <HAL_RCC_OscConfig+0x10c>
 80046d6:	e000      	b.n	80046da <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f003 0302 	and.w	r3, r3, #2
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d063      	beq.n	80047ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80046e6:	4b4c      	ldr	r3, [pc, #304]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	f003 030c 	and.w	r3, r3, #12
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d00b      	beq.n	800470a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80046f2:	4b49      	ldr	r3, [pc, #292]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f003 030c 	and.w	r3, r3, #12
 80046fa:	2b08      	cmp	r3, #8
 80046fc:	d11c      	bne.n	8004738 <HAL_RCC_OscConfig+0x18c>
 80046fe:	4b46      	ldr	r3, [pc, #280]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004706:	2b00      	cmp	r3, #0
 8004708:	d116      	bne.n	8004738 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800470a:	4b43      	ldr	r3, [pc, #268]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0302 	and.w	r3, r3, #2
 8004712:	2b00      	cmp	r3, #0
 8004714:	d005      	beq.n	8004722 <HAL_RCC_OscConfig+0x176>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	691b      	ldr	r3, [r3, #16]
 800471a:	2b01      	cmp	r3, #1
 800471c:	d001      	beq.n	8004722 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e1ba      	b.n	8004a98 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004722:	4b3d      	ldr	r3, [pc, #244]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	695b      	ldr	r3, [r3, #20]
 800472e:	00db      	lsls	r3, r3, #3
 8004730:	4939      	ldr	r1, [pc, #228]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004732:	4313      	orrs	r3, r2
 8004734:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004736:	e03a      	b.n	80047ae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	691b      	ldr	r3, [r3, #16]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d020      	beq.n	8004782 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004740:	4b36      	ldr	r3, [pc, #216]	; (800481c <HAL_RCC_OscConfig+0x270>)
 8004742:	2201      	movs	r2, #1
 8004744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004746:	f7ff f8cd 	bl	80038e4 <HAL_GetTick>
 800474a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800474c:	e008      	b.n	8004760 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800474e:	f7ff f8c9 	bl	80038e4 <HAL_GetTick>
 8004752:	4602      	mov	r2, r0
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	1ad3      	subs	r3, r2, r3
 8004758:	2b02      	cmp	r3, #2
 800475a:	d901      	bls.n	8004760 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800475c:	2303      	movs	r3, #3
 800475e:	e19b      	b.n	8004a98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004760:	4b2d      	ldr	r3, [pc, #180]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 0302 	and.w	r3, r3, #2
 8004768:	2b00      	cmp	r3, #0
 800476a:	d0f0      	beq.n	800474e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800476c:	4b2a      	ldr	r3, [pc, #168]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	695b      	ldr	r3, [r3, #20]
 8004778:	00db      	lsls	r3, r3, #3
 800477a:	4927      	ldr	r1, [pc, #156]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 800477c:	4313      	orrs	r3, r2
 800477e:	600b      	str	r3, [r1, #0]
 8004780:	e015      	b.n	80047ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004782:	4b26      	ldr	r3, [pc, #152]	; (800481c <HAL_RCC_OscConfig+0x270>)
 8004784:	2200      	movs	r2, #0
 8004786:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004788:	f7ff f8ac 	bl	80038e4 <HAL_GetTick>
 800478c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800478e:	e008      	b.n	80047a2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004790:	f7ff f8a8 	bl	80038e4 <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	2b02      	cmp	r3, #2
 800479c:	d901      	bls.n	80047a2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e17a      	b.n	8004a98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047a2:	4b1d      	ldr	r3, [pc, #116]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 0302 	and.w	r3, r3, #2
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d1f0      	bne.n	8004790 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 0308 	and.w	r3, r3, #8
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d03a      	beq.n	8004830 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	699b      	ldr	r3, [r3, #24]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d019      	beq.n	80047f6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047c2:	4b17      	ldr	r3, [pc, #92]	; (8004820 <HAL_RCC_OscConfig+0x274>)
 80047c4:	2201      	movs	r2, #1
 80047c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047c8:	f7ff f88c 	bl	80038e4 <HAL_GetTick>
 80047cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047ce:	e008      	b.n	80047e2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047d0:	f7ff f888 	bl	80038e4 <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	2b02      	cmp	r3, #2
 80047dc:	d901      	bls.n	80047e2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e15a      	b.n	8004a98 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047e2:	4b0d      	ldr	r3, [pc, #52]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 80047e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e6:	f003 0302 	and.w	r3, r3, #2
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d0f0      	beq.n	80047d0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80047ee:	2001      	movs	r0, #1
 80047f0:	f000 faf8 	bl	8004de4 <RCC_Delay>
 80047f4:	e01c      	b.n	8004830 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047f6:	4b0a      	ldr	r3, [pc, #40]	; (8004820 <HAL_RCC_OscConfig+0x274>)
 80047f8:	2200      	movs	r2, #0
 80047fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047fc:	f7ff f872 	bl	80038e4 <HAL_GetTick>
 8004800:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004802:	e00f      	b.n	8004824 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004804:	f7ff f86e 	bl	80038e4 <HAL_GetTick>
 8004808:	4602      	mov	r2, r0
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	1ad3      	subs	r3, r2, r3
 800480e:	2b02      	cmp	r3, #2
 8004810:	d908      	bls.n	8004824 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004812:	2303      	movs	r3, #3
 8004814:	e140      	b.n	8004a98 <HAL_RCC_OscConfig+0x4ec>
 8004816:	bf00      	nop
 8004818:	40021000 	.word	0x40021000
 800481c:	42420000 	.word	0x42420000
 8004820:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004824:	4b9e      	ldr	r3, [pc, #632]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 8004826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004828:	f003 0302 	and.w	r3, r3, #2
 800482c:	2b00      	cmp	r3, #0
 800482e:	d1e9      	bne.n	8004804 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0304 	and.w	r3, r3, #4
 8004838:	2b00      	cmp	r3, #0
 800483a:	f000 80a6 	beq.w	800498a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800483e:	2300      	movs	r3, #0
 8004840:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004842:	4b97      	ldr	r3, [pc, #604]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 8004844:	69db      	ldr	r3, [r3, #28]
 8004846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d10d      	bne.n	800486a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800484e:	4b94      	ldr	r3, [pc, #592]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 8004850:	69db      	ldr	r3, [r3, #28]
 8004852:	4a93      	ldr	r2, [pc, #588]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 8004854:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004858:	61d3      	str	r3, [r2, #28]
 800485a:	4b91      	ldr	r3, [pc, #580]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 800485c:	69db      	ldr	r3, [r3, #28]
 800485e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004862:	60bb      	str	r3, [r7, #8]
 8004864:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004866:	2301      	movs	r3, #1
 8004868:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800486a:	4b8e      	ldr	r3, [pc, #568]	; (8004aa4 <HAL_RCC_OscConfig+0x4f8>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004872:	2b00      	cmp	r3, #0
 8004874:	d118      	bne.n	80048a8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004876:	4b8b      	ldr	r3, [pc, #556]	; (8004aa4 <HAL_RCC_OscConfig+0x4f8>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a8a      	ldr	r2, [pc, #552]	; (8004aa4 <HAL_RCC_OscConfig+0x4f8>)
 800487c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004880:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004882:	f7ff f82f 	bl	80038e4 <HAL_GetTick>
 8004886:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004888:	e008      	b.n	800489c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800488a:	f7ff f82b 	bl	80038e4 <HAL_GetTick>
 800488e:	4602      	mov	r2, r0
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	1ad3      	subs	r3, r2, r3
 8004894:	2b64      	cmp	r3, #100	; 0x64
 8004896:	d901      	bls.n	800489c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004898:	2303      	movs	r3, #3
 800489a:	e0fd      	b.n	8004a98 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800489c:	4b81      	ldr	r3, [pc, #516]	; (8004aa4 <HAL_RCC_OscConfig+0x4f8>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d0f0      	beq.n	800488a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d106      	bne.n	80048be <HAL_RCC_OscConfig+0x312>
 80048b0:	4b7b      	ldr	r3, [pc, #492]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 80048b2:	6a1b      	ldr	r3, [r3, #32]
 80048b4:	4a7a      	ldr	r2, [pc, #488]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 80048b6:	f043 0301 	orr.w	r3, r3, #1
 80048ba:	6213      	str	r3, [r2, #32]
 80048bc:	e02d      	b.n	800491a <HAL_RCC_OscConfig+0x36e>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	68db      	ldr	r3, [r3, #12]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d10c      	bne.n	80048e0 <HAL_RCC_OscConfig+0x334>
 80048c6:	4b76      	ldr	r3, [pc, #472]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 80048c8:	6a1b      	ldr	r3, [r3, #32]
 80048ca:	4a75      	ldr	r2, [pc, #468]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 80048cc:	f023 0301 	bic.w	r3, r3, #1
 80048d0:	6213      	str	r3, [r2, #32]
 80048d2:	4b73      	ldr	r3, [pc, #460]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 80048d4:	6a1b      	ldr	r3, [r3, #32]
 80048d6:	4a72      	ldr	r2, [pc, #456]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 80048d8:	f023 0304 	bic.w	r3, r3, #4
 80048dc:	6213      	str	r3, [r2, #32]
 80048de:	e01c      	b.n	800491a <HAL_RCC_OscConfig+0x36e>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	68db      	ldr	r3, [r3, #12]
 80048e4:	2b05      	cmp	r3, #5
 80048e6:	d10c      	bne.n	8004902 <HAL_RCC_OscConfig+0x356>
 80048e8:	4b6d      	ldr	r3, [pc, #436]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 80048ea:	6a1b      	ldr	r3, [r3, #32]
 80048ec:	4a6c      	ldr	r2, [pc, #432]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 80048ee:	f043 0304 	orr.w	r3, r3, #4
 80048f2:	6213      	str	r3, [r2, #32]
 80048f4:	4b6a      	ldr	r3, [pc, #424]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 80048f6:	6a1b      	ldr	r3, [r3, #32]
 80048f8:	4a69      	ldr	r2, [pc, #420]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 80048fa:	f043 0301 	orr.w	r3, r3, #1
 80048fe:	6213      	str	r3, [r2, #32]
 8004900:	e00b      	b.n	800491a <HAL_RCC_OscConfig+0x36e>
 8004902:	4b67      	ldr	r3, [pc, #412]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 8004904:	6a1b      	ldr	r3, [r3, #32]
 8004906:	4a66      	ldr	r2, [pc, #408]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 8004908:	f023 0301 	bic.w	r3, r3, #1
 800490c:	6213      	str	r3, [r2, #32]
 800490e:	4b64      	ldr	r3, [pc, #400]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 8004910:	6a1b      	ldr	r3, [r3, #32]
 8004912:	4a63      	ldr	r2, [pc, #396]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 8004914:	f023 0304 	bic.w	r3, r3, #4
 8004918:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	68db      	ldr	r3, [r3, #12]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d015      	beq.n	800494e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004922:	f7fe ffdf 	bl	80038e4 <HAL_GetTick>
 8004926:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004928:	e00a      	b.n	8004940 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800492a:	f7fe ffdb 	bl	80038e4 <HAL_GetTick>
 800492e:	4602      	mov	r2, r0
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	f241 3288 	movw	r2, #5000	; 0x1388
 8004938:	4293      	cmp	r3, r2
 800493a:	d901      	bls.n	8004940 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800493c:	2303      	movs	r3, #3
 800493e:	e0ab      	b.n	8004a98 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004940:	4b57      	ldr	r3, [pc, #348]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 8004942:	6a1b      	ldr	r3, [r3, #32]
 8004944:	f003 0302 	and.w	r3, r3, #2
 8004948:	2b00      	cmp	r3, #0
 800494a:	d0ee      	beq.n	800492a <HAL_RCC_OscConfig+0x37e>
 800494c:	e014      	b.n	8004978 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800494e:	f7fe ffc9 	bl	80038e4 <HAL_GetTick>
 8004952:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004954:	e00a      	b.n	800496c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004956:	f7fe ffc5 	bl	80038e4 <HAL_GetTick>
 800495a:	4602      	mov	r2, r0
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	1ad3      	subs	r3, r2, r3
 8004960:	f241 3288 	movw	r2, #5000	; 0x1388
 8004964:	4293      	cmp	r3, r2
 8004966:	d901      	bls.n	800496c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004968:	2303      	movs	r3, #3
 800496a:	e095      	b.n	8004a98 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800496c:	4b4c      	ldr	r3, [pc, #304]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 800496e:	6a1b      	ldr	r3, [r3, #32]
 8004970:	f003 0302 	and.w	r3, r3, #2
 8004974:	2b00      	cmp	r3, #0
 8004976:	d1ee      	bne.n	8004956 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004978:	7dfb      	ldrb	r3, [r7, #23]
 800497a:	2b01      	cmp	r3, #1
 800497c:	d105      	bne.n	800498a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800497e:	4b48      	ldr	r3, [pc, #288]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 8004980:	69db      	ldr	r3, [r3, #28]
 8004982:	4a47      	ldr	r2, [pc, #284]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 8004984:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004988:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	69db      	ldr	r3, [r3, #28]
 800498e:	2b00      	cmp	r3, #0
 8004990:	f000 8081 	beq.w	8004a96 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004994:	4b42      	ldr	r3, [pc, #264]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	f003 030c 	and.w	r3, r3, #12
 800499c:	2b08      	cmp	r3, #8
 800499e:	d061      	beq.n	8004a64 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	69db      	ldr	r3, [r3, #28]
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d146      	bne.n	8004a36 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049a8:	4b3f      	ldr	r3, [pc, #252]	; (8004aa8 <HAL_RCC_OscConfig+0x4fc>)
 80049aa:	2200      	movs	r2, #0
 80049ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ae:	f7fe ff99 	bl	80038e4 <HAL_GetTick>
 80049b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049b4:	e008      	b.n	80049c8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049b6:	f7fe ff95 	bl	80038e4 <HAL_GetTick>
 80049ba:	4602      	mov	r2, r0
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	1ad3      	subs	r3, r2, r3
 80049c0:	2b02      	cmp	r3, #2
 80049c2:	d901      	bls.n	80049c8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80049c4:	2303      	movs	r3, #3
 80049c6:	e067      	b.n	8004a98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049c8:	4b35      	ldr	r3, [pc, #212]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d1f0      	bne.n	80049b6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6a1b      	ldr	r3, [r3, #32]
 80049d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049dc:	d108      	bne.n	80049f0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80049de:	4b30      	ldr	r3, [pc, #192]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	492d      	ldr	r1, [pc, #180]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 80049ec:	4313      	orrs	r3, r2
 80049ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049f0:	4b2b      	ldr	r3, [pc, #172]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6a19      	ldr	r1, [r3, #32]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a00:	430b      	orrs	r3, r1
 8004a02:	4927      	ldr	r1, [pc, #156]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 8004a04:	4313      	orrs	r3, r2
 8004a06:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a08:	4b27      	ldr	r3, [pc, #156]	; (8004aa8 <HAL_RCC_OscConfig+0x4fc>)
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a0e:	f7fe ff69 	bl	80038e4 <HAL_GetTick>
 8004a12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a14:	e008      	b.n	8004a28 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a16:	f7fe ff65 	bl	80038e4 <HAL_GetTick>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	1ad3      	subs	r3, r2, r3
 8004a20:	2b02      	cmp	r3, #2
 8004a22:	d901      	bls.n	8004a28 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004a24:	2303      	movs	r3, #3
 8004a26:	e037      	b.n	8004a98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a28:	4b1d      	ldr	r3, [pc, #116]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d0f0      	beq.n	8004a16 <HAL_RCC_OscConfig+0x46a>
 8004a34:	e02f      	b.n	8004a96 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a36:	4b1c      	ldr	r3, [pc, #112]	; (8004aa8 <HAL_RCC_OscConfig+0x4fc>)
 8004a38:	2200      	movs	r2, #0
 8004a3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a3c:	f7fe ff52 	bl	80038e4 <HAL_GetTick>
 8004a40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a42:	e008      	b.n	8004a56 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a44:	f7fe ff4e 	bl	80038e4 <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	2b02      	cmp	r3, #2
 8004a50:	d901      	bls.n	8004a56 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004a52:	2303      	movs	r3, #3
 8004a54:	e020      	b.n	8004a98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a56:	4b12      	ldr	r3, [pc, #72]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d1f0      	bne.n	8004a44 <HAL_RCC_OscConfig+0x498>
 8004a62:	e018      	b.n	8004a96 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	69db      	ldr	r3, [r3, #28]
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d101      	bne.n	8004a70 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	e013      	b.n	8004a98 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004a70:	4b0b      	ldr	r3, [pc, #44]	; (8004aa0 <HAL_RCC_OscConfig+0x4f4>)
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6a1b      	ldr	r3, [r3, #32]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d106      	bne.n	8004a92 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d001      	beq.n	8004a96 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e000      	b.n	8004a98 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004a96:	2300      	movs	r3, #0
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3718      	adds	r7, #24
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}
 8004aa0:	40021000 	.word	0x40021000
 8004aa4:	40007000 	.word	0x40007000
 8004aa8:	42420060 	.word	0x42420060

08004aac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b084      	sub	sp, #16
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d101      	bne.n	8004ac0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e0d0      	b.n	8004c62 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ac0:	4b6a      	ldr	r3, [pc, #424]	; (8004c6c <HAL_RCC_ClockConfig+0x1c0>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f003 0307 	and.w	r3, r3, #7
 8004ac8:	683a      	ldr	r2, [r7, #0]
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d910      	bls.n	8004af0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ace:	4b67      	ldr	r3, [pc, #412]	; (8004c6c <HAL_RCC_ClockConfig+0x1c0>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f023 0207 	bic.w	r2, r3, #7
 8004ad6:	4965      	ldr	r1, [pc, #404]	; (8004c6c <HAL_RCC_ClockConfig+0x1c0>)
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ade:	4b63      	ldr	r3, [pc, #396]	; (8004c6c <HAL_RCC_ClockConfig+0x1c0>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 0307 	and.w	r3, r3, #7
 8004ae6:	683a      	ldr	r2, [r7, #0]
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d001      	beq.n	8004af0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e0b8      	b.n	8004c62 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f003 0302 	and.w	r3, r3, #2
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d020      	beq.n	8004b3e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0304 	and.w	r3, r3, #4
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d005      	beq.n	8004b14 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b08:	4b59      	ldr	r3, [pc, #356]	; (8004c70 <HAL_RCC_ClockConfig+0x1c4>)
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	4a58      	ldr	r2, [pc, #352]	; (8004c70 <HAL_RCC_ClockConfig+0x1c4>)
 8004b0e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004b12:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 0308 	and.w	r3, r3, #8
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d005      	beq.n	8004b2c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b20:	4b53      	ldr	r3, [pc, #332]	; (8004c70 <HAL_RCC_ClockConfig+0x1c4>)
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	4a52      	ldr	r2, [pc, #328]	; (8004c70 <HAL_RCC_ClockConfig+0x1c4>)
 8004b26:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004b2a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b2c:	4b50      	ldr	r3, [pc, #320]	; (8004c70 <HAL_RCC_ClockConfig+0x1c4>)
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	494d      	ldr	r1, [pc, #308]	; (8004c70 <HAL_RCC_ClockConfig+0x1c4>)
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 0301 	and.w	r3, r3, #1
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d040      	beq.n	8004bcc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d107      	bne.n	8004b62 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b52:	4b47      	ldr	r3, [pc, #284]	; (8004c70 <HAL_RCC_ClockConfig+0x1c4>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d115      	bne.n	8004b8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e07f      	b.n	8004c62 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	2b02      	cmp	r3, #2
 8004b68:	d107      	bne.n	8004b7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b6a:	4b41      	ldr	r3, [pc, #260]	; (8004c70 <HAL_RCC_ClockConfig+0x1c4>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d109      	bne.n	8004b8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	e073      	b.n	8004c62 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b7a:	4b3d      	ldr	r3, [pc, #244]	; (8004c70 <HAL_RCC_ClockConfig+0x1c4>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f003 0302 	and.w	r3, r3, #2
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d101      	bne.n	8004b8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e06b      	b.n	8004c62 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b8a:	4b39      	ldr	r3, [pc, #228]	; (8004c70 <HAL_RCC_ClockConfig+0x1c4>)
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	f023 0203 	bic.w	r2, r3, #3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	4936      	ldr	r1, [pc, #216]	; (8004c70 <HAL_RCC_ClockConfig+0x1c4>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b9c:	f7fe fea2 	bl	80038e4 <HAL_GetTick>
 8004ba0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ba2:	e00a      	b.n	8004bba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ba4:	f7fe fe9e 	bl	80038e4 <HAL_GetTick>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d901      	bls.n	8004bba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	e053      	b.n	8004c62 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bba:	4b2d      	ldr	r3, [pc, #180]	; (8004c70 <HAL_RCC_ClockConfig+0x1c4>)
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	f003 020c 	and.w	r2, r3, #12
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	009b      	lsls	r3, r3, #2
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d1eb      	bne.n	8004ba4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004bcc:	4b27      	ldr	r3, [pc, #156]	; (8004c6c <HAL_RCC_ClockConfig+0x1c0>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f003 0307 	and.w	r3, r3, #7
 8004bd4:	683a      	ldr	r2, [r7, #0]
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d210      	bcs.n	8004bfc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bda:	4b24      	ldr	r3, [pc, #144]	; (8004c6c <HAL_RCC_ClockConfig+0x1c0>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f023 0207 	bic.w	r2, r3, #7
 8004be2:	4922      	ldr	r1, [pc, #136]	; (8004c6c <HAL_RCC_ClockConfig+0x1c0>)
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bea:	4b20      	ldr	r3, [pc, #128]	; (8004c6c <HAL_RCC_ClockConfig+0x1c0>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f003 0307 	and.w	r3, r3, #7
 8004bf2:	683a      	ldr	r2, [r7, #0]
 8004bf4:	429a      	cmp	r2, r3
 8004bf6:	d001      	beq.n	8004bfc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e032      	b.n	8004c62 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 0304 	and.w	r3, r3, #4
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d008      	beq.n	8004c1a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c08:	4b19      	ldr	r3, [pc, #100]	; (8004c70 <HAL_RCC_ClockConfig+0x1c4>)
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	68db      	ldr	r3, [r3, #12]
 8004c14:	4916      	ldr	r1, [pc, #88]	; (8004c70 <HAL_RCC_ClockConfig+0x1c4>)
 8004c16:	4313      	orrs	r3, r2
 8004c18:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0308 	and.w	r3, r3, #8
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d009      	beq.n	8004c3a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004c26:	4b12      	ldr	r3, [pc, #72]	; (8004c70 <HAL_RCC_ClockConfig+0x1c4>)
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	691b      	ldr	r3, [r3, #16]
 8004c32:	00db      	lsls	r3, r3, #3
 8004c34:	490e      	ldr	r1, [pc, #56]	; (8004c70 <HAL_RCC_ClockConfig+0x1c4>)
 8004c36:	4313      	orrs	r3, r2
 8004c38:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c3a:	f000 f82d 	bl	8004c98 <HAL_RCC_GetSysClockFreq>
 8004c3e:	4602      	mov	r2, r0
 8004c40:	4b0b      	ldr	r3, [pc, #44]	; (8004c70 <HAL_RCC_ClockConfig+0x1c4>)
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	091b      	lsrs	r3, r3, #4
 8004c46:	f003 030f 	and.w	r3, r3, #15
 8004c4a:	490a      	ldr	r1, [pc, #40]	; (8004c74 <HAL_RCC_ClockConfig+0x1c8>)
 8004c4c:	5ccb      	ldrb	r3, [r1, r3]
 8004c4e:	fa22 f303 	lsr.w	r3, r2, r3
 8004c52:	4a09      	ldr	r2, [pc, #36]	; (8004c78 <HAL_RCC_ClockConfig+0x1cc>)
 8004c54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004c56:	4b09      	ldr	r3, [pc, #36]	; (8004c7c <HAL_RCC_ClockConfig+0x1d0>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f7fe fe00 	bl	8003860 <HAL_InitTick>

  return HAL_OK;
 8004c60:	2300      	movs	r3, #0
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	3710      	adds	r7, #16
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}
 8004c6a:	bf00      	nop
 8004c6c:	40022000 	.word	0x40022000
 8004c70:	40021000 	.word	0x40021000
 8004c74:	0800b274 	.word	0x0800b274
 8004c78:	20000000 	.word	0x20000000
 8004c7c:	20000004 	.word	0x20000004

08004c80 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8004c80:	b480      	push	{r7}
 8004c82:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8004c84:	4b03      	ldr	r3, [pc, #12]	; (8004c94 <HAL_RCC_EnableCSS+0x14>)
 8004c86:	2201      	movs	r2, #1
 8004c88:	601a      	str	r2, [r3, #0]
}
 8004c8a:	bf00      	nop
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bc80      	pop	{r7}
 8004c90:	4770      	bx	lr
 8004c92:	bf00      	nop
 8004c94:	4242004c 	.word	0x4242004c

08004c98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c98:	b490      	push	{r4, r7}
 8004c9a:	b08a      	sub	sp, #40	; 0x28
 8004c9c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004c9e:	4b2a      	ldr	r3, [pc, #168]	; (8004d48 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004ca0:	1d3c      	adds	r4, r7, #4
 8004ca2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004ca4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004ca8:	f240 2301 	movw	r3, #513	; 0x201
 8004cac:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	61fb      	str	r3, [r7, #28]
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	61bb      	str	r3, [r7, #24]
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	627b      	str	r3, [r7, #36]	; 0x24
 8004cba:	2300      	movs	r3, #0
 8004cbc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004cc2:	4b22      	ldr	r3, [pc, #136]	; (8004d4c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004cc8:	69fb      	ldr	r3, [r7, #28]
 8004cca:	f003 030c 	and.w	r3, r3, #12
 8004cce:	2b04      	cmp	r3, #4
 8004cd0:	d002      	beq.n	8004cd8 <HAL_RCC_GetSysClockFreq+0x40>
 8004cd2:	2b08      	cmp	r3, #8
 8004cd4:	d003      	beq.n	8004cde <HAL_RCC_GetSysClockFreq+0x46>
 8004cd6:	e02d      	b.n	8004d34 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004cd8:	4b1d      	ldr	r3, [pc, #116]	; (8004d50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cda:	623b      	str	r3, [r7, #32]
      break;
 8004cdc:	e02d      	b.n	8004d3a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004cde:	69fb      	ldr	r3, [r7, #28]
 8004ce0:	0c9b      	lsrs	r3, r3, #18
 8004ce2:	f003 030f 	and.w	r3, r3, #15
 8004ce6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004cea:	4413      	add	r3, r2
 8004cec:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004cf0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004cf2:	69fb      	ldr	r3, [r7, #28]
 8004cf4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d013      	beq.n	8004d24 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004cfc:	4b13      	ldr	r3, [pc, #76]	; (8004d4c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	0c5b      	lsrs	r3, r3, #17
 8004d02:	f003 0301 	and.w	r3, r3, #1
 8004d06:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004d0a:	4413      	add	r3, r2
 8004d0c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004d10:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	4a0e      	ldr	r2, [pc, #56]	; (8004d50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d16:	fb02 f203 	mul.w	r2, r2, r3
 8004d1a:	69bb      	ldr	r3, [r7, #24]
 8004d1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d20:	627b      	str	r3, [r7, #36]	; 0x24
 8004d22:	e004      	b.n	8004d2e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	4a0b      	ldr	r2, [pc, #44]	; (8004d54 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004d28:	fb02 f303 	mul.w	r3, r2, r3
 8004d2c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d30:	623b      	str	r3, [r7, #32]
      break;
 8004d32:	e002      	b.n	8004d3a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004d34:	4b06      	ldr	r3, [pc, #24]	; (8004d50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d36:	623b      	str	r3, [r7, #32]
      break;
 8004d38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d3a:	6a3b      	ldr	r3, [r7, #32]
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3728      	adds	r7, #40	; 0x28
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bc90      	pop	{r4, r7}
 8004d44:	4770      	bx	lr
 8004d46:	bf00      	nop
 8004d48:	0800b264 	.word	0x0800b264
 8004d4c:	40021000 	.word	0x40021000
 8004d50:	007a1200 	.word	0x007a1200
 8004d54:	003d0900 	.word	0x003d0900

08004d58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d5c:	4b02      	ldr	r3, [pc, #8]	; (8004d68 <HAL_RCC_GetHCLKFreq+0x10>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bc80      	pop	{r7}
 8004d66:	4770      	bx	lr
 8004d68:	20000000 	.word	0x20000000

08004d6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d70:	f7ff fff2 	bl	8004d58 <HAL_RCC_GetHCLKFreq>
 8004d74:	4602      	mov	r2, r0
 8004d76:	4b05      	ldr	r3, [pc, #20]	; (8004d8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	0a1b      	lsrs	r3, r3, #8
 8004d7c:	f003 0307 	and.w	r3, r3, #7
 8004d80:	4903      	ldr	r1, [pc, #12]	; (8004d90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d82:	5ccb      	ldrb	r3, [r1, r3]
 8004d84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	40021000 	.word	0x40021000
 8004d90:	0800b284 	.word	0x0800b284

08004d94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d98:	f7ff ffde 	bl	8004d58 <HAL_RCC_GetHCLKFreq>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	4b05      	ldr	r3, [pc, #20]	; (8004db4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	0adb      	lsrs	r3, r3, #11
 8004da4:	f003 0307 	and.w	r3, r3, #7
 8004da8:	4903      	ldr	r1, [pc, #12]	; (8004db8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004daa:	5ccb      	ldrb	r3, [r1, r3]
 8004dac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	bd80      	pop	{r7, pc}
 8004db4:	40021000 	.word	0x40021000
 8004db8:	0800b284 	.word	0x0800b284

08004dbc <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8004dc0:	4b06      	ldr	r3, [pc, #24]	; (8004ddc <HAL_RCC_NMI_IRQHandler+0x20>)
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dc8:	2b80      	cmp	r3, #128	; 0x80
 8004dca:	d104      	bne.n	8004dd6 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8004dcc:	f000 f828 	bl	8004e20 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8004dd0:	4b03      	ldr	r3, [pc, #12]	; (8004de0 <HAL_RCC_NMI_IRQHandler+0x24>)
 8004dd2:	2280      	movs	r2, #128	; 0x80
 8004dd4:	701a      	strb	r2, [r3, #0]
  }
}
 8004dd6:	bf00      	nop
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	40021000 	.word	0x40021000
 8004de0:	4002100a 	.word	0x4002100a

08004de4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b085      	sub	sp, #20
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004dec:	4b0a      	ldr	r3, [pc, #40]	; (8004e18 <RCC_Delay+0x34>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a0a      	ldr	r2, [pc, #40]	; (8004e1c <RCC_Delay+0x38>)
 8004df2:	fba2 2303 	umull	r2, r3, r2, r3
 8004df6:	0a5b      	lsrs	r3, r3, #9
 8004df8:	687a      	ldr	r2, [r7, #4]
 8004dfa:	fb02 f303 	mul.w	r3, r2, r3
 8004dfe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004e00:	bf00      	nop
  }
  while (Delay --);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	1e5a      	subs	r2, r3, #1
 8004e06:	60fa      	str	r2, [r7, #12]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d1f9      	bne.n	8004e00 <RCC_Delay+0x1c>
}
 8004e0c:	bf00      	nop
 8004e0e:	bf00      	nop
 8004e10:	3714      	adds	r7, #20
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bc80      	pop	{r7}
 8004e16:	4770      	bx	lr
 8004e18:	20000000 	.word	0x20000000
 8004e1c:	10624dd3 	.word	0x10624dd3

08004e20 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8004e20:	b480      	push	{r7}
 8004e22:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
    the HAL_RCC_CSSCallback could be implemented in the user file
    */
}
 8004e24:	bf00      	nop
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bc80      	pop	{r7}
 8004e2a:	4770      	bx	lr

08004e2c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b082      	sub	sp, #8
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d101      	bne.n	8004e3e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	e076      	b.n	8004f2c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d108      	bne.n	8004e58 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e4e:	d009      	beq.n	8004e64 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2200      	movs	r2, #0
 8004e54:	61da      	str	r2, [r3, #28]
 8004e56:	e005      	b.n	8004e64 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2200      	movs	r2, #0
 8004e62:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2200      	movs	r2, #0
 8004e68:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d106      	bne.n	8004e84 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004e7e:	6878      	ldr	r0, [r7, #4]
 8004e80:	f7fd fdd4 	bl	8002a2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2202      	movs	r2, #2
 8004e88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e9a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004eac:	431a      	orrs	r2, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	68db      	ldr	r3, [r3, #12]
 8004eb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004eb6:	431a      	orrs	r2, r3
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	691b      	ldr	r3, [r3, #16]
 8004ebc:	f003 0302 	and.w	r3, r3, #2
 8004ec0:	431a      	orrs	r2, r3
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	695b      	ldr	r3, [r3, #20]
 8004ec6:	f003 0301 	and.w	r3, r3, #1
 8004eca:	431a      	orrs	r2, r3
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	699b      	ldr	r3, [r3, #24]
 8004ed0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ed4:	431a      	orrs	r2, r3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	69db      	ldr	r3, [r3, #28]
 8004eda:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004ede:	431a      	orrs	r2, r3
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6a1b      	ldr	r3, [r3, #32]
 8004ee4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ee8:	ea42 0103 	orr.w	r1, r2, r3
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ef0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	430a      	orrs	r2, r1
 8004efa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	699b      	ldr	r3, [r3, #24]
 8004f00:	0c1a      	lsrs	r2, r3, #16
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f002 0204 	and.w	r2, r2, #4
 8004f0a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	69da      	ldr	r2, [r3, #28]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f1a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2201      	movs	r2, #1
 8004f26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004f2a:	2300      	movs	r3, #0
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3708      	adds	r7, #8
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b082      	sub	sp, #8
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d101      	bne.n	8004f46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e041      	b.n	8004fca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f4c:	b2db      	uxtb	r3, r3
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d106      	bne.n	8004f60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2200      	movs	r2, #0
 8004f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f5a:	6878      	ldr	r0, [r7, #4]
 8004f5c:	f7fd fdb2 	bl	8002ac4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2202      	movs	r2, #2
 8004f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	3304      	adds	r3, #4
 8004f70:	4619      	mov	r1, r3
 8004f72:	4610      	mov	r0, r2
 8004f74:	f000 ffce 	bl	8005f14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2201      	movs	r2, #1
 8004f84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004fc8:	2300      	movs	r3, #0
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3708      	adds	r7, #8
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}
	...

08004fd4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b085      	sub	sp, #20
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d001      	beq.n	8004fec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e03a      	b.n	8005062 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2202      	movs	r2, #2
 8004ff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	68da      	ldr	r2, [r3, #12]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f042 0201 	orr.w	r2, r2, #1
 8005002:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a18      	ldr	r2, [pc, #96]	; (800506c <HAL_TIM_Base_Start_IT+0x98>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d00e      	beq.n	800502c <HAL_TIM_Base_Start_IT+0x58>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005016:	d009      	beq.n	800502c <HAL_TIM_Base_Start_IT+0x58>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a14      	ldr	r2, [pc, #80]	; (8005070 <HAL_TIM_Base_Start_IT+0x9c>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d004      	beq.n	800502c <HAL_TIM_Base_Start_IT+0x58>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a13      	ldr	r2, [pc, #76]	; (8005074 <HAL_TIM_Base_Start_IT+0xa0>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d111      	bne.n	8005050 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	f003 0307 	and.w	r3, r3, #7
 8005036:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2b06      	cmp	r3, #6
 800503c:	d010      	beq.n	8005060 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f042 0201 	orr.w	r2, r2, #1
 800504c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800504e:	e007      	b.n	8005060 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f042 0201 	orr.w	r2, r2, #1
 800505e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005060:	2300      	movs	r3, #0
}
 8005062:	4618      	mov	r0, r3
 8005064:	3714      	adds	r7, #20
 8005066:	46bd      	mov	sp, r7
 8005068:	bc80      	pop	{r7}
 800506a:	4770      	bx	lr
 800506c:	40012c00 	.word	0x40012c00
 8005070:	40000400 	.word	0x40000400
 8005074:	40000800 	.word	0x40000800

08005078 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005078:	b480      	push	{r7}
 800507a:	b083      	sub	sp, #12
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	68da      	ldr	r2, [r3, #12]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f022 0201 	bic.w	r2, r2, #1
 800508e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	6a1a      	ldr	r2, [r3, #32]
 8005096:	f241 1311 	movw	r3, #4369	; 0x1111
 800509a:	4013      	ands	r3, r2
 800509c:	2b00      	cmp	r3, #0
 800509e:	d10f      	bne.n	80050c0 <HAL_TIM_Base_Stop_IT+0x48>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	6a1a      	ldr	r2, [r3, #32]
 80050a6:	f240 4344 	movw	r3, #1092	; 0x444
 80050aa:	4013      	ands	r3, r2
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d107      	bne.n	80050c0 <HAL_TIM_Base_Stop_IT+0x48>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f022 0201 	bic.w	r2, r2, #1
 80050be:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80050c8:	2300      	movs	r3, #0
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	370c      	adds	r7, #12
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bc80      	pop	{r7}
 80050d2:	4770      	bx	lr

080050d4 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b082      	sub	sp, #8
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d101      	bne.n	80050e6 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e041      	b.n	800516a <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d106      	bne.n	8005100 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2200      	movs	r2, #0
 80050f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f000 f839 	bl	8005172 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2202      	movs	r2, #2
 8005104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	3304      	adds	r3, #4
 8005110:	4619      	mov	r1, r3
 8005112:	4610      	mov	r0, r2
 8005114:	f000 fefe 	bl	8005f14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2201      	movs	r2, #1
 8005144:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2201      	movs	r2, #1
 8005154:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2201      	movs	r2, #1
 8005164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005168:	2300      	movs	r3, #0
}
 800516a:	4618      	mov	r0, r3
 800516c:	3708      	adds	r7, #8
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}

08005172 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005172:	b480      	push	{r7}
 8005174:	b083      	sub	sp, #12
 8005176:	af00      	add	r7, sp, #0
 8005178:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800517a:	bf00      	nop
 800517c:	370c      	adds	r7, #12
 800517e:	46bd      	mov	sp, r7
 8005180:	bc80      	pop	{r7}
 8005182:	4770      	bx	lr

08005184 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b084      	sub	sp, #16
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
 800518c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d109      	bne.n	80051a8 <HAL_TIM_OC_Start+0x24>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800519a:	b2db      	uxtb	r3, r3
 800519c:	2b01      	cmp	r3, #1
 800519e:	bf14      	ite	ne
 80051a0:	2301      	movne	r3, #1
 80051a2:	2300      	moveq	r3, #0
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	e022      	b.n	80051ee <HAL_TIM_OC_Start+0x6a>
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	2b04      	cmp	r3, #4
 80051ac:	d109      	bne.n	80051c2 <HAL_TIM_OC_Start+0x3e>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	bf14      	ite	ne
 80051ba:	2301      	movne	r3, #1
 80051bc:	2300      	moveq	r3, #0
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	e015      	b.n	80051ee <HAL_TIM_OC_Start+0x6a>
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	2b08      	cmp	r3, #8
 80051c6:	d109      	bne.n	80051dc <HAL_TIM_OC_Start+0x58>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	bf14      	ite	ne
 80051d4:	2301      	movne	r3, #1
 80051d6:	2300      	moveq	r3, #0
 80051d8:	b2db      	uxtb	r3, r3
 80051da:	e008      	b.n	80051ee <HAL_TIM_OC_Start+0x6a>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	bf14      	ite	ne
 80051e8:	2301      	movne	r3, #1
 80051ea:	2300      	moveq	r3, #0
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d001      	beq.n	80051f6 <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	e05e      	b.n	80052b4 <HAL_TIM_OC_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d104      	bne.n	8005206 <HAL_TIM_OC_Start+0x82>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2202      	movs	r2, #2
 8005200:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005204:	e013      	b.n	800522e <HAL_TIM_OC_Start+0xaa>
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	2b04      	cmp	r3, #4
 800520a:	d104      	bne.n	8005216 <HAL_TIM_OC_Start+0x92>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2202      	movs	r2, #2
 8005210:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005214:	e00b      	b.n	800522e <HAL_TIM_OC_Start+0xaa>
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	2b08      	cmp	r3, #8
 800521a:	d104      	bne.n	8005226 <HAL_TIM_OC_Start+0xa2>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2202      	movs	r2, #2
 8005220:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005224:	e003      	b.n	800522e <HAL_TIM_OC_Start+0xaa>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2202      	movs	r2, #2
 800522a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	2201      	movs	r2, #1
 8005234:	6839      	ldr	r1, [r7, #0]
 8005236:	4618      	mov	r0, r3
 8005238:	f001 fa87 	bl	800674a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a1e      	ldr	r2, [pc, #120]	; (80052bc <HAL_TIM_OC_Start+0x138>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d107      	bne.n	8005256 <HAL_TIM_OC_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005254:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a18      	ldr	r2, [pc, #96]	; (80052bc <HAL_TIM_OC_Start+0x138>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d00e      	beq.n	800527e <HAL_TIM_OC_Start+0xfa>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005268:	d009      	beq.n	800527e <HAL_TIM_OC_Start+0xfa>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a14      	ldr	r2, [pc, #80]	; (80052c0 <HAL_TIM_OC_Start+0x13c>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d004      	beq.n	800527e <HAL_TIM_OC_Start+0xfa>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a12      	ldr	r2, [pc, #72]	; (80052c4 <HAL_TIM_OC_Start+0x140>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d111      	bne.n	80052a2 <HAL_TIM_OC_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	f003 0307 	and.w	r3, r3, #7
 8005288:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2b06      	cmp	r3, #6
 800528e:	d010      	beq.n	80052b2 <HAL_TIM_OC_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	681a      	ldr	r2, [r3, #0]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f042 0201 	orr.w	r2, r2, #1
 800529e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052a0:	e007      	b.n	80052b2 <HAL_TIM_OC_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f042 0201 	orr.w	r2, r2, #1
 80052b0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052b2:	2300      	movs	r3, #0
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3710      	adds	r7, #16
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	40012c00 	.word	0x40012c00
 80052c0:	40000400 	.word	0x40000400
 80052c4:	40000800 	.word	0x40000800

080052c8 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b082      	sub	sp, #8
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
 80052d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	2200      	movs	r2, #0
 80052d8:	6839      	ldr	r1, [r7, #0]
 80052da:	4618      	mov	r0, r3
 80052dc:	f001 fa35 	bl	800674a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a29      	ldr	r2, [pc, #164]	; (800538c <HAL_TIM_OC_Stop+0xc4>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d117      	bne.n	800531a <HAL_TIM_OC_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	6a1a      	ldr	r2, [r3, #32]
 80052f0:	f241 1311 	movw	r3, #4369	; 0x1111
 80052f4:	4013      	ands	r3, r2
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d10f      	bne.n	800531a <HAL_TIM_OC_Stop+0x52>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	6a1a      	ldr	r2, [r3, #32]
 8005300:	f240 4344 	movw	r3, #1092	; 0x444
 8005304:	4013      	ands	r3, r2
 8005306:	2b00      	cmp	r3, #0
 8005308:	d107      	bne.n	800531a <HAL_TIM_OC_Stop+0x52>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005318:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	6a1a      	ldr	r2, [r3, #32]
 8005320:	f241 1311 	movw	r3, #4369	; 0x1111
 8005324:	4013      	ands	r3, r2
 8005326:	2b00      	cmp	r3, #0
 8005328:	d10f      	bne.n	800534a <HAL_TIM_OC_Stop+0x82>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	6a1a      	ldr	r2, [r3, #32]
 8005330:	f240 4344 	movw	r3, #1092	; 0x444
 8005334:	4013      	ands	r3, r2
 8005336:	2b00      	cmp	r3, #0
 8005338:	d107      	bne.n	800534a <HAL_TIM_OC_Stop+0x82>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f022 0201 	bic.w	r2, r2, #1
 8005348:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d104      	bne.n	800535a <HAL_TIM_OC_Stop+0x92>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005358:	e013      	b.n	8005382 <HAL_TIM_OC_Stop+0xba>
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	2b04      	cmp	r3, #4
 800535e:	d104      	bne.n	800536a <HAL_TIM_OC_Stop+0xa2>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005368:	e00b      	b.n	8005382 <HAL_TIM_OC_Stop+0xba>
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	2b08      	cmp	r3, #8
 800536e:	d104      	bne.n	800537a <HAL_TIM_OC_Stop+0xb2>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2201      	movs	r2, #1
 8005374:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005378:	e003      	b.n	8005382 <HAL_TIM_OC_Stop+0xba>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2201      	movs	r2, #1
 800537e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8005382:	2300      	movs	r3, #0
}
 8005384:	4618      	mov	r0, r3
 8005386:	3708      	adds	r7, #8
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}
 800538c:	40012c00 	.word	0x40012c00

08005390 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b082      	sub	sp, #8
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d101      	bne.n	80053a2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e041      	b.n	8005426 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d106      	bne.n	80053bc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f000 f839 	bl	800542e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2202      	movs	r2, #2
 80053c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	3304      	adds	r3, #4
 80053cc:	4619      	mov	r1, r3
 80053ce:	4610      	mov	r0, r2
 80053d0:	f000 fda0 	bl	8005f14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2201      	movs	r2, #1
 80053d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2201      	movs	r2, #1
 80053e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2201      	movs	r2, #1
 80053e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2201      	movs	r2, #1
 80053f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2201      	movs	r2, #1
 80053f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2201      	movs	r2, #1
 8005400:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2201      	movs	r2, #1
 8005408:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2201      	movs	r2, #1
 8005410:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2201      	movs	r2, #1
 8005418:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005424:	2300      	movs	r3, #0
}
 8005426:	4618      	mov	r0, r3
 8005428:	3708      	adds	r7, #8
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}

0800542e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800542e:	b480      	push	{r7}
 8005430:	b083      	sub	sp, #12
 8005432:	af00      	add	r7, sp, #0
 8005434:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005436:	bf00      	nop
 8005438:	370c      	adds	r7, #12
 800543a:	46bd      	mov	sp, r7
 800543c:	bc80      	pop	{r7}
 800543e:	4770      	bx	lr

08005440 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b084      	sub	sp, #16
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d104      	bne.n	800545a <HAL_TIM_IC_Start_IT+0x1a>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005456:	b2db      	uxtb	r3, r3
 8005458:	e013      	b.n	8005482 <HAL_TIM_IC_Start_IT+0x42>
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	2b04      	cmp	r3, #4
 800545e:	d104      	bne.n	800546a <HAL_TIM_IC_Start_IT+0x2a>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005466:	b2db      	uxtb	r3, r3
 8005468:	e00b      	b.n	8005482 <HAL_TIM_IC_Start_IT+0x42>
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	2b08      	cmp	r3, #8
 800546e:	d104      	bne.n	800547a <HAL_TIM_IC_Start_IT+0x3a>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005476:	b2db      	uxtb	r3, r3
 8005478:	e003      	b.n	8005482 <HAL_TIM_IC_Start_IT+0x42>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005480:	b2db      	uxtb	r3, r3
 8005482:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d104      	bne.n	8005494 <HAL_TIM_IC_Start_IT+0x54>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005490:	b2db      	uxtb	r3, r3
 8005492:	e013      	b.n	80054bc <HAL_TIM_IC_Start_IT+0x7c>
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	2b04      	cmp	r3, #4
 8005498:	d104      	bne.n	80054a4 <HAL_TIM_IC_Start_IT+0x64>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80054a0:	b2db      	uxtb	r3, r3
 80054a2:	e00b      	b.n	80054bc <HAL_TIM_IC_Start_IT+0x7c>
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	2b08      	cmp	r3, #8
 80054a8:	d104      	bne.n	80054b4 <HAL_TIM_IC_Start_IT+0x74>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	e003      	b.n	80054bc <HAL_TIM_IC_Start_IT+0x7c>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80054be:	7bfb      	ldrb	r3, [r7, #15]
 80054c0:	2b01      	cmp	r3, #1
 80054c2:	d102      	bne.n	80054ca <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80054c4:	7bbb      	ldrb	r3, [r7, #14]
 80054c6:	2b01      	cmp	r3, #1
 80054c8:	d001      	beq.n	80054ce <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e0b3      	b.n	8005636 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d104      	bne.n	80054de <HAL_TIM_IC_Start_IT+0x9e>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2202      	movs	r2, #2
 80054d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054dc:	e013      	b.n	8005506 <HAL_TIM_IC_Start_IT+0xc6>
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	2b04      	cmp	r3, #4
 80054e2:	d104      	bne.n	80054ee <HAL_TIM_IC_Start_IT+0xae>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2202      	movs	r2, #2
 80054e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054ec:	e00b      	b.n	8005506 <HAL_TIM_IC_Start_IT+0xc6>
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	2b08      	cmp	r3, #8
 80054f2:	d104      	bne.n	80054fe <HAL_TIM_IC_Start_IT+0xbe>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2202      	movs	r2, #2
 80054f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054fc:	e003      	b.n	8005506 <HAL_TIM_IC_Start_IT+0xc6>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2202      	movs	r2, #2
 8005502:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d104      	bne.n	8005516 <HAL_TIM_IC_Start_IT+0xd6>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2202      	movs	r2, #2
 8005510:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005514:	e013      	b.n	800553e <HAL_TIM_IC_Start_IT+0xfe>
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	2b04      	cmp	r3, #4
 800551a:	d104      	bne.n	8005526 <HAL_TIM_IC_Start_IT+0xe6>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2202      	movs	r2, #2
 8005520:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005524:	e00b      	b.n	800553e <HAL_TIM_IC_Start_IT+0xfe>
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	2b08      	cmp	r3, #8
 800552a:	d104      	bne.n	8005536 <HAL_TIM_IC_Start_IT+0xf6>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2202      	movs	r2, #2
 8005530:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005534:	e003      	b.n	800553e <HAL_TIM_IC_Start_IT+0xfe>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2202      	movs	r2, #2
 800553a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	2b0c      	cmp	r3, #12
 8005542:	d841      	bhi.n	80055c8 <HAL_TIM_IC_Start_IT+0x188>
 8005544:	a201      	add	r2, pc, #4	; (adr r2, 800554c <HAL_TIM_IC_Start_IT+0x10c>)
 8005546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800554a:	bf00      	nop
 800554c:	08005581 	.word	0x08005581
 8005550:	080055c9 	.word	0x080055c9
 8005554:	080055c9 	.word	0x080055c9
 8005558:	080055c9 	.word	0x080055c9
 800555c:	08005593 	.word	0x08005593
 8005560:	080055c9 	.word	0x080055c9
 8005564:	080055c9 	.word	0x080055c9
 8005568:	080055c9 	.word	0x080055c9
 800556c:	080055a5 	.word	0x080055a5
 8005570:	080055c9 	.word	0x080055c9
 8005574:	080055c9 	.word	0x080055c9
 8005578:	080055c9 	.word	0x080055c9
 800557c:	080055b7 	.word	0x080055b7
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	68da      	ldr	r2, [r3, #12]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f042 0202 	orr.w	r2, r2, #2
 800558e:	60da      	str	r2, [r3, #12]
      break;
 8005590:	e01b      	b.n	80055ca <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	68da      	ldr	r2, [r3, #12]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f042 0204 	orr.w	r2, r2, #4
 80055a0:	60da      	str	r2, [r3, #12]
      break;
 80055a2:	e012      	b.n	80055ca <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	68da      	ldr	r2, [r3, #12]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f042 0208 	orr.w	r2, r2, #8
 80055b2:	60da      	str	r2, [r3, #12]
      break;
 80055b4:	e009      	b.n	80055ca <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68da      	ldr	r2, [r3, #12]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f042 0210 	orr.w	r2, r2, #16
 80055c4:	60da      	str	r2, [r3, #12]
      break;
 80055c6:	e000      	b.n	80055ca <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 80055c8:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	2201      	movs	r2, #1
 80055d0:	6839      	ldr	r1, [r7, #0]
 80055d2:	4618      	mov	r0, r3
 80055d4:	f001 f8b9 	bl	800674a <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a18      	ldr	r2, [pc, #96]	; (8005640 <HAL_TIM_IC_Start_IT+0x200>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d00e      	beq.n	8005600 <HAL_TIM_IC_Start_IT+0x1c0>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055ea:	d009      	beq.n	8005600 <HAL_TIM_IC_Start_IT+0x1c0>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a14      	ldr	r2, [pc, #80]	; (8005644 <HAL_TIM_IC_Start_IT+0x204>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d004      	beq.n	8005600 <HAL_TIM_IC_Start_IT+0x1c0>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a13      	ldr	r2, [pc, #76]	; (8005648 <HAL_TIM_IC_Start_IT+0x208>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d111      	bne.n	8005624 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	f003 0307 	and.w	r3, r3, #7
 800560a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	2b06      	cmp	r3, #6
 8005610:	d010      	beq.n	8005634 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f042 0201 	orr.w	r2, r2, #1
 8005620:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005622:	e007      	b.n	8005634 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f042 0201 	orr.w	r2, r2, #1
 8005632:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005634:	2300      	movs	r3, #0
}
 8005636:	4618      	mov	r0, r3
 8005638:	3710      	adds	r7, #16
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	40012c00 	.word	0x40012c00
 8005644:	40000400 	.word	0x40000400
 8005648:	40000800 	.word	0x40000800

0800564c <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b082      	sub	sp, #8
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
 8005654:	6039      	str	r1, [r7, #0]
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	2b0c      	cmp	r3, #12
 800565a:	d841      	bhi.n	80056e0 <HAL_TIM_IC_Stop_IT+0x94>
 800565c:	a201      	add	r2, pc, #4	; (adr r2, 8005664 <HAL_TIM_IC_Stop_IT+0x18>)
 800565e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005662:	bf00      	nop
 8005664:	08005699 	.word	0x08005699
 8005668:	080056e1 	.word	0x080056e1
 800566c:	080056e1 	.word	0x080056e1
 8005670:	080056e1 	.word	0x080056e1
 8005674:	080056ab 	.word	0x080056ab
 8005678:	080056e1 	.word	0x080056e1
 800567c:	080056e1 	.word	0x080056e1
 8005680:	080056e1 	.word	0x080056e1
 8005684:	080056bd 	.word	0x080056bd
 8005688:	080056e1 	.word	0x080056e1
 800568c:	080056e1 	.word	0x080056e1
 8005690:	080056e1 	.word	0x080056e1
 8005694:	080056cf 	.word	0x080056cf
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	68da      	ldr	r2, [r3, #12]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f022 0202 	bic.w	r2, r2, #2
 80056a6:	60da      	str	r2, [r3, #12]
      break;
 80056a8:	e01b      	b.n	80056e2 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	68da      	ldr	r2, [r3, #12]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f022 0204 	bic.w	r2, r2, #4
 80056b8:	60da      	str	r2, [r3, #12]
      break;
 80056ba:	e012      	b.n	80056e2 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	68da      	ldr	r2, [r3, #12]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f022 0208 	bic.w	r2, r2, #8
 80056ca:	60da      	str	r2, [r3, #12]
      break;
 80056cc:	e009      	b.n	80056e2 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	68da      	ldr	r2, [r3, #12]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f022 0210 	bic.w	r2, r2, #16
 80056dc:	60da      	str	r2, [r3, #12]
      break;
 80056de:	e000      	b.n	80056e2 <HAL_TIM_IC_Stop_IT+0x96>
    }

    default:
      break;
 80056e0:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	2200      	movs	r2, #0
 80056e8:	6839      	ldr	r1, [r7, #0]
 80056ea:	4618      	mov	r0, r3
 80056ec:	f001 f82d 	bl	800674a <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	6a1a      	ldr	r2, [r3, #32]
 80056f6:	f241 1311 	movw	r3, #4369	; 0x1111
 80056fa:	4013      	ands	r3, r2
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d10f      	bne.n	8005720 <HAL_TIM_IC_Stop_IT+0xd4>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	6a1a      	ldr	r2, [r3, #32]
 8005706:	f240 4344 	movw	r3, #1092	; 0x444
 800570a:	4013      	ands	r3, r2
 800570c:	2b00      	cmp	r3, #0
 800570e:	d107      	bne.n	8005720 <HAL_TIM_IC_Stop_IT+0xd4>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	681a      	ldr	r2, [r3, #0]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f022 0201 	bic.w	r2, r2, #1
 800571e:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d104      	bne.n	8005730 <HAL_TIM_IC_Stop_IT+0xe4>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2201      	movs	r2, #1
 800572a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800572e:	e013      	b.n	8005758 <HAL_TIM_IC_Stop_IT+0x10c>
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	2b04      	cmp	r3, #4
 8005734:	d104      	bne.n	8005740 <HAL_TIM_IC_Stop_IT+0xf4>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2201      	movs	r2, #1
 800573a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800573e:	e00b      	b.n	8005758 <HAL_TIM_IC_Stop_IT+0x10c>
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	2b08      	cmp	r3, #8
 8005744:	d104      	bne.n	8005750 <HAL_TIM_IC_Stop_IT+0x104>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2201      	movs	r2, #1
 800574a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800574e:	e003      	b.n	8005758 <HAL_TIM_IC_Stop_IT+0x10c>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2201      	movs	r2, #1
 8005754:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d104      	bne.n	8005768 <HAL_TIM_IC_Stop_IT+0x11c>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2201      	movs	r2, #1
 8005762:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005766:	e013      	b.n	8005790 <HAL_TIM_IC_Stop_IT+0x144>
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	2b04      	cmp	r3, #4
 800576c:	d104      	bne.n	8005778 <HAL_TIM_IC_Stop_IT+0x12c>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2201      	movs	r2, #1
 8005772:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005776:	e00b      	b.n	8005790 <HAL_TIM_IC_Stop_IT+0x144>
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	2b08      	cmp	r3, #8
 800577c:	d104      	bne.n	8005788 <HAL_TIM_IC_Stop_IT+0x13c>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2201      	movs	r2, #1
 8005782:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005786:	e003      	b.n	8005790 <HAL_TIM_IC_Stop_IT+0x144>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2201      	movs	r2, #1
 800578c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8005790:	2300      	movs	r3, #0
}
 8005792:	4618      	mov	r0, r3
 8005794:	3708      	adds	r7, #8
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}
 800579a:	bf00      	nop

0800579c <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b082      	sub	sp, #8
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d101      	bne.n	80057b0 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	e041      	b.n	8005834 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d106      	bne.n	80057ca <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f000 f839 	bl	800583c <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2202      	movs	r2, #2
 80057ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	3304      	adds	r3, #4
 80057da:	4619      	mov	r1, r3
 80057dc:	4610      	mov	r0, r2
 80057de:	f000 fb99 	bl	8005f14 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f022 0208 	bic.w	r2, r2, #8
 80057f0:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	6819      	ldr	r1, [r3, #0]
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	683a      	ldr	r2, [r7, #0]
 80057fe:	430a      	orrs	r2, r1
 8005800:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2201      	movs	r2, #1
 8005806:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2201      	movs	r2, #1
 800580e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2201      	movs	r2, #1
 8005816:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2201      	movs	r2, #1
 800581e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2201      	movs	r2, #1
 8005826:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2201      	movs	r2, #1
 800582e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005832:	2300      	movs	r3, #0
}
 8005834:	4618      	mov	r0, r3
 8005836:	3708      	adds	r7, #8
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}

0800583c <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8005844:	bf00      	nop
 8005846:	370c      	adds	r7, #12
 8005848:	46bd      	mov	sp, r7
 800584a:	bc80      	pop	{r7}
 800584c:	4770      	bx	lr

0800584e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800584e:	b580      	push	{r7, lr}
 8005850:	b082      	sub	sp, #8
 8005852:	af00      	add	r7, sp, #0
 8005854:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	691b      	ldr	r3, [r3, #16]
 800585c:	f003 0302 	and.w	r3, r3, #2
 8005860:	2b02      	cmp	r3, #2
 8005862:	d122      	bne.n	80058aa <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	68db      	ldr	r3, [r3, #12]
 800586a:	f003 0302 	and.w	r3, r3, #2
 800586e:	2b02      	cmp	r3, #2
 8005870:	d11b      	bne.n	80058aa <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f06f 0202 	mvn.w	r2, #2
 800587a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	699b      	ldr	r3, [r3, #24]
 8005888:	f003 0303 	and.w	r3, r3, #3
 800588c:	2b00      	cmp	r3, #0
 800588e:	d003      	beq.n	8005898 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005890:	6878      	ldr	r0, [r7, #4]
 8005892:	f7fc ff7b 	bl	800278c <HAL_TIM_IC_CaptureCallback>
 8005896:	e005      	b.n	80058a4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f000 fb20 	bl	8005ede <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 fb26 	bl	8005ef0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2200      	movs	r2, #0
 80058a8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	691b      	ldr	r3, [r3, #16]
 80058b0:	f003 0304 	and.w	r3, r3, #4
 80058b4:	2b04      	cmp	r3, #4
 80058b6:	d122      	bne.n	80058fe <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	68db      	ldr	r3, [r3, #12]
 80058be:	f003 0304 	and.w	r3, r3, #4
 80058c2:	2b04      	cmp	r3, #4
 80058c4:	d11b      	bne.n	80058fe <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f06f 0204 	mvn.w	r2, #4
 80058ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2202      	movs	r2, #2
 80058d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	699b      	ldr	r3, [r3, #24]
 80058dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d003      	beq.n	80058ec <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f7fc ff51 	bl	800278c <HAL_TIM_IC_CaptureCallback>
 80058ea:	e005      	b.n	80058f8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	f000 faf6 	bl	8005ede <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f000 fafc 	bl	8005ef0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2200      	movs	r2, #0
 80058fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	691b      	ldr	r3, [r3, #16]
 8005904:	f003 0308 	and.w	r3, r3, #8
 8005908:	2b08      	cmp	r3, #8
 800590a:	d122      	bne.n	8005952 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	68db      	ldr	r3, [r3, #12]
 8005912:	f003 0308 	and.w	r3, r3, #8
 8005916:	2b08      	cmp	r3, #8
 8005918:	d11b      	bne.n	8005952 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f06f 0208 	mvn.w	r2, #8
 8005922:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2204      	movs	r2, #4
 8005928:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	69db      	ldr	r3, [r3, #28]
 8005930:	f003 0303 	and.w	r3, r3, #3
 8005934:	2b00      	cmp	r3, #0
 8005936:	d003      	beq.n	8005940 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f7fc ff27 	bl	800278c <HAL_TIM_IC_CaptureCallback>
 800593e:	e005      	b.n	800594c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005940:	6878      	ldr	r0, [r7, #4]
 8005942:	f000 facc 	bl	8005ede <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f000 fad2 	bl	8005ef0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2200      	movs	r2, #0
 8005950:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	691b      	ldr	r3, [r3, #16]
 8005958:	f003 0310 	and.w	r3, r3, #16
 800595c:	2b10      	cmp	r3, #16
 800595e:	d122      	bne.n	80059a6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	68db      	ldr	r3, [r3, #12]
 8005966:	f003 0310 	and.w	r3, r3, #16
 800596a:	2b10      	cmp	r3, #16
 800596c:	d11b      	bne.n	80059a6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f06f 0210 	mvn.w	r2, #16
 8005976:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2208      	movs	r2, #8
 800597c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	69db      	ldr	r3, [r3, #28]
 8005984:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005988:	2b00      	cmp	r3, #0
 800598a:	d003      	beq.n	8005994 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f7fc fefd 	bl	800278c <HAL_TIM_IC_CaptureCallback>
 8005992:	e005      	b.n	80059a0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005994:	6878      	ldr	r0, [r7, #4]
 8005996:	f000 faa2 	bl	8005ede <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f000 faa8 	bl	8005ef0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2200      	movs	r2, #0
 80059a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	691b      	ldr	r3, [r3, #16]
 80059ac:	f003 0301 	and.w	r3, r3, #1
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d10e      	bne.n	80059d2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	f003 0301 	and.w	r3, r3, #1
 80059be:	2b01      	cmp	r3, #1
 80059c0:	d107      	bne.n	80059d2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f06f 0201 	mvn.w	r2, #1
 80059ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80059cc:	6878      	ldr	r0, [r7, #4]
 80059ce:	f000 fa7d 	bl	8005ecc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	691b      	ldr	r3, [r3, #16]
 80059d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059dc:	2b80      	cmp	r3, #128	; 0x80
 80059de:	d10e      	bne.n	80059fe <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	68db      	ldr	r3, [r3, #12]
 80059e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059ea:	2b80      	cmp	r3, #128	; 0x80
 80059ec:	d107      	bne.n	80059fe <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80059f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f000 ff83 	bl	8006904 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	691b      	ldr	r3, [r3, #16]
 8005a04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a08:	2b40      	cmp	r3, #64	; 0x40
 8005a0a:	d10e      	bne.n	8005a2a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	68db      	ldr	r3, [r3, #12]
 8005a12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a16:	2b40      	cmp	r3, #64	; 0x40
 8005a18:	d107      	bne.n	8005a2a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005a22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a24:	6878      	ldr	r0, [r7, #4]
 8005a26:	f000 fa6c 	bl	8005f02 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	691b      	ldr	r3, [r3, #16]
 8005a30:	f003 0320 	and.w	r3, r3, #32
 8005a34:	2b20      	cmp	r3, #32
 8005a36:	d10e      	bne.n	8005a56 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	68db      	ldr	r3, [r3, #12]
 8005a3e:	f003 0320 	and.w	r3, r3, #32
 8005a42:	2b20      	cmp	r3, #32
 8005a44:	d107      	bne.n	8005a56 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f06f 0220 	mvn.w	r2, #32
 8005a4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a50:	6878      	ldr	r0, [r7, #4]
 8005a52:	f000 ff4e 	bl	80068f2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a56:	bf00      	nop
 8005a58:	3708      	adds	r7, #8
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}
	...

08005a60 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b084      	sub	sp, #16
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	60f8      	str	r0, [r7, #12]
 8005a68:	60b9      	str	r1, [r7, #8]
 8005a6a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a72:	2b01      	cmp	r3, #1
 8005a74:	d101      	bne.n	8005a7a <HAL_TIM_OC_ConfigChannel+0x1a>
 8005a76:	2302      	movs	r3, #2
 8005a78:	e046      	b.n	8005b08 <HAL_TIM_OC_ConfigChannel+0xa8>
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2b0c      	cmp	r3, #12
 8005a86:	d839      	bhi.n	8005afc <HAL_TIM_OC_ConfigChannel+0x9c>
 8005a88:	a201      	add	r2, pc, #4	; (adr r2, 8005a90 <HAL_TIM_OC_ConfigChannel+0x30>)
 8005a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a8e:	bf00      	nop
 8005a90:	08005ac5 	.word	0x08005ac5
 8005a94:	08005afd 	.word	0x08005afd
 8005a98:	08005afd 	.word	0x08005afd
 8005a9c:	08005afd 	.word	0x08005afd
 8005aa0:	08005ad3 	.word	0x08005ad3
 8005aa4:	08005afd 	.word	0x08005afd
 8005aa8:	08005afd 	.word	0x08005afd
 8005aac:	08005afd 	.word	0x08005afd
 8005ab0:	08005ae1 	.word	0x08005ae1
 8005ab4:	08005afd 	.word	0x08005afd
 8005ab8:	08005afd 	.word	0x08005afd
 8005abc:	08005afd 	.word	0x08005afd
 8005ac0:	08005aef 	.word	0x08005aef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	68b9      	ldr	r1, [r7, #8]
 8005aca:	4618      	mov	r0, r3
 8005acc:	f000 fa84 	bl	8005fd8 <TIM_OC1_SetConfig>
      break;
 8005ad0:	e015      	b.n	8005afe <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	68b9      	ldr	r1, [r7, #8]
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f000 fae3 	bl	80060a4 <TIM_OC2_SetConfig>
      break;
 8005ade:	e00e      	b.n	8005afe <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	68b9      	ldr	r1, [r7, #8]
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f000 fb46 	bl	8006178 <TIM_OC3_SetConfig>
      break;
 8005aec:	e007      	b.n	8005afe <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68b9      	ldr	r1, [r7, #8]
 8005af4:	4618      	mov	r0, r3
 8005af6:	f000 fba9 	bl	800624c <TIM_OC4_SetConfig>
      break;
 8005afa:	e000      	b.n	8005afe <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8005afc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2200      	movs	r2, #0
 8005b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b06:	2300      	movs	r3, #0
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3710      	adds	r7, #16
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}

08005b10 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b084      	sub	sp, #16
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	60f8      	str	r0, [r7, #12]
 8005b18:	60b9      	str	r1, [r7, #8]
 8005b1a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d101      	bne.n	8005b2a <HAL_TIM_IC_ConfigChannel+0x1a>
 8005b26:	2302      	movs	r3, #2
 8005b28:	e082      	b.n	8005c30 <HAL_TIM_IC_ConfigChannel+0x120>
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d11b      	bne.n	8005b70 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6818      	ldr	r0, [r3, #0]
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	6819      	ldr	r1, [r3, #0]
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	685a      	ldr	r2, [r3, #4]
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	f000 fc5c 	bl	8006404 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	699a      	ldr	r2, [r3, #24]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f022 020c 	bic.w	r2, r2, #12
 8005b5a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	6999      	ldr	r1, [r3, #24]
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	689a      	ldr	r2, [r3, #8]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	430a      	orrs	r2, r1
 8005b6c:	619a      	str	r2, [r3, #24]
 8005b6e:	e05a      	b.n	8005c26 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2b04      	cmp	r3, #4
 8005b74:	d11c      	bne.n	8005bb0 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	6818      	ldr	r0, [r3, #0]
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	6819      	ldr	r1, [r3, #0]
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	685a      	ldr	r2, [r3, #4]
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	68db      	ldr	r3, [r3, #12]
 8005b86:	f000 fcc5 	bl	8006514 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	699a      	ldr	r2, [r3, #24]
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005b98:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	6999      	ldr	r1, [r3, #24]
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	021a      	lsls	r2, r3, #8
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	430a      	orrs	r2, r1
 8005bac:	619a      	str	r2, [r3, #24]
 8005bae:	e03a      	b.n	8005c26 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2b08      	cmp	r3, #8
 8005bb4:	d11b      	bne.n	8005bee <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6818      	ldr	r0, [r3, #0]
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	6819      	ldr	r1, [r3, #0]
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	685a      	ldr	r2, [r3, #4]
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	68db      	ldr	r3, [r3, #12]
 8005bc6:	f000 fd10 	bl	80065ea <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	69da      	ldr	r2, [r3, #28]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f022 020c 	bic.w	r2, r2, #12
 8005bd8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	69d9      	ldr	r1, [r3, #28]
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	689a      	ldr	r2, [r3, #8]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	430a      	orrs	r2, r1
 8005bea:	61da      	str	r2, [r3, #28]
 8005bec:	e01b      	b.n	8005c26 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	6818      	ldr	r0, [r3, #0]
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	6819      	ldr	r1, [r3, #0]
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	685a      	ldr	r2, [r3, #4]
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	68db      	ldr	r3, [r3, #12]
 8005bfe:	f000 fd2f 	bl	8006660 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	69da      	ldr	r2, [r3, #28]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005c10:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	69d9      	ldr	r1, [r3, #28]
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	021a      	lsls	r2, r3, #8
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	430a      	orrs	r2, r1
 8005c24:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005c2e:	2300      	movs	r3, #0
}
 8005c30:	4618      	mov	r0, r3
 8005c32:	3710      	adds	r7, #16
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}

08005c38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d101      	bne.n	8005c50 <HAL_TIM_ConfigClockSource+0x18>
 8005c4c:	2302      	movs	r3, #2
 8005c4e:	e0b3      	b.n	8005db8 <HAL_TIM_ConfigClockSource+0x180>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2202      	movs	r2, #2
 8005c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005c6e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c76:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	68fa      	ldr	r2, [r7, #12]
 8005c7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c88:	d03e      	beq.n	8005d08 <HAL_TIM_ConfigClockSource+0xd0>
 8005c8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c8e:	f200 8087 	bhi.w	8005da0 <HAL_TIM_ConfigClockSource+0x168>
 8005c92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c96:	f000 8085 	beq.w	8005da4 <HAL_TIM_ConfigClockSource+0x16c>
 8005c9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c9e:	d87f      	bhi.n	8005da0 <HAL_TIM_ConfigClockSource+0x168>
 8005ca0:	2b70      	cmp	r3, #112	; 0x70
 8005ca2:	d01a      	beq.n	8005cda <HAL_TIM_ConfigClockSource+0xa2>
 8005ca4:	2b70      	cmp	r3, #112	; 0x70
 8005ca6:	d87b      	bhi.n	8005da0 <HAL_TIM_ConfigClockSource+0x168>
 8005ca8:	2b60      	cmp	r3, #96	; 0x60
 8005caa:	d050      	beq.n	8005d4e <HAL_TIM_ConfigClockSource+0x116>
 8005cac:	2b60      	cmp	r3, #96	; 0x60
 8005cae:	d877      	bhi.n	8005da0 <HAL_TIM_ConfigClockSource+0x168>
 8005cb0:	2b50      	cmp	r3, #80	; 0x50
 8005cb2:	d03c      	beq.n	8005d2e <HAL_TIM_ConfigClockSource+0xf6>
 8005cb4:	2b50      	cmp	r3, #80	; 0x50
 8005cb6:	d873      	bhi.n	8005da0 <HAL_TIM_ConfigClockSource+0x168>
 8005cb8:	2b40      	cmp	r3, #64	; 0x40
 8005cba:	d058      	beq.n	8005d6e <HAL_TIM_ConfigClockSource+0x136>
 8005cbc:	2b40      	cmp	r3, #64	; 0x40
 8005cbe:	d86f      	bhi.n	8005da0 <HAL_TIM_ConfigClockSource+0x168>
 8005cc0:	2b30      	cmp	r3, #48	; 0x30
 8005cc2:	d064      	beq.n	8005d8e <HAL_TIM_ConfigClockSource+0x156>
 8005cc4:	2b30      	cmp	r3, #48	; 0x30
 8005cc6:	d86b      	bhi.n	8005da0 <HAL_TIM_ConfigClockSource+0x168>
 8005cc8:	2b20      	cmp	r3, #32
 8005cca:	d060      	beq.n	8005d8e <HAL_TIM_ConfigClockSource+0x156>
 8005ccc:	2b20      	cmp	r3, #32
 8005cce:	d867      	bhi.n	8005da0 <HAL_TIM_ConfigClockSource+0x168>
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d05c      	beq.n	8005d8e <HAL_TIM_ConfigClockSource+0x156>
 8005cd4:	2b10      	cmp	r3, #16
 8005cd6:	d05a      	beq.n	8005d8e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005cd8:	e062      	b.n	8005da0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6818      	ldr	r0, [r3, #0]
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	6899      	ldr	r1, [r3, #8]
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	685a      	ldr	r2, [r3, #4]
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	68db      	ldr	r3, [r3, #12]
 8005cea:	f000 fd0f 	bl	800670c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005cfc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	68fa      	ldr	r2, [r7, #12]
 8005d04:	609a      	str	r2, [r3, #8]
      break;
 8005d06:	e04e      	b.n	8005da6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6818      	ldr	r0, [r3, #0]
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	6899      	ldr	r1, [r3, #8]
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	685a      	ldr	r2, [r3, #4]
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	68db      	ldr	r3, [r3, #12]
 8005d18:	f000 fcf8 	bl	800670c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	689a      	ldr	r2, [r3, #8]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005d2a:	609a      	str	r2, [r3, #8]
      break;
 8005d2c:	e03b      	b.n	8005da6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6818      	ldr	r0, [r3, #0]
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	6859      	ldr	r1, [r3, #4]
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	f000 fbbc 	bl	80064b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	2150      	movs	r1, #80	; 0x50
 8005d46:	4618      	mov	r0, r3
 8005d48:	f000 fcc6 	bl	80066d8 <TIM_ITRx_SetConfig>
      break;
 8005d4c:	e02b      	b.n	8005da6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6818      	ldr	r0, [r3, #0]
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	6859      	ldr	r1, [r3, #4]
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	f000 fc16 	bl	800658c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	2160      	movs	r1, #96	; 0x60
 8005d66:	4618      	mov	r0, r3
 8005d68:	f000 fcb6 	bl	80066d8 <TIM_ITRx_SetConfig>
      break;
 8005d6c:	e01b      	b.n	8005da6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6818      	ldr	r0, [r3, #0]
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	6859      	ldr	r1, [r3, #4]
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	68db      	ldr	r3, [r3, #12]
 8005d7a:	461a      	mov	r2, r3
 8005d7c:	f000 fb9c 	bl	80064b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	2140      	movs	r1, #64	; 0x40
 8005d86:	4618      	mov	r0, r3
 8005d88:	f000 fca6 	bl	80066d8 <TIM_ITRx_SetConfig>
      break;
 8005d8c:	e00b      	b.n	8005da6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4619      	mov	r1, r3
 8005d98:	4610      	mov	r0, r2
 8005d9a:	f000 fc9d 	bl	80066d8 <TIM_ITRx_SetConfig>
        break;
 8005d9e:	e002      	b.n	8005da6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005da0:	bf00      	nop
 8005da2:	e000      	b.n	8005da6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005da4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2201      	movs	r2, #1
 8005daa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2200      	movs	r2, #0
 8005db2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005db6:	2300      	movs	r3, #0
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3710      	adds	r7, #16
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b082      	sub	sp, #8
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	d101      	bne.n	8005dd8 <HAL_TIM_SlaveConfigSynchro+0x18>
 8005dd4:	2302      	movs	r3, #2
 8005dd6:	e031      	b.n	8005e3c <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2202      	movs	r2, #2
 8005de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005de8:	6839      	ldr	r1, [r7, #0]
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f000 fa7c 	bl	80062e8 <TIM_SlaveTimer_SetConfig>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d009      	beq.n	8005e0a <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2201      	movs	r2, #1
 8005dfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2200      	movs	r2, #0
 8005e02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8005e06:	2301      	movs	r3, #1
 8005e08:	e018      	b.n	8005e3c <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	68da      	ldr	r2, [r3, #12]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e18:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	68da      	ldr	r2, [r3, #12]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005e28:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2201      	movs	r2, #1
 8005e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e3a:	2300      	movs	r3, #0
}
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	3708      	adds	r7, #8
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}

08005e44 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b085      	sub	sp, #20
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	60fb      	str	r3, [r7, #12]
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	2b0c      	cmp	r3, #12
 8005e56:	d831      	bhi.n	8005ebc <HAL_TIM_ReadCapturedValue+0x78>
 8005e58:	a201      	add	r2, pc, #4	; (adr r2, 8005e60 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e5e:	bf00      	nop
 8005e60:	08005e95 	.word	0x08005e95
 8005e64:	08005ebd 	.word	0x08005ebd
 8005e68:	08005ebd 	.word	0x08005ebd
 8005e6c:	08005ebd 	.word	0x08005ebd
 8005e70:	08005e9f 	.word	0x08005e9f
 8005e74:	08005ebd 	.word	0x08005ebd
 8005e78:	08005ebd 	.word	0x08005ebd
 8005e7c:	08005ebd 	.word	0x08005ebd
 8005e80:	08005ea9 	.word	0x08005ea9
 8005e84:	08005ebd 	.word	0x08005ebd
 8005e88:	08005ebd 	.word	0x08005ebd
 8005e8c:	08005ebd 	.word	0x08005ebd
 8005e90:	08005eb3 	.word	0x08005eb3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e9a:	60fb      	str	r3, [r7, #12]

      break;
 8005e9c:	e00f      	b.n	8005ebe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ea4:	60fb      	str	r3, [r7, #12]

      break;
 8005ea6:	e00a      	b.n	8005ebe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eae:	60fb      	str	r3, [r7, #12]

      break;
 8005eb0:	e005      	b.n	8005ebe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb8:	60fb      	str	r3, [r7, #12]

      break;
 8005eba:	e000      	b.n	8005ebe <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005ebc:	bf00      	nop
  }

  return tmpreg;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	3714      	adds	r7, #20
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bc80      	pop	{r7}
 8005ec8:	4770      	bx	lr
 8005eca:	bf00      	nop

08005ecc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b083      	sub	sp, #12
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005ed4:	bf00      	nop
 8005ed6:	370c      	adds	r7, #12
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bc80      	pop	{r7}
 8005edc:	4770      	bx	lr

08005ede <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ede:	b480      	push	{r7}
 8005ee0:	b083      	sub	sp, #12
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ee6:	bf00      	nop
 8005ee8:	370c      	adds	r7, #12
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bc80      	pop	{r7}
 8005eee:	4770      	bx	lr

08005ef0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b083      	sub	sp, #12
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ef8:	bf00      	nop
 8005efa:	370c      	adds	r7, #12
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bc80      	pop	{r7}
 8005f00:	4770      	bx	lr

08005f02 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f02:	b480      	push	{r7}
 8005f04:	b083      	sub	sp, #12
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f0a:	bf00      	nop
 8005f0c:	370c      	adds	r7, #12
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bc80      	pop	{r7}
 8005f12:	4770      	bx	lr

08005f14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b085      	sub	sp, #20
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	4a29      	ldr	r2, [pc, #164]	; (8005fcc <TIM_Base_SetConfig+0xb8>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d00b      	beq.n	8005f44 <TIM_Base_SetConfig+0x30>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f32:	d007      	beq.n	8005f44 <TIM_Base_SetConfig+0x30>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	4a26      	ldr	r2, [pc, #152]	; (8005fd0 <TIM_Base_SetConfig+0xbc>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d003      	beq.n	8005f44 <TIM_Base_SetConfig+0x30>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	4a25      	ldr	r2, [pc, #148]	; (8005fd4 <TIM_Base_SetConfig+0xc0>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d108      	bne.n	8005f56 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	68fa      	ldr	r2, [r7, #12]
 8005f52:	4313      	orrs	r3, r2
 8005f54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	4a1c      	ldr	r2, [pc, #112]	; (8005fcc <TIM_Base_SetConfig+0xb8>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d00b      	beq.n	8005f76 <TIM_Base_SetConfig+0x62>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f64:	d007      	beq.n	8005f76 <TIM_Base_SetConfig+0x62>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	4a19      	ldr	r2, [pc, #100]	; (8005fd0 <TIM_Base_SetConfig+0xbc>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d003      	beq.n	8005f76 <TIM_Base_SetConfig+0x62>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	4a18      	ldr	r2, [pc, #96]	; (8005fd4 <TIM_Base_SetConfig+0xc0>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d108      	bne.n	8005f88 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	68db      	ldr	r3, [r3, #12]
 8005f82:	68fa      	ldr	r2, [r7, #12]
 8005f84:	4313      	orrs	r3, r2
 8005f86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	695b      	ldr	r3, [r3, #20]
 8005f92:	4313      	orrs	r3, r2
 8005f94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	68fa      	ldr	r2, [r7, #12]
 8005f9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	689a      	ldr	r2, [r3, #8]
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	4a07      	ldr	r2, [pc, #28]	; (8005fcc <TIM_Base_SetConfig+0xb8>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d103      	bne.n	8005fbc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	691a      	ldr	r2, [r3, #16]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	615a      	str	r2, [r3, #20]
}
 8005fc2:	bf00      	nop
 8005fc4:	3714      	adds	r7, #20
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bc80      	pop	{r7}
 8005fca:	4770      	bx	lr
 8005fcc:	40012c00 	.word	0x40012c00
 8005fd0:	40000400 	.word	0x40000400
 8005fd4:	40000800 	.word	0x40000800

08005fd8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b087      	sub	sp, #28
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
 8005fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6a1b      	ldr	r3, [r3, #32]
 8005fe6:	f023 0201 	bic.w	r2, r3, #1
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6a1b      	ldr	r3, [r3, #32]
 8005ff2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	699b      	ldr	r3, [r3, #24]
 8005ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006006:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f023 0303 	bic.w	r3, r3, #3
 800600e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	68fa      	ldr	r2, [r7, #12]
 8006016:	4313      	orrs	r3, r2
 8006018:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	f023 0302 	bic.w	r3, r3, #2
 8006020:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	689b      	ldr	r3, [r3, #8]
 8006026:	697a      	ldr	r2, [r7, #20]
 8006028:	4313      	orrs	r3, r2
 800602a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	4a1c      	ldr	r2, [pc, #112]	; (80060a0 <TIM_OC1_SetConfig+0xc8>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d10c      	bne.n	800604e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	f023 0308 	bic.w	r3, r3, #8
 800603a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	68db      	ldr	r3, [r3, #12]
 8006040:	697a      	ldr	r2, [r7, #20]
 8006042:	4313      	orrs	r3, r2
 8006044:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	f023 0304 	bic.w	r3, r3, #4
 800604c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	4a13      	ldr	r2, [pc, #76]	; (80060a0 <TIM_OC1_SetConfig+0xc8>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d111      	bne.n	800607a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800605c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006064:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	695b      	ldr	r3, [r3, #20]
 800606a:	693a      	ldr	r2, [r7, #16]
 800606c:	4313      	orrs	r3, r2
 800606e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	699b      	ldr	r3, [r3, #24]
 8006074:	693a      	ldr	r2, [r7, #16]
 8006076:	4313      	orrs	r3, r2
 8006078:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	693a      	ldr	r2, [r7, #16]
 800607e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	68fa      	ldr	r2, [r7, #12]
 8006084:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	685a      	ldr	r2, [r3, #4]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	697a      	ldr	r2, [r7, #20]
 8006092:	621a      	str	r2, [r3, #32]
}
 8006094:	bf00      	nop
 8006096:	371c      	adds	r7, #28
 8006098:	46bd      	mov	sp, r7
 800609a:	bc80      	pop	{r7}
 800609c:	4770      	bx	lr
 800609e:	bf00      	nop
 80060a0:	40012c00 	.word	0x40012c00

080060a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b087      	sub	sp, #28
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6a1b      	ldr	r3, [r3, #32]
 80060b2:	f023 0210 	bic.w	r2, r3, #16
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6a1b      	ldr	r3, [r3, #32]
 80060be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	699b      	ldr	r3, [r3, #24]
 80060ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80060d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	021b      	lsls	r3, r3, #8
 80060e2:	68fa      	ldr	r2, [r7, #12]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	f023 0320 	bic.w	r3, r3, #32
 80060ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	689b      	ldr	r3, [r3, #8]
 80060f4:	011b      	lsls	r3, r3, #4
 80060f6:	697a      	ldr	r2, [r7, #20]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	4a1d      	ldr	r2, [pc, #116]	; (8006174 <TIM_OC2_SetConfig+0xd0>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d10d      	bne.n	8006120 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006104:	697b      	ldr	r3, [r7, #20]
 8006106:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800610a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	68db      	ldr	r3, [r3, #12]
 8006110:	011b      	lsls	r3, r3, #4
 8006112:	697a      	ldr	r2, [r7, #20]
 8006114:	4313      	orrs	r3, r2
 8006116:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800611e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	4a14      	ldr	r2, [pc, #80]	; (8006174 <TIM_OC2_SetConfig+0xd0>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d113      	bne.n	8006150 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800612e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006136:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	695b      	ldr	r3, [r3, #20]
 800613c:	009b      	lsls	r3, r3, #2
 800613e:	693a      	ldr	r2, [r7, #16]
 8006140:	4313      	orrs	r3, r2
 8006142:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	699b      	ldr	r3, [r3, #24]
 8006148:	009b      	lsls	r3, r3, #2
 800614a:	693a      	ldr	r2, [r7, #16]
 800614c:	4313      	orrs	r3, r2
 800614e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	693a      	ldr	r2, [r7, #16]
 8006154:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	68fa      	ldr	r2, [r7, #12]
 800615a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	685a      	ldr	r2, [r3, #4]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	697a      	ldr	r2, [r7, #20]
 8006168:	621a      	str	r2, [r3, #32]
}
 800616a:	bf00      	nop
 800616c:	371c      	adds	r7, #28
 800616e:	46bd      	mov	sp, r7
 8006170:	bc80      	pop	{r7}
 8006172:	4770      	bx	lr
 8006174:	40012c00 	.word	0x40012c00

08006178 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006178:	b480      	push	{r7}
 800617a:	b087      	sub	sp, #28
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
 8006180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6a1b      	ldr	r3, [r3, #32]
 8006186:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6a1b      	ldr	r3, [r3, #32]
 8006192:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	685b      	ldr	r3, [r3, #4]
 8006198:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	69db      	ldr	r3, [r3, #28]
 800619e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f023 0303 	bic.w	r3, r3, #3
 80061ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	68fa      	ldr	r2, [r7, #12]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80061c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	689b      	ldr	r3, [r3, #8]
 80061c6:	021b      	lsls	r3, r3, #8
 80061c8:	697a      	ldr	r2, [r7, #20]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	4a1d      	ldr	r2, [pc, #116]	; (8006248 <TIM_OC3_SetConfig+0xd0>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d10d      	bne.n	80061f2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80061dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	68db      	ldr	r3, [r3, #12]
 80061e2:	021b      	lsls	r3, r3, #8
 80061e4:	697a      	ldr	r2, [r7, #20]
 80061e6:	4313      	orrs	r3, r2
 80061e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80061f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	4a14      	ldr	r2, [pc, #80]	; (8006248 <TIM_OC3_SetConfig+0xd0>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d113      	bne.n	8006222 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006200:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006208:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	695b      	ldr	r3, [r3, #20]
 800620e:	011b      	lsls	r3, r3, #4
 8006210:	693a      	ldr	r2, [r7, #16]
 8006212:	4313      	orrs	r3, r2
 8006214:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	699b      	ldr	r3, [r3, #24]
 800621a:	011b      	lsls	r3, r3, #4
 800621c:	693a      	ldr	r2, [r7, #16]
 800621e:	4313      	orrs	r3, r2
 8006220:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	693a      	ldr	r2, [r7, #16]
 8006226:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	68fa      	ldr	r2, [r7, #12]
 800622c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	685a      	ldr	r2, [r3, #4]
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	697a      	ldr	r2, [r7, #20]
 800623a:	621a      	str	r2, [r3, #32]
}
 800623c:	bf00      	nop
 800623e:	371c      	adds	r7, #28
 8006240:	46bd      	mov	sp, r7
 8006242:	bc80      	pop	{r7}
 8006244:	4770      	bx	lr
 8006246:	bf00      	nop
 8006248:	40012c00 	.word	0x40012c00

0800624c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800624c:	b480      	push	{r7}
 800624e:	b087      	sub	sp, #28
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
 8006254:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6a1b      	ldr	r3, [r3, #32]
 800625a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6a1b      	ldr	r3, [r3, #32]
 8006266:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	69db      	ldr	r3, [r3, #28]
 8006272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800627a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006282:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	021b      	lsls	r3, r3, #8
 800628a:	68fa      	ldr	r2, [r7, #12]
 800628c:	4313      	orrs	r3, r2
 800628e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006296:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	031b      	lsls	r3, r3, #12
 800629e:	693a      	ldr	r2, [r7, #16]
 80062a0:	4313      	orrs	r3, r2
 80062a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	4a0f      	ldr	r2, [pc, #60]	; (80062e4 <TIM_OC4_SetConfig+0x98>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d109      	bne.n	80062c0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80062b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	695b      	ldr	r3, [r3, #20]
 80062b8:	019b      	lsls	r3, r3, #6
 80062ba:	697a      	ldr	r2, [r7, #20]
 80062bc:	4313      	orrs	r3, r2
 80062be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	697a      	ldr	r2, [r7, #20]
 80062c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	68fa      	ldr	r2, [r7, #12]
 80062ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	685a      	ldr	r2, [r3, #4]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	693a      	ldr	r2, [r7, #16]
 80062d8:	621a      	str	r2, [r3, #32]
}
 80062da:	bf00      	nop
 80062dc:	371c      	adds	r7, #28
 80062de:	46bd      	mov	sp, r7
 80062e0:	bc80      	pop	{r7}
 80062e2:	4770      	bx	lr
 80062e4:	40012c00 	.word	0x40012c00

080062e8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b086      	sub	sp, #24
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
 80062f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80062fa:	697b      	ldr	r3, [r7, #20]
 80062fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006300:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	685b      	ldr	r3, [r3, #4]
 8006306:	697a      	ldr	r2, [r7, #20]
 8006308:	4313      	orrs	r3, r2
 800630a:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	f023 0307 	bic.w	r3, r3, #7
 8006312:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	697a      	ldr	r2, [r7, #20]
 800631a:	4313      	orrs	r3, r2
 800631c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	697a      	ldr	r2, [r7, #20]
 8006324:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	2b70      	cmp	r3, #112	; 0x70
 800632c:	d01a      	beq.n	8006364 <TIM_SlaveTimer_SetConfig+0x7c>
 800632e:	2b70      	cmp	r3, #112	; 0x70
 8006330:	d860      	bhi.n	80063f4 <TIM_SlaveTimer_SetConfig+0x10c>
 8006332:	2b60      	cmp	r3, #96	; 0x60
 8006334:	d054      	beq.n	80063e0 <TIM_SlaveTimer_SetConfig+0xf8>
 8006336:	2b60      	cmp	r3, #96	; 0x60
 8006338:	d85c      	bhi.n	80063f4 <TIM_SlaveTimer_SetConfig+0x10c>
 800633a:	2b50      	cmp	r3, #80	; 0x50
 800633c:	d046      	beq.n	80063cc <TIM_SlaveTimer_SetConfig+0xe4>
 800633e:	2b50      	cmp	r3, #80	; 0x50
 8006340:	d858      	bhi.n	80063f4 <TIM_SlaveTimer_SetConfig+0x10c>
 8006342:	2b40      	cmp	r3, #64	; 0x40
 8006344:	d019      	beq.n	800637a <TIM_SlaveTimer_SetConfig+0x92>
 8006346:	2b40      	cmp	r3, #64	; 0x40
 8006348:	d854      	bhi.n	80063f4 <TIM_SlaveTimer_SetConfig+0x10c>
 800634a:	2b30      	cmp	r3, #48	; 0x30
 800634c:	d054      	beq.n	80063f8 <TIM_SlaveTimer_SetConfig+0x110>
 800634e:	2b30      	cmp	r3, #48	; 0x30
 8006350:	d850      	bhi.n	80063f4 <TIM_SlaveTimer_SetConfig+0x10c>
 8006352:	2b20      	cmp	r3, #32
 8006354:	d050      	beq.n	80063f8 <TIM_SlaveTimer_SetConfig+0x110>
 8006356:	2b20      	cmp	r3, #32
 8006358:	d84c      	bhi.n	80063f4 <TIM_SlaveTimer_SetConfig+0x10c>
 800635a:	2b00      	cmp	r3, #0
 800635c:	d04c      	beq.n	80063f8 <TIM_SlaveTimer_SetConfig+0x110>
 800635e:	2b10      	cmp	r3, #16
 8006360:	d04a      	beq.n	80063f8 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 8006362:	e047      	b.n	80063f4 <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6818      	ldr	r0, [r3, #0]
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	68d9      	ldr	r1, [r3, #12]
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	689a      	ldr	r2, [r3, #8]
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	691b      	ldr	r3, [r3, #16]
 8006374:	f000 f9ca 	bl	800670c <TIM_ETR_SetConfig>
      break;
 8006378:	e03f      	b.n	80063fa <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	2b05      	cmp	r3, #5
 8006380:	d101      	bne.n	8006386 <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	e03a      	b.n	80063fc <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	6a1b      	ldr	r3, [r3, #32]
 800638c:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	6a1a      	ldr	r2, [r3, #32]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f022 0201 	bic.w	r2, r2, #1
 800639c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	699b      	ldr	r3, [r3, #24]
 80063a4:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80063ac:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	691b      	ldr	r3, [r3, #16]
 80063b2:	011b      	lsls	r3, r3, #4
 80063b4:	68fa      	ldr	r2, [r7, #12]
 80063b6:	4313      	orrs	r3, r2
 80063b8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	68fa      	ldr	r2, [r7, #12]
 80063c0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	693a      	ldr	r2, [r7, #16]
 80063c8:	621a      	str	r2, [r3, #32]
      break;
 80063ca:	e016      	b.n	80063fa <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6818      	ldr	r0, [r3, #0]
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	6899      	ldr	r1, [r3, #8]
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	691b      	ldr	r3, [r3, #16]
 80063d8:	461a      	mov	r2, r3
 80063da:	f000 f86d 	bl	80064b8 <TIM_TI1_ConfigInputStage>
      break;
 80063de:	e00c      	b.n	80063fa <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6818      	ldr	r0, [r3, #0]
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	6899      	ldr	r1, [r3, #8]
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	691b      	ldr	r3, [r3, #16]
 80063ec:	461a      	mov	r2, r3
 80063ee:	f000 f8cd 	bl	800658c <TIM_TI2_ConfigInputStage>
      break;
 80063f2:	e002      	b.n	80063fa <TIM_SlaveTimer_SetConfig+0x112>
      break;
 80063f4:	bf00      	nop
 80063f6:	e000      	b.n	80063fa <TIM_SlaveTimer_SetConfig+0x112>
        break;
 80063f8:	bf00      	nop
  }
  return HAL_OK;
 80063fa:	2300      	movs	r3, #0
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	3718      	adds	r7, #24
 8006400:	46bd      	mov	sp, r7
 8006402:	bd80      	pop	{r7, pc}

08006404 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006404:	b480      	push	{r7}
 8006406:	b087      	sub	sp, #28
 8006408:	af00      	add	r7, sp, #0
 800640a:	60f8      	str	r0, [r7, #12]
 800640c:	60b9      	str	r1, [r7, #8]
 800640e:	607a      	str	r2, [r7, #4]
 8006410:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	6a1b      	ldr	r3, [r3, #32]
 8006416:	f023 0201 	bic.w	r2, r3, #1
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	699b      	ldr	r3, [r3, #24]
 8006422:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	6a1b      	ldr	r3, [r3, #32]
 8006428:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	4a1f      	ldr	r2, [pc, #124]	; (80064ac <TIM_TI1_SetConfig+0xa8>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d00b      	beq.n	800644a <TIM_TI1_SetConfig+0x46>
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006438:	d007      	beq.n	800644a <TIM_TI1_SetConfig+0x46>
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	4a1c      	ldr	r2, [pc, #112]	; (80064b0 <TIM_TI1_SetConfig+0xac>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d003      	beq.n	800644a <TIM_TI1_SetConfig+0x46>
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	4a1b      	ldr	r2, [pc, #108]	; (80064b4 <TIM_TI1_SetConfig+0xb0>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d101      	bne.n	800644e <TIM_TI1_SetConfig+0x4a>
 800644a:	2301      	movs	r3, #1
 800644c:	e000      	b.n	8006450 <TIM_TI1_SetConfig+0x4c>
 800644e:	2300      	movs	r3, #0
 8006450:	2b00      	cmp	r3, #0
 8006452:	d008      	beq.n	8006466 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006454:	697b      	ldr	r3, [r7, #20]
 8006456:	f023 0303 	bic.w	r3, r3, #3
 800645a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800645c:	697a      	ldr	r2, [r7, #20]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	4313      	orrs	r3, r2
 8006462:	617b      	str	r3, [r7, #20]
 8006464:	e003      	b.n	800646e <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	f043 0301 	orr.w	r3, r3, #1
 800646c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006474:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	011b      	lsls	r3, r3, #4
 800647a:	b2db      	uxtb	r3, r3
 800647c:	697a      	ldr	r2, [r7, #20]
 800647e:	4313      	orrs	r3, r2
 8006480:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	f023 030a 	bic.w	r3, r3, #10
 8006488:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	f003 030a 	and.w	r3, r3, #10
 8006490:	693a      	ldr	r2, [r7, #16]
 8006492:	4313      	orrs	r3, r2
 8006494:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	697a      	ldr	r2, [r7, #20]
 800649a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	693a      	ldr	r2, [r7, #16]
 80064a0:	621a      	str	r2, [r3, #32]
}
 80064a2:	bf00      	nop
 80064a4:	371c      	adds	r7, #28
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bc80      	pop	{r7}
 80064aa:	4770      	bx	lr
 80064ac:	40012c00 	.word	0x40012c00
 80064b0:	40000400 	.word	0x40000400
 80064b4:	40000800 	.word	0x40000800

080064b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b087      	sub	sp, #28
 80064bc:	af00      	add	r7, sp, #0
 80064be:	60f8      	str	r0, [r7, #12]
 80064c0:	60b9      	str	r1, [r7, #8]
 80064c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6a1b      	ldr	r3, [r3, #32]
 80064c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	6a1b      	ldr	r3, [r3, #32]
 80064ce:	f023 0201 	bic.w	r2, r3, #1
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	699b      	ldr	r3, [r3, #24]
 80064da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80064e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	011b      	lsls	r3, r3, #4
 80064e8:	693a      	ldr	r2, [r7, #16]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	f023 030a 	bic.w	r3, r3, #10
 80064f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80064f6:	697a      	ldr	r2, [r7, #20]
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	4313      	orrs	r3, r2
 80064fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	693a      	ldr	r2, [r7, #16]
 8006502:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	697a      	ldr	r2, [r7, #20]
 8006508:	621a      	str	r2, [r3, #32]
}
 800650a:	bf00      	nop
 800650c:	371c      	adds	r7, #28
 800650e:	46bd      	mov	sp, r7
 8006510:	bc80      	pop	{r7}
 8006512:	4770      	bx	lr

08006514 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006514:	b480      	push	{r7}
 8006516:	b087      	sub	sp, #28
 8006518:	af00      	add	r7, sp, #0
 800651a:	60f8      	str	r0, [r7, #12]
 800651c:	60b9      	str	r1, [r7, #8]
 800651e:	607a      	str	r2, [r7, #4]
 8006520:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	6a1b      	ldr	r3, [r3, #32]
 8006526:	f023 0210 	bic.w	r2, r3, #16
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	699b      	ldr	r3, [r3, #24]
 8006532:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	6a1b      	ldr	r3, [r3, #32]
 8006538:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006540:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	021b      	lsls	r3, r3, #8
 8006546:	697a      	ldr	r2, [r7, #20]
 8006548:	4313      	orrs	r3, r2
 800654a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006552:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	031b      	lsls	r3, r3, #12
 8006558:	b29b      	uxth	r3, r3
 800655a:	697a      	ldr	r2, [r7, #20]
 800655c:	4313      	orrs	r3, r2
 800655e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006566:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	011b      	lsls	r3, r3, #4
 800656c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006570:	693a      	ldr	r2, [r7, #16]
 8006572:	4313      	orrs	r3, r2
 8006574:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	697a      	ldr	r2, [r7, #20]
 800657a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	693a      	ldr	r2, [r7, #16]
 8006580:	621a      	str	r2, [r3, #32]
}
 8006582:	bf00      	nop
 8006584:	371c      	adds	r7, #28
 8006586:	46bd      	mov	sp, r7
 8006588:	bc80      	pop	{r7}
 800658a:	4770      	bx	lr

0800658c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800658c:	b480      	push	{r7}
 800658e:	b087      	sub	sp, #28
 8006590:	af00      	add	r7, sp, #0
 8006592:	60f8      	str	r0, [r7, #12]
 8006594:	60b9      	str	r1, [r7, #8]
 8006596:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6a1b      	ldr	r3, [r3, #32]
 800659c:	f023 0210 	bic.w	r2, r3, #16
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	699b      	ldr	r3, [r3, #24]
 80065a8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	6a1b      	ldr	r3, [r3, #32]
 80065ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80065b6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	031b      	lsls	r3, r3, #12
 80065bc:	697a      	ldr	r2, [r7, #20]
 80065be:	4313      	orrs	r3, r2
 80065c0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80065c8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	011b      	lsls	r3, r3, #4
 80065ce:	693a      	ldr	r2, [r7, #16]
 80065d0:	4313      	orrs	r3, r2
 80065d2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	697a      	ldr	r2, [r7, #20]
 80065d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	693a      	ldr	r2, [r7, #16]
 80065de:	621a      	str	r2, [r3, #32]
}
 80065e0:	bf00      	nop
 80065e2:	371c      	adds	r7, #28
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bc80      	pop	{r7}
 80065e8:	4770      	bx	lr

080065ea <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80065ea:	b480      	push	{r7}
 80065ec:	b087      	sub	sp, #28
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	60f8      	str	r0, [r7, #12]
 80065f2:	60b9      	str	r1, [r7, #8]
 80065f4:	607a      	str	r2, [r7, #4]
 80065f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	6a1b      	ldr	r3, [r3, #32]
 80065fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	69db      	ldr	r3, [r3, #28]
 8006608:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	6a1b      	ldr	r3, [r3, #32]
 800660e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	f023 0303 	bic.w	r3, r3, #3
 8006616:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006618:	697a      	ldr	r2, [r7, #20]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4313      	orrs	r3, r2
 800661e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006626:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	011b      	lsls	r3, r3, #4
 800662c:	b2db      	uxtb	r3, r3
 800662e:	697a      	ldr	r2, [r7, #20]
 8006630:	4313      	orrs	r3, r2
 8006632:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800663a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	021b      	lsls	r3, r3, #8
 8006640:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006644:	693a      	ldr	r2, [r7, #16]
 8006646:	4313      	orrs	r3, r2
 8006648:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	697a      	ldr	r2, [r7, #20]
 800664e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	693a      	ldr	r2, [r7, #16]
 8006654:	621a      	str	r2, [r3, #32]
}
 8006656:	bf00      	nop
 8006658:	371c      	adds	r7, #28
 800665a:	46bd      	mov	sp, r7
 800665c:	bc80      	pop	{r7}
 800665e:	4770      	bx	lr

08006660 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006660:	b480      	push	{r7}
 8006662:	b087      	sub	sp, #28
 8006664:	af00      	add	r7, sp, #0
 8006666:	60f8      	str	r0, [r7, #12]
 8006668:	60b9      	str	r1, [r7, #8]
 800666a:	607a      	str	r2, [r7, #4]
 800666c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	6a1b      	ldr	r3, [r3, #32]
 8006672:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	69db      	ldr	r3, [r3, #28]
 800667e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	6a1b      	ldr	r3, [r3, #32]
 8006684:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006686:	697b      	ldr	r3, [r7, #20]
 8006688:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800668c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	021b      	lsls	r3, r3, #8
 8006692:	697a      	ldr	r2, [r7, #20]
 8006694:	4313      	orrs	r3, r2
 8006696:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800669e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	031b      	lsls	r3, r3, #12
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	697a      	ldr	r2, [r7, #20]
 80066a8:	4313      	orrs	r3, r2
 80066aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80066ac:	693b      	ldr	r3, [r7, #16]
 80066ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80066b2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	031b      	lsls	r3, r3, #12
 80066b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80066bc:	693a      	ldr	r2, [r7, #16]
 80066be:	4313      	orrs	r3, r2
 80066c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	697a      	ldr	r2, [r7, #20]
 80066c6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	693a      	ldr	r2, [r7, #16]
 80066cc:	621a      	str	r2, [r3, #32]
}
 80066ce:	bf00      	nop
 80066d0:	371c      	adds	r7, #28
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bc80      	pop	{r7}
 80066d6:	4770      	bx	lr

080066d8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80066d8:	b480      	push	{r7}
 80066da:	b085      	sub	sp, #20
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
 80066e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066ee:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80066f0:	683a      	ldr	r2, [r7, #0]
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	4313      	orrs	r3, r2
 80066f6:	f043 0307 	orr.w	r3, r3, #7
 80066fa:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	68fa      	ldr	r2, [r7, #12]
 8006700:	609a      	str	r2, [r3, #8]
}
 8006702:	bf00      	nop
 8006704:	3714      	adds	r7, #20
 8006706:	46bd      	mov	sp, r7
 8006708:	bc80      	pop	{r7}
 800670a:	4770      	bx	lr

0800670c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800670c:	b480      	push	{r7}
 800670e:	b087      	sub	sp, #28
 8006710:	af00      	add	r7, sp, #0
 8006712:	60f8      	str	r0, [r7, #12]
 8006714:	60b9      	str	r1, [r7, #8]
 8006716:	607a      	str	r2, [r7, #4]
 8006718:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006720:	697b      	ldr	r3, [r7, #20]
 8006722:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006726:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	021a      	lsls	r2, r3, #8
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	431a      	orrs	r2, r3
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	4313      	orrs	r3, r2
 8006734:	697a      	ldr	r2, [r7, #20]
 8006736:	4313      	orrs	r3, r2
 8006738:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	697a      	ldr	r2, [r7, #20]
 800673e:	609a      	str	r2, [r3, #8]
}
 8006740:	bf00      	nop
 8006742:	371c      	adds	r7, #28
 8006744:	46bd      	mov	sp, r7
 8006746:	bc80      	pop	{r7}
 8006748:	4770      	bx	lr

0800674a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800674a:	b480      	push	{r7}
 800674c:	b087      	sub	sp, #28
 800674e:	af00      	add	r7, sp, #0
 8006750:	60f8      	str	r0, [r7, #12]
 8006752:	60b9      	str	r1, [r7, #8]
 8006754:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	f003 031f 	and.w	r3, r3, #31
 800675c:	2201      	movs	r2, #1
 800675e:	fa02 f303 	lsl.w	r3, r2, r3
 8006762:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	6a1a      	ldr	r2, [r3, #32]
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	43db      	mvns	r3, r3
 800676c:	401a      	ands	r2, r3
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	6a1a      	ldr	r2, [r3, #32]
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	f003 031f 	and.w	r3, r3, #31
 800677c:	6879      	ldr	r1, [r7, #4]
 800677e:	fa01 f303 	lsl.w	r3, r1, r3
 8006782:	431a      	orrs	r2, r3
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	621a      	str	r2, [r3, #32]
}
 8006788:	bf00      	nop
 800678a:	371c      	adds	r7, #28
 800678c:	46bd      	mov	sp, r7
 800678e:	bc80      	pop	{r7}
 8006790:	4770      	bx	lr
	...

08006794 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006794:	b480      	push	{r7}
 8006796:	b085      	sub	sp, #20
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
 800679c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d101      	bne.n	80067ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80067a8:	2302      	movs	r3, #2
 80067aa:	e046      	b.n	800683a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2202      	movs	r2, #2
 80067b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	689b      	ldr	r3, [r3, #8]
 80067ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	68fa      	ldr	r2, [r7, #12]
 80067da:	4313      	orrs	r3, r2
 80067dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	68fa      	ldr	r2, [r7, #12]
 80067e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4a16      	ldr	r2, [pc, #88]	; (8006844 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d00e      	beq.n	800680e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067f8:	d009      	beq.n	800680e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4a12      	ldr	r2, [pc, #72]	; (8006848 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d004      	beq.n	800680e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4a10      	ldr	r2, [pc, #64]	; (800684c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d10c      	bne.n	8006828 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006814:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	68ba      	ldr	r2, [r7, #8]
 800681c:	4313      	orrs	r3, r2
 800681e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	68ba      	ldr	r2, [r7, #8]
 8006826:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2201      	movs	r2, #1
 800682c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2200      	movs	r2, #0
 8006834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006838:	2300      	movs	r3, #0
}
 800683a:	4618      	mov	r0, r3
 800683c:	3714      	adds	r7, #20
 800683e:	46bd      	mov	sp, r7
 8006840:	bc80      	pop	{r7}
 8006842:	4770      	bx	lr
 8006844:	40012c00 	.word	0x40012c00
 8006848:	40000400 	.word	0x40000400
 800684c:	40000800 	.word	0x40000800

08006850 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006850:	b480      	push	{r7}
 8006852:	b085      	sub	sp, #20
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
 8006858:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800685a:	2300      	movs	r3, #0
 800685c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006864:	2b01      	cmp	r3, #1
 8006866:	d101      	bne.n	800686c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006868:	2302      	movs	r3, #2
 800686a:	e03d      	b.n	80068e8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2201      	movs	r2, #1
 8006870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	68db      	ldr	r3, [r3, #12]
 800687e:	4313      	orrs	r3, r2
 8006880:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	4313      	orrs	r3, r2
 800688e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	4313      	orrs	r3, r2
 800689c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4313      	orrs	r3, r2
 80068aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	691b      	ldr	r3, [r3, #16]
 80068b6:	4313      	orrs	r3, r2
 80068b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	695b      	ldr	r3, [r3, #20]
 80068c4:	4313      	orrs	r3, r2
 80068c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	69db      	ldr	r3, [r3, #28]
 80068d2:	4313      	orrs	r3, r2
 80068d4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	68fa      	ldr	r2, [r7, #12]
 80068dc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2200      	movs	r2, #0
 80068e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80068e6:	2300      	movs	r3, #0
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3714      	adds	r7, #20
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bc80      	pop	{r7}
 80068f0:	4770      	bx	lr

080068f2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80068f2:	b480      	push	{r7}
 80068f4:	b083      	sub	sp, #12
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80068fa:	bf00      	nop
 80068fc:	370c      	adds	r7, #12
 80068fe:	46bd      	mov	sp, r7
 8006900:	bc80      	pop	{r7}
 8006902:	4770      	bx	lr

08006904 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006904:	b480      	push	{r7}
 8006906:	b083      	sub	sp, #12
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800690c:	bf00      	nop
 800690e:	370c      	adds	r7, #12
 8006910:	46bd      	mov	sp, r7
 8006912:	bc80      	pop	{r7}
 8006914:	4770      	bx	lr

08006916 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006916:	b580      	push	{r7, lr}
 8006918:	b082      	sub	sp, #8
 800691a:	af00      	add	r7, sp, #0
 800691c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d101      	bne.n	8006928 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	e03f      	b.n	80069a8 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800692e:	b2db      	uxtb	r3, r3
 8006930:	2b00      	cmp	r3, #0
 8006932:	d106      	bne.n	8006942 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2200      	movs	r2, #0
 8006938:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f7fc f985 	bl	8002c4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2224      	movs	r2, #36	; 0x24
 8006946:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	68da      	ldr	r2, [r3, #12]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006958:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 f9a6 	bl	8006cac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	691a      	ldr	r2, [r3, #16]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800696e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	695a      	ldr	r2, [r3, #20]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800697e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	68da      	ldr	r2, [r3, #12]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800698e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2200      	movs	r2, #0
 8006994:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2220      	movs	r2, #32
 800699a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2220      	movs	r2, #32
 80069a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80069a6:	2300      	movs	r3, #0
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3708      	adds	r7, #8
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}

080069b0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b08a      	sub	sp, #40	; 0x28
 80069b4:	af02      	add	r7, sp, #8
 80069b6:	60f8      	str	r0, [r7, #12]
 80069b8:	60b9      	str	r1, [r7, #8]
 80069ba:	603b      	str	r3, [r7, #0]
 80069bc:	4613      	mov	r3, r2
 80069be:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80069c0:	2300      	movs	r3, #0
 80069c2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069ca:	b2db      	uxtb	r3, r3
 80069cc:	2b20      	cmp	r3, #32
 80069ce:	d17c      	bne.n	8006aca <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d002      	beq.n	80069dc <HAL_UART_Transmit+0x2c>
 80069d6:	88fb      	ldrh	r3, [r7, #6]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d101      	bne.n	80069e0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	e075      	b.n	8006acc <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069e6:	2b01      	cmp	r3, #1
 80069e8:	d101      	bne.n	80069ee <HAL_UART_Transmit+0x3e>
 80069ea:	2302      	movs	r3, #2
 80069ec:	e06e      	b.n	8006acc <HAL_UART_Transmit+0x11c>
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	2201      	movs	r2, #1
 80069f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	2200      	movs	r2, #0
 80069fa:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	2221      	movs	r2, #33	; 0x21
 8006a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006a04:	f7fc ff6e 	bl	80038e4 <HAL_GetTick>
 8006a08:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	88fa      	ldrh	r2, [r7, #6]
 8006a0e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	88fa      	ldrh	r2, [r7, #6]
 8006a14:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	689b      	ldr	r3, [r3, #8]
 8006a1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a1e:	d108      	bne.n	8006a32 <HAL_UART_Transmit+0x82>
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	691b      	ldr	r3, [r3, #16]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d104      	bne.n	8006a32 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006a28:	2300      	movs	r3, #0
 8006a2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	61bb      	str	r3, [r7, #24]
 8006a30:	e003      	b.n	8006a3a <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006a36:	2300      	movs	r3, #0
 8006a38:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006a42:	e02a      	b.n	8006a9a <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	9300      	str	r3, [sp, #0]
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	2180      	movs	r1, #128	; 0x80
 8006a4e:	68f8      	ldr	r0, [r7, #12]
 8006a50:	f000 f8e2 	bl	8006c18 <UART_WaitOnFlagUntilTimeout>
 8006a54:	4603      	mov	r3, r0
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d001      	beq.n	8006a5e <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006a5a:	2303      	movs	r3, #3
 8006a5c:	e036      	b.n	8006acc <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006a5e:	69fb      	ldr	r3, [r7, #28]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d10b      	bne.n	8006a7c <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006a64:	69bb      	ldr	r3, [r7, #24]
 8006a66:	881b      	ldrh	r3, [r3, #0]
 8006a68:	461a      	mov	r2, r3
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a72:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006a74:	69bb      	ldr	r3, [r7, #24]
 8006a76:	3302      	adds	r3, #2
 8006a78:	61bb      	str	r3, [r7, #24]
 8006a7a:	e007      	b.n	8006a8c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006a7c:	69fb      	ldr	r3, [r7, #28]
 8006a7e:	781a      	ldrb	r2, [r3, #0]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006a86:	69fb      	ldr	r3, [r7, #28]
 8006a88:	3301      	adds	r3, #1
 8006a8a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	3b01      	subs	r3, #1
 8006a94:	b29a      	uxth	r2, r3
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d1cf      	bne.n	8006a44 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	9300      	str	r3, [sp, #0]
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	2140      	movs	r1, #64	; 0x40
 8006aae:	68f8      	ldr	r0, [r7, #12]
 8006ab0:	f000 f8b2 	bl	8006c18 <UART_WaitOnFlagUntilTimeout>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d001      	beq.n	8006abe <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006aba:	2303      	movs	r3, #3
 8006abc:	e006      	b.n	8006acc <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	2220      	movs	r2, #32
 8006ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	e000      	b.n	8006acc <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006aca:	2302      	movs	r3, #2
  }
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3720      	adds	r7, #32
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}

08006ad4 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b08a      	sub	sp, #40	; 0x28
 8006ad8:	af02      	add	r7, sp, #8
 8006ada:	60f8      	str	r0, [r7, #12]
 8006adc:	60b9      	str	r1, [r7, #8]
 8006ade:	603b      	str	r3, [r7, #0]
 8006ae0:	4613      	mov	r3, r2
 8006ae2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006aee:	b2db      	uxtb	r3, r3
 8006af0:	2b20      	cmp	r3, #32
 8006af2:	f040 808c 	bne.w	8006c0e <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d002      	beq.n	8006b02 <HAL_UART_Receive+0x2e>
 8006afc:	88fb      	ldrh	r3, [r7, #6]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d101      	bne.n	8006b06 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8006b02:	2301      	movs	r3, #1
 8006b04:	e084      	b.n	8006c10 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b0c:	2b01      	cmp	r3, #1
 8006b0e:	d101      	bne.n	8006b14 <HAL_UART_Receive+0x40>
 8006b10:	2302      	movs	r3, #2
 8006b12:	e07d      	b.n	8006c10 <HAL_UART_Receive+0x13c>
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	2201      	movs	r2, #1
 8006b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2222      	movs	r2, #34	; 0x22
 8006b26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006b30:	f7fc fed8 	bl	80038e4 <HAL_GetTick>
 8006b34:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	88fa      	ldrh	r2, [r7, #6]
 8006b3a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	88fa      	ldrh	r2, [r7, #6]
 8006b40:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b4a:	d108      	bne.n	8006b5e <HAL_UART_Receive+0x8a>
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	691b      	ldr	r3, [r3, #16]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d104      	bne.n	8006b5e <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8006b54:	2300      	movs	r3, #0
 8006b56:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	61bb      	str	r3, [r7, #24]
 8006b5c:	e003      	b.n	8006b66 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8006b5e:	68bb      	ldr	r3, [r7, #8]
 8006b60:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006b62:	2300      	movs	r3, #0
 8006b64:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8006b6e:	e043      	b.n	8006bf8 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	9300      	str	r3, [sp, #0]
 8006b74:	697b      	ldr	r3, [r7, #20]
 8006b76:	2200      	movs	r2, #0
 8006b78:	2120      	movs	r1, #32
 8006b7a:	68f8      	ldr	r0, [r7, #12]
 8006b7c:	f000 f84c 	bl	8006c18 <UART_WaitOnFlagUntilTimeout>
 8006b80:	4603      	mov	r3, r0
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d001      	beq.n	8006b8a <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8006b86:	2303      	movs	r3, #3
 8006b88:	e042      	b.n	8006c10 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8006b8a:	69fb      	ldr	r3, [r7, #28]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d10c      	bne.n	8006baa <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	b29b      	uxth	r3, r3
 8006b98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b9c:	b29a      	uxth	r2, r3
 8006b9e:	69bb      	ldr	r3, [r7, #24]
 8006ba0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006ba2:	69bb      	ldr	r3, [r7, #24]
 8006ba4:	3302      	adds	r3, #2
 8006ba6:	61bb      	str	r3, [r7, #24]
 8006ba8:	e01f      	b.n	8006bea <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bb2:	d007      	beq.n	8006bc4 <HAL_UART_Receive+0xf0>
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d10a      	bne.n	8006bd2 <HAL_UART_Receive+0xfe>
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	691b      	ldr	r3, [r3, #16]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d106      	bne.n	8006bd2 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	b2da      	uxtb	r2, r3
 8006bcc:	69fb      	ldr	r3, [r7, #28]
 8006bce:	701a      	strb	r2, [r3, #0]
 8006bd0:	e008      	b.n	8006be4 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006bde:	b2da      	uxtb	r2, r3
 8006be0:	69fb      	ldr	r3, [r7, #28]
 8006be2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8006be4:	69fb      	ldr	r3, [r7, #28]
 8006be6:	3301      	adds	r3, #1
 8006be8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006bee:	b29b      	uxth	r3, r3
 8006bf0:	3b01      	subs	r3, #1
 8006bf2:	b29a      	uxth	r2, r3
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d1b6      	bne.n	8006b70 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2220      	movs	r2, #32
 8006c06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	e000      	b.n	8006c10 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8006c0e:	2302      	movs	r3, #2
  }
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	3720      	adds	r7, #32
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}

08006c18 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b084      	sub	sp, #16
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	60f8      	str	r0, [r7, #12]
 8006c20:	60b9      	str	r1, [r7, #8]
 8006c22:	603b      	str	r3, [r7, #0]
 8006c24:	4613      	mov	r3, r2
 8006c26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c28:	e02c      	b.n	8006c84 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c2a:	69bb      	ldr	r3, [r7, #24]
 8006c2c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c30:	d028      	beq.n	8006c84 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006c32:	69bb      	ldr	r3, [r7, #24]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d007      	beq.n	8006c48 <UART_WaitOnFlagUntilTimeout+0x30>
 8006c38:	f7fc fe54 	bl	80038e4 <HAL_GetTick>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	69ba      	ldr	r2, [r7, #24]
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d21d      	bcs.n	8006c84 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	68da      	ldr	r2, [r3, #12]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006c56:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	695a      	ldr	r2, [r3, #20]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f022 0201 	bic.w	r2, r2, #1
 8006c66:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2220      	movs	r2, #32
 8006c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2220      	movs	r2, #32
 8006c74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006c80:	2303      	movs	r3, #3
 8006c82:	e00f      	b.n	8006ca4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	681a      	ldr	r2, [r3, #0]
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	4013      	ands	r3, r2
 8006c8e:	68ba      	ldr	r2, [r7, #8]
 8006c90:	429a      	cmp	r2, r3
 8006c92:	bf0c      	ite	eq
 8006c94:	2301      	moveq	r3, #1
 8006c96:	2300      	movne	r3, #0
 8006c98:	b2db      	uxtb	r3, r3
 8006c9a:	461a      	mov	r2, r3
 8006c9c:	79fb      	ldrb	r3, [r7, #7]
 8006c9e:	429a      	cmp	r2, r3
 8006ca0:	d0c3      	beq.n	8006c2a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006ca2:	2300      	movs	r3, #0
}
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	3710      	adds	r7, #16
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}

08006cac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b084      	sub	sp, #16
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	691b      	ldr	r3, [r3, #16]
 8006cba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	68da      	ldr	r2, [r3, #12]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	430a      	orrs	r2, r1
 8006cc8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	689a      	ldr	r2, [r3, #8]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	691b      	ldr	r3, [r3, #16]
 8006cd2:	431a      	orrs	r2, r3
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	695b      	ldr	r3, [r3, #20]
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	68db      	ldr	r3, [r3, #12]
 8006ce2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006ce6:	f023 030c 	bic.w	r3, r3, #12
 8006cea:	687a      	ldr	r2, [r7, #4]
 8006cec:	6812      	ldr	r2, [r2, #0]
 8006cee:	68b9      	ldr	r1, [r7, #8]
 8006cf0:	430b      	orrs	r3, r1
 8006cf2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	695b      	ldr	r3, [r3, #20]
 8006cfa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	699a      	ldr	r2, [r3, #24]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	430a      	orrs	r2, r1
 8006d08:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a2c      	ldr	r2, [pc, #176]	; (8006dc0 <UART_SetConfig+0x114>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d103      	bne.n	8006d1c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006d14:	f7fe f83e 	bl	8004d94 <HAL_RCC_GetPCLK2Freq>
 8006d18:	60f8      	str	r0, [r7, #12]
 8006d1a:	e002      	b.n	8006d22 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006d1c:	f7fe f826 	bl	8004d6c <HAL_RCC_GetPCLK1Freq>
 8006d20:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006d22:	68fa      	ldr	r2, [r7, #12]
 8006d24:	4613      	mov	r3, r2
 8006d26:	009b      	lsls	r3, r3, #2
 8006d28:	4413      	add	r3, r2
 8006d2a:	009a      	lsls	r2, r3, #2
 8006d2c:	441a      	add	r2, r3
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	009b      	lsls	r3, r3, #2
 8006d34:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d38:	4a22      	ldr	r2, [pc, #136]	; (8006dc4 <UART_SetConfig+0x118>)
 8006d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d3e:	095b      	lsrs	r3, r3, #5
 8006d40:	0119      	lsls	r1, r3, #4
 8006d42:	68fa      	ldr	r2, [r7, #12]
 8006d44:	4613      	mov	r3, r2
 8006d46:	009b      	lsls	r3, r3, #2
 8006d48:	4413      	add	r3, r2
 8006d4a:	009a      	lsls	r2, r3, #2
 8006d4c:	441a      	add	r2, r3
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	009b      	lsls	r3, r3, #2
 8006d54:	fbb2 f2f3 	udiv	r2, r2, r3
 8006d58:	4b1a      	ldr	r3, [pc, #104]	; (8006dc4 <UART_SetConfig+0x118>)
 8006d5a:	fba3 0302 	umull	r0, r3, r3, r2
 8006d5e:	095b      	lsrs	r3, r3, #5
 8006d60:	2064      	movs	r0, #100	; 0x64
 8006d62:	fb00 f303 	mul.w	r3, r0, r3
 8006d66:	1ad3      	subs	r3, r2, r3
 8006d68:	011b      	lsls	r3, r3, #4
 8006d6a:	3332      	adds	r3, #50	; 0x32
 8006d6c:	4a15      	ldr	r2, [pc, #84]	; (8006dc4 <UART_SetConfig+0x118>)
 8006d6e:	fba2 2303 	umull	r2, r3, r2, r3
 8006d72:	095b      	lsrs	r3, r3, #5
 8006d74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d78:	4419      	add	r1, r3
 8006d7a:	68fa      	ldr	r2, [r7, #12]
 8006d7c:	4613      	mov	r3, r2
 8006d7e:	009b      	lsls	r3, r3, #2
 8006d80:	4413      	add	r3, r2
 8006d82:	009a      	lsls	r2, r3, #2
 8006d84:	441a      	add	r2, r3
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	009b      	lsls	r3, r3, #2
 8006d8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006d90:	4b0c      	ldr	r3, [pc, #48]	; (8006dc4 <UART_SetConfig+0x118>)
 8006d92:	fba3 0302 	umull	r0, r3, r3, r2
 8006d96:	095b      	lsrs	r3, r3, #5
 8006d98:	2064      	movs	r0, #100	; 0x64
 8006d9a:	fb00 f303 	mul.w	r3, r0, r3
 8006d9e:	1ad3      	subs	r3, r2, r3
 8006da0:	011b      	lsls	r3, r3, #4
 8006da2:	3332      	adds	r3, #50	; 0x32
 8006da4:	4a07      	ldr	r2, [pc, #28]	; (8006dc4 <UART_SetConfig+0x118>)
 8006da6:	fba2 2303 	umull	r2, r3, r2, r3
 8006daa:	095b      	lsrs	r3, r3, #5
 8006dac:	f003 020f 	and.w	r2, r3, #15
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	440a      	add	r2, r1
 8006db6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006db8:	bf00      	nop
 8006dba:	3710      	adds	r7, #16
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}
 8006dc0:	40013800 	.word	0x40013800
 8006dc4:	51eb851f 	.word	0x51eb851f

08006dc8 <__errno>:
 8006dc8:	4b01      	ldr	r3, [pc, #4]	; (8006dd0 <__errno+0x8>)
 8006dca:	6818      	ldr	r0, [r3, #0]
 8006dcc:	4770      	bx	lr
 8006dce:	bf00      	nop
 8006dd0:	2000000c 	.word	0x2000000c

08006dd4 <__libc_init_array>:
 8006dd4:	b570      	push	{r4, r5, r6, lr}
 8006dd6:	2600      	movs	r6, #0
 8006dd8:	4d0c      	ldr	r5, [pc, #48]	; (8006e0c <__libc_init_array+0x38>)
 8006dda:	4c0d      	ldr	r4, [pc, #52]	; (8006e10 <__libc_init_array+0x3c>)
 8006ddc:	1b64      	subs	r4, r4, r5
 8006dde:	10a4      	asrs	r4, r4, #2
 8006de0:	42a6      	cmp	r6, r4
 8006de2:	d109      	bne.n	8006df8 <__libc_init_array+0x24>
 8006de4:	f004 f8ee 	bl	800afc4 <_init>
 8006de8:	2600      	movs	r6, #0
 8006dea:	4d0a      	ldr	r5, [pc, #40]	; (8006e14 <__libc_init_array+0x40>)
 8006dec:	4c0a      	ldr	r4, [pc, #40]	; (8006e18 <__libc_init_array+0x44>)
 8006dee:	1b64      	subs	r4, r4, r5
 8006df0:	10a4      	asrs	r4, r4, #2
 8006df2:	42a6      	cmp	r6, r4
 8006df4:	d105      	bne.n	8006e02 <__libc_init_array+0x2e>
 8006df6:	bd70      	pop	{r4, r5, r6, pc}
 8006df8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dfc:	4798      	blx	r3
 8006dfe:	3601      	adds	r6, #1
 8006e00:	e7ee      	b.n	8006de0 <__libc_init_array+0xc>
 8006e02:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e06:	4798      	blx	r3
 8006e08:	3601      	adds	r6, #1
 8006e0a:	e7f2      	b.n	8006df2 <__libc_init_array+0x1e>
 8006e0c:	0800b6b0 	.word	0x0800b6b0
 8006e10:	0800b6b0 	.word	0x0800b6b0
 8006e14:	0800b6b0 	.word	0x0800b6b0
 8006e18:	0800b6b4 	.word	0x0800b6b4

08006e1c <memset>:
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	4402      	add	r2, r0
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d100      	bne.n	8006e26 <memset+0xa>
 8006e24:	4770      	bx	lr
 8006e26:	f803 1b01 	strb.w	r1, [r3], #1
 8006e2a:	e7f9      	b.n	8006e20 <memset+0x4>

08006e2c <__cvt>:
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e32:	461f      	mov	r7, r3
 8006e34:	bfbb      	ittet	lt
 8006e36:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006e3a:	461f      	movlt	r7, r3
 8006e3c:	2300      	movge	r3, #0
 8006e3e:	232d      	movlt	r3, #45	; 0x2d
 8006e40:	b088      	sub	sp, #32
 8006e42:	4614      	mov	r4, r2
 8006e44:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e46:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006e48:	7013      	strb	r3, [r2, #0]
 8006e4a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006e4c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006e50:	f023 0820 	bic.w	r8, r3, #32
 8006e54:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006e58:	d005      	beq.n	8006e66 <__cvt+0x3a>
 8006e5a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006e5e:	d100      	bne.n	8006e62 <__cvt+0x36>
 8006e60:	3501      	adds	r5, #1
 8006e62:	2302      	movs	r3, #2
 8006e64:	e000      	b.n	8006e68 <__cvt+0x3c>
 8006e66:	2303      	movs	r3, #3
 8006e68:	aa07      	add	r2, sp, #28
 8006e6a:	9204      	str	r2, [sp, #16]
 8006e6c:	aa06      	add	r2, sp, #24
 8006e6e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006e72:	e9cd 3500 	strd	r3, r5, [sp]
 8006e76:	4622      	mov	r2, r4
 8006e78:	463b      	mov	r3, r7
 8006e7a:	f000 fce5 	bl	8007848 <_dtoa_r>
 8006e7e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006e82:	4606      	mov	r6, r0
 8006e84:	d102      	bne.n	8006e8c <__cvt+0x60>
 8006e86:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e88:	07db      	lsls	r3, r3, #31
 8006e8a:	d522      	bpl.n	8006ed2 <__cvt+0xa6>
 8006e8c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006e90:	eb06 0905 	add.w	r9, r6, r5
 8006e94:	d110      	bne.n	8006eb8 <__cvt+0x8c>
 8006e96:	7833      	ldrb	r3, [r6, #0]
 8006e98:	2b30      	cmp	r3, #48	; 0x30
 8006e9a:	d10a      	bne.n	8006eb2 <__cvt+0x86>
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	4620      	mov	r0, r4
 8006ea2:	4639      	mov	r1, r7
 8006ea4:	f7f9 fd80 	bl	80009a8 <__aeabi_dcmpeq>
 8006ea8:	b918      	cbnz	r0, 8006eb2 <__cvt+0x86>
 8006eaa:	f1c5 0501 	rsb	r5, r5, #1
 8006eae:	f8ca 5000 	str.w	r5, [sl]
 8006eb2:	f8da 3000 	ldr.w	r3, [sl]
 8006eb6:	4499      	add	r9, r3
 8006eb8:	2200      	movs	r2, #0
 8006eba:	2300      	movs	r3, #0
 8006ebc:	4620      	mov	r0, r4
 8006ebe:	4639      	mov	r1, r7
 8006ec0:	f7f9 fd72 	bl	80009a8 <__aeabi_dcmpeq>
 8006ec4:	b108      	cbz	r0, 8006eca <__cvt+0x9e>
 8006ec6:	f8cd 901c 	str.w	r9, [sp, #28]
 8006eca:	2230      	movs	r2, #48	; 0x30
 8006ecc:	9b07      	ldr	r3, [sp, #28]
 8006ece:	454b      	cmp	r3, r9
 8006ed0:	d307      	bcc.n	8006ee2 <__cvt+0xb6>
 8006ed2:	4630      	mov	r0, r6
 8006ed4:	9b07      	ldr	r3, [sp, #28]
 8006ed6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006ed8:	1b9b      	subs	r3, r3, r6
 8006eda:	6013      	str	r3, [r2, #0]
 8006edc:	b008      	add	sp, #32
 8006ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ee2:	1c59      	adds	r1, r3, #1
 8006ee4:	9107      	str	r1, [sp, #28]
 8006ee6:	701a      	strb	r2, [r3, #0]
 8006ee8:	e7f0      	b.n	8006ecc <__cvt+0xa0>

08006eea <__exponent>:
 8006eea:	4603      	mov	r3, r0
 8006eec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006eee:	2900      	cmp	r1, #0
 8006ef0:	f803 2b02 	strb.w	r2, [r3], #2
 8006ef4:	bfb6      	itet	lt
 8006ef6:	222d      	movlt	r2, #45	; 0x2d
 8006ef8:	222b      	movge	r2, #43	; 0x2b
 8006efa:	4249      	neglt	r1, r1
 8006efc:	2909      	cmp	r1, #9
 8006efe:	7042      	strb	r2, [r0, #1]
 8006f00:	dd2b      	ble.n	8006f5a <__exponent+0x70>
 8006f02:	f10d 0407 	add.w	r4, sp, #7
 8006f06:	46a4      	mov	ip, r4
 8006f08:	270a      	movs	r7, #10
 8006f0a:	fb91 f6f7 	sdiv	r6, r1, r7
 8006f0e:	460a      	mov	r2, r1
 8006f10:	46a6      	mov	lr, r4
 8006f12:	fb07 1516 	mls	r5, r7, r6, r1
 8006f16:	2a63      	cmp	r2, #99	; 0x63
 8006f18:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006f1c:	4631      	mov	r1, r6
 8006f1e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8006f22:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006f26:	dcf0      	bgt.n	8006f0a <__exponent+0x20>
 8006f28:	3130      	adds	r1, #48	; 0x30
 8006f2a:	f1ae 0502 	sub.w	r5, lr, #2
 8006f2e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006f32:	4629      	mov	r1, r5
 8006f34:	1c44      	adds	r4, r0, #1
 8006f36:	4561      	cmp	r1, ip
 8006f38:	d30a      	bcc.n	8006f50 <__exponent+0x66>
 8006f3a:	f10d 0209 	add.w	r2, sp, #9
 8006f3e:	eba2 020e 	sub.w	r2, r2, lr
 8006f42:	4565      	cmp	r5, ip
 8006f44:	bf88      	it	hi
 8006f46:	2200      	movhi	r2, #0
 8006f48:	4413      	add	r3, r2
 8006f4a:	1a18      	subs	r0, r3, r0
 8006f4c:	b003      	add	sp, #12
 8006f4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f50:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f54:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006f58:	e7ed      	b.n	8006f36 <__exponent+0x4c>
 8006f5a:	2330      	movs	r3, #48	; 0x30
 8006f5c:	3130      	adds	r1, #48	; 0x30
 8006f5e:	7083      	strb	r3, [r0, #2]
 8006f60:	70c1      	strb	r1, [r0, #3]
 8006f62:	1d03      	adds	r3, r0, #4
 8006f64:	e7f1      	b.n	8006f4a <__exponent+0x60>
	...

08006f68 <_printf_float>:
 8006f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f6c:	b091      	sub	sp, #68	; 0x44
 8006f6e:	460c      	mov	r4, r1
 8006f70:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006f74:	4616      	mov	r6, r2
 8006f76:	461f      	mov	r7, r3
 8006f78:	4605      	mov	r5, r0
 8006f7a:	f001 fa53 	bl	8008424 <_localeconv_r>
 8006f7e:	6803      	ldr	r3, [r0, #0]
 8006f80:	4618      	mov	r0, r3
 8006f82:	9309      	str	r3, [sp, #36]	; 0x24
 8006f84:	f7f9 f8e4 	bl	8000150 <strlen>
 8006f88:	2300      	movs	r3, #0
 8006f8a:	930e      	str	r3, [sp, #56]	; 0x38
 8006f8c:	f8d8 3000 	ldr.w	r3, [r8]
 8006f90:	900a      	str	r0, [sp, #40]	; 0x28
 8006f92:	3307      	adds	r3, #7
 8006f94:	f023 0307 	bic.w	r3, r3, #7
 8006f98:	f103 0208 	add.w	r2, r3, #8
 8006f9c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006fa0:	f8d4 b000 	ldr.w	fp, [r4]
 8006fa4:	f8c8 2000 	str.w	r2, [r8]
 8006fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fac:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006fb0:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006fb4:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006fb8:	930b      	str	r3, [sp, #44]	; 0x2c
 8006fba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006fbe:	4640      	mov	r0, r8
 8006fc0:	4b9c      	ldr	r3, [pc, #624]	; (8007234 <_printf_float+0x2cc>)
 8006fc2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006fc4:	f7f9 fd22 	bl	8000a0c <__aeabi_dcmpun>
 8006fc8:	bb70      	cbnz	r0, 8007028 <_printf_float+0xc0>
 8006fca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006fce:	4640      	mov	r0, r8
 8006fd0:	4b98      	ldr	r3, [pc, #608]	; (8007234 <_printf_float+0x2cc>)
 8006fd2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006fd4:	f7f9 fcfc 	bl	80009d0 <__aeabi_dcmple>
 8006fd8:	bb30      	cbnz	r0, 8007028 <_printf_float+0xc0>
 8006fda:	2200      	movs	r2, #0
 8006fdc:	2300      	movs	r3, #0
 8006fde:	4640      	mov	r0, r8
 8006fe0:	4651      	mov	r1, sl
 8006fe2:	f7f9 fceb 	bl	80009bc <__aeabi_dcmplt>
 8006fe6:	b110      	cbz	r0, 8006fee <_printf_float+0x86>
 8006fe8:	232d      	movs	r3, #45	; 0x2d
 8006fea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fee:	4b92      	ldr	r3, [pc, #584]	; (8007238 <_printf_float+0x2d0>)
 8006ff0:	4892      	ldr	r0, [pc, #584]	; (800723c <_printf_float+0x2d4>)
 8006ff2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006ff6:	bf94      	ite	ls
 8006ff8:	4698      	movls	r8, r3
 8006ffa:	4680      	movhi	r8, r0
 8006ffc:	2303      	movs	r3, #3
 8006ffe:	f04f 0a00 	mov.w	sl, #0
 8007002:	6123      	str	r3, [r4, #16]
 8007004:	f02b 0304 	bic.w	r3, fp, #4
 8007008:	6023      	str	r3, [r4, #0]
 800700a:	4633      	mov	r3, r6
 800700c:	4621      	mov	r1, r4
 800700e:	4628      	mov	r0, r5
 8007010:	9700      	str	r7, [sp, #0]
 8007012:	aa0f      	add	r2, sp, #60	; 0x3c
 8007014:	f000 f9d4 	bl	80073c0 <_printf_common>
 8007018:	3001      	adds	r0, #1
 800701a:	f040 8090 	bne.w	800713e <_printf_float+0x1d6>
 800701e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007022:	b011      	add	sp, #68	; 0x44
 8007024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007028:	4642      	mov	r2, r8
 800702a:	4653      	mov	r3, sl
 800702c:	4640      	mov	r0, r8
 800702e:	4651      	mov	r1, sl
 8007030:	f7f9 fcec 	bl	8000a0c <__aeabi_dcmpun>
 8007034:	b148      	cbz	r0, 800704a <_printf_float+0xe2>
 8007036:	f1ba 0f00 	cmp.w	sl, #0
 800703a:	bfb8      	it	lt
 800703c:	232d      	movlt	r3, #45	; 0x2d
 800703e:	4880      	ldr	r0, [pc, #512]	; (8007240 <_printf_float+0x2d8>)
 8007040:	bfb8      	it	lt
 8007042:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007046:	4b7f      	ldr	r3, [pc, #508]	; (8007244 <_printf_float+0x2dc>)
 8007048:	e7d3      	b.n	8006ff2 <_printf_float+0x8a>
 800704a:	6863      	ldr	r3, [r4, #4]
 800704c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007050:	1c5a      	adds	r2, r3, #1
 8007052:	d142      	bne.n	80070da <_printf_float+0x172>
 8007054:	2306      	movs	r3, #6
 8007056:	6063      	str	r3, [r4, #4]
 8007058:	2200      	movs	r2, #0
 800705a:	9206      	str	r2, [sp, #24]
 800705c:	aa0e      	add	r2, sp, #56	; 0x38
 800705e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8007062:	aa0d      	add	r2, sp, #52	; 0x34
 8007064:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8007068:	9203      	str	r2, [sp, #12]
 800706a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800706e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007072:	6023      	str	r3, [r4, #0]
 8007074:	6863      	ldr	r3, [r4, #4]
 8007076:	4642      	mov	r2, r8
 8007078:	9300      	str	r3, [sp, #0]
 800707a:	4628      	mov	r0, r5
 800707c:	4653      	mov	r3, sl
 800707e:	910b      	str	r1, [sp, #44]	; 0x2c
 8007080:	f7ff fed4 	bl	8006e2c <__cvt>
 8007084:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007086:	4680      	mov	r8, r0
 8007088:	2947      	cmp	r1, #71	; 0x47
 800708a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800708c:	d108      	bne.n	80070a0 <_printf_float+0x138>
 800708e:	1cc8      	adds	r0, r1, #3
 8007090:	db02      	blt.n	8007098 <_printf_float+0x130>
 8007092:	6863      	ldr	r3, [r4, #4]
 8007094:	4299      	cmp	r1, r3
 8007096:	dd40      	ble.n	800711a <_printf_float+0x1b2>
 8007098:	f1a9 0902 	sub.w	r9, r9, #2
 800709c:	fa5f f989 	uxtb.w	r9, r9
 80070a0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80070a4:	d81f      	bhi.n	80070e6 <_printf_float+0x17e>
 80070a6:	464a      	mov	r2, r9
 80070a8:	3901      	subs	r1, #1
 80070aa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80070ae:	910d      	str	r1, [sp, #52]	; 0x34
 80070b0:	f7ff ff1b 	bl	8006eea <__exponent>
 80070b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80070b6:	4682      	mov	sl, r0
 80070b8:	1813      	adds	r3, r2, r0
 80070ba:	2a01      	cmp	r2, #1
 80070bc:	6123      	str	r3, [r4, #16]
 80070be:	dc02      	bgt.n	80070c6 <_printf_float+0x15e>
 80070c0:	6822      	ldr	r2, [r4, #0]
 80070c2:	07d2      	lsls	r2, r2, #31
 80070c4:	d501      	bpl.n	80070ca <_printf_float+0x162>
 80070c6:	3301      	adds	r3, #1
 80070c8:	6123      	str	r3, [r4, #16]
 80070ca:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d09b      	beq.n	800700a <_printf_float+0xa2>
 80070d2:	232d      	movs	r3, #45	; 0x2d
 80070d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070d8:	e797      	b.n	800700a <_printf_float+0xa2>
 80070da:	2947      	cmp	r1, #71	; 0x47
 80070dc:	d1bc      	bne.n	8007058 <_printf_float+0xf0>
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d1ba      	bne.n	8007058 <_printf_float+0xf0>
 80070e2:	2301      	movs	r3, #1
 80070e4:	e7b7      	b.n	8007056 <_printf_float+0xee>
 80070e6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80070ea:	d118      	bne.n	800711e <_printf_float+0x1b6>
 80070ec:	2900      	cmp	r1, #0
 80070ee:	6863      	ldr	r3, [r4, #4]
 80070f0:	dd0b      	ble.n	800710a <_printf_float+0x1a2>
 80070f2:	6121      	str	r1, [r4, #16]
 80070f4:	b913      	cbnz	r3, 80070fc <_printf_float+0x194>
 80070f6:	6822      	ldr	r2, [r4, #0]
 80070f8:	07d0      	lsls	r0, r2, #31
 80070fa:	d502      	bpl.n	8007102 <_printf_float+0x19a>
 80070fc:	3301      	adds	r3, #1
 80070fe:	440b      	add	r3, r1
 8007100:	6123      	str	r3, [r4, #16]
 8007102:	f04f 0a00 	mov.w	sl, #0
 8007106:	65a1      	str	r1, [r4, #88]	; 0x58
 8007108:	e7df      	b.n	80070ca <_printf_float+0x162>
 800710a:	b913      	cbnz	r3, 8007112 <_printf_float+0x1aa>
 800710c:	6822      	ldr	r2, [r4, #0]
 800710e:	07d2      	lsls	r2, r2, #31
 8007110:	d501      	bpl.n	8007116 <_printf_float+0x1ae>
 8007112:	3302      	adds	r3, #2
 8007114:	e7f4      	b.n	8007100 <_printf_float+0x198>
 8007116:	2301      	movs	r3, #1
 8007118:	e7f2      	b.n	8007100 <_printf_float+0x198>
 800711a:	f04f 0967 	mov.w	r9, #103	; 0x67
 800711e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007120:	4299      	cmp	r1, r3
 8007122:	db05      	blt.n	8007130 <_printf_float+0x1c8>
 8007124:	6823      	ldr	r3, [r4, #0]
 8007126:	6121      	str	r1, [r4, #16]
 8007128:	07d8      	lsls	r0, r3, #31
 800712a:	d5ea      	bpl.n	8007102 <_printf_float+0x19a>
 800712c:	1c4b      	adds	r3, r1, #1
 800712e:	e7e7      	b.n	8007100 <_printf_float+0x198>
 8007130:	2900      	cmp	r1, #0
 8007132:	bfcc      	ite	gt
 8007134:	2201      	movgt	r2, #1
 8007136:	f1c1 0202 	rsble	r2, r1, #2
 800713a:	4413      	add	r3, r2
 800713c:	e7e0      	b.n	8007100 <_printf_float+0x198>
 800713e:	6823      	ldr	r3, [r4, #0]
 8007140:	055a      	lsls	r2, r3, #21
 8007142:	d407      	bmi.n	8007154 <_printf_float+0x1ec>
 8007144:	6923      	ldr	r3, [r4, #16]
 8007146:	4642      	mov	r2, r8
 8007148:	4631      	mov	r1, r6
 800714a:	4628      	mov	r0, r5
 800714c:	47b8      	blx	r7
 800714e:	3001      	adds	r0, #1
 8007150:	d12b      	bne.n	80071aa <_printf_float+0x242>
 8007152:	e764      	b.n	800701e <_printf_float+0xb6>
 8007154:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007158:	f240 80dd 	bls.w	8007316 <_printf_float+0x3ae>
 800715c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007160:	2200      	movs	r2, #0
 8007162:	2300      	movs	r3, #0
 8007164:	f7f9 fc20 	bl	80009a8 <__aeabi_dcmpeq>
 8007168:	2800      	cmp	r0, #0
 800716a:	d033      	beq.n	80071d4 <_printf_float+0x26c>
 800716c:	2301      	movs	r3, #1
 800716e:	4631      	mov	r1, r6
 8007170:	4628      	mov	r0, r5
 8007172:	4a35      	ldr	r2, [pc, #212]	; (8007248 <_printf_float+0x2e0>)
 8007174:	47b8      	blx	r7
 8007176:	3001      	adds	r0, #1
 8007178:	f43f af51 	beq.w	800701e <_printf_float+0xb6>
 800717c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007180:	429a      	cmp	r2, r3
 8007182:	db02      	blt.n	800718a <_printf_float+0x222>
 8007184:	6823      	ldr	r3, [r4, #0]
 8007186:	07d8      	lsls	r0, r3, #31
 8007188:	d50f      	bpl.n	80071aa <_printf_float+0x242>
 800718a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800718e:	4631      	mov	r1, r6
 8007190:	4628      	mov	r0, r5
 8007192:	47b8      	blx	r7
 8007194:	3001      	adds	r0, #1
 8007196:	f43f af42 	beq.w	800701e <_printf_float+0xb6>
 800719a:	f04f 0800 	mov.w	r8, #0
 800719e:	f104 091a 	add.w	r9, r4, #26
 80071a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071a4:	3b01      	subs	r3, #1
 80071a6:	4543      	cmp	r3, r8
 80071a8:	dc09      	bgt.n	80071be <_printf_float+0x256>
 80071aa:	6823      	ldr	r3, [r4, #0]
 80071ac:	079b      	lsls	r3, r3, #30
 80071ae:	f100 8102 	bmi.w	80073b6 <_printf_float+0x44e>
 80071b2:	68e0      	ldr	r0, [r4, #12]
 80071b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80071b6:	4298      	cmp	r0, r3
 80071b8:	bfb8      	it	lt
 80071ba:	4618      	movlt	r0, r3
 80071bc:	e731      	b.n	8007022 <_printf_float+0xba>
 80071be:	2301      	movs	r3, #1
 80071c0:	464a      	mov	r2, r9
 80071c2:	4631      	mov	r1, r6
 80071c4:	4628      	mov	r0, r5
 80071c6:	47b8      	blx	r7
 80071c8:	3001      	adds	r0, #1
 80071ca:	f43f af28 	beq.w	800701e <_printf_float+0xb6>
 80071ce:	f108 0801 	add.w	r8, r8, #1
 80071d2:	e7e6      	b.n	80071a2 <_printf_float+0x23a>
 80071d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	dc38      	bgt.n	800724c <_printf_float+0x2e4>
 80071da:	2301      	movs	r3, #1
 80071dc:	4631      	mov	r1, r6
 80071de:	4628      	mov	r0, r5
 80071e0:	4a19      	ldr	r2, [pc, #100]	; (8007248 <_printf_float+0x2e0>)
 80071e2:	47b8      	blx	r7
 80071e4:	3001      	adds	r0, #1
 80071e6:	f43f af1a 	beq.w	800701e <_printf_float+0xb6>
 80071ea:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80071ee:	4313      	orrs	r3, r2
 80071f0:	d102      	bne.n	80071f8 <_printf_float+0x290>
 80071f2:	6823      	ldr	r3, [r4, #0]
 80071f4:	07d9      	lsls	r1, r3, #31
 80071f6:	d5d8      	bpl.n	80071aa <_printf_float+0x242>
 80071f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80071fc:	4631      	mov	r1, r6
 80071fe:	4628      	mov	r0, r5
 8007200:	47b8      	blx	r7
 8007202:	3001      	adds	r0, #1
 8007204:	f43f af0b 	beq.w	800701e <_printf_float+0xb6>
 8007208:	f04f 0900 	mov.w	r9, #0
 800720c:	f104 0a1a 	add.w	sl, r4, #26
 8007210:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007212:	425b      	negs	r3, r3
 8007214:	454b      	cmp	r3, r9
 8007216:	dc01      	bgt.n	800721c <_printf_float+0x2b4>
 8007218:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800721a:	e794      	b.n	8007146 <_printf_float+0x1de>
 800721c:	2301      	movs	r3, #1
 800721e:	4652      	mov	r2, sl
 8007220:	4631      	mov	r1, r6
 8007222:	4628      	mov	r0, r5
 8007224:	47b8      	blx	r7
 8007226:	3001      	adds	r0, #1
 8007228:	f43f aef9 	beq.w	800701e <_printf_float+0xb6>
 800722c:	f109 0901 	add.w	r9, r9, #1
 8007230:	e7ee      	b.n	8007210 <_printf_float+0x2a8>
 8007232:	bf00      	nop
 8007234:	7fefffff 	.word	0x7fefffff
 8007238:	0800b290 	.word	0x0800b290
 800723c:	0800b294 	.word	0x0800b294
 8007240:	0800b29c 	.word	0x0800b29c
 8007244:	0800b298 	.word	0x0800b298
 8007248:	0800b2a0 	.word	0x0800b2a0
 800724c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800724e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007250:	429a      	cmp	r2, r3
 8007252:	bfa8      	it	ge
 8007254:	461a      	movge	r2, r3
 8007256:	2a00      	cmp	r2, #0
 8007258:	4691      	mov	r9, r2
 800725a:	dc37      	bgt.n	80072cc <_printf_float+0x364>
 800725c:	f04f 0b00 	mov.w	fp, #0
 8007260:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007264:	f104 021a 	add.w	r2, r4, #26
 8007268:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800726c:	ebaa 0309 	sub.w	r3, sl, r9
 8007270:	455b      	cmp	r3, fp
 8007272:	dc33      	bgt.n	80072dc <_printf_float+0x374>
 8007274:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007278:	429a      	cmp	r2, r3
 800727a:	db3b      	blt.n	80072f4 <_printf_float+0x38c>
 800727c:	6823      	ldr	r3, [r4, #0]
 800727e:	07da      	lsls	r2, r3, #31
 8007280:	d438      	bmi.n	80072f4 <_printf_float+0x38c>
 8007282:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007284:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007286:	eba2 030a 	sub.w	r3, r2, sl
 800728a:	eba2 0901 	sub.w	r9, r2, r1
 800728e:	4599      	cmp	r9, r3
 8007290:	bfa8      	it	ge
 8007292:	4699      	movge	r9, r3
 8007294:	f1b9 0f00 	cmp.w	r9, #0
 8007298:	dc34      	bgt.n	8007304 <_printf_float+0x39c>
 800729a:	f04f 0800 	mov.w	r8, #0
 800729e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80072a2:	f104 0a1a 	add.w	sl, r4, #26
 80072a6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80072aa:	1a9b      	subs	r3, r3, r2
 80072ac:	eba3 0309 	sub.w	r3, r3, r9
 80072b0:	4543      	cmp	r3, r8
 80072b2:	f77f af7a 	ble.w	80071aa <_printf_float+0x242>
 80072b6:	2301      	movs	r3, #1
 80072b8:	4652      	mov	r2, sl
 80072ba:	4631      	mov	r1, r6
 80072bc:	4628      	mov	r0, r5
 80072be:	47b8      	blx	r7
 80072c0:	3001      	adds	r0, #1
 80072c2:	f43f aeac 	beq.w	800701e <_printf_float+0xb6>
 80072c6:	f108 0801 	add.w	r8, r8, #1
 80072ca:	e7ec      	b.n	80072a6 <_printf_float+0x33e>
 80072cc:	4613      	mov	r3, r2
 80072ce:	4631      	mov	r1, r6
 80072d0:	4642      	mov	r2, r8
 80072d2:	4628      	mov	r0, r5
 80072d4:	47b8      	blx	r7
 80072d6:	3001      	adds	r0, #1
 80072d8:	d1c0      	bne.n	800725c <_printf_float+0x2f4>
 80072da:	e6a0      	b.n	800701e <_printf_float+0xb6>
 80072dc:	2301      	movs	r3, #1
 80072de:	4631      	mov	r1, r6
 80072e0:	4628      	mov	r0, r5
 80072e2:	920b      	str	r2, [sp, #44]	; 0x2c
 80072e4:	47b8      	blx	r7
 80072e6:	3001      	adds	r0, #1
 80072e8:	f43f ae99 	beq.w	800701e <_printf_float+0xb6>
 80072ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80072ee:	f10b 0b01 	add.w	fp, fp, #1
 80072f2:	e7b9      	b.n	8007268 <_printf_float+0x300>
 80072f4:	4631      	mov	r1, r6
 80072f6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072fa:	4628      	mov	r0, r5
 80072fc:	47b8      	blx	r7
 80072fe:	3001      	adds	r0, #1
 8007300:	d1bf      	bne.n	8007282 <_printf_float+0x31a>
 8007302:	e68c      	b.n	800701e <_printf_float+0xb6>
 8007304:	464b      	mov	r3, r9
 8007306:	4631      	mov	r1, r6
 8007308:	4628      	mov	r0, r5
 800730a:	eb08 020a 	add.w	r2, r8, sl
 800730e:	47b8      	blx	r7
 8007310:	3001      	adds	r0, #1
 8007312:	d1c2      	bne.n	800729a <_printf_float+0x332>
 8007314:	e683      	b.n	800701e <_printf_float+0xb6>
 8007316:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007318:	2a01      	cmp	r2, #1
 800731a:	dc01      	bgt.n	8007320 <_printf_float+0x3b8>
 800731c:	07db      	lsls	r3, r3, #31
 800731e:	d537      	bpl.n	8007390 <_printf_float+0x428>
 8007320:	2301      	movs	r3, #1
 8007322:	4642      	mov	r2, r8
 8007324:	4631      	mov	r1, r6
 8007326:	4628      	mov	r0, r5
 8007328:	47b8      	blx	r7
 800732a:	3001      	adds	r0, #1
 800732c:	f43f ae77 	beq.w	800701e <_printf_float+0xb6>
 8007330:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007334:	4631      	mov	r1, r6
 8007336:	4628      	mov	r0, r5
 8007338:	47b8      	blx	r7
 800733a:	3001      	adds	r0, #1
 800733c:	f43f ae6f 	beq.w	800701e <_printf_float+0xb6>
 8007340:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007344:	2200      	movs	r2, #0
 8007346:	2300      	movs	r3, #0
 8007348:	f7f9 fb2e 	bl	80009a8 <__aeabi_dcmpeq>
 800734c:	b9d8      	cbnz	r0, 8007386 <_printf_float+0x41e>
 800734e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007350:	f108 0201 	add.w	r2, r8, #1
 8007354:	3b01      	subs	r3, #1
 8007356:	4631      	mov	r1, r6
 8007358:	4628      	mov	r0, r5
 800735a:	47b8      	blx	r7
 800735c:	3001      	adds	r0, #1
 800735e:	d10e      	bne.n	800737e <_printf_float+0x416>
 8007360:	e65d      	b.n	800701e <_printf_float+0xb6>
 8007362:	2301      	movs	r3, #1
 8007364:	464a      	mov	r2, r9
 8007366:	4631      	mov	r1, r6
 8007368:	4628      	mov	r0, r5
 800736a:	47b8      	blx	r7
 800736c:	3001      	adds	r0, #1
 800736e:	f43f ae56 	beq.w	800701e <_printf_float+0xb6>
 8007372:	f108 0801 	add.w	r8, r8, #1
 8007376:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007378:	3b01      	subs	r3, #1
 800737a:	4543      	cmp	r3, r8
 800737c:	dcf1      	bgt.n	8007362 <_printf_float+0x3fa>
 800737e:	4653      	mov	r3, sl
 8007380:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007384:	e6e0      	b.n	8007148 <_printf_float+0x1e0>
 8007386:	f04f 0800 	mov.w	r8, #0
 800738a:	f104 091a 	add.w	r9, r4, #26
 800738e:	e7f2      	b.n	8007376 <_printf_float+0x40e>
 8007390:	2301      	movs	r3, #1
 8007392:	4642      	mov	r2, r8
 8007394:	e7df      	b.n	8007356 <_printf_float+0x3ee>
 8007396:	2301      	movs	r3, #1
 8007398:	464a      	mov	r2, r9
 800739a:	4631      	mov	r1, r6
 800739c:	4628      	mov	r0, r5
 800739e:	47b8      	blx	r7
 80073a0:	3001      	adds	r0, #1
 80073a2:	f43f ae3c 	beq.w	800701e <_printf_float+0xb6>
 80073a6:	f108 0801 	add.w	r8, r8, #1
 80073aa:	68e3      	ldr	r3, [r4, #12]
 80073ac:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80073ae:	1a5b      	subs	r3, r3, r1
 80073b0:	4543      	cmp	r3, r8
 80073b2:	dcf0      	bgt.n	8007396 <_printf_float+0x42e>
 80073b4:	e6fd      	b.n	80071b2 <_printf_float+0x24a>
 80073b6:	f04f 0800 	mov.w	r8, #0
 80073ba:	f104 0919 	add.w	r9, r4, #25
 80073be:	e7f4      	b.n	80073aa <_printf_float+0x442>

080073c0 <_printf_common>:
 80073c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073c4:	4616      	mov	r6, r2
 80073c6:	4699      	mov	r9, r3
 80073c8:	688a      	ldr	r2, [r1, #8]
 80073ca:	690b      	ldr	r3, [r1, #16]
 80073cc:	4607      	mov	r7, r0
 80073ce:	4293      	cmp	r3, r2
 80073d0:	bfb8      	it	lt
 80073d2:	4613      	movlt	r3, r2
 80073d4:	6033      	str	r3, [r6, #0]
 80073d6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80073da:	460c      	mov	r4, r1
 80073dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80073e0:	b10a      	cbz	r2, 80073e6 <_printf_common+0x26>
 80073e2:	3301      	adds	r3, #1
 80073e4:	6033      	str	r3, [r6, #0]
 80073e6:	6823      	ldr	r3, [r4, #0]
 80073e8:	0699      	lsls	r1, r3, #26
 80073ea:	bf42      	ittt	mi
 80073ec:	6833      	ldrmi	r3, [r6, #0]
 80073ee:	3302      	addmi	r3, #2
 80073f0:	6033      	strmi	r3, [r6, #0]
 80073f2:	6825      	ldr	r5, [r4, #0]
 80073f4:	f015 0506 	ands.w	r5, r5, #6
 80073f8:	d106      	bne.n	8007408 <_printf_common+0x48>
 80073fa:	f104 0a19 	add.w	sl, r4, #25
 80073fe:	68e3      	ldr	r3, [r4, #12]
 8007400:	6832      	ldr	r2, [r6, #0]
 8007402:	1a9b      	subs	r3, r3, r2
 8007404:	42ab      	cmp	r3, r5
 8007406:	dc28      	bgt.n	800745a <_printf_common+0x9a>
 8007408:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800740c:	1e13      	subs	r3, r2, #0
 800740e:	6822      	ldr	r2, [r4, #0]
 8007410:	bf18      	it	ne
 8007412:	2301      	movne	r3, #1
 8007414:	0692      	lsls	r2, r2, #26
 8007416:	d42d      	bmi.n	8007474 <_printf_common+0xb4>
 8007418:	4649      	mov	r1, r9
 800741a:	4638      	mov	r0, r7
 800741c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007420:	47c0      	blx	r8
 8007422:	3001      	adds	r0, #1
 8007424:	d020      	beq.n	8007468 <_printf_common+0xa8>
 8007426:	6823      	ldr	r3, [r4, #0]
 8007428:	68e5      	ldr	r5, [r4, #12]
 800742a:	f003 0306 	and.w	r3, r3, #6
 800742e:	2b04      	cmp	r3, #4
 8007430:	bf18      	it	ne
 8007432:	2500      	movne	r5, #0
 8007434:	6832      	ldr	r2, [r6, #0]
 8007436:	f04f 0600 	mov.w	r6, #0
 800743a:	68a3      	ldr	r3, [r4, #8]
 800743c:	bf08      	it	eq
 800743e:	1aad      	subeq	r5, r5, r2
 8007440:	6922      	ldr	r2, [r4, #16]
 8007442:	bf08      	it	eq
 8007444:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007448:	4293      	cmp	r3, r2
 800744a:	bfc4      	itt	gt
 800744c:	1a9b      	subgt	r3, r3, r2
 800744e:	18ed      	addgt	r5, r5, r3
 8007450:	341a      	adds	r4, #26
 8007452:	42b5      	cmp	r5, r6
 8007454:	d11a      	bne.n	800748c <_printf_common+0xcc>
 8007456:	2000      	movs	r0, #0
 8007458:	e008      	b.n	800746c <_printf_common+0xac>
 800745a:	2301      	movs	r3, #1
 800745c:	4652      	mov	r2, sl
 800745e:	4649      	mov	r1, r9
 8007460:	4638      	mov	r0, r7
 8007462:	47c0      	blx	r8
 8007464:	3001      	adds	r0, #1
 8007466:	d103      	bne.n	8007470 <_printf_common+0xb0>
 8007468:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800746c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007470:	3501      	adds	r5, #1
 8007472:	e7c4      	b.n	80073fe <_printf_common+0x3e>
 8007474:	2030      	movs	r0, #48	; 0x30
 8007476:	18e1      	adds	r1, r4, r3
 8007478:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800747c:	1c5a      	adds	r2, r3, #1
 800747e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007482:	4422      	add	r2, r4
 8007484:	3302      	adds	r3, #2
 8007486:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800748a:	e7c5      	b.n	8007418 <_printf_common+0x58>
 800748c:	2301      	movs	r3, #1
 800748e:	4622      	mov	r2, r4
 8007490:	4649      	mov	r1, r9
 8007492:	4638      	mov	r0, r7
 8007494:	47c0      	blx	r8
 8007496:	3001      	adds	r0, #1
 8007498:	d0e6      	beq.n	8007468 <_printf_common+0xa8>
 800749a:	3601      	adds	r6, #1
 800749c:	e7d9      	b.n	8007452 <_printf_common+0x92>
	...

080074a0 <_printf_i>:
 80074a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074a4:	460c      	mov	r4, r1
 80074a6:	7e27      	ldrb	r7, [r4, #24]
 80074a8:	4691      	mov	r9, r2
 80074aa:	2f78      	cmp	r7, #120	; 0x78
 80074ac:	4680      	mov	r8, r0
 80074ae:	469a      	mov	sl, r3
 80074b0:	990c      	ldr	r1, [sp, #48]	; 0x30
 80074b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80074b6:	d807      	bhi.n	80074c8 <_printf_i+0x28>
 80074b8:	2f62      	cmp	r7, #98	; 0x62
 80074ba:	d80a      	bhi.n	80074d2 <_printf_i+0x32>
 80074bc:	2f00      	cmp	r7, #0
 80074be:	f000 80d9 	beq.w	8007674 <_printf_i+0x1d4>
 80074c2:	2f58      	cmp	r7, #88	; 0x58
 80074c4:	f000 80a4 	beq.w	8007610 <_printf_i+0x170>
 80074c8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80074cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80074d0:	e03a      	b.n	8007548 <_printf_i+0xa8>
 80074d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80074d6:	2b15      	cmp	r3, #21
 80074d8:	d8f6      	bhi.n	80074c8 <_printf_i+0x28>
 80074da:	a001      	add	r0, pc, #4	; (adr r0, 80074e0 <_printf_i+0x40>)
 80074dc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80074e0:	08007539 	.word	0x08007539
 80074e4:	0800754d 	.word	0x0800754d
 80074e8:	080074c9 	.word	0x080074c9
 80074ec:	080074c9 	.word	0x080074c9
 80074f0:	080074c9 	.word	0x080074c9
 80074f4:	080074c9 	.word	0x080074c9
 80074f8:	0800754d 	.word	0x0800754d
 80074fc:	080074c9 	.word	0x080074c9
 8007500:	080074c9 	.word	0x080074c9
 8007504:	080074c9 	.word	0x080074c9
 8007508:	080074c9 	.word	0x080074c9
 800750c:	0800765b 	.word	0x0800765b
 8007510:	0800757d 	.word	0x0800757d
 8007514:	0800763d 	.word	0x0800763d
 8007518:	080074c9 	.word	0x080074c9
 800751c:	080074c9 	.word	0x080074c9
 8007520:	0800767d 	.word	0x0800767d
 8007524:	080074c9 	.word	0x080074c9
 8007528:	0800757d 	.word	0x0800757d
 800752c:	080074c9 	.word	0x080074c9
 8007530:	080074c9 	.word	0x080074c9
 8007534:	08007645 	.word	0x08007645
 8007538:	680b      	ldr	r3, [r1, #0]
 800753a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800753e:	1d1a      	adds	r2, r3, #4
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	600a      	str	r2, [r1, #0]
 8007544:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007548:	2301      	movs	r3, #1
 800754a:	e0a4      	b.n	8007696 <_printf_i+0x1f6>
 800754c:	6825      	ldr	r5, [r4, #0]
 800754e:	6808      	ldr	r0, [r1, #0]
 8007550:	062e      	lsls	r6, r5, #24
 8007552:	f100 0304 	add.w	r3, r0, #4
 8007556:	d50a      	bpl.n	800756e <_printf_i+0xce>
 8007558:	6805      	ldr	r5, [r0, #0]
 800755a:	600b      	str	r3, [r1, #0]
 800755c:	2d00      	cmp	r5, #0
 800755e:	da03      	bge.n	8007568 <_printf_i+0xc8>
 8007560:	232d      	movs	r3, #45	; 0x2d
 8007562:	426d      	negs	r5, r5
 8007564:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007568:	230a      	movs	r3, #10
 800756a:	485e      	ldr	r0, [pc, #376]	; (80076e4 <_printf_i+0x244>)
 800756c:	e019      	b.n	80075a2 <_printf_i+0x102>
 800756e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007572:	6805      	ldr	r5, [r0, #0]
 8007574:	600b      	str	r3, [r1, #0]
 8007576:	bf18      	it	ne
 8007578:	b22d      	sxthne	r5, r5
 800757a:	e7ef      	b.n	800755c <_printf_i+0xbc>
 800757c:	680b      	ldr	r3, [r1, #0]
 800757e:	6825      	ldr	r5, [r4, #0]
 8007580:	1d18      	adds	r0, r3, #4
 8007582:	6008      	str	r0, [r1, #0]
 8007584:	0628      	lsls	r0, r5, #24
 8007586:	d501      	bpl.n	800758c <_printf_i+0xec>
 8007588:	681d      	ldr	r5, [r3, #0]
 800758a:	e002      	b.n	8007592 <_printf_i+0xf2>
 800758c:	0669      	lsls	r1, r5, #25
 800758e:	d5fb      	bpl.n	8007588 <_printf_i+0xe8>
 8007590:	881d      	ldrh	r5, [r3, #0]
 8007592:	2f6f      	cmp	r7, #111	; 0x6f
 8007594:	bf0c      	ite	eq
 8007596:	2308      	moveq	r3, #8
 8007598:	230a      	movne	r3, #10
 800759a:	4852      	ldr	r0, [pc, #328]	; (80076e4 <_printf_i+0x244>)
 800759c:	2100      	movs	r1, #0
 800759e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80075a2:	6866      	ldr	r6, [r4, #4]
 80075a4:	2e00      	cmp	r6, #0
 80075a6:	bfa8      	it	ge
 80075a8:	6821      	ldrge	r1, [r4, #0]
 80075aa:	60a6      	str	r6, [r4, #8]
 80075ac:	bfa4      	itt	ge
 80075ae:	f021 0104 	bicge.w	r1, r1, #4
 80075b2:	6021      	strge	r1, [r4, #0]
 80075b4:	b90d      	cbnz	r5, 80075ba <_printf_i+0x11a>
 80075b6:	2e00      	cmp	r6, #0
 80075b8:	d04d      	beq.n	8007656 <_printf_i+0x1b6>
 80075ba:	4616      	mov	r6, r2
 80075bc:	fbb5 f1f3 	udiv	r1, r5, r3
 80075c0:	fb03 5711 	mls	r7, r3, r1, r5
 80075c4:	5dc7      	ldrb	r7, [r0, r7]
 80075c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80075ca:	462f      	mov	r7, r5
 80075cc:	42bb      	cmp	r3, r7
 80075ce:	460d      	mov	r5, r1
 80075d0:	d9f4      	bls.n	80075bc <_printf_i+0x11c>
 80075d2:	2b08      	cmp	r3, #8
 80075d4:	d10b      	bne.n	80075ee <_printf_i+0x14e>
 80075d6:	6823      	ldr	r3, [r4, #0]
 80075d8:	07df      	lsls	r7, r3, #31
 80075da:	d508      	bpl.n	80075ee <_printf_i+0x14e>
 80075dc:	6923      	ldr	r3, [r4, #16]
 80075de:	6861      	ldr	r1, [r4, #4]
 80075e0:	4299      	cmp	r1, r3
 80075e2:	bfde      	ittt	le
 80075e4:	2330      	movle	r3, #48	; 0x30
 80075e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80075ea:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80075ee:	1b92      	subs	r2, r2, r6
 80075f0:	6122      	str	r2, [r4, #16]
 80075f2:	464b      	mov	r3, r9
 80075f4:	4621      	mov	r1, r4
 80075f6:	4640      	mov	r0, r8
 80075f8:	f8cd a000 	str.w	sl, [sp]
 80075fc:	aa03      	add	r2, sp, #12
 80075fe:	f7ff fedf 	bl	80073c0 <_printf_common>
 8007602:	3001      	adds	r0, #1
 8007604:	d14c      	bne.n	80076a0 <_printf_i+0x200>
 8007606:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800760a:	b004      	add	sp, #16
 800760c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007610:	4834      	ldr	r0, [pc, #208]	; (80076e4 <_printf_i+0x244>)
 8007612:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007616:	680e      	ldr	r6, [r1, #0]
 8007618:	6823      	ldr	r3, [r4, #0]
 800761a:	f856 5b04 	ldr.w	r5, [r6], #4
 800761e:	061f      	lsls	r7, r3, #24
 8007620:	600e      	str	r6, [r1, #0]
 8007622:	d514      	bpl.n	800764e <_printf_i+0x1ae>
 8007624:	07d9      	lsls	r1, r3, #31
 8007626:	bf44      	itt	mi
 8007628:	f043 0320 	orrmi.w	r3, r3, #32
 800762c:	6023      	strmi	r3, [r4, #0]
 800762e:	b91d      	cbnz	r5, 8007638 <_printf_i+0x198>
 8007630:	6823      	ldr	r3, [r4, #0]
 8007632:	f023 0320 	bic.w	r3, r3, #32
 8007636:	6023      	str	r3, [r4, #0]
 8007638:	2310      	movs	r3, #16
 800763a:	e7af      	b.n	800759c <_printf_i+0xfc>
 800763c:	6823      	ldr	r3, [r4, #0]
 800763e:	f043 0320 	orr.w	r3, r3, #32
 8007642:	6023      	str	r3, [r4, #0]
 8007644:	2378      	movs	r3, #120	; 0x78
 8007646:	4828      	ldr	r0, [pc, #160]	; (80076e8 <_printf_i+0x248>)
 8007648:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800764c:	e7e3      	b.n	8007616 <_printf_i+0x176>
 800764e:	065e      	lsls	r6, r3, #25
 8007650:	bf48      	it	mi
 8007652:	b2ad      	uxthmi	r5, r5
 8007654:	e7e6      	b.n	8007624 <_printf_i+0x184>
 8007656:	4616      	mov	r6, r2
 8007658:	e7bb      	b.n	80075d2 <_printf_i+0x132>
 800765a:	680b      	ldr	r3, [r1, #0]
 800765c:	6826      	ldr	r6, [r4, #0]
 800765e:	1d1d      	adds	r5, r3, #4
 8007660:	6960      	ldr	r0, [r4, #20]
 8007662:	600d      	str	r5, [r1, #0]
 8007664:	0635      	lsls	r5, r6, #24
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	d501      	bpl.n	800766e <_printf_i+0x1ce>
 800766a:	6018      	str	r0, [r3, #0]
 800766c:	e002      	b.n	8007674 <_printf_i+0x1d4>
 800766e:	0671      	lsls	r1, r6, #25
 8007670:	d5fb      	bpl.n	800766a <_printf_i+0x1ca>
 8007672:	8018      	strh	r0, [r3, #0]
 8007674:	2300      	movs	r3, #0
 8007676:	4616      	mov	r6, r2
 8007678:	6123      	str	r3, [r4, #16]
 800767a:	e7ba      	b.n	80075f2 <_printf_i+0x152>
 800767c:	680b      	ldr	r3, [r1, #0]
 800767e:	1d1a      	adds	r2, r3, #4
 8007680:	600a      	str	r2, [r1, #0]
 8007682:	681e      	ldr	r6, [r3, #0]
 8007684:	2100      	movs	r1, #0
 8007686:	4630      	mov	r0, r6
 8007688:	6862      	ldr	r2, [r4, #4]
 800768a:	f000 fed7 	bl	800843c <memchr>
 800768e:	b108      	cbz	r0, 8007694 <_printf_i+0x1f4>
 8007690:	1b80      	subs	r0, r0, r6
 8007692:	6060      	str	r0, [r4, #4]
 8007694:	6863      	ldr	r3, [r4, #4]
 8007696:	6123      	str	r3, [r4, #16]
 8007698:	2300      	movs	r3, #0
 800769a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800769e:	e7a8      	b.n	80075f2 <_printf_i+0x152>
 80076a0:	4632      	mov	r2, r6
 80076a2:	4649      	mov	r1, r9
 80076a4:	4640      	mov	r0, r8
 80076a6:	6923      	ldr	r3, [r4, #16]
 80076a8:	47d0      	blx	sl
 80076aa:	3001      	adds	r0, #1
 80076ac:	d0ab      	beq.n	8007606 <_printf_i+0x166>
 80076ae:	6823      	ldr	r3, [r4, #0]
 80076b0:	079b      	lsls	r3, r3, #30
 80076b2:	d413      	bmi.n	80076dc <_printf_i+0x23c>
 80076b4:	68e0      	ldr	r0, [r4, #12]
 80076b6:	9b03      	ldr	r3, [sp, #12]
 80076b8:	4298      	cmp	r0, r3
 80076ba:	bfb8      	it	lt
 80076bc:	4618      	movlt	r0, r3
 80076be:	e7a4      	b.n	800760a <_printf_i+0x16a>
 80076c0:	2301      	movs	r3, #1
 80076c2:	4632      	mov	r2, r6
 80076c4:	4649      	mov	r1, r9
 80076c6:	4640      	mov	r0, r8
 80076c8:	47d0      	blx	sl
 80076ca:	3001      	adds	r0, #1
 80076cc:	d09b      	beq.n	8007606 <_printf_i+0x166>
 80076ce:	3501      	adds	r5, #1
 80076d0:	68e3      	ldr	r3, [r4, #12]
 80076d2:	9903      	ldr	r1, [sp, #12]
 80076d4:	1a5b      	subs	r3, r3, r1
 80076d6:	42ab      	cmp	r3, r5
 80076d8:	dcf2      	bgt.n	80076c0 <_printf_i+0x220>
 80076da:	e7eb      	b.n	80076b4 <_printf_i+0x214>
 80076dc:	2500      	movs	r5, #0
 80076de:	f104 0619 	add.w	r6, r4, #25
 80076e2:	e7f5      	b.n	80076d0 <_printf_i+0x230>
 80076e4:	0800b2a2 	.word	0x0800b2a2
 80076e8:	0800b2b3 	.word	0x0800b2b3

080076ec <siprintf>:
 80076ec:	b40e      	push	{r1, r2, r3}
 80076ee:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80076f2:	b500      	push	{lr}
 80076f4:	b09c      	sub	sp, #112	; 0x70
 80076f6:	ab1d      	add	r3, sp, #116	; 0x74
 80076f8:	9002      	str	r0, [sp, #8]
 80076fa:	9006      	str	r0, [sp, #24]
 80076fc:	9107      	str	r1, [sp, #28]
 80076fe:	9104      	str	r1, [sp, #16]
 8007700:	4808      	ldr	r0, [pc, #32]	; (8007724 <siprintf+0x38>)
 8007702:	4909      	ldr	r1, [pc, #36]	; (8007728 <siprintf+0x3c>)
 8007704:	f853 2b04 	ldr.w	r2, [r3], #4
 8007708:	9105      	str	r1, [sp, #20]
 800770a:	6800      	ldr	r0, [r0, #0]
 800770c:	a902      	add	r1, sp, #8
 800770e:	9301      	str	r3, [sp, #4]
 8007710:	f001 fb42 	bl	8008d98 <_svfiprintf_r>
 8007714:	2200      	movs	r2, #0
 8007716:	9b02      	ldr	r3, [sp, #8]
 8007718:	701a      	strb	r2, [r3, #0]
 800771a:	b01c      	add	sp, #112	; 0x70
 800771c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007720:	b003      	add	sp, #12
 8007722:	4770      	bx	lr
 8007724:	2000000c 	.word	0x2000000c
 8007728:	ffff0208 	.word	0xffff0208

0800772c <quorem>:
 800772c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007730:	6903      	ldr	r3, [r0, #16]
 8007732:	690c      	ldr	r4, [r1, #16]
 8007734:	4607      	mov	r7, r0
 8007736:	42a3      	cmp	r3, r4
 8007738:	f2c0 8083 	blt.w	8007842 <quorem+0x116>
 800773c:	3c01      	subs	r4, #1
 800773e:	f100 0514 	add.w	r5, r0, #20
 8007742:	f101 0814 	add.w	r8, r1, #20
 8007746:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800774a:	9301      	str	r3, [sp, #4]
 800774c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007750:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007754:	3301      	adds	r3, #1
 8007756:	429a      	cmp	r2, r3
 8007758:	fbb2 f6f3 	udiv	r6, r2, r3
 800775c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007760:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007764:	d332      	bcc.n	80077cc <quorem+0xa0>
 8007766:	f04f 0e00 	mov.w	lr, #0
 800776a:	4640      	mov	r0, r8
 800776c:	46ac      	mov	ip, r5
 800776e:	46f2      	mov	sl, lr
 8007770:	f850 2b04 	ldr.w	r2, [r0], #4
 8007774:	b293      	uxth	r3, r2
 8007776:	fb06 e303 	mla	r3, r6, r3, lr
 800777a:	0c12      	lsrs	r2, r2, #16
 800777c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007780:	fb06 e202 	mla	r2, r6, r2, lr
 8007784:	b29b      	uxth	r3, r3
 8007786:	ebaa 0303 	sub.w	r3, sl, r3
 800778a:	f8dc a000 	ldr.w	sl, [ip]
 800778e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007792:	fa1f fa8a 	uxth.w	sl, sl
 8007796:	4453      	add	r3, sl
 8007798:	fa1f fa82 	uxth.w	sl, r2
 800779c:	f8dc 2000 	ldr.w	r2, [ip]
 80077a0:	4581      	cmp	r9, r0
 80077a2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80077a6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80077b0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80077b4:	f84c 3b04 	str.w	r3, [ip], #4
 80077b8:	d2da      	bcs.n	8007770 <quorem+0x44>
 80077ba:	f855 300b 	ldr.w	r3, [r5, fp]
 80077be:	b92b      	cbnz	r3, 80077cc <quorem+0xa0>
 80077c0:	9b01      	ldr	r3, [sp, #4]
 80077c2:	3b04      	subs	r3, #4
 80077c4:	429d      	cmp	r5, r3
 80077c6:	461a      	mov	r2, r3
 80077c8:	d32f      	bcc.n	800782a <quorem+0xfe>
 80077ca:	613c      	str	r4, [r7, #16]
 80077cc:	4638      	mov	r0, r7
 80077ce:	f001 f8cb 	bl	8008968 <__mcmp>
 80077d2:	2800      	cmp	r0, #0
 80077d4:	db25      	blt.n	8007822 <quorem+0xf6>
 80077d6:	4628      	mov	r0, r5
 80077d8:	f04f 0c00 	mov.w	ip, #0
 80077dc:	3601      	adds	r6, #1
 80077de:	f858 1b04 	ldr.w	r1, [r8], #4
 80077e2:	f8d0 e000 	ldr.w	lr, [r0]
 80077e6:	b28b      	uxth	r3, r1
 80077e8:	ebac 0303 	sub.w	r3, ip, r3
 80077ec:	fa1f f28e 	uxth.w	r2, lr
 80077f0:	4413      	add	r3, r2
 80077f2:	0c0a      	lsrs	r2, r1, #16
 80077f4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80077f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80077fc:	b29b      	uxth	r3, r3
 80077fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007802:	45c1      	cmp	r9, r8
 8007804:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007808:	f840 3b04 	str.w	r3, [r0], #4
 800780c:	d2e7      	bcs.n	80077de <quorem+0xb2>
 800780e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007812:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007816:	b922      	cbnz	r2, 8007822 <quorem+0xf6>
 8007818:	3b04      	subs	r3, #4
 800781a:	429d      	cmp	r5, r3
 800781c:	461a      	mov	r2, r3
 800781e:	d30a      	bcc.n	8007836 <quorem+0x10a>
 8007820:	613c      	str	r4, [r7, #16]
 8007822:	4630      	mov	r0, r6
 8007824:	b003      	add	sp, #12
 8007826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800782a:	6812      	ldr	r2, [r2, #0]
 800782c:	3b04      	subs	r3, #4
 800782e:	2a00      	cmp	r2, #0
 8007830:	d1cb      	bne.n	80077ca <quorem+0x9e>
 8007832:	3c01      	subs	r4, #1
 8007834:	e7c6      	b.n	80077c4 <quorem+0x98>
 8007836:	6812      	ldr	r2, [r2, #0]
 8007838:	3b04      	subs	r3, #4
 800783a:	2a00      	cmp	r2, #0
 800783c:	d1f0      	bne.n	8007820 <quorem+0xf4>
 800783e:	3c01      	subs	r4, #1
 8007840:	e7eb      	b.n	800781a <quorem+0xee>
 8007842:	2000      	movs	r0, #0
 8007844:	e7ee      	b.n	8007824 <quorem+0xf8>
	...

08007848 <_dtoa_r>:
 8007848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800784c:	4616      	mov	r6, r2
 800784e:	461f      	mov	r7, r3
 8007850:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007852:	b099      	sub	sp, #100	; 0x64
 8007854:	4605      	mov	r5, r0
 8007856:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800785a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800785e:	b974      	cbnz	r4, 800787e <_dtoa_r+0x36>
 8007860:	2010      	movs	r0, #16
 8007862:	f000 fde3 	bl	800842c <malloc>
 8007866:	4602      	mov	r2, r0
 8007868:	6268      	str	r0, [r5, #36]	; 0x24
 800786a:	b920      	cbnz	r0, 8007876 <_dtoa_r+0x2e>
 800786c:	21ea      	movs	r1, #234	; 0xea
 800786e:	4bae      	ldr	r3, [pc, #696]	; (8007b28 <_dtoa_r+0x2e0>)
 8007870:	48ae      	ldr	r0, [pc, #696]	; (8007b2c <_dtoa_r+0x2e4>)
 8007872:	f001 fba1 	bl	8008fb8 <__assert_func>
 8007876:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800787a:	6004      	str	r4, [r0, #0]
 800787c:	60c4      	str	r4, [r0, #12]
 800787e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007880:	6819      	ldr	r1, [r3, #0]
 8007882:	b151      	cbz	r1, 800789a <_dtoa_r+0x52>
 8007884:	685a      	ldr	r2, [r3, #4]
 8007886:	2301      	movs	r3, #1
 8007888:	4093      	lsls	r3, r2
 800788a:	604a      	str	r2, [r1, #4]
 800788c:	608b      	str	r3, [r1, #8]
 800788e:	4628      	mov	r0, r5
 8007890:	f000 fe30 	bl	80084f4 <_Bfree>
 8007894:	2200      	movs	r2, #0
 8007896:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007898:	601a      	str	r2, [r3, #0]
 800789a:	1e3b      	subs	r3, r7, #0
 800789c:	bfaf      	iteee	ge
 800789e:	2300      	movge	r3, #0
 80078a0:	2201      	movlt	r2, #1
 80078a2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80078a6:	9305      	strlt	r3, [sp, #20]
 80078a8:	bfa8      	it	ge
 80078aa:	f8c8 3000 	strge.w	r3, [r8]
 80078ae:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80078b2:	4b9f      	ldr	r3, [pc, #636]	; (8007b30 <_dtoa_r+0x2e8>)
 80078b4:	bfb8      	it	lt
 80078b6:	f8c8 2000 	strlt.w	r2, [r8]
 80078ba:	ea33 0309 	bics.w	r3, r3, r9
 80078be:	d119      	bne.n	80078f4 <_dtoa_r+0xac>
 80078c0:	f242 730f 	movw	r3, #9999	; 0x270f
 80078c4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80078c6:	6013      	str	r3, [r2, #0]
 80078c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80078cc:	4333      	orrs	r3, r6
 80078ce:	f000 8580 	beq.w	80083d2 <_dtoa_r+0xb8a>
 80078d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80078d4:	b953      	cbnz	r3, 80078ec <_dtoa_r+0xa4>
 80078d6:	4b97      	ldr	r3, [pc, #604]	; (8007b34 <_dtoa_r+0x2ec>)
 80078d8:	e022      	b.n	8007920 <_dtoa_r+0xd8>
 80078da:	4b97      	ldr	r3, [pc, #604]	; (8007b38 <_dtoa_r+0x2f0>)
 80078dc:	9308      	str	r3, [sp, #32]
 80078de:	3308      	adds	r3, #8
 80078e0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80078e2:	6013      	str	r3, [r2, #0]
 80078e4:	9808      	ldr	r0, [sp, #32]
 80078e6:	b019      	add	sp, #100	; 0x64
 80078e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078ec:	4b91      	ldr	r3, [pc, #580]	; (8007b34 <_dtoa_r+0x2ec>)
 80078ee:	9308      	str	r3, [sp, #32]
 80078f0:	3303      	adds	r3, #3
 80078f2:	e7f5      	b.n	80078e0 <_dtoa_r+0x98>
 80078f4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80078f8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80078fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007900:	2200      	movs	r2, #0
 8007902:	2300      	movs	r3, #0
 8007904:	f7f9 f850 	bl	80009a8 <__aeabi_dcmpeq>
 8007908:	4680      	mov	r8, r0
 800790a:	b158      	cbz	r0, 8007924 <_dtoa_r+0xdc>
 800790c:	2301      	movs	r3, #1
 800790e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007910:	6013      	str	r3, [r2, #0]
 8007912:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007914:	2b00      	cmp	r3, #0
 8007916:	f000 8559 	beq.w	80083cc <_dtoa_r+0xb84>
 800791a:	4888      	ldr	r0, [pc, #544]	; (8007b3c <_dtoa_r+0x2f4>)
 800791c:	6018      	str	r0, [r3, #0]
 800791e:	1e43      	subs	r3, r0, #1
 8007920:	9308      	str	r3, [sp, #32]
 8007922:	e7df      	b.n	80078e4 <_dtoa_r+0x9c>
 8007924:	ab16      	add	r3, sp, #88	; 0x58
 8007926:	9301      	str	r3, [sp, #4]
 8007928:	ab17      	add	r3, sp, #92	; 0x5c
 800792a:	9300      	str	r3, [sp, #0]
 800792c:	4628      	mov	r0, r5
 800792e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007932:	f001 f8c5 	bl	8008ac0 <__d2b>
 8007936:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800793a:	4682      	mov	sl, r0
 800793c:	2c00      	cmp	r4, #0
 800793e:	d07e      	beq.n	8007a3e <_dtoa_r+0x1f6>
 8007940:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007944:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007946:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800794a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800794e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8007952:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8007956:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800795a:	2200      	movs	r2, #0
 800795c:	4b78      	ldr	r3, [pc, #480]	; (8007b40 <_dtoa_r+0x2f8>)
 800795e:	f7f8 fc03 	bl	8000168 <__aeabi_dsub>
 8007962:	a36b      	add	r3, pc, #428	; (adr r3, 8007b10 <_dtoa_r+0x2c8>)
 8007964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007968:	f7f8 fdb6 	bl	80004d8 <__aeabi_dmul>
 800796c:	a36a      	add	r3, pc, #424	; (adr r3, 8007b18 <_dtoa_r+0x2d0>)
 800796e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007972:	f7f8 fbfb 	bl	800016c <__adddf3>
 8007976:	4606      	mov	r6, r0
 8007978:	4620      	mov	r0, r4
 800797a:	460f      	mov	r7, r1
 800797c:	f7f8 fd42 	bl	8000404 <__aeabi_i2d>
 8007980:	a367      	add	r3, pc, #412	; (adr r3, 8007b20 <_dtoa_r+0x2d8>)
 8007982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007986:	f7f8 fda7 	bl	80004d8 <__aeabi_dmul>
 800798a:	4602      	mov	r2, r0
 800798c:	460b      	mov	r3, r1
 800798e:	4630      	mov	r0, r6
 8007990:	4639      	mov	r1, r7
 8007992:	f7f8 fbeb 	bl	800016c <__adddf3>
 8007996:	4606      	mov	r6, r0
 8007998:	460f      	mov	r7, r1
 800799a:	f7f9 f84d 	bl	8000a38 <__aeabi_d2iz>
 800799e:	2200      	movs	r2, #0
 80079a0:	4681      	mov	r9, r0
 80079a2:	2300      	movs	r3, #0
 80079a4:	4630      	mov	r0, r6
 80079a6:	4639      	mov	r1, r7
 80079a8:	f7f9 f808 	bl	80009bc <__aeabi_dcmplt>
 80079ac:	b148      	cbz	r0, 80079c2 <_dtoa_r+0x17a>
 80079ae:	4648      	mov	r0, r9
 80079b0:	f7f8 fd28 	bl	8000404 <__aeabi_i2d>
 80079b4:	4632      	mov	r2, r6
 80079b6:	463b      	mov	r3, r7
 80079b8:	f7f8 fff6 	bl	80009a8 <__aeabi_dcmpeq>
 80079bc:	b908      	cbnz	r0, 80079c2 <_dtoa_r+0x17a>
 80079be:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80079c2:	f1b9 0f16 	cmp.w	r9, #22
 80079c6:	d857      	bhi.n	8007a78 <_dtoa_r+0x230>
 80079c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80079cc:	4b5d      	ldr	r3, [pc, #372]	; (8007b44 <_dtoa_r+0x2fc>)
 80079ce:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80079d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079d6:	f7f8 fff1 	bl	80009bc <__aeabi_dcmplt>
 80079da:	2800      	cmp	r0, #0
 80079dc:	d04e      	beq.n	8007a7c <_dtoa_r+0x234>
 80079de:	2300      	movs	r3, #0
 80079e0:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80079e4:	930f      	str	r3, [sp, #60]	; 0x3c
 80079e6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80079e8:	1b1c      	subs	r4, r3, r4
 80079ea:	1e63      	subs	r3, r4, #1
 80079ec:	9309      	str	r3, [sp, #36]	; 0x24
 80079ee:	bf49      	itett	mi
 80079f0:	f1c4 0301 	rsbmi	r3, r4, #1
 80079f4:	2300      	movpl	r3, #0
 80079f6:	9306      	strmi	r3, [sp, #24]
 80079f8:	2300      	movmi	r3, #0
 80079fa:	bf54      	ite	pl
 80079fc:	9306      	strpl	r3, [sp, #24]
 80079fe:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007a00:	f1b9 0f00 	cmp.w	r9, #0
 8007a04:	db3c      	blt.n	8007a80 <_dtoa_r+0x238>
 8007a06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a08:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007a0c:	444b      	add	r3, r9
 8007a0e:	9309      	str	r3, [sp, #36]	; 0x24
 8007a10:	2300      	movs	r3, #0
 8007a12:	930a      	str	r3, [sp, #40]	; 0x28
 8007a14:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007a16:	2b09      	cmp	r3, #9
 8007a18:	d86c      	bhi.n	8007af4 <_dtoa_r+0x2ac>
 8007a1a:	2b05      	cmp	r3, #5
 8007a1c:	bfc4      	itt	gt
 8007a1e:	3b04      	subgt	r3, #4
 8007a20:	9322      	strgt	r3, [sp, #136]	; 0x88
 8007a22:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007a24:	bfc8      	it	gt
 8007a26:	2400      	movgt	r4, #0
 8007a28:	f1a3 0302 	sub.w	r3, r3, #2
 8007a2c:	bfd8      	it	le
 8007a2e:	2401      	movle	r4, #1
 8007a30:	2b03      	cmp	r3, #3
 8007a32:	f200 808b 	bhi.w	8007b4c <_dtoa_r+0x304>
 8007a36:	e8df f003 	tbb	[pc, r3]
 8007a3a:	4f2d      	.short	0x4f2d
 8007a3c:	5b4d      	.short	0x5b4d
 8007a3e:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8007a42:	441c      	add	r4, r3
 8007a44:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8007a48:	2b20      	cmp	r3, #32
 8007a4a:	bfc3      	ittte	gt
 8007a4c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007a50:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8007a54:	fa09 f303 	lslgt.w	r3, r9, r3
 8007a58:	f1c3 0320 	rsble	r3, r3, #32
 8007a5c:	bfc6      	itte	gt
 8007a5e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007a62:	4318      	orrgt	r0, r3
 8007a64:	fa06 f003 	lslle.w	r0, r6, r3
 8007a68:	f7f8 fcbc 	bl	80003e4 <__aeabi_ui2d>
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007a72:	3c01      	subs	r4, #1
 8007a74:	9313      	str	r3, [sp, #76]	; 0x4c
 8007a76:	e770      	b.n	800795a <_dtoa_r+0x112>
 8007a78:	2301      	movs	r3, #1
 8007a7a:	e7b3      	b.n	80079e4 <_dtoa_r+0x19c>
 8007a7c:	900f      	str	r0, [sp, #60]	; 0x3c
 8007a7e:	e7b2      	b.n	80079e6 <_dtoa_r+0x19e>
 8007a80:	9b06      	ldr	r3, [sp, #24]
 8007a82:	eba3 0309 	sub.w	r3, r3, r9
 8007a86:	9306      	str	r3, [sp, #24]
 8007a88:	f1c9 0300 	rsb	r3, r9, #0
 8007a8c:	930a      	str	r3, [sp, #40]	; 0x28
 8007a8e:	2300      	movs	r3, #0
 8007a90:	930e      	str	r3, [sp, #56]	; 0x38
 8007a92:	e7bf      	b.n	8007a14 <_dtoa_r+0x1cc>
 8007a94:	2300      	movs	r3, #0
 8007a96:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a98:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	dc59      	bgt.n	8007b52 <_dtoa_r+0x30a>
 8007a9e:	f04f 0b01 	mov.w	fp, #1
 8007aa2:	465b      	mov	r3, fp
 8007aa4:	f8cd b008 	str.w	fp, [sp, #8]
 8007aa8:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8007aac:	2200      	movs	r2, #0
 8007aae:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8007ab0:	6042      	str	r2, [r0, #4]
 8007ab2:	2204      	movs	r2, #4
 8007ab4:	f102 0614 	add.w	r6, r2, #20
 8007ab8:	429e      	cmp	r6, r3
 8007aba:	6841      	ldr	r1, [r0, #4]
 8007abc:	d94f      	bls.n	8007b5e <_dtoa_r+0x316>
 8007abe:	4628      	mov	r0, r5
 8007ac0:	f000 fcd8 	bl	8008474 <_Balloc>
 8007ac4:	9008      	str	r0, [sp, #32]
 8007ac6:	2800      	cmp	r0, #0
 8007ac8:	d14d      	bne.n	8007b66 <_dtoa_r+0x31e>
 8007aca:	4602      	mov	r2, r0
 8007acc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007ad0:	4b1d      	ldr	r3, [pc, #116]	; (8007b48 <_dtoa_r+0x300>)
 8007ad2:	e6cd      	b.n	8007870 <_dtoa_r+0x28>
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	e7de      	b.n	8007a96 <_dtoa_r+0x24e>
 8007ad8:	2300      	movs	r3, #0
 8007ada:	930b      	str	r3, [sp, #44]	; 0x2c
 8007adc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007ade:	eb09 0b03 	add.w	fp, r9, r3
 8007ae2:	f10b 0301 	add.w	r3, fp, #1
 8007ae6:	2b01      	cmp	r3, #1
 8007ae8:	9302      	str	r3, [sp, #8]
 8007aea:	bfb8      	it	lt
 8007aec:	2301      	movlt	r3, #1
 8007aee:	e7dd      	b.n	8007aac <_dtoa_r+0x264>
 8007af0:	2301      	movs	r3, #1
 8007af2:	e7f2      	b.n	8007ada <_dtoa_r+0x292>
 8007af4:	2401      	movs	r4, #1
 8007af6:	2300      	movs	r3, #0
 8007af8:	940b      	str	r4, [sp, #44]	; 0x2c
 8007afa:	9322      	str	r3, [sp, #136]	; 0x88
 8007afc:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8007b00:	2200      	movs	r2, #0
 8007b02:	2312      	movs	r3, #18
 8007b04:	f8cd b008 	str.w	fp, [sp, #8]
 8007b08:	9223      	str	r2, [sp, #140]	; 0x8c
 8007b0a:	e7cf      	b.n	8007aac <_dtoa_r+0x264>
 8007b0c:	f3af 8000 	nop.w
 8007b10:	636f4361 	.word	0x636f4361
 8007b14:	3fd287a7 	.word	0x3fd287a7
 8007b18:	8b60c8b3 	.word	0x8b60c8b3
 8007b1c:	3fc68a28 	.word	0x3fc68a28
 8007b20:	509f79fb 	.word	0x509f79fb
 8007b24:	3fd34413 	.word	0x3fd34413
 8007b28:	0800b2d1 	.word	0x0800b2d1
 8007b2c:	0800b2e8 	.word	0x0800b2e8
 8007b30:	7ff00000 	.word	0x7ff00000
 8007b34:	0800b2cd 	.word	0x0800b2cd
 8007b38:	0800b2c4 	.word	0x0800b2c4
 8007b3c:	0800b2a1 	.word	0x0800b2a1
 8007b40:	3ff80000 	.word	0x3ff80000
 8007b44:	0800b3e0 	.word	0x0800b3e0
 8007b48:	0800b347 	.word	0x0800b347
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b50:	e7d4      	b.n	8007afc <_dtoa_r+0x2b4>
 8007b52:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8007b56:	465b      	mov	r3, fp
 8007b58:	f8cd b008 	str.w	fp, [sp, #8]
 8007b5c:	e7a6      	b.n	8007aac <_dtoa_r+0x264>
 8007b5e:	3101      	adds	r1, #1
 8007b60:	6041      	str	r1, [r0, #4]
 8007b62:	0052      	lsls	r2, r2, #1
 8007b64:	e7a6      	b.n	8007ab4 <_dtoa_r+0x26c>
 8007b66:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007b68:	9a08      	ldr	r2, [sp, #32]
 8007b6a:	601a      	str	r2, [r3, #0]
 8007b6c:	9b02      	ldr	r3, [sp, #8]
 8007b6e:	2b0e      	cmp	r3, #14
 8007b70:	f200 80a8 	bhi.w	8007cc4 <_dtoa_r+0x47c>
 8007b74:	2c00      	cmp	r4, #0
 8007b76:	f000 80a5 	beq.w	8007cc4 <_dtoa_r+0x47c>
 8007b7a:	f1b9 0f00 	cmp.w	r9, #0
 8007b7e:	dd34      	ble.n	8007bea <_dtoa_r+0x3a2>
 8007b80:	4a9a      	ldr	r2, [pc, #616]	; (8007dec <_dtoa_r+0x5a4>)
 8007b82:	f009 030f 	and.w	r3, r9, #15
 8007b86:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007b8a:	f419 7f80 	tst.w	r9, #256	; 0x100
 8007b8e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007b92:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007b96:	ea4f 1429 	mov.w	r4, r9, asr #4
 8007b9a:	d016      	beq.n	8007bca <_dtoa_r+0x382>
 8007b9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007ba0:	4b93      	ldr	r3, [pc, #588]	; (8007df0 <_dtoa_r+0x5a8>)
 8007ba2:	2703      	movs	r7, #3
 8007ba4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007ba8:	f7f8 fdc0 	bl	800072c <__aeabi_ddiv>
 8007bac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007bb0:	f004 040f 	and.w	r4, r4, #15
 8007bb4:	4e8e      	ldr	r6, [pc, #568]	; (8007df0 <_dtoa_r+0x5a8>)
 8007bb6:	b954      	cbnz	r4, 8007bce <_dtoa_r+0x386>
 8007bb8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007bbc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007bc0:	f7f8 fdb4 	bl	800072c <__aeabi_ddiv>
 8007bc4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007bc8:	e029      	b.n	8007c1e <_dtoa_r+0x3d6>
 8007bca:	2702      	movs	r7, #2
 8007bcc:	e7f2      	b.n	8007bb4 <_dtoa_r+0x36c>
 8007bce:	07e1      	lsls	r1, r4, #31
 8007bd0:	d508      	bpl.n	8007be4 <_dtoa_r+0x39c>
 8007bd2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007bd6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007bda:	f7f8 fc7d 	bl	80004d8 <__aeabi_dmul>
 8007bde:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007be2:	3701      	adds	r7, #1
 8007be4:	1064      	asrs	r4, r4, #1
 8007be6:	3608      	adds	r6, #8
 8007be8:	e7e5      	b.n	8007bb6 <_dtoa_r+0x36e>
 8007bea:	f000 80a5 	beq.w	8007d38 <_dtoa_r+0x4f0>
 8007bee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007bf2:	f1c9 0400 	rsb	r4, r9, #0
 8007bf6:	4b7d      	ldr	r3, [pc, #500]	; (8007dec <_dtoa_r+0x5a4>)
 8007bf8:	f004 020f 	and.w	r2, r4, #15
 8007bfc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c04:	f7f8 fc68 	bl	80004d8 <__aeabi_dmul>
 8007c08:	2702      	movs	r7, #2
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c10:	4e77      	ldr	r6, [pc, #476]	; (8007df0 <_dtoa_r+0x5a8>)
 8007c12:	1124      	asrs	r4, r4, #4
 8007c14:	2c00      	cmp	r4, #0
 8007c16:	f040 8084 	bne.w	8007d22 <_dtoa_r+0x4da>
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d1d2      	bne.n	8007bc4 <_dtoa_r+0x37c>
 8007c1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	f000 808b 	beq.w	8007d3c <_dtoa_r+0x4f4>
 8007c26:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007c2a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007c2e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007c32:	2200      	movs	r2, #0
 8007c34:	4b6f      	ldr	r3, [pc, #444]	; (8007df4 <_dtoa_r+0x5ac>)
 8007c36:	f7f8 fec1 	bl	80009bc <__aeabi_dcmplt>
 8007c3a:	2800      	cmp	r0, #0
 8007c3c:	d07e      	beq.n	8007d3c <_dtoa_r+0x4f4>
 8007c3e:	9b02      	ldr	r3, [sp, #8]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d07b      	beq.n	8007d3c <_dtoa_r+0x4f4>
 8007c44:	f1bb 0f00 	cmp.w	fp, #0
 8007c48:	dd38      	ble.n	8007cbc <_dtoa_r+0x474>
 8007c4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007c4e:	2200      	movs	r2, #0
 8007c50:	4b69      	ldr	r3, [pc, #420]	; (8007df8 <_dtoa_r+0x5b0>)
 8007c52:	f7f8 fc41 	bl	80004d8 <__aeabi_dmul>
 8007c56:	465c      	mov	r4, fp
 8007c58:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c5c:	f109 38ff 	add.w	r8, r9, #4294967295	; 0xffffffff
 8007c60:	3701      	adds	r7, #1
 8007c62:	4638      	mov	r0, r7
 8007c64:	f7f8 fbce 	bl	8000404 <__aeabi_i2d>
 8007c68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c6c:	f7f8 fc34 	bl	80004d8 <__aeabi_dmul>
 8007c70:	2200      	movs	r2, #0
 8007c72:	4b62      	ldr	r3, [pc, #392]	; (8007dfc <_dtoa_r+0x5b4>)
 8007c74:	f7f8 fa7a 	bl	800016c <__adddf3>
 8007c78:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007c7c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007c80:	9611      	str	r6, [sp, #68]	; 0x44
 8007c82:	2c00      	cmp	r4, #0
 8007c84:	d15d      	bne.n	8007d42 <_dtoa_r+0x4fa>
 8007c86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	4b5c      	ldr	r3, [pc, #368]	; (8007e00 <_dtoa_r+0x5b8>)
 8007c8e:	f7f8 fa6b 	bl	8000168 <__aeabi_dsub>
 8007c92:	4602      	mov	r2, r0
 8007c94:	460b      	mov	r3, r1
 8007c96:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007c9a:	4633      	mov	r3, r6
 8007c9c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007c9e:	f7f8 feab 	bl	80009f8 <__aeabi_dcmpgt>
 8007ca2:	2800      	cmp	r0, #0
 8007ca4:	f040 829e 	bne.w	80081e4 <_dtoa_r+0x99c>
 8007ca8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007cac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007cae:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007cb2:	f7f8 fe83 	bl	80009bc <__aeabi_dcmplt>
 8007cb6:	2800      	cmp	r0, #0
 8007cb8:	f040 8292 	bne.w	80081e0 <_dtoa_r+0x998>
 8007cbc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007cc0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007cc4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	f2c0 8153 	blt.w	8007f72 <_dtoa_r+0x72a>
 8007ccc:	f1b9 0f0e 	cmp.w	r9, #14
 8007cd0:	f300 814f 	bgt.w	8007f72 <_dtoa_r+0x72a>
 8007cd4:	4b45      	ldr	r3, [pc, #276]	; (8007dec <_dtoa_r+0x5a4>)
 8007cd6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8007cda:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007cde:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007ce2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	f280 80db 	bge.w	8007ea0 <_dtoa_r+0x658>
 8007cea:	9b02      	ldr	r3, [sp, #8]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	f300 80d7 	bgt.w	8007ea0 <_dtoa_r+0x658>
 8007cf2:	f040 8274 	bne.w	80081de <_dtoa_r+0x996>
 8007cf6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	4b40      	ldr	r3, [pc, #256]	; (8007e00 <_dtoa_r+0x5b8>)
 8007cfe:	f7f8 fbeb 	bl	80004d8 <__aeabi_dmul>
 8007d02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d06:	f7f8 fe6d 	bl	80009e4 <__aeabi_dcmpge>
 8007d0a:	9c02      	ldr	r4, [sp, #8]
 8007d0c:	4626      	mov	r6, r4
 8007d0e:	2800      	cmp	r0, #0
 8007d10:	f040 824a 	bne.w	80081a8 <_dtoa_r+0x960>
 8007d14:	2331      	movs	r3, #49	; 0x31
 8007d16:	9f08      	ldr	r7, [sp, #32]
 8007d18:	f109 0901 	add.w	r9, r9, #1
 8007d1c:	f807 3b01 	strb.w	r3, [r7], #1
 8007d20:	e246      	b.n	80081b0 <_dtoa_r+0x968>
 8007d22:	07e2      	lsls	r2, r4, #31
 8007d24:	d505      	bpl.n	8007d32 <_dtoa_r+0x4ea>
 8007d26:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007d2a:	f7f8 fbd5 	bl	80004d8 <__aeabi_dmul>
 8007d2e:	2301      	movs	r3, #1
 8007d30:	3701      	adds	r7, #1
 8007d32:	1064      	asrs	r4, r4, #1
 8007d34:	3608      	adds	r6, #8
 8007d36:	e76d      	b.n	8007c14 <_dtoa_r+0x3cc>
 8007d38:	2702      	movs	r7, #2
 8007d3a:	e770      	b.n	8007c1e <_dtoa_r+0x3d6>
 8007d3c:	46c8      	mov	r8, r9
 8007d3e:	9c02      	ldr	r4, [sp, #8]
 8007d40:	e78f      	b.n	8007c62 <_dtoa_r+0x41a>
 8007d42:	9908      	ldr	r1, [sp, #32]
 8007d44:	4b29      	ldr	r3, [pc, #164]	; (8007dec <_dtoa_r+0x5a4>)
 8007d46:	4421      	add	r1, r4
 8007d48:	9112      	str	r1, [sp, #72]	; 0x48
 8007d4a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007d4c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007d50:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007d54:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007d58:	2900      	cmp	r1, #0
 8007d5a:	d055      	beq.n	8007e08 <_dtoa_r+0x5c0>
 8007d5c:	2000      	movs	r0, #0
 8007d5e:	4929      	ldr	r1, [pc, #164]	; (8007e04 <_dtoa_r+0x5bc>)
 8007d60:	f7f8 fce4 	bl	800072c <__aeabi_ddiv>
 8007d64:	463b      	mov	r3, r7
 8007d66:	4632      	mov	r2, r6
 8007d68:	f7f8 f9fe 	bl	8000168 <__aeabi_dsub>
 8007d6c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007d70:	9f08      	ldr	r7, [sp, #32]
 8007d72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d76:	f7f8 fe5f 	bl	8000a38 <__aeabi_d2iz>
 8007d7a:	4604      	mov	r4, r0
 8007d7c:	f7f8 fb42 	bl	8000404 <__aeabi_i2d>
 8007d80:	4602      	mov	r2, r0
 8007d82:	460b      	mov	r3, r1
 8007d84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d88:	f7f8 f9ee 	bl	8000168 <__aeabi_dsub>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	460b      	mov	r3, r1
 8007d90:	3430      	adds	r4, #48	; 0x30
 8007d92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007d96:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007d9a:	f807 4b01 	strb.w	r4, [r7], #1
 8007d9e:	f7f8 fe0d 	bl	80009bc <__aeabi_dcmplt>
 8007da2:	2800      	cmp	r0, #0
 8007da4:	d174      	bne.n	8007e90 <_dtoa_r+0x648>
 8007da6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007daa:	2000      	movs	r0, #0
 8007dac:	4911      	ldr	r1, [pc, #68]	; (8007df4 <_dtoa_r+0x5ac>)
 8007dae:	f7f8 f9db 	bl	8000168 <__aeabi_dsub>
 8007db2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007db6:	f7f8 fe01 	bl	80009bc <__aeabi_dcmplt>
 8007dba:	2800      	cmp	r0, #0
 8007dbc:	f040 80b6 	bne.w	8007f2c <_dtoa_r+0x6e4>
 8007dc0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007dc2:	429f      	cmp	r7, r3
 8007dc4:	f43f af7a 	beq.w	8007cbc <_dtoa_r+0x474>
 8007dc8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007dcc:	2200      	movs	r2, #0
 8007dce:	4b0a      	ldr	r3, [pc, #40]	; (8007df8 <_dtoa_r+0x5b0>)
 8007dd0:	f7f8 fb82 	bl	80004d8 <__aeabi_dmul>
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007dda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007dde:	4b06      	ldr	r3, [pc, #24]	; (8007df8 <_dtoa_r+0x5b0>)
 8007de0:	f7f8 fb7a 	bl	80004d8 <__aeabi_dmul>
 8007de4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007de8:	e7c3      	b.n	8007d72 <_dtoa_r+0x52a>
 8007dea:	bf00      	nop
 8007dec:	0800b3e0 	.word	0x0800b3e0
 8007df0:	0800b3b8 	.word	0x0800b3b8
 8007df4:	3ff00000 	.word	0x3ff00000
 8007df8:	40240000 	.word	0x40240000
 8007dfc:	401c0000 	.word	0x401c0000
 8007e00:	40140000 	.word	0x40140000
 8007e04:	3fe00000 	.word	0x3fe00000
 8007e08:	4630      	mov	r0, r6
 8007e0a:	4639      	mov	r1, r7
 8007e0c:	f7f8 fb64 	bl	80004d8 <__aeabi_dmul>
 8007e10:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007e12:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007e16:	9c08      	ldr	r4, [sp, #32]
 8007e18:	9314      	str	r3, [sp, #80]	; 0x50
 8007e1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e1e:	f7f8 fe0b 	bl	8000a38 <__aeabi_d2iz>
 8007e22:	9015      	str	r0, [sp, #84]	; 0x54
 8007e24:	f7f8 faee 	bl	8000404 <__aeabi_i2d>
 8007e28:	4602      	mov	r2, r0
 8007e2a:	460b      	mov	r3, r1
 8007e2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e30:	f7f8 f99a 	bl	8000168 <__aeabi_dsub>
 8007e34:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e36:	4606      	mov	r6, r0
 8007e38:	3330      	adds	r3, #48	; 0x30
 8007e3a:	f804 3b01 	strb.w	r3, [r4], #1
 8007e3e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007e40:	460f      	mov	r7, r1
 8007e42:	429c      	cmp	r4, r3
 8007e44:	f04f 0200 	mov.w	r2, #0
 8007e48:	d124      	bne.n	8007e94 <_dtoa_r+0x64c>
 8007e4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007e4e:	4bb3      	ldr	r3, [pc, #716]	; (800811c <_dtoa_r+0x8d4>)
 8007e50:	f7f8 f98c 	bl	800016c <__adddf3>
 8007e54:	4602      	mov	r2, r0
 8007e56:	460b      	mov	r3, r1
 8007e58:	4630      	mov	r0, r6
 8007e5a:	4639      	mov	r1, r7
 8007e5c:	f7f8 fdcc 	bl	80009f8 <__aeabi_dcmpgt>
 8007e60:	2800      	cmp	r0, #0
 8007e62:	d162      	bne.n	8007f2a <_dtoa_r+0x6e2>
 8007e64:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007e68:	2000      	movs	r0, #0
 8007e6a:	49ac      	ldr	r1, [pc, #688]	; (800811c <_dtoa_r+0x8d4>)
 8007e6c:	f7f8 f97c 	bl	8000168 <__aeabi_dsub>
 8007e70:	4602      	mov	r2, r0
 8007e72:	460b      	mov	r3, r1
 8007e74:	4630      	mov	r0, r6
 8007e76:	4639      	mov	r1, r7
 8007e78:	f7f8 fda0 	bl	80009bc <__aeabi_dcmplt>
 8007e7c:	2800      	cmp	r0, #0
 8007e7e:	f43f af1d 	beq.w	8007cbc <_dtoa_r+0x474>
 8007e82:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007e84:	1e7b      	subs	r3, r7, #1
 8007e86:	9314      	str	r3, [sp, #80]	; 0x50
 8007e88:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007e8c:	2b30      	cmp	r3, #48	; 0x30
 8007e8e:	d0f8      	beq.n	8007e82 <_dtoa_r+0x63a>
 8007e90:	46c1      	mov	r9, r8
 8007e92:	e03a      	b.n	8007f0a <_dtoa_r+0x6c2>
 8007e94:	4ba2      	ldr	r3, [pc, #648]	; (8008120 <_dtoa_r+0x8d8>)
 8007e96:	f7f8 fb1f 	bl	80004d8 <__aeabi_dmul>
 8007e9a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e9e:	e7bc      	b.n	8007e1a <_dtoa_r+0x5d2>
 8007ea0:	9f08      	ldr	r7, [sp, #32]
 8007ea2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ea6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007eaa:	f7f8 fc3f 	bl	800072c <__aeabi_ddiv>
 8007eae:	f7f8 fdc3 	bl	8000a38 <__aeabi_d2iz>
 8007eb2:	4604      	mov	r4, r0
 8007eb4:	f7f8 faa6 	bl	8000404 <__aeabi_i2d>
 8007eb8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ebc:	f7f8 fb0c 	bl	80004d8 <__aeabi_dmul>
 8007ec0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007ec4:	460b      	mov	r3, r1
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ecc:	f7f8 f94c 	bl	8000168 <__aeabi_dsub>
 8007ed0:	f807 6b01 	strb.w	r6, [r7], #1
 8007ed4:	9e08      	ldr	r6, [sp, #32]
 8007ed6:	9b02      	ldr	r3, [sp, #8]
 8007ed8:	1bbe      	subs	r6, r7, r6
 8007eda:	42b3      	cmp	r3, r6
 8007edc:	d13a      	bne.n	8007f54 <_dtoa_r+0x70c>
 8007ede:	4602      	mov	r2, r0
 8007ee0:	460b      	mov	r3, r1
 8007ee2:	f7f8 f943 	bl	800016c <__adddf3>
 8007ee6:	4602      	mov	r2, r0
 8007ee8:	460b      	mov	r3, r1
 8007eea:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007eee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ef2:	f7f8 fd81 	bl	80009f8 <__aeabi_dcmpgt>
 8007ef6:	bb58      	cbnz	r0, 8007f50 <_dtoa_r+0x708>
 8007ef8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007efc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f00:	f7f8 fd52 	bl	80009a8 <__aeabi_dcmpeq>
 8007f04:	b108      	cbz	r0, 8007f0a <_dtoa_r+0x6c2>
 8007f06:	07e1      	lsls	r1, r4, #31
 8007f08:	d422      	bmi.n	8007f50 <_dtoa_r+0x708>
 8007f0a:	4628      	mov	r0, r5
 8007f0c:	4651      	mov	r1, sl
 8007f0e:	f000 faf1 	bl	80084f4 <_Bfree>
 8007f12:	2300      	movs	r3, #0
 8007f14:	703b      	strb	r3, [r7, #0]
 8007f16:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007f18:	f109 0001 	add.w	r0, r9, #1
 8007f1c:	6018      	str	r0, [r3, #0]
 8007f1e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	f43f acdf 	beq.w	80078e4 <_dtoa_r+0x9c>
 8007f26:	601f      	str	r7, [r3, #0]
 8007f28:	e4dc      	b.n	80078e4 <_dtoa_r+0x9c>
 8007f2a:	4627      	mov	r7, r4
 8007f2c:	463b      	mov	r3, r7
 8007f2e:	461f      	mov	r7, r3
 8007f30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f34:	2a39      	cmp	r2, #57	; 0x39
 8007f36:	d107      	bne.n	8007f48 <_dtoa_r+0x700>
 8007f38:	9a08      	ldr	r2, [sp, #32]
 8007f3a:	429a      	cmp	r2, r3
 8007f3c:	d1f7      	bne.n	8007f2e <_dtoa_r+0x6e6>
 8007f3e:	2230      	movs	r2, #48	; 0x30
 8007f40:	9908      	ldr	r1, [sp, #32]
 8007f42:	f108 0801 	add.w	r8, r8, #1
 8007f46:	700a      	strb	r2, [r1, #0]
 8007f48:	781a      	ldrb	r2, [r3, #0]
 8007f4a:	3201      	adds	r2, #1
 8007f4c:	701a      	strb	r2, [r3, #0]
 8007f4e:	e79f      	b.n	8007e90 <_dtoa_r+0x648>
 8007f50:	46c8      	mov	r8, r9
 8007f52:	e7eb      	b.n	8007f2c <_dtoa_r+0x6e4>
 8007f54:	2200      	movs	r2, #0
 8007f56:	4b72      	ldr	r3, [pc, #456]	; (8008120 <_dtoa_r+0x8d8>)
 8007f58:	f7f8 fabe 	bl	80004d8 <__aeabi_dmul>
 8007f5c:	4602      	mov	r2, r0
 8007f5e:	460b      	mov	r3, r1
 8007f60:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007f64:	2200      	movs	r2, #0
 8007f66:	2300      	movs	r3, #0
 8007f68:	f7f8 fd1e 	bl	80009a8 <__aeabi_dcmpeq>
 8007f6c:	2800      	cmp	r0, #0
 8007f6e:	d098      	beq.n	8007ea2 <_dtoa_r+0x65a>
 8007f70:	e7cb      	b.n	8007f0a <_dtoa_r+0x6c2>
 8007f72:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007f74:	2a00      	cmp	r2, #0
 8007f76:	f000 80cd 	beq.w	8008114 <_dtoa_r+0x8cc>
 8007f7a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007f7c:	2a01      	cmp	r2, #1
 8007f7e:	f300 80af 	bgt.w	80080e0 <_dtoa_r+0x898>
 8007f82:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007f84:	2a00      	cmp	r2, #0
 8007f86:	f000 80a7 	beq.w	80080d8 <_dtoa_r+0x890>
 8007f8a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007f8e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007f90:	9f06      	ldr	r7, [sp, #24]
 8007f92:	9a06      	ldr	r2, [sp, #24]
 8007f94:	2101      	movs	r1, #1
 8007f96:	441a      	add	r2, r3
 8007f98:	9206      	str	r2, [sp, #24]
 8007f9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f9c:	4628      	mov	r0, r5
 8007f9e:	441a      	add	r2, r3
 8007fa0:	9209      	str	r2, [sp, #36]	; 0x24
 8007fa2:	f000 fb61 	bl	8008668 <__i2b>
 8007fa6:	4606      	mov	r6, r0
 8007fa8:	2f00      	cmp	r7, #0
 8007faa:	dd0c      	ble.n	8007fc6 <_dtoa_r+0x77e>
 8007fac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	dd09      	ble.n	8007fc6 <_dtoa_r+0x77e>
 8007fb2:	42bb      	cmp	r3, r7
 8007fb4:	bfa8      	it	ge
 8007fb6:	463b      	movge	r3, r7
 8007fb8:	9a06      	ldr	r2, [sp, #24]
 8007fba:	1aff      	subs	r7, r7, r3
 8007fbc:	1ad2      	subs	r2, r2, r3
 8007fbe:	9206      	str	r2, [sp, #24]
 8007fc0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fc2:	1ad3      	subs	r3, r2, r3
 8007fc4:	9309      	str	r3, [sp, #36]	; 0x24
 8007fc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fc8:	b1f3      	cbz	r3, 8008008 <_dtoa_r+0x7c0>
 8007fca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	f000 80a9 	beq.w	8008124 <_dtoa_r+0x8dc>
 8007fd2:	2c00      	cmp	r4, #0
 8007fd4:	dd10      	ble.n	8007ff8 <_dtoa_r+0x7b0>
 8007fd6:	4631      	mov	r1, r6
 8007fd8:	4622      	mov	r2, r4
 8007fda:	4628      	mov	r0, r5
 8007fdc:	f000 fbfe 	bl	80087dc <__pow5mult>
 8007fe0:	4652      	mov	r2, sl
 8007fe2:	4601      	mov	r1, r0
 8007fe4:	4606      	mov	r6, r0
 8007fe6:	4628      	mov	r0, r5
 8007fe8:	f000 fb54 	bl	8008694 <__multiply>
 8007fec:	4680      	mov	r8, r0
 8007fee:	4651      	mov	r1, sl
 8007ff0:	4628      	mov	r0, r5
 8007ff2:	f000 fa7f 	bl	80084f4 <_Bfree>
 8007ff6:	46c2      	mov	sl, r8
 8007ff8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ffa:	1b1a      	subs	r2, r3, r4
 8007ffc:	d004      	beq.n	8008008 <_dtoa_r+0x7c0>
 8007ffe:	4651      	mov	r1, sl
 8008000:	4628      	mov	r0, r5
 8008002:	f000 fbeb 	bl	80087dc <__pow5mult>
 8008006:	4682      	mov	sl, r0
 8008008:	2101      	movs	r1, #1
 800800a:	4628      	mov	r0, r5
 800800c:	f000 fb2c 	bl	8008668 <__i2b>
 8008010:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008012:	4604      	mov	r4, r0
 8008014:	2b00      	cmp	r3, #0
 8008016:	f340 8087 	ble.w	8008128 <_dtoa_r+0x8e0>
 800801a:	461a      	mov	r2, r3
 800801c:	4601      	mov	r1, r0
 800801e:	4628      	mov	r0, r5
 8008020:	f000 fbdc 	bl	80087dc <__pow5mult>
 8008024:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008026:	4604      	mov	r4, r0
 8008028:	2b01      	cmp	r3, #1
 800802a:	f340 8080 	ble.w	800812e <_dtoa_r+0x8e6>
 800802e:	f04f 0800 	mov.w	r8, #0
 8008032:	6923      	ldr	r3, [r4, #16]
 8008034:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008038:	6918      	ldr	r0, [r3, #16]
 800803a:	f000 fac7 	bl	80085cc <__hi0bits>
 800803e:	f1c0 0020 	rsb	r0, r0, #32
 8008042:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008044:	4418      	add	r0, r3
 8008046:	f010 001f 	ands.w	r0, r0, #31
 800804a:	f000 8092 	beq.w	8008172 <_dtoa_r+0x92a>
 800804e:	f1c0 0320 	rsb	r3, r0, #32
 8008052:	2b04      	cmp	r3, #4
 8008054:	f340 808a 	ble.w	800816c <_dtoa_r+0x924>
 8008058:	f1c0 001c 	rsb	r0, r0, #28
 800805c:	9b06      	ldr	r3, [sp, #24]
 800805e:	4407      	add	r7, r0
 8008060:	4403      	add	r3, r0
 8008062:	9306      	str	r3, [sp, #24]
 8008064:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008066:	4403      	add	r3, r0
 8008068:	9309      	str	r3, [sp, #36]	; 0x24
 800806a:	9b06      	ldr	r3, [sp, #24]
 800806c:	2b00      	cmp	r3, #0
 800806e:	dd05      	ble.n	800807c <_dtoa_r+0x834>
 8008070:	4651      	mov	r1, sl
 8008072:	461a      	mov	r2, r3
 8008074:	4628      	mov	r0, r5
 8008076:	f000 fc0b 	bl	8008890 <__lshift>
 800807a:	4682      	mov	sl, r0
 800807c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800807e:	2b00      	cmp	r3, #0
 8008080:	dd05      	ble.n	800808e <_dtoa_r+0x846>
 8008082:	4621      	mov	r1, r4
 8008084:	461a      	mov	r2, r3
 8008086:	4628      	mov	r0, r5
 8008088:	f000 fc02 	bl	8008890 <__lshift>
 800808c:	4604      	mov	r4, r0
 800808e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008090:	2b00      	cmp	r3, #0
 8008092:	d070      	beq.n	8008176 <_dtoa_r+0x92e>
 8008094:	4621      	mov	r1, r4
 8008096:	4650      	mov	r0, sl
 8008098:	f000 fc66 	bl	8008968 <__mcmp>
 800809c:	2800      	cmp	r0, #0
 800809e:	da6a      	bge.n	8008176 <_dtoa_r+0x92e>
 80080a0:	2300      	movs	r3, #0
 80080a2:	4651      	mov	r1, sl
 80080a4:	220a      	movs	r2, #10
 80080a6:	4628      	mov	r0, r5
 80080a8:	f000 fa46 	bl	8008538 <__multadd>
 80080ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080ae:	4682      	mov	sl, r0
 80080b0:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	f000 8193 	beq.w	80083e0 <_dtoa_r+0xb98>
 80080ba:	4631      	mov	r1, r6
 80080bc:	2300      	movs	r3, #0
 80080be:	220a      	movs	r2, #10
 80080c0:	4628      	mov	r0, r5
 80080c2:	f000 fa39 	bl	8008538 <__multadd>
 80080c6:	f1bb 0f00 	cmp.w	fp, #0
 80080ca:	4606      	mov	r6, r0
 80080cc:	f300 8093 	bgt.w	80081f6 <_dtoa_r+0x9ae>
 80080d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80080d2:	2b02      	cmp	r3, #2
 80080d4:	dc57      	bgt.n	8008186 <_dtoa_r+0x93e>
 80080d6:	e08e      	b.n	80081f6 <_dtoa_r+0x9ae>
 80080d8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80080da:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80080de:	e756      	b.n	8007f8e <_dtoa_r+0x746>
 80080e0:	9b02      	ldr	r3, [sp, #8]
 80080e2:	1e5c      	subs	r4, r3, #1
 80080e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080e6:	42a3      	cmp	r3, r4
 80080e8:	bfb7      	itett	lt
 80080ea:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80080ec:	1b1c      	subge	r4, r3, r4
 80080ee:	1ae2      	sublt	r2, r4, r3
 80080f0:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80080f2:	bfbe      	ittt	lt
 80080f4:	940a      	strlt	r4, [sp, #40]	; 0x28
 80080f6:	189b      	addlt	r3, r3, r2
 80080f8:	930e      	strlt	r3, [sp, #56]	; 0x38
 80080fa:	9b02      	ldr	r3, [sp, #8]
 80080fc:	bfb8      	it	lt
 80080fe:	2400      	movlt	r4, #0
 8008100:	2b00      	cmp	r3, #0
 8008102:	bfbb      	ittet	lt
 8008104:	9b06      	ldrlt	r3, [sp, #24]
 8008106:	9a02      	ldrlt	r2, [sp, #8]
 8008108:	9f06      	ldrge	r7, [sp, #24]
 800810a:	1a9f      	sublt	r7, r3, r2
 800810c:	bfac      	ite	ge
 800810e:	9b02      	ldrge	r3, [sp, #8]
 8008110:	2300      	movlt	r3, #0
 8008112:	e73e      	b.n	8007f92 <_dtoa_r+0x74a>
 8008114:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008116:	9f06      	ldr	r7, [sp, #24]
 8008118:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800811a:	e745      	b.n	8007fa8 <_dtoa_r+0x760>
 800811c:	3fe00000 	.word	0x3fe00000
 8008120:	40240000 	.word	0x40240000
 8008124:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008126:	e76a      	b.n	8007ffe <_dtoa_r+0x7b6>
 8008128:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800812a:	2b01      	cmp	r3, #1
 800812c:	dc19      	bgt.n	8008162 <_dtoa_r+0x91a>
 800812e:	9b04      	ldr	r3, [sp, #16]
 8008130:	b9bb      	cbnz	r3, 8008162 <_dtoa_r+0x91a>
 8008132:	9b05      	ldr	r3, [sp, #20]
 8008134:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008138:	b99b      	cbnz	r3, 8008162 <_dtoa_r+0x91a>
 800813a:	9b05      	ldr	r3, [sp, #20]
 800813c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008140:	0d1b      	lsrs	r3, r3, #20
 8008142:	051b      	lsls	r3, r3, #20
 8008144:	b183      	cbz	r3, 8008168 <_dtoa_r+0x920>
 8008146:	f04f 0801 	mov.w	r8, #1
 800814a:	9b06      	ldr	r3, [sp, #24]
 800814c:	3301      	adds	r3, #1
 800814e:	9306      	str	r3, [sp, #24]
 8008150:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008152:	3301      	adds	r3, #1
 8008154:	9309      	str	r3, [sp, #36]	; 0x24
 8008156:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008158:	2b00      	cmp	r3, #0
 800815a:	f47f af6a 	bne.w	8008032 <_dtoa_r+0x7ea>
 800815e:	2001      	movs	r0, #1
 8008160:	e76f      	b.n	8008042 <_dtoa_r+0x7fa>
 8008162:	f04f 0800 	mov.w	r8, #0
 8008166:	e7f6      	b.n	8008156 <_dtoa_r+0x90e>
 8008168:	4698      	mov	r8, r3
 800816a:	e7f4      	b.n	8008156 <_dtoa_r+0x90e>
 800816c:	f43f af7d 	beq.w	800806a <_dtoa_r+0x822>
 8008170:	4618      	mov	r0, r3
 8008172:	301c      	adds	r0, #28
 8008174:	e772      	b.n	800805c <_dtoa_r+0x814>
 8008176:	9b02      	ldr	r3, [sp, #8]
 8008178:	2b00      	cmp	r3, #0
 800817a:	dc36      	bgt.n	80081ea <_dtoa_r+0x9a2>
 800817c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800817e:	2b02      	cmp	r3, #2
 8008180:	dd33      	ble.n	80081ea <_dtoa_r+0x9a2>
 8008182:	f8dd b008 	ldr.w	fp, [sp, #8]
 8008186:	f1bb 0f00 	cmp.w	fp, #0
 800818a:	d10d      	bne.n	80081a8 <_dtoa_r+0x960>
 800818c:	4621      	mov	r1, r4
 800818e:	465b      	mov	r3, fp
 8008190:	2205      	movs	r2, #5
 8008192:	4628      	mov	r0, r5
 8008194:	f000 f9d0 	bl	8008538 <__multadd>
 8008198:	4601      	mov	r1, r0
 800819a:	4604      	mov	r4, r0
 800819c:	4650      	mov	r0, sl
 800819e:	f000 fbe3 	bl	8008968 <__mcmp>
 80081a2:	2800      	cmp	r0, #0
 80081a4:	f73f adb6 	bgt.w	8007d14 <_dtoa_r+0x4cc>
 80081a8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80081aa:	9f08      	ldr	r7, [sp, #32]
 80081ac:	ea6f 0903 	mvn.w	r9, r3
 80081b0:	f04f 0800 	mov.w	r8, #0
 80081b4:	4621      	mov	r1, r4
 80081b6:	4628      	mov	r0, r5
 80081b8:	f000 f99c 	bl	80084f4 <_Bfree>
 80081bc:	2e00      	cmp	r6, #0
 80081be:	f43f aea4 	beq.w	8007f0a <_dtoa_r+0x6c2>
 80081c2:	f1b8 0f00 	cmp.w	r8, #0
 80081c6:	d005      	beq.n	80081d4 <_dtoa_r+0x98c>
 80081c8:	45b0      	cmp	r8, r6
 80081ca:	d003      	beq.n	80081d4 <_dtoa_r+0x98c>
 80081cc:	4641      	mov	r1, r8
 80081ce:	4628      	mov	r0, r5
 80081d0:	f000 f990 	bl	80084f4 <_Bfree>
 80081d4:	4631      	mov	r1, r6
 80081d6:	4628      	mov	r0, r5
 80081d8:	f000 f98c 	bl	80084f4 <_Bfree>
 80081dc:	e695      	b.n	8007f0a <_dtoa_r+0x6c2>
 80081de:	2400      	movs	r4, #0
 80081e0:	4626      	mov	r6, r4
 80081e2:	e7e1      	b.n	80081a8 <_dtoa_r+0x960>
 80081e4:	46c1      	mov	r9, r8
 80081e6:	4626      	mov	r6, r4
 80081e8:	e594      	b.n	8007d14 <_dtoa_r+0x4cc>
 80081ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081ec:	f8dd b008 	ldr.w	fp, [sp, #8]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	f000 80fc 	beq.w	80083ee <_dtoa_r+0xba6>
 80081f6:	2f00      	cmp	r7, #0
 80081f8:	dd05      	ble.n	8008206 <_dtoa_r+0x9be>
 80081fa:	4631      	mov	r1, r6
 80081fc:	463a      	mov	r2, r7
 80081fe:	4628      	mov	r0, r5
 8008200:	f000 fb46 	bl	8008890 <__lshift>
 8008204:	4606      	mov	r6, r0
 8008206:	f1b8 0f00 	cmp.w	r8, #0
 800820a:	d05c      	beq.n	80082c6 <_dtoa_r+0xa7e>
 800820c:	4628      	mov	r0, r5
 800820e:	6871      	ldr	r1, [r6, #4]
 8008210:	f000 f930 	bl	8008474 <_Balloc>
 8008214:	4607      	mov	r7, r0
 8008216:	b928      	cbnz	r0, 8008224 <_dtoa_r+0x9dc>
 8008218:	4602      	mov	r2, r0
 800821a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800821e:	4b7e      	ldr	r3, [pc, #504]	; (8008418 <_dtoa_r+0xbd0>)
 8008220:	f7ff bb26 	b.w	8007870 <_dtoa_r+0x28>
 8008224:	6932      	ldr	r2, [r6, #16]
 8008226:	f106 010c 	add.w	r1, r6, #12
 800822a:	3202      	adds	r2, #2
 800822c:	0092      	lsls	r2, r2, #2
 800822e:	300c      	adds	r0, #12
 8008230:	f000 f912 	bl	8008458 <memcpy>
 8008234:	2201      	movs	r2, #1
 8008236:	4639      	mov	r1, r7
 8008238:	4628      	mov	r0, r5
 800823a:	f000 fb29 	bl	8008890 <__lshift>
 800823e:	46b0      	mov	r8, r6
 8008240:	4606      	mov	r6, r0
 8008242:	9b08      	ldr	r3, [sp, #32]
 8008244:	3301      	adds	r3, #1
 8008246:	9302      	str	r3, [sp, #8]
 8008248:	9b08      	ldr	r3, [sp, #32]
 800824a:	445b      	add	r3, fp
 800824c:	930a      	str	r3, [sp, #40]	; 0x28
 800824e:	9b04      	ldr	r3, [sp, #16]
 8008250:	f003 0301 	and.w	r3, r3, #1
 8008254:	9309      	str	r3, [sp, #36]	; 0x24
 8008256:	9b02      	ldr	r3, [sp, #8]
 8008258:	4621      	mov	r1, r4
 800825a:	4650      	mov	r0, sl
 800825c:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8008260:	f7ff fa64 	bl	800772c <quorem>
 8008264:	4603      	mov	r3, r0
 8008266:	4641      	mov	r1, r8
 8008268:	3330      	adds	r3, #48	; 0x30
 800826a:	9004      	str	r0, [sp, #16]
 800826c:	4650      	mov	r0, sl
 800826e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008270:	f000 fb7a 	bl	8008968 <__mcmp>
 8008274:	4632      	mov	r2, r6
 8008276:	9006      	str	r0, [sp, #24]
 8008278:	4621      	mov	r1, r4
 800827a:	4628      	mov	r0, r5
 800827c:	f000 fb90 	bl	80089a0 <__mdiff>
 8008280:	68c2      	ldr	r2, [r0, #12]
 8008282:	4607      	mov	r7, r0
 8008284:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008286:	bb02      	cbnz	r2, 80082ca <_dtoa_r+0xa82>
 8008288:	4601      	mov	r1, r0
 800828a:	4650      	mov	r0, sl
 800828c:	f000 fb6c 	bl	8008968 <__mcmp>
 8008290:	4602      	mov	r2, r0
 8008292:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008294:	4639      	mov	r1, r7
 8008296:	4628      	mov	r0, r5
 8008298:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800829c:	f000 f92a 	bl	80084f4 <_Bfree>
 80082a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80082a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80082a4:	9f02      	ldr	r7, [sp, #8]
 80082a6:	ea43 0102 	orr.w	r1, r3, r2
 80082aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082ac:	430b      	orrs	r3, r1
 80082ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082b0:	d10d      	bne.n	80082ce <_dtoa_r+0xa86>
 80082b2:	2b39      	cmp	r3, #57	; 0x39
 80082b4:	d027      	beq.n	8008306 <_dtoa_r+0xabe>
 80082b6:	9a06      	ldr	r2, [sp, #24]
 80082b8:	2a00      	cmp	r2, #0
 80082ba:	dd01      	ble.n	80082c0 <_dtoa_r+0xa78>
 80082bc:	9b04      	ldr	r3, [sp, #16]
 80082be:	3331      	adds	r3, #49	; 0x31
 80082c0:	f88b 3000 	strb.w	r3, [fp]
 80082c4:	e776      	b.n	80081b4 <_dtoa_r+0x96c>
 80082c6:	4630      	mov	r0, r6
 80082c8:	e7b9      	b.n	800823e <_dtoa_r+0x9f6>
 80082ca:	2201      	movs	r2, #1
 80082cc:	e7e2      	b.n	8008294 <_dtoa_r+0xa4c>
 80082ce:	9906      	ldr	r1, [sp, #24]
 80082d0:	2900      	cmp	r1, #0
 80082d2:	db04      	blt.n	80082de <_dtoa_r+0xa96>
 80082d4:	9822      	ldr	r0, [sp, #136]	; 0x88
 80082d6:	4301      	orrs	r1, r0
 80082d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082da:	4301      	orrs	r1, r0
 80082dc:	d120      	bne.n	8008320 <_dtoa_r+0xad8>
 80082de:	2a00      	cmp	r2, #0
 80082e0:	ddee      	ble.n	80082c0 <_dtoa_r+0xa78>
 80082e2:	4651      	mov	r1, sl
 80082e4:	2201      	movs	r2, #1
 80082e6:	4628      	mov	r0, r5
 80082e8:	9302      	str	r3, [sp, #8]
 80082ea:	f000 fad1 	bl	8008890 <__lshift>
 80082ee:	4621      	mov	r1, r4
 80082f0:	4682      	mov	sl, r0
 80082f2:	f000 fb39 	bl	8008968 <__mcmp>
 80082f6:	2800      	cmp	r0, #0
 80082f8:	9b02      	ldr	r3, [sp, #8]
 80082fa:	dc02      	bgt.n	8008302 <_dtoa_r+0xaba>
 80082fc:	d1e0      	bne.n	80082c0 <_dtoa_r+0xa78>
 80082fe:	07da      	lsls	r2, r3, #31
 8008300:	d5de      	bpl.n	80082c0 <_dtoa_r+0xa78>
 8008302:	2b39      	cmp	r3, #57	; 0x39
 8008304:	d1da      	bne.n	80082bc <_dtoa_r+0xa74>
 8008306:	2339      	movs	r3, #57	; 0x39
 8008308:	f88b 3000 	strb.w	r3, [fp]
 800830c:	463b      	mov	r3, r7
 800830e:	461f      	mov	r7, r3
 8008310:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008314:	3b01      	subs	r3, #1
 8008316:	2a39      	cmp	r2, #57	; 0x39
 8008318:	d050      	beq.n	80083bc <_dtoa_r+0xb74>
 800831a:	3201      	adds	r2, #1
 800831c:	701a      	strb	r2, [r3, #0]
 800831e:	e749      	b.n	80081b4 <_dtoa_r+0x96c>
 8008320:	2a00      	cmp	r2, #0
 8008322:	dd03      	ble.n	800832c <_dtoa_r+0xae4>
 8008324:	2b39      	cmp	r3, #57	; 0x39
 8008326:	d0ee      	beq.n	8008306 <_dtoa_r+0xabe>
 8008328:	3301      	adds	r3, #1
 800832a:	e7c9      	b.n	80082c0 <_dtoa_r+0xa78>
 800832c:	9a02      	ldr	r2, [sp, #8]
 800832e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008330:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008334:	428a      	cmp	r2, r1
 8008336:	d02a      	beq.n	800838e <_dtoa_r+0xb46>
 8008338:	4651      	mov	r1, sl
 800833a:	2300      	movs	r3, #0
 800833c:	220a      	movs	r2, #10
 800833e:	4628      	mov	r0, r5
 8008340:	f000 f8fa 	bl	8008538 <__multadd>
 8008344:	45b0      	cmp	r8, r6
 8008346:	4682      	mov	sl, r0
 8008348:	f04f 0300 	mov.w	r3, #0
 800834c:	f04f 020a 	mov.w	r2, #10
 8008350:	4641      	mov	r1, r8
 8008352:	4628      	mov	r0, r5
 8008354:	d107      	bne.n	8008366 <_dtoa_r+0xb1e>
 8008356:	f000 f8ef 	bl	8008538 <__multadd>
 800835a:	4680      	mov	r8, r0
 800835c:	4606      	mov	r6, r0
 800835e:	9b02      	ldr	r3, [sp, #8]
 8008360:	3301      	adds	r3, #1
 8008362:	9302      	str	r3, [sp, #8]
 8008364:	e777      	b.n	8008256 <_dtoa_r+0xa0e>
 8008366:	f000 f8e7 	bl	8008538 <__multadd>
 800836a:	4631      	mov	r1, r6
 800836c:	4680      	mov	r8, r0
 800836e:	2300      	movs	r3, #0
 8008370:	220a      	movs	r2, #10
 8008372:	4628      	mov	r0, r5
 8008374:	f000 f8e0 	bl	8008538 <__multadd>
 8008378:	4606      	mov	r6, r0
 800837a:	e7f0      	b.n	800835e <_dtoa_r+0xb16>
 800837c:	f1bb 0f00 	cmp.w	fp, #0
 8008380:	bfcc      	ite	gt
 8008382:	465f      	movgt	r7, fp
 8008384:	2701      	movle	r7, #1
 8008386:	f04f 0800 	mov.w	r8, #0
 800838a:	9a08      	ldr	r2, [sp, #32]
 800838c:	4417      	add	r7, r2
 800838e:	4651      	mov	r1, sl
 8008390:	2201      	movs	r2, #1
 8008392:	4628      	mov	r0, r5
 8008394:	9302      	str	r3, [sp, #8]
 8008396:	f000 fa7b 	bl	8008890 <__lshift>
 800839a:	4621      	mov	r1, r4
 800839c:	4682      	mov	sl, r0
 800839e:	f000 fae3 	bl	8008968 <__mcmp>
 80083a2:	2800      	cmp	r0, #0
 80083a4:	dcb2      	bgt.n	800830c <_dtoa_r+0xac4>
 80083a6:	d102      	bne.n	80083ae <_dtoa_r+0xb66>
 80083a8:	9b02      	ldr	r3, [sp, #8]
 80083aa:	07db      	lsls	r3, r3, #31
 80083ac:	d4ae      	bmi.n	800830c <_dtoa_r+0xac4>
 80083ae:	463b      	mov	r3, r7
 80083b0:	461f      	mov	r7, r3
 80083b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80083b6:	2a30      	cmp	r2, #48	; 0x30
 80083b8:	d0fa      	beq.n	80083b0 <_dtoa_r+0xb68>
 80083ba:	e6fb      	b.n	80081b4 <_dtoa_r+0x96c>
 80083bc:	9a08      	ldr	r2, [sp, #32]
 80083be:	429a      	cmp	r2, r3
 80083c0:	d1a5      	bne.n	800830e <_dtoa_r+0xac6>
 80083c2:	2331      	movs	r3, #49	; 0x31
 80083c4:	f109 0901 	add.w	r9, r9, #1
 80083c8:	7013      	strb	r3, [r2, #0]
 80083ca:	e6f3      	b.n	80081b4 <_dtoa_r+0x96c>
 80083cc:	4b13      	ldr	r3, [pc, #76]	; (800841c <_dtoa_r+0xbd4>)
 80083ce:	f7ff baa7 	b.w	8007920 <_dtoa_r+0xd8>
 80083d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	f47f aa80 	bne.w	80078da <_dtoa_r+0x92>
 80083da:	4b11      	ldr	r3, [pc, #68]	; (8008420 <_dtoa_r+0xbd8>)
 80083dc:	f7ff baa0 	b.w	8007920 <_dtoa_r+0xd8>
 80083e0:	f1bb 0f00 	cmp.w	fp, #0
 80083e4:	dc03      	bgt.n	80083ee <_dtoa_r+0xba6>
 80083e6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80083e8:	2b02      	cmp	r3, #2
 80083ea:	f73f aecc 	bgt.w	8008186 <_dtoa_r+0x93e>
 80083ee:	9f08      	ldr	r7, [sp, #32]
 80083f0:	4621      	mov	r1, r4
 80083f2:	4650      	mov	r0, sl
 80083f4:	f7ff f99a 	bl	800772c <quorem>
 80083f8:	9a08      	ldr	r2, [sp, #32]
 80083fa:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80083fe:	f807 3b01 	strb.w	r3, [r7], #1
 8008402:	1aba      	subs	r2, r7, r2
 8008404:	4593      	cmp	fp, r2
 8008406:	ddb9      	ble.n	800837c <_dtoa_r+0xb34>
 8008408:	4651      	mov	r1, sl
 800840a:	2300      	movs	r3, #0
 800840c:	220a      	movs	r2, #10
 800840e:	4628      	mov	r0, r5
 8008410:	f000 f892 	bl	8008538 <__multadd>
 8008414:	4682      	mov	sl, r0
 8008416:	e7eb      	b.n	80083f0 <_dtoa_r+0xba8>
 8008418:	0800b347 	.word	0x0800b347
 800841c:	0800b2a0 	.word	0x0800b2a0
 8008420:	0800b2c4 	.word	0x0800b2c4

08008424 <_localeconv_r>:
 8008424:	4800      	ldr	r0, [pc, #0]	; (8008428 <_localeconv_r+0x4>)
 8008426:	4770      	bx	lr
 8008428:	20000160 	.word	0x20000160

0800842c <malloc>:
 800842c:	4b02      	ldr	r3, [pc, #8]	; (8008438 <malloc+0xc>)
 800842e:	4601      	mov	r1, r0
 8008430:	6818      	ldr	r0, [r3, #0]
 8008432:	f000 bbfb 	b.w	8008c2c <_malloc_r>
 8008436:	bf00      	nop
 8008438:	2000000c 	.word	0x2000000c

0800843c <memchr>:
 800843c:	4603      	mov	r3, r0
 800843e:	b510      	push	{r4, lr}
 8008440:	b2c9      	uxtb	r1, r1
 8008442:	4402      	add	r2, r0
 8008444:	4293      	cmp	r3, r2
 8008446:	4618      	mov	r0, r3
 8008448:	d101      	bne.n	800844e <memchr+0x12>
 800844a:	2000      	movs	r0, #0
 800844c:	e003      	b.n	8008456 <memchr+0x1a>
 800844e:	7804      	ldrb	r4, [r0, #0]
 8008450:	3301      	adds	r3, #1
 8008452:	428c      	cmp	r4, r1
 8008454:	d1f6      	bne.n	8008444 <memchr+0x8>
 8008456:	bd10      	pop	{r4, pc}

08008458 <memcpy>:
 8008458:	440a      	add	r2, r1
 800845a:	4291      	cmp	r1, r2
 800845c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008460:	d100      	bne.n	8008464 <memcpy+0xc>
 8008462:	4770      	bx	lr
 8008464:	b510      	push	{r4, lr}
 8008466:	f811 4b01 	ldrb.w	r4, [r1], #1
 800846a:	4291      	cmp	r1, r2
 800846c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008470:	d1f9      	bne.n	8008466 <memcpy+0xe>
 8008472:	bd10      	pop	{r4, pc}

08008474 <_Balloc>:
 8008474:	b570      	push	{r4, r5, r6, lr}
 8008476:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008478:	4604      	mov	r4, r0
 800847a:	460d      	mov	r5, r1
 800847c:	b976      	cbnz	r6, 800849c <_Balloc+0x28>
 800847e:	2010      	movs	r0, #16
 8008480:	f7ff ffd4 	bl	800842c <malloc>
 8008484:	4602      	mov	r2, r0
 8008486:	6260      	str	r0, [r4, #36]	; 0x24
 8008488:	b920      	cbnz	r0, 8008494 <_Balloc+0x20>
 800848a:	2166      	movs	r1, #102	; 0x66
 800848c:	4b17      	ldr	r3, [pc, #92]	; (80084ec <_Balloc+0x78>)
 800848e:	4818      	ldr	r0, [pc, #96]	; (80084f0 <_Balloc+0x7c>)
 8008490:	f000 fd92 	bl	8008fb8 <__assert_func>
 8008494:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008498:	6006      	str	r6, [r0, #0]
 800849a:	60c6      	str	r6, [r0, #12]
 800849c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800849e:	68f3      	ldr	r3, [r6, #12]
 80084a0:	b183      	cbz	r3, 80084c4 <_Balloc+0x50>
 80084a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80084a4:	68db      	ldr	r3, [r3, #12]
 80084a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80084aa:	b9b8      	cbnz	r0, 80084dc <_Balloc+0x68>
 80084ac:	2101      	movs	r1, #1
 80084ae:	fa01 f605 	lsl.w	r6, r1, r5
 80084b2:	1d72      	adds	r2, r6, #5
 80084b4:	4620      	mov	r0, r4
 80084b6:	0092      	lsls	r2, r2, #2
 80084b8:	f000 fb5e 	bl	8008b78 <_calloc_r>
 80084bc:	b160      	cbz	r0, 80084d8 <_Balloc+0x64>
 80084be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80084c2:	e00e      	b.n	80084e2 <_Balloc+0x6e>
 80084c4:	2221      	movs	r2, #33	; 0x21
 80084c6:	2104      	movs	r1, #4
 80084c8:	4620      	mov	r0, r4
 80084ca:	f000 fb55 	bl	8008b78 <_calloc_r>
 80084ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80084d0:	60f0      	str	r0, [r6, #12]
 80084d2:	68db      	ldr	r3, [r3, #12]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d1e4      	bne.n	80084a2 <_Balloc+0x2e>
 80084d8:	2000      	movs	r0, #0
 80084da:	bd70      	pop	{r4, r5, r6, pc}
 80084dc:	6802      	ldr	r2, [r0, #0]
 80084de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80084e2:	2300      	movs	r3, #0
 80084e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80084e8:	e7f7      	b.n	80084da <_Balloc+0x66>
 80084ea:	bf00      	nop
 80084ec:	0800b2d1 	.word	0x0800b2d1
 80084f0:	0800b358 	.word	0x0800b358

080084f4 <_Bfree>:
 80084f4:	b570      	push	{r4, r5, r6, lr}
 80084f6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80084f8:	4605      	mov	r5, r0
 80084fa:	460c      	mov	r4, r1
 80084fc:	b976      	cbnz	r6, 800851c <_Bfree+0x28>
 80084fe:	2010      	movs	r0, #16
 8008500:	f7ff ff94 	bl	800842c <malloc>
 8008504:	4602      	mov	r2, r0
 8008506:	6268      	str	r0, [r5, #36]	; 0x24
 8008508:	b920      	cbnz	r0, 8008514 <_Bfree+0x20>
 800850a:	218a      	movs	r1, #138	; 0x8a
 800850c:	4b08      	ldr	r3, [pc, #32]	; (8008530 <_Bfree+0x3c>)
 800850e:	4809      	ldr	r0, [pc, #36]	; (8008534 <_Bfree+0x40>)
 8008510:	f000 fd52 	bl	8008fb8 <__assert_func>
 8008514:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008518:	6006      	str	r6, [r0, #0]
 800851a:	60c6      	str	r6, [r0, #12]
 800851c:	b13c      	cbz	r4, 800852e <_Bfree+0x3a>
 800851e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008520:	6862      	ldr	r2, [r4, #4]
 8008522:	68db      	ldr	r3, [r3, #12]
 8008524:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008528:	6021      	str	r1, [r4, #0]
 800852a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800852e:	bd70      	pop	{r4, r5, r6, pc}
 8008530:	0800b2d1 	.word	0x0800b2d1
 8008534:	0800b358 	.word	0x0800b358

08008538 <__multadd>:
 8008538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800853c:	4698      	mov	r8, r3
 800853e:	460c      	mov	r4, r1
 8008540:	2300      	movs	r3, #0
 8008542:	690e      	ldr	r6, [r1, #16]
 8008544:	4607      	mov	r7, r0
 8008546:	f101 0014 	add.w	r0, r1, #20
 800854a:	6805      	ldr	r5, [r0, #0]
 800854c:	3301      	adds	r3, #1
 800854e:	b2a9      	uxth	r1, r5
 8008550:	fb02 8101 	mla	r1, r2, r1, r8
 8008554:	0c2d      	lsrs	r5, r5, #16
 8008556:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800855a:	fb02 c505 	mla	r5, r2, r5, ip
 800855e:	b289      	uxth	r1, r1
 8008560:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008564:	429e      	cmp	r6, r3
 8008566:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800856a:	f840 1b04 	str.w	r1, [r0], #4
 800856e:	dcec      	bgt.n	800854a <__multadd+0x12>
 8008570:	f1b8 0f00 	cmp.w	r8, #0
 8008574:	d022      	beq.n	80085bc <__multadd+0x84>
 8008576:	68a3      	ldr	r3, [r4, #8]
 8008578:	42b3      	cmp	r3, r6
 800857a:	dc19      	bgt.n	80085b0 <__multadd+0x78>
 800857c:	6861      	ldr	r1, [r4, #4]
 800857e:	4638      	mov	r0, r7
 8008580:	3101      	adds	r1, #1
 8008582:	f7ff ff77 	bl	8008474 <_Balloc>
 8008586:	4605      	mov	r5, r0
 8008588:	b928      	cbnz	r0, 8008596 <__multadd+0x5e>
 800858a:	4602      	mov	r2, r0
 800858c:	21b5      	movs	r1, #181	; 0xb5
 800858e:	4b0d      	ldr	r3, [pc, #52]	; (80085c4 <__multadd+0x8c>)
 8008590:	480d      	ldr	r0, [pc, #52]	; (80085c8 <__multadd+0x90>)
 8008592:	f000 fd11 	bl	8008fb8 <__assert_func>
 8008596:	6922      	ldr	r2, [r4, #16]
 8008598:	f104 010c 	add.w	r1, r4, #12
 800859c:	3202      	adds	r2, #2
 800859e:	0092      	lsls	r2, r2, #2
 80085a0:	300c      	adds	r0, #12
 80085a2:	f7ff ff59 	bl	8008458 <memcpy>
 80085a6:	4621      	mov	r1, r4
 80085a8:	4638      	mov	r0, r7
 80085aa:	f7ff ffa3 	bl	80084f4 <_Bfree>
 80085ae:	462c      	mov	r4, r5
 80085b0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80085b4:	3601      	adds	r6, #1
 80085b6:	f8c3 8014 	str.w	r8, [r3, #20]
 80085ba:	6126      	str	r6, [r4, #16]
 80085bc:	4620      	mov	r0, r4
 80085be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085c2:	bf00      	nop
 80085c4:	0800b347 	.word	0x0800b347
 80085c8:	0800b358 	.word	0x0800b358

080085cc <__hi0bits>:
 80085cc:	0c02      	lsrs	r2, r0, #16
 80085ce:	0412      	lsls	r2, r2, #16
 80085d0:	4603      	mov	r3, r0
 80085d2:	b9ca      	cbnz	r2, 8008608 <__hi0bits+0x3c>
 80085d4:	0403      	lsls	r3, r0, #16
 80085d6:	2010      	movs	r0, #16
 80085d8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80085dc:	bf04      	itt	eq
 80085de:	021b      	lsleq	r3, r3, #8
 80085e0:	3008      	addeq	r0, #8
 80085e2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80085e6:	bf04      	itt	eq
 80085e8:	011b      	lsleq	r3, r3, #4
 80085ea:	3004      	addeq	r0, #4
 80085ec:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80085f0:	bf04      	itt	eq
 80085f2:	009b      	lsleq	r3, r3, #2
 80085f4:	3002      	addeq	r0, #2
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	db05      	blt.n	8008606 <__hi0bits+0x3a>
 80085fa:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80085fe:	f100 0001 	add.w	r0, r0, #1
 8008602:	bf08      	it	eq
 8008604:	2020      	moveq	r0, #32
 8008606:	4770      	bx	lr
 8008608:	2000      	movs	r0, #0
 800860a:	e7e5      	b.n	80085d8 <__hi0bits+0xc>

0800860c <__lo0bits>:
 800860c:	6803      	ldr	r3, [r0, #0]
 800860e:	4602      	mov	r2, r0
 8008610:	f013 0007 	ands.w	r0, r3, #7
 8008614:	d00b      	beq.n	800862e <__lo0bits+0x22>
 8008616:	07d9      	lsls	r1, r3, #31
 8008618:	d422      	bmi.n	8008660 <__lo0bits+0x54>
 800861a:	0798      	lsls	r0, r3, #30
 800861c:	bf49      	itett	mi
 800861e:	085b      	lsrmi	r3, r3, #1
 8008620:	089b      	lsrpl	r3, r3, #2
 8008622:	2001      	movmi	r0, #1
 8008624:	6013      	strmi	r3, [r2, #0]
 8008626:	bf5c      	itt	pl
 8008628:	2002      	movpl	r0, #2
 800862a:	6013      	strpl	r3, [r2, #0]
 800862c:	4770      	bx	lr
 800862e:	b299      	uxth	r1, r3
 8008630:	b909      	cbnz	r1, 8008636 <__lo0bits+0x2a>
 8008632:	2010      	movs	r0, #16
 8008634:	0c1b      	lsrs	r3, r3, #16
 8008636:	f013 0fff 	tst.w	r3, #255	; 0xff
 800863a:	bf04      	itt	eq
 800863c:	0a1b      	lsreq	r3, r3, #8
 800863e:	3008      	addeq	r0, #8
 8008640:	0719      	lsls	r1, r3, #28
 8008642:	bf04      	itt	eq
 8008644:	091b      	lsreq	r3, r3, #4
 8008646:	3004      	addeq	r0, #4
 8008648:	0799      	lsls	r1, r3, #30
 800864a:	bf04      	itt	eq
 800864c:	089b      	lsreq	r3, r3, #2
 800864e:	3002      	addeq	r0, #2
 8008650:	07d9      	lsls	r1, r3, #31
 8008652:	d403      	bmi.n	800865c <__lo0bits+0x50>
 8008654:	085b      	lsrs	r3, r3, #1
 8008656:	f100 0001 	add.w	r0, r0, #1
 800865a:	d003      	beq.n	8008664 <__lo0bits+0x58>
 800865c:	6013      	str	r3, [r2, #0]
 800865e:	4770      	bx	lr
 8008660:	2000      	movs	r0, #0
 8008662:	4770      	bx	lr
 8008664:	2020      	movs	r0, #32
 8008666:	4770      	bx	lr

08008668 <__i2b>:
 8008668:	b510      	push	{r4, lr}
 800866a:	460c      	mov	r4, r1
 800866c:	2101      	movs	r1, #1
 800866e:	f7ff ff01 	bl	8008474 <_Balloc>
 8008672:	4602      	mov	r2, r0
 8008674:	b928      	cbnz	r0, 8008682 <__i2b+0x1a>
 8008676:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800867a:	4b04      	ldr	r3, [pc, #16]	; (800868c <__i2b+0x24>)
 800867c:	4804      	ldr	r0, [pc, #16]	; (8008690 <__i2b+0x28>)
 800867e:	f000 fc9b 	bl	8008fb8 <__assert_func>
 8008682:	2301      	movs	r3, #1
 8008684:	6144      	str	r4, [r0, #20]
 8008686:	6103      	str	r3, [r0, #16]
 8008688:	bd10      	pop	{r4, pc}
 800868a:	bf00      	nop
 800868c:	0800b347 	.word	0x0800b347
 8008690:	0800b358 	.word	0x0800b358

08008694 <__multiply>:
 8008694:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008698:	4614      	mov	r4, r2
 800869a:	690a      	ldr	r2, [r1, #16]
 800869c:	6923      	ldr	r3, [r4, #16]
 800869e:	460d      	mov	r5, r1
 80086a0:	429a      	cmp	r2, r3
 80086a2:	bfbe      	ittt	lt
 80086a4:	460b      	movlt	r3, r1
 80086a6:	4625      	movlt	r5, r4
 80086a8:	461c      	movlt	r4, r3
 80086aa:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80086ae:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80086b2:	68ab      	ldr	r3, [r5, #8]
 80086b4:	6869      	ldr	r1, [r5, #4]
 80086b6:	eb0a 0709 	add.w	r7, sl, r9
 80086ba:	42bb      	cmp	r3, r7
 80086bc:	b085      	sub	sp, #20
 80086be:	bfb8      	it	lt
 80086c0:	3101      	addlt	r1, #1
 80086c2:	f7ff fed7 	bl	8008474 <_Balloc>
 80086c6:	b930      	cbnz	r0, 80086d6 <__multiply+0x42>
 80086c8:	4602      	mov	r2, r0
 80086ca:	f240 115d 	movw	r1, #349	; 0x15d
 80086ce:	4b41      	ldr	r3, [pc, #260]	; (80087d4 <__multiply+0x140>)
 80086d0:	4841      	ldr	r0, [pc, #260]	; (80087d8 <__multiply+0x144>)
 80086d2:	f000 fc71 	bl	8008fb8 <__assert_func>
 80086d6:	f100 0614 	add.w	r6, r0, #20
 80086da:	4633      	mov	r3, r6
 80086dc:	2200      	movs	r2, #0
 80086de:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80086e2:	4543      	cmp	r3, r8
 80086e4:	d31e      	bcc.n	8008724 <__multiply+0x90>
 80086e6:	f105 0c14 	add.w	ip, r5, #20
 80086ea:	f104 0314 	add.w	r3, r4, #20
 80086ee:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80086f2:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80086f6:	9202      	str	r2, [sp, #8]
 80086f8:	ebac 0205 	sub.w	r2, ip, r5
 80086fc:	3a15      	subs	r2, #21
 80086fe:	f022 0203 	bic.w	r2, r2, #3
 8008702:	3204      	adds	r2, #4
 8008704:	f105 0115 	add.w	r1, r5, #21
 8008708:	458c      	cmp	ip, r1
 800870a:	bf38      	it	cc
 800870c:	2204      	movcc	r2, #4
 800870e:	9201      	str	r2, [sp, #4]
 8008710:	9a02      	ldr	r2, [sp, #8]
 8008712:	9303      	str	r3, [sp, #12]
 8008714:	429a      	cmp	r2, r3
 8008716:	d808      	bhi.n	800872a <__multiply+0x96>
 8008718:	2f00      	cmp	r7, #0
 800871a:	dc55      	bgt.n	80087c8 <__multiply+0x134>
 800871c:	6107      	str	r7, [r0, #16]
 800871e:	b005      	add	sp, #20
 8008720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008724:	f843 2b04 	str.w	r2, [r3], #4
 8008728:	e7db      	b.n	80086e2 <__multiply+0x4e>
 800872a:	f8b3 a000 	ldrh.w	sl, [r3]
 800872e:	f1ba 0f00 	cmp.w	sl, #0
 8008732:	d020      	beq.n	8008776 <__multiply+0xe2>
 8008734:	46b1      	mov	r9, r6
 8008736:	2200      	movs	r2, #0
 8008738:	f105 0e14 	add.w	lr, r5, #20
 800873c:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008740:	f8d9 b000 	ldr.w	fp, [r9]
 8008744:	b2a1      	uxth	r1, r4
 8008746:	fa1f fb8b 	uxth.w	fp, fp
 800874a:	fb0a b101 	mla	r1, sl, r1, fp
 800874e:	4411      	add	r1, r2
 8008750:	f8d9 2000 	ldr.w	r2, [r9]
 8008754:	0c24      	lsrs	r4, r4, #16
 8008756:	0c12      	lsrs	r2, r2, #16
 8008758:	fb0a 2404 	mla	r4, sl, r4, r2
 800875c:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008760:	b289      	uxth	r1, r1
 8008762:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008766:	45f4      	cmp	ip, lr
 8008768:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800876c:	f849 1b04 	str.w	r1, [r9], #4
 8008770:	d8e4      	bhi.n	800873c <__multiply+0xa8>
 8008772:	9901      	ldr	r1, [sp, #4]
 8008774:	5072      	str	r2, [r6, r1]
 8008776:	9a03      	ldr	r2, [sp, #12]
 8008778:	3304      	adds	r3, #4
 800877a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800877e:	f1b9 0f00 	cmp.w	r9, #0
 8008782:	d01f      	beq.n	80087c4 <__multiply+0x130>
 8008784:	46b6      	mov	lr, r6
 8008786:	f04f 0a00 	mov.w	sl, #0
 800878a:	6834      	ldr	r4, [r6, #0]
 800878c:	f105 0114 	add.w	r1, r5, #20
 8008790:	880a      	ldrh	r2, [r1, #0]
 8008792:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008796:	b2a4      	uxth	r4, r4
 8008798:	fb09 b202 	mla	r2, r9, r2, fp
 800879c:	4492      	add	sl, r2
 800879e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80087a2:	f84e 4b04 	str.w	r4, [lr], #4
 80087a6:	f851 4b04 	ldr.w	r4, [r1], #4
 80087aa:	f8be 2000 	ldrh.w	r2, [lr]
 80087ae:	0c24      	lsrs	r4, r4, #16
 80087b0:	fb09 2404 	mla	r4, r9, r4, r2
 80087b4:	458c      	cmp	ip, r1
 80087b6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80087ba:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80087be:	d8e7      	bhi.n	8008790 <__multiply+0xfc>
 80087c0:	9a01      	ldr	r2, [sp, #4]
 80087c2:	50b4      	str	r4, [r6, r2]
 80087c4:	3604      	adds	r6, #4
 80087c6:	e7a3      	b.n	8008710 <__multiply+0x7c>
 80087c8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d1a5      	bne.n	800871c <__multiply+0x88>
 80087d0:	3f01      	subs	r7, #1
 80087d2:	e7a1      	b.n	8008718 <__multiply+0x84>
 80087d4:	0800b347 	.word	0x0800b347
 80087d8:	0800b358 	.word	0x0800b358

080087dc <__pow5mult>:
 80087dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087e0:	4615      	mov	r5, r2
 80087e2:	f012 0203 	ands.w	r2, r2, #3
 80087e6:	4606      	mov	r6, r0
 80087e8:	460f      	mov	r7, r1
 80087ea:	d007      	beq.n	80087fc <__pow5mult+0x20>
 80087ec:	4c25      	ldr	r4, [pc, #148]	; (8008884 <__pow5mult+0xa8>)
 80087ee:	3a01      	subs	r2, #1
 80087f0:	2300      	movs	r3, #0
 80087f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80087f6:	f7ff fe9f 	bl	8008538 <__multadd>
 80087fa:	4607      	mov	r7, r0
 80087fc:	10ad      	asrs	r5, r5, #2
 80087fe:	d03d      	beq.n	800887c <__pow5mult+0xa0>
 8008800:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008802:	b97c      	cbnz	r4, 8008824 <__pow5mult+0x48>
 8008804:	2010      	movs	r0, #16
 8008806:	f7ff fe11 	bl	800842c <malloc>
 800880a:	4602      	mov	r2, r0
 800880c:	6270      	str	r0, [r6, #36]	; 0x24
 800880e:	b928      	cbnz	r0, 800881c <__pow5mult+0x40>
 8008810:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008814:	4b1c      	ldr	r3, [pc, #112]	; (8008888 <__pow5mult+0xac>)
 8008816:	481d      	ldr	r0, [pc, #116]	; (800888c <__pow5mult+0xb0>)
 8008818:	f000 fbce 	bl	8008fb8 <__assert_func>
 800881c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008820:	6004      	str	r4, [r0, #0]
 8008822:	60c4      	str	r4, [r0, #12]
 8008824:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008828:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800882c:	b94c      	cbnz	r4, 8008842 <__pow5mult+0x66>
 800882e:	f240 2171 	movw	r1, #625	; 0x271
 8008832:	4630      	mov	r0, r6
 8008834:	f7ff ff18 	bl	8008668 <__i2b>
 8008838:	2300      	movs	r3, #0
 800883a:	4604      	mov	r4, r0
 800883c:	f8c8 0008 	str.w	r0, [r8, #8]
 8008840:	6003      	str	r3, [r0, #0]
 8008842:	f04f 0900 	mov.w	r9, #0
 8008846:	07eb      	lsls	r3, r5, #31
 8008848:	d50a      	bpl.n	8008860 <__pow5mult+0x84>
 800884a:	4639      	mov	r1, r7
 800884c:	4622      	mov	r2, r4
 800884e:	4630      	mov	r0, r6
 8008850:	f7ff ff20 	bl	8008694 <__multiply>
 8008854:	4680      	mov	r8, r0
 8008856:	4639      	mov	r1, r7
 8008858:	4630      	mov	r0, r6
 800885a:	f7ff fe4b 	bl	80084f4 <_Bfree>
 800885e:	4647      	mov	r7, r8
 8008860:	106d      	asrs	r5, r5, #1
 8008862:	d00b      	beq.n	800887c <__pow5mult+0xa0>
 8008864:	6820      	ldr	r0, [r4, #0]
 8008866:	b938      	cbnz	r0, 8008878 <__pow5mult+0x9c>
 8008868:	4622      	mov	r2, r4
 800886a:	4621      	mov	r1, r4
 800886c:	4630      	mov	r0, r6
 800886e:	f7ff ff11 	bl	8008694 <__multiply>
 8008872:	6020      	str	r0, [r4, #0]
 8008874:	f8c0 9000 	str.w	r9, [r0]
 8008878:	4604      	mov	r4, r0
 800887a:	e7e4      	b.n	8008846 <__pow5mult+0x6a>
 800887c:	4638      	mov	r0, r7
 800887e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008882:	bf00      	nop
 8008884:	0800b4a8 	.word	0x0800b4a8
 8008888:	0800b2d1 	.word	0x0800b2d1
 800888c:	0800b358 	.word	0x0800b358

08008890 <__lshift>:
 8008890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008894:	460c      	mov	r4, r1
 8008896:	4607      	mov	r7, r0
 8008898:	4691      	mov	r9, r2
 800889a:	6923      	ldr	r3, [r4, #16]
 800889c:	6849      	ldr	r1, [r1, #4]
 800889e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80088a2:	68a3      	ldr	r3, [r4, #8]
 80088a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80088a8:	f108 0601 	add.w	r6, r8, #1
 80088ac:	42b3      	cmp	r3, r6
 80088ae:	db0b      	blt.n	80088c8 <__lshift+0x38>
 80088b0:	4638      	mov	r0, r7
 80088b2:	f7ff fddf 	bl	8008474 <_Balloc>
 80088b6:	4605      	mov	r5, r0
 80088b8:	b948      	cbnz	r0, 80088ce <__lshift+0x3e>
 80088ba:	4602      	mov	r2, r0
 80088bc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80088c0:	4b27      	ldr	r3, [pc, #156]	; (8008960 <__lshift+0xd0>)
 80088c2:	4828      	ldr	r0, [pc, #160]	; (8008964 <__lshift+0xd4>)
 80088c4:	f000 fb78 	bl	8008fb8 <__assert_func>
 80088c8:	3101      	adds	r1, #1
 80088ca:	005b      	lsls	r3, r3, #1
 80088cc:	e7ee      	b.n	80088ac <__lshift+0x1c>
 80088ce:	2300      	movs	r3, #0
 80088d0:	f100 0114 	add.w	r1, r0, #20
 80088d4:	f100 0210 	add.w	r2, r0, #16
 80088d8:	4618      	mov	r0, r3
 80088da:	4553      	cmp	r3, sl
 80088dc:	db33      	blt.n	8008946 <__lshift+0xb6>
 80088de:	6920      	ldr	r0, [r4, #16]
 80088e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80088e4:	f104 0314 	add.w	r3, r4, #20
 80088e8:	f019 091f 	ands.w	r9, r9, #31
 80088ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80088f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80088f4:	d02b      	beq.n	800894e <__lshift+0xbe>
 80088f6:	468a      	mov	sl, r1
 80088f8:	2200      	movs	r2, #0
 80088fa:	f1c9 0e20 	rsb	lr, r9, #32
 80088fe:	6818      	ldr	r0, [r3, #0]
 8008900:	fa00 f009 	lsl.w	r0, r0, r9
 8008904:	4302      	orrs	r2, r0
 8008906:	f84a 2b04 	str.w	r2, [sl], #4
 800890a:	f853 2b04 	ldr.w	r2, [r3], #4
 800890e:	459c      	cmp	ip, r3
 8008910:	fa22 f20e 	lsr.w	r2, r2, lr
 8008914:	d8f3      	bhi.n	80088fe <__lshift+0x6e>
 8008916:	ebac 0304 	sub.w	r3, ip, r4
 800891a:	3b15      	subs	r3, #21
 800891c:	f023 0303 	bic.w	r3, r3, #3
 8008920:	3304      	adds	r3, #4
 8008922:	f104 0015 	add.w	r0, r4, #21
 8008926:	4584      	cmp	ip, r0
 8008928:	bf38      	it	cc
 800892a:	2304      	movcc	r3, #4
 800892c:	50ca      	str	r2, [r1, r3]
 800892e:	b10a      	cbz	r2, 8008934 <__lshift+0xa4>
 8008930:	f108 0602 	add.w	r6, r8, #2
 8008934:	3e01      	subs	r6, #1
 8008936:	4638      	mov	r0, r7
 8008938:	4621      	mov	r1, r4
 800893a:	612e      	str	r6, [r5, #16]
 800893c:	f7ff fdda 	bl	80084f4 <_Bfree>
 8008940:	4628      	mov	r0, r5
 8008942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008946:	f842 0f04 	str.w	r0, [r2, #4]!
 800894a:	3301      	adds	r3, #1
 800894c:	e7c5      	b.n	80088da <__lshift+0x4a>
 800894e:	3904      	subs	r1, #4
 8008950:	f853 2b04 	ldr.w	r2, [r3], #4
 8008954:	459c      	cmp	ip, r3
 8008956:	f841 2f04 	str.w	r2, [r1, #4]!
 800895a:	d8f9      	bhi.n	8008950 <__lshift+0xc0>
 800895c:	e7ea      	b.n	8008934 <__lshift+0xa4>
 800895e:	bf00      	nop
 8008960:	0800b347 	.word	0x0800b347
 8008964:	0800b358 	.word	0x0800b358

08008968 <__mcmp>:
 8008968:	4603      	mov	r3, r0
 800896a:	690a      	ldr	r2, [r1, #16]
 800896c:	6900      	ldr	r0, [r0, #16]
 800896e:	b530      	push	{r4, r5, lr}
 8008970:	1a80      	subs	r0, r0, r2
 8008972:	d10d      	bne.n	8008990 <__mcmp+0x28>
 8008974:	3314      	adds	r3, #20
 8008976:	3114      	adds	r1, #20
 8008978:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800897c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008980:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008984:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008988:	4295      	cmp	r5, r2
 800898a:	d002      	beq.n	8008992 <__mcmp+0x2a>
 800898c:	d304      	bcc.n	8008998 <__mcmp+0x30>
 800898e:	2001      	movs	r0, #1
 8008990:	bd30      	pop	{r4, r5, pc}
 8008992:	42a3      	cmp	r3, r4
 8008994:	d3f4      	bcc.n	8008980 <__mcmp+0x18>
 8008996:	e7fb      	b.n	8008990 <__mcmp+0x28>
 8008998:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800899c:	e7f8      	b.n	8008990 <__mcmp+0x28>
	...

080089a0 <__mdiff>:
 80089a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089a4:	460c      	mov	r4, r1
 80089a6:	4606      	mov	r6, r0
 80089a8:	4611      	mov	r1, r2
 80089aa:	4620      	mov	r0, r4
 80089ac:	4692      	mov	sl, r2
 80089ae:	f7ff ffdb 	bl	8008968 <__mcmp>
 80089b2:	1e05      	subs	r5, r0, #0
 80089b4:	d111      	bne.n	80089da <__mdiff+0x3a>
 80089b6:	4629      	mov	r1, r5
 80089b8:	4630      	mov	r0, r6
 80089ba:	f7ff fd5b 	bl	8008474 <_Balloc>
 80089be:	4602      	mov	r2, r0
 80089c0:	b928      	cbnz	r0, 80089ce <__mdiff+0x2e>
 80089c2:	f240 2132 	movw	r1, #562	; 0x232
 80089c6:	4b3c      	ldr	r3, [pc, #240]	; (8008ab8 <__mdiff+0x118>)
 80089c8:	483c      	ldr	r0, [pc, #240]	; (8008abc <__mdiff+0x11c>)
 80089ca:	f000 faf5 	bl	8008fb8 <__assert_func>
 80089ce:	2301      	movs	r3, #1
 80089d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80089d4:	4610      	mov	r0, r2
 80089d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089da:	bfa4      	itt	ge
 80089dc:	4653      	movge	r3, sl
 80089de:	46a2      	movge	sl, r4
 80089e0:	4630      	mov	r0, r6
 80089e2:	f8da 1004 	ldr.w	r1, [sl, #4]
 80089e6:	bfa6      	itte	ge
 80089e8:	461c      	movge	r4, r3
 80089ea:	2500      	movge	r5, #0
 80089ec:	2501      	movlt	r5, #1
 80089ee:	f7ff fd41 	bl	8008474 <_Balloc>
 80089f2:	4602      	mov	r2, r0
 80089f4:	b918      	cbnz	r0, 80089fe <__mdiff+0x5e>
 80089f6:	f44f 7110 	mov.w	r1, #576	; 0x240
 80089fa:	4b2f      	ldr	r3, [pc, #188]	; (8008ab8 <__mdiff+0x118>)
 80089fc:	e7e4      	b.n	80089c8 <__mdiff+0x28>
 80089fe:	f100 0814 	add.w	r8, r0, #20
 8008a02:	f8da 7010 	ldr.w	r7, [sl, #16]
 8008a06:	60c5      	str	r5, [r0, #12]
 8008a08:	f04f 0c00 	mov.w	ip, #0
 8008a0c:	f10a 0514 	add.w	r5, sl, #20
 8008a10:	f10a 0010 	add.w	r0, sl, #16
 8008a14:	46c2      	mov	sl, r8
 8008a16:	6926      	ldr	r6, [r4, #16]
 8008a18:	f104 0914 	add.w	r9, r4, #20
 8008a1c:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8008a20:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008a24:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8008a28:	f859 3b04 	ldr.w	r3, [r9], #4
 8008a2c:	fa1f f18b 	uxth.w	r1, fp
 8008a30:	4461      	add	r1, ip
 8008a32:	fa1f fc83 	uxth.w	ip, r3
 8008a36:	0c1b      	lsrs	r3, r3, #16
 8008a38:	eba1 010c 	sub.w	r1, r1, ip
 8008a3c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008a40:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008a44:	b289      	uxth	r1, r1
 8008a46:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008a4a:	454e      	cmp	r6, r9
 8008a4c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008a50:	f84a 3b04 	str.w	r3, [sl], #4
 8008a54:	d8e6      	bhi.n	8008a24 <__mdiff+0x84>
 8008a56:	1b33      	subs	r3, r6, r4
 8008a58:	3b15      	subs	r3, #21
 8008a5a:	f023 0303 	bic.w	r3, r3, #3
 8008a5e:	3415      	adds	r4, #21
 8008a60:	3304      	adds	r3, #4
 8008a62:	42a6      	cmp	r6, r4
 8008a64:	bf38      	it	cc
 8008a66:	2304      	movcc	r3, #4
 8008a68:	441d      	add	r5, r3
 8008a6a:	4443      	add	r3, r8
 8008a6c:	461e      	mov	r6, r3
 8008a6e:	462c      	mov	r4, r5
 8008a70:	4574      	cmp	r4, lr
 8008a72:	d30e      	bcc.n	8008a92 <__mdiff+0xf2>
 8008a74:	f10e 0103 	add.w	r1, lr, #3
 8008a78:	1b49      	subs	r1, r1, r5
 8008a7a:	f021 0103 	bic.w	r1, r1, #3
 8008a7e:	3d03      	subs	r5, #3
 8008a80:	45ae      	cmp	lr, r5
 8008a82:	bf38      	it	cc
 8008a84:	2100      	movcc	r1, #0
 8008a86:	4419      	add	r1, r3
 8008a88:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8008a8c:	b18b      	cbz	r3, 8008ab2 <__mdiff+0x112>
 8008a8e:	6117      	str	r7, [r2, #16]
 8008a90:	e7a0      	b.n	80089d4 <__mdiff+0x34>
 8008a92:	f854 8b04 	ldr.w	r8, [r4], #4
 8008a96:	fa1f f188 	uxth.w	r1, r8
 8008a9a:	4461      	add	r1, ip
 8008a9c:	1408      	asrs	r0, r1, #16
 8008a9e:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8008aa2:	b289      	uxth	r1, r1
 8008aa4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008aa8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008aac:	f846 1b04 	str.w	r1, [r6], #4
 8008ab0:	e7de      	b.n	8008a70 <__mdiff+0xd0>
 8008ab2:	3f01      	subs	r7, #1
 8008ab4:	e7e8      	b.n	8008a88 <__mdiff+0xe8>
 8008ab6:	bf00      	nop
 8008ab8:	0800b347 	.word	0x0800b347
 8008abc:	0800b358 	.word	0x0800b358

08008ac0 <__d2b>:
 8008ac0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008ac4:	2101      	movs	r1, #1
 8008ac6:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8008aca:	4690      	mov	r8, r2
 8008acc:	461d      	mov	r5, r3
 8008ace:	f7ff fcd1 	bl	8008474 <_Balloc>
 8008ad2:	4604      	mov	r4, r0
 8008ad4:	b930      	cbnz	r0, 8008ae4 <__d2b+0x24>
 8008ad6:	4602      	mov	r2, r0
 8008ad8:	f240 310a 	movw	r1, #778	; 0x30a
 8008adc:	4b24      	ldr	r3, [pc, #144]	; (8008b70 <__d2b+0xb0>)
 8008ade:	4825      	ldr	r0, [pc, #148]	; (8008b74 <__d2b+0xb4>)
 8008ae0:	f000 fa6a 	bl	8008fb8 <__assert_func>
 8008ae4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008ae8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8008aec:	bb2d      	cbnz	r5, 8008b3a <__d2b+0x7a>
 8008aee:	9301      	str	r3, [sp, #4]
 8008af0:	f1b8 0300 	subs.w	r3, r8, #0
 8008af4:	d026      	beq.n	8008b44 <__d2b+0x84>
 8008af6:	4668      	mov	r0, sp
 8008af8:	9300      	str	r3, [sp, #0]
 8008afa:	f7ff fd87 	bl	800860c <__lo0bits>
 8008afe:	9900      	ldr	r1, [sp, #0]
 8008b00:	b1f0      	cbz	r0, 8008b40 <__d2b+0x80>
 8008b02:	9a01      	ldr	r2, [sp, #4]
 8008b04:	f1c0 0320 	rsb	r3, r0, #32
 8008b08:	fa02 f303 	lsl.w	r3, r2, r3
 8008b0c:	430b      	orrs	r3, r1
 8008b0e:	40c2      	lsrs	r2, r0
 8008b10:	6163      	str	r3, [r4, #20]
 8008b12:	9201      	str	r2, [sp, #4]
 8008b14:	9b01      	ldr	r3, [sp, #4]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	bf14      	ite	ne
 8008b1a:	2102      	movne	r1, #2
 8008b1c:	2101      	moveq	r1, #1
 8008b1e:	61a3      	str	r3, [r4, #24]
 8008b20:	6121      	str	r1, [r4, #16]
 8008b22:	b1c5      	cbz	r5, 8008b56 <__d2b+0x96>
 8008b24:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008b28:	4405      	add	r5, r0
 8008b2a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008b2e:	603d      	str	r5, [r7, #0]
 8008b30:	6030      	str	r0, [r6, #0]
 8008b32:	4620      	mov	r0, r4
 8008b34:	b002      	add	sp, #8
 8008b36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b3a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008b3e:	e7d6      	b.n	8008aee <__d2b+0x2e>
 8008b40:	6161      	str	r1, [r4, #20]
 8008b42:	e7e7      	b.n	8008b14 <__d2b+0x54>
 8008b44:	a801      	add	r0, sp, #4
 8008b46:	f7ff fd61 	bl	800860c <__lo0bits>
 8008b4a:	2101      	movs	r1, #1
 8008b4c:	9b01      	ldr	r3, [sp, #4]
 8008b4e:	6121      	str	r1, [r4, #16]
 8008b50:	6163      	str	r3, [r4, #20]
 8008b52:	3020      	adds	r0, #32
 8008b54:	e7e5      	b.n	8008b22 <__d2b+0x62>
 8008b56:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8008b5a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008b5e:	6038      	str	r0, [r7, #0]
 8008b60:	6918      	ldr	r0, [r3, #16]
 8008b62:	f7ff fd33 	bl	80085cc <__hi0bits>
 8008b66:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8008b6a:	6031      	str	r1, [r6, #0]
 8008b6c:	e7e1      	b.n	8008b32 <__d2b+0x72>
 8008b6e:	bf00      	nop
 8008b70:	0800b347 	.word	0x0800b347
 8008b74:	0800b358 	.word	0x0800b358

08008b78 <_calloc_r>:
 8008b78:	b538      	push	{r3, r4, r5, lr}
 8008b7a:	fb02 f501 	mul.w	r5, r2, r1
 8008b7e:	4629      	mov	r1, r5
 8008b80:	f000 f854 	bl	8008c2c <_malloc_r>
 8008b84:	4604      	mov	r4, r0
 8008b86:	b118      	cbz	r0, 8008b90 <_calloc_r+0x18>
 8008b88:	462a      	mov	r2, r5
 8008b8a:	2100      	movs	r1, #0
 8008b8c:	f7fe f946 	bl	8006e1c <memset>
 8008b90:	4620      	mov	r0, r4
 8008b92:	bd38      	pop	{r3, r4, r5, pc}

08008b94 <_free_r>:
 8008b94:	b538      	push	{r3, r4, r5, lr}
 8008b96:	4605      	mov	r5, r0
 8008b98:	2900      	cmp	r1, #0
 8008b9a:	d043      	beq.n	8008c24 <_free_r+0x90>
 8008b9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ba0:	1f0c      	subs	r4, r1, #4
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	bfb8      	it	lt
 8008ba6:	18e4      	addlt	r4, r4, r3
 8008ba8:	f000 fa62 	bl	8009070 <__malloc_lock>
 8008bac:	4a1e      	ldr	r2, [pc, #120]	; (8008c28 <_free_r+0x94>)
 8008bae:	6813      	ldr	r3, [r2, #0]
 8008bb0:	4610      	mov	r0, r2
 8008bb2:	b933      	cbnz	r3, 8008bc2 <_free_r+0x2e>
 8008bb4:	6063      	str	r3, [r4, #4]
 8008bb6:	6014      	str	r4, [r2, #0]
 8008bb8:	4628      	mov	r0, r5
 8008bba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008bbe:	f000 ba5d 	b.w	800907c <__malloc_unlock>
 8008bc2:	42a3      	cmp	r3, r4
 8008bc4:	d90a      	bls.n	8008bdc <_free_r+0x48>
 8008bc6:	6821      	ldr	r1, [r4, #0]
 8008bc8:	1862      	adds	r2, r4, r1
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	bf01      	itttt	eq
 8008bce:	681a      	ldreq	r2, [r3, #0]
 8008bd0:	685b      	ldreq	r3, [r3, #4]
 8008bd2:	1852      	addeq	r2, r2, r1
 8008bd4:	6022      	streq	r2, [r4, #0]
 8008bd6:	6063      	str	r3, [r4, #4]
 8008bd8:	6004      	str	r4, [r0, #0]
 8008bda:	e7ed      	b.n	8008bb8 <_free_r+0x24>
 8008bdc:	461a      	mov	r2, r3
 8008bde:	685b      	ldr	r3, [r3, #4]
 8008be0:	b10b      	cbz	r3, 8008be6 <_free_r+0x52>
 8008be2:	42a3      	cmp	r3, r4
 8008be4:	d9fa      	bls.n	8008bdc <_free_r+0x48>
 8008be6:	6811      	ldr	r1, [r2, #0]
 8008be8:	1850      	adds	r0, r2, r1
 8008bea:	42a0      	cmp	r0, r4
 8008bec:	d10b      	bne.n	8008c06 <_free_r+0x72>
 8008bee:	6820      	ldr	r0, [r4, #0]
 8008bf0:	4401      	add	r1, r0
 8008bf2:	1850      	adds	r0, r2, r1
 8008bf4:	4283      	cmp	r3, r0
 8008bf6:	6011      	str	r1, [r2, #0]
 8008bf8:	d1de      	bne.n	8008bb8 <_free_r+0x24>
 8008bfa:	6818      	ldr	r0, [r3, #0]
 8008bfc:	685b      	ldr	r3, [r3, #4]
 8008bfe:	4401      	add	r1, r0
 8008c00:	6011      	str	r1, [r2, #0]
 8008c02:	6053      	str	r3, [r2, #4]
 8008c04:	e7d8      	b.n	8008bb8 <_free_r+0x24>
 8008c06:	d902      	bls.n	8008c0e <_free_r+0x7a>
 8008c08:	230c      	movs	r3, #12
 8008c0a:	602b      	str	r3, [r5, #0]
 8008c0c:	e7d4      	b.n	8008bb8 <_free_r+0x24>
 8008c0e:	6820      	ldr	r0, [r4, #0]
 8008c10:	1821      	adds	r1, r4, r0
 8008c12:	428b      	cmp	r3, r1
 8008c14:	bf01      	itttt	eq
 8008c16:	6819      	ldreq	r1, [r3, #0]
 8008c18:	685b      	ldreq	r3, [r3, #4]
 8008c1a:	1809      	addeq	r1, r1, r0
 8008c1c:	6021      	streq	r1, [r4, #0]
 8008c1e:	6063      	str	r3, [r4, #4]
 8008c20:	6054      	str	r4, [r2, #4]
 8008c22:	e7c9      	b.n	8008bb8 <_free_r+0x24>
 8008c24:	bd38      	pop	{r3, r4, r5, pc}
 8008c26:	bf00      	nop
 8008c28:	200002dc 	.word	0x200002dc

08008c2c <_malloc_r>:
 8008c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c2e:	1ccd      	adds	r5, r1, #3
 8008c30:	f025 0503 	bic.w	r5, r5, #3
 8008c34:	3508      	adds	r5, #8
 8008c36:	2d0c      	cmp	r5, #12
 8008c38:	bf38      	it	cc
 8008c3a:	250c      	movcc	r5, #12
 8008c3c:	2d00      	cmp	r5, #0
 8008c3e:	4606      	mov	r6, r0
 8008c40:	db01      	blt.n	8008c46 <_malloc_r+0x1a>
 8008c42:	42a9      	cmp	r1, r5
 8008c44:	d903      	bls.n	8008c4e <_malloc_r+0x22>
 8008c46:	230c      	movs	r3, #12
 8008c48:	6033      	str	r3, [r6, #0]
 8008c4a:	2000      	movs	r0, #0
 8008c4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c4e:	f000 fa0f 	bl	8009070 <__malloc_lock>
 8008c52:	4921      	ldr	r1, [pc, #132]	; (8008cd8 <_malloc_r+0xac>)
 8008c54:	680a      	ldr	r2, [r1, #0]
 8008c56:	4614      	mov	r4, r2
 8008c58:	b99c      	cbnz	r4, 8008c82 <_malloc_r+0x56>
 8008c5a:	4f20      	ldr	r7, [pc, #128]	; (8008cdc <_malloc_r+0xb0>)
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	b923      	cbnz	r3, 8008c6a <_malloc_r+0x3e>
 8008c60:	4621      	mov	r1, r4
 8008c62:	4630      	mov	r0, r6
 8008c64:	f000 f998 	bl	8008f98 <_sbrk_r>
 8008c68:	6038      	str	r0, [r7, #0]
 8008c6a:	4629      	mov	r1, r5
 8008c6c:	4630      	mov	r0, r6
 8008c6e:	f000 f993 	bl	8008f98 <_sbrk_r>
 8008c72:	1c43      	adds	r3, r0, #1
 8008c74:	d123      	bne.n	8008cbe <_malloc_r+0x92>
 8008c76:	230c      	movs	r3, #12
 8008c78:	4630      	mov	r0, r6
 8008c7a:	6033      	str	r3, [r6, #0]
 8008c7c:	f000 f9fe 	bl	800907c <__malloc_unlock>
 8008c80:	e7e3      	b.n	8008c4a <_malloc_r+0x1e>
 8008c82:	6823      	ldr	r3, [r4, #0]
 8008c84:	1b5b      	subs	r3, r3, r5
 8008c86:	d417      	bmi.n	8008cb8 <_malloc_r+0x8c>
 8008c88:	2b0b      	cmp	r3, #11
 8008c8a:	d903      	bls.n	8008c94 <_malloc_r+0x68>
 8008c8c:	6023      	str	r3, [r4, #0]
 8008c8e:	441c      	add	r4, r3
 8008c90:	6025      	str	r5, [r4, #0]
 8008c92:	e004      	b.n	8008c9e <_malloc_r+0x72>
 8008c94:	6863      	ldr	r3, [r4, #4]
 8008c96:	42a2      	cmp	r2, r4
 8008c98:	bf0c      	ite	eq
 8008c9a:	600b      	streq	r3, [r1, #0]
 8008c9c:	6053      	strne	r3, [r2, #4]
 8008c9e:	4630      	mov	r0, r6
 8008ca0:	f000 f9ec 	bl	800907c <__malloc_unlock>
 8008ca4:	f104 000b 	add.w	r0, r4, #11
 8008ca8:	1d23      	adds	r3, r4, #4
 8008caa:	f020 0007 	bic.w	r0, r0, #7
 8008cae:	1ac2      	subs	r2, r0, r3
 8008cb0:	d0cc      	beq.n	8008c4c <_malloc_r+0x20>
 8008cb2:	1a1b      	subs	r3, r3, r0
 8008cb4:	50a3      	str	r3, [r4, r2]
 8008cb6:	e7c9      	b.n	8008c4c <_malloc_r+0x20>
 8008cb8:	4622      	mov	r2, r4
 8008cba:	6864      	ldr	r4, [r4, #4]
 8008cbc:	e7cc      	b.n	8008c58 <_malloc_r+0x2c>
 8008cbe:	1cc4      	adds	r4, r0, #3
 8008cc0:	f024 0403 	bic.w	r4, r4, #3
 8008cc4:	42a0      	cmp	r0, r4
 8008cc6:	d0e3      	beq.n	8008c90 <_malloc_r+0x64>
 8008cc8:	1a21      	subs	r1, r4, r0
 8008cca:	4630      	mov	r0, r6
 8008ccc:	f000 f964 	bl	8008f98 <_sbrk_r>
 8008cd0:	3001      	adds	r0, #1
 8008cd2:	d1dd      	bne.n	8008c90 <_malloc_r+0x64>
 8008cd4:	e7cf      	b.n	8008c76 <_malloc_r+0x4a>
 8008cd6:	bf00      	nop
 8008cd8:	200002dc 	.word	0x200002dc
 8008cdc:	200002e0 	.word	0x200002e0

08008ce0 <__ssputs_r>:
 8008ce0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ce4:	688e      	ldr	r6, [r1, #8]
 8008ce6:	4682      	mov	sl, r0
 8008ce8:	429e      	cmp	r6, r3
 8008cea:	460c      	mov	r4, r1
 8008cec:	4690      	mov	r8, r2
 8008cee:	461f      	mov	r7, r3
 8008cf0:	d838      	bhi.n	8008d64 <__ssputs_r+0x84>
 8008cf2:	898a      	ldrh	r2, [r1, #12]
 8008cf4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008cf8:	d032      	beq.n	8008d60 <__ssputs_r+0x80>
 8008cfa:	6825      	ldr	r5, [r4, #0]
 8008cfc:	6909      	ldr	r1, [r1, #16]
 8008cfe:	3301      	adds	r3, #1
 8008d00:	eba5 0901 	sub.w	r9, r5, r1
 8008d04:	6965      	ldr	r5, [r4, #20]
 8008d06:	444b      	add	r3, r9
 8008d08:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008d0c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008d10:	106d      	asrs	r5, r5, #1
 8008d12:	429d      	cmp	r5, r3
 8008d14:	bf38      	it	cc
 8008d16:	461d      	movcc	r5, r3
 8008d18:	0553      	lsls	r3, r2, #21
 8008d1a:	d531      	bpl.n	8008d80 <__ssputs_r+0xa0>
 8008d1c:	4629      	mov	r1, r5
 8008d1e:	f7ff ff85 	bl	8008c2c <_malloc_r>
 8008d22:	4606      	mov	r6, r0
 8008d24:	b950      	cbnz	r0, 8008d3c <__ssputs_r+0x5c>
 8008d26:	230c      	movs	r3, #12
 8008d28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008d2c:	f8ca 3000 	str.w	r3, [sl]
 8008d30:	89a3      	ldrh	r3, [r4, #12]
 8008d32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d36:	81a3      	strh	r3, [r4, #12]
 8008d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d3c:	464a      	mov	r2, r9
 8008d3e:	6921      	ldr	r1, [r4, #16]
 8008d40:	f7ff fb8a 	bl	8008458 <memcpy>
 8008d44:	89a3      	ldrh	r3, [r4, #12]
 8008d46:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008d4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d4e:	81a3      	strh	r3, [r4, #12]
 8008d50:	6126      	str	r6, [r4, #16]
 8008d52:	444e      	add	r6, r9
 8008d54:	6026      	str	r6, [r4, #0]
 8008d56:	463e      	mov	r6, r7
 8008d58:	6165      	str	r5, [r4, #20]
 8008d5a:	eba5 0509 	sub.w	r5, r5, r9
 8008d5e:	60a5      	str	r5, [r4, #8]
 8008d60:	42be      	cmp	r6, r7
 8008d62:	d900      	bls.n	8008d66 <__ssputs_r+0x86>
 8008d64:	463e      	mov	r6, r7
 8008d66:	4632      	mov	r2, r6
 8008d68:	4641      	mov	r1, r8
 8008d6a:	6820      	ldr	r0, [r4, #0]
 8008d6c:	f000 f966 	bl	800903c <memmove>
 8008d70:	68a3      	ldr	r3, [r4, #8]
 8008d72:	6822      	ldr	r2, [r4, #0]
 8008d74:	1b9b      	subs	r3, r3, r6
 8008d76:	4432      	add	r2, r6
 8008d78:	2000      	movs	r0, #0
 8008d7a:	60a3      	str	r3, [r4, #8]
 8008d7c:	6022      	str	r2, [r4, #0]
 8008d7e:	e7db      	b.n	8008d38 <__ssputs_r+0x58>
 8008d80:	462a      	mov	r2, r5
 8008d82:	f000 f981 	bl	8009088 <_realloc_r>
 8008d86:	4606      	mov	r6, r0
 8008d88:	2800      	cmp	r0, #0
 8008d8a:	d1e1      	bne.n	8008d50 <__ssputs_r+0x70>
 8008d8c:	4650      	mov	r0, sl
 8008d8e:	6921      	ldr	r1, [r4, #16]
 8008d90:	f7ff ff00 	bl	8008b94 <_free_r>
 8008d94:	e7c7      	b.n	8008d26 <__ssputs_r+0x46>
	...

08008d98 <_svfiprintf_r>:
 8008d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d9c:	4698      	mov	r8, r3
 8008d9e:	898b      	ldrh	r3, [r1, #12]
 8008da0:	4607      	mov	r7, r0
 8008da2:	061b      	lsls	r3, r3, #24
 8008da4:	460d      	mov	r5, r1
 8008da6:	4614      	mov	r4, r2
 8008da8:	b09d      	sub	sp, #116	; 0x74
 8008daa:	d50e      	bpl.n	8008dca <_svfiprintf_r+0x32>
 8008dac:	690b      	ldr	r3, [r1, #16]
 8008dae:	b963      	cbnz	r3, 8008dca <_svfiprintf_r+0x32>
 8008db0:	2140      	movs	r1, #64	; 0x40
 8008db2:	f7ff ff3b 	bl	8008c2c <_malloc_r>
 8008db6:	6028      	str	r0, [r5, #0]
 8008db8:	6128      	str	r0, [r5, #16]
 8008dba:	b920      	cbnz	r0, 8008dc6 <_svfiprintf_r+0x2e>
 8008dbc:	230c      	movs	r3, #12
 8008dbe:	603b      	str	r3, [r7, #0]
 8008dc0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008dc4:	e0d1      	b.n	8008f6a <_svfiprintf_r+0x1d2>
 8008dc6:	2340      	movs	r3, #64	; 0x40
 8008dc8:	616b      	str	r3, [r5, #20]
 8008dca:	2300      	movs	r3, #0
 8008dcc:	9309      	str	r3, [sp, #36]	; 0x24
 8008dce:	2320      	movs	r3, #32
 8008dd0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008dd4:	2330      	movs	r3, #48	; 0x30
 8008dd6:	f04f 0901 	mov.w	r9, #1
 8008dda:	f8cd 800c 	str.w	r8, [sp, #12]
 8008dde:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008f84 <_svfiprintf_r+0x1ec>
 8008de2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008de6:	4623      	mov	r3, r4
 8008de8:	469a      	mov	sl, r3
 8008dea:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008dee:	b10a      	cbz	r2, 8008df4 <_svfiprintf_r+0x5c>
 8008df0:	2a25      	cmp	r2, #37	; 0x25
 8008df2:	d1f9      	bne.n	8008de8 <_svfiprintf_r+0x50>
 8008df4:	ebba 0b04 	subs.w	fp, sl, r4
 8008df8:	d00b      	beq.n	8008e12 <_svfiprintf_r+0x7a>
 8008dfa:	465b      	mov	r3, fp
 8008dfc:	4622      	mov	r2, r4
 8008dfe:	4629      	mov	r1, r5
 8008e00:	4638      	mov	r0, r7
 8008e02:	f7ff ff6d 	bl	8008ce0 <__ssputs_r>
 8008e06:	3001      	adds	r0, #1
 8008e08:	f000 80aa 	beq.w	8008f60 <_svfiprintf_r+0x1c8>
 8008e0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e0e:	445a      	add	r2, fp
 8008e10:	9209      	str	r2, [sp, #36]	; 0x24
 8008e12:	f89a 3000 	ldrb.w	r3, [sl]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	f000 80a2 	beq.w	8008f60 <_svfiprintf_r+0x1c8>
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008e22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e26:	f10a 0a01 	add.w	sl, sl, #1
 8008e2a:	9304      	str	r3, [sp, #16]
 8008e2c:	9307      	str	r3, [sp, #28]
 8008e2e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008e32:	931a      	str	r3, [sp, #104]	; 0x68
 8008e34:	4654      	mov	r4, sl
 8008e36:	2205      	movs	r2, #5
 8008e38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e3c:	4851      	ldr	r0, [pc, #324]	; (8008f84 <_svfiprintf_r+0x1ec>)
 8008e3e:	f7ff fafd 	bl	800843c <memchr>
 8008e42:	9a04      	ldr	r2, [sp, #16]
 8008e44:	b9d8      	cbnz	r0, 8008e7e <_svfiprintf_r+0xe6>
 8008e46:	06d0      	lsls	r0, r2, #27
 8008e48:	bf44      	itt	mi
 8008e4a:	2320      	movmi	r3, #32
 8008e4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e50:	0711      	lsls	r1, r2, #28
 8008e52:	bf44      	itt	mi
 8008e54:	232b      	movmi	r3, #43	; 0x2b
 8008e56:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e5a:	f89a 3000 	ldrb.w	r3, [sl]
 8008e5e:	2b2a      	cmp	r3, #42	; 0x2a
 8008e60:	d015      	beq.n	8008e8e <_svfiprintf_r+0xf6>
 8008e62:	4654      	mov	r4, sl
 8008e64:	2000      	movs	r0, #0
 8008e66:	f04f 0c0a 	mov.w	ip, #10
 8008e6a:	9a07      	ldr	r2, [sp, #28]
 8008e6c:	4621      	mov	r1, r4
 8008e6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e72:	3b30      	subs	r3, #48	; 0x30
 8008e74:	2b09      	cmp	r3, #9
 8008e76:	d94e      	bls.n	8008f16 <_svfiprintf_r+0x17e>
 8008e78:	b1b0      	cbz	r0, 8008ea8 <_svfiprintf_r+0x110>
 8008e7a:	9207      	str	r2, [sp, #28]
 8008e7c:	e014      	b.n	8008ea8 <_svfiprintf_r+0x110>
 8008e7e:	eba0 0308 	sub.w	r3, r0, r8
 8008e82:	fa09 f303 	lsl.w	r3, r9, r3
 8008e86:	4313      	orrs	r3, r2
 8008e88:	46a2      	mov	sl, r4
 8008e8a:	9304      	str	r3, [sp, #16]
 8008e8c:	e7d2      	b.n	8008e34 <_svfiprintf_r+0x9c>
 8008e8e:	9b03      	ldr	r3, [sp, #12]
 8008e90:	1d19      	adds	r1, r3, #4
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	9103      	str	r1, [sp, #12]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	bfbb      	ittet	lt
 8008e9a:	425b      	neglt	r3, r3
 8008e9c:	f042 0202 	orrlt.w	r2, r2, #2
 8008ea0:	9307      	strge	r3, [sp, #28]
 8008ea2:	9307      	strlt	r3, [sp, #28]
 8008ea4:	bfb8      	it	lt
 8008ea6:	9204      	strlt	r2, [sp, #16]
 8008ea8:	7823      	ldrb	r3, [r4, #0]
 8008eaa:	2b2e      	cmp	r3, #46	; 0x2e
 8008eac:	d10c      	bne.n	8008ec8 <_svfiprintf_r+0x130>
 8008eae:	7863      	ldrb	r3, [r4, #1]
 8008eb0:	2b2a      	cmp	r3, #42	; 0x2a
 8008eb2:	d135      	bne.n	8008f20 <_svfiprintf_r+0x188>
 8008eb4:	9b03      	ldr	r3, [sp, #12]
 8008eb6:	3402      	adds	r4, #2
 8008eb8:	1d1a      	adds	r2, r3, #4
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	9203      	str	r2, [sp, #12]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	bfb8      	it	lt
 8008ec2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008ec6:	9305      	str	r3, [sp, #20]
 8008ec8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008f94 <_svfiprintf_r+0x1fc>
 8008ecc:	2203      	movs	r2, #3
 8008ece:	4650      	mov	r0, sl
 8008ed0:	7821      	ldrb	r1, [r4, #0]
 8008ed2:	f7ff fab3 	bl	800843c <memchr>
 8008ed6:	b140      	cbz	r0, 8008eea <_svfiprintf_r+0x152>
 8008ed8:	2340      	movs	r3, #64	; 0x40
 8008eda:	eba0 000a 	sub.w	r0, r0, sl
 8008ede:	fa03 f000 	lsl.w	r0, r3, r0
 8008ee2:	9b04      	ldr	r3, [sp, #16]
 8008ee4:	3401      	adds	r4, #1
 8008ee6:	4303      	orrs	r3, r0
 8008ee8:	9304      	str	r3, [sp, #16]
 8008eea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008eee:	2206      	movs	r2, #6
 8008ef0:	4825      	ldr	r0, [pc, #148]	; (8008f88 <_svfiprintf_r+0x1f0>)
 8008ef2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008ef6:	f7ff faa1 	bl	800843c <memchr>
 8008efa:	2800      	cmp	r0, #0
 8008efc:	d038      	beq.n	8008f70 <_svfiprintf_r+0x1d8>
 8008efe:	4b23      	ldr	r3, [pc, #140]	; (8008f8c <_svfiprintf_r+0x1f4>)
 8008f00:	bb1b      	cbnz	r3, 8008f4a <_svfiprintf_r+0x1b2>
 8008f02:	9b03      	ldr	r3, [sp, #12]
 8008f04:	3307      	adds	r3, #7
 8008f06:	f023 0307 	bic.w	r3, r3, #7
 8008f0a:	3308      	adds	r3, #8
 8008f0c:	9303      	str	r3, [sp, #12]
 8008f0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f10:	4433      	add	r3, r6
 8008f12:	9309      	str	r3, [sp, #36]	; 0x24
 8008f14:	e767      	b.n	8008de6 <_svfiprintf_r+0x4e>
 8008f16:	460c      	mov	r4, r1
 8008f18:	2001      	movs	r0, #1
 8008f1a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f1e:	e7a5      	b.n	8008e6c <_svfiprintf_r+0xd4>
 8008f20:	2300      	movs	r3, #0
 8008f22:	f04f 0c0a 	mov.w	ip, #10
 8008f26:	4619      	mov	r1, r3
 8008f28:	3401      	adds	r4, #1
 8008f2a:	9305      	str	r3, [sp, #20]
 8008f2c:	4620      	mov	r0, r4
 8008f2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f32:	3a30      	subs	r2, #48	; 0x30
 8008f34:	2a09      	cmp	r2, #9
 8008f36:	d903      	bls.n	8008f40 <_svfiprintf_r+0x1a8>
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d0c5      	beq.n	8008ec8 <_svfiprintf_r+0x130>
 8008f3c:	9105      	str	r1, [sp, #20]
 8008f3e:	e7c3      	b.n	8008ec8 <_svfiprintf_r+0x130>
 8008f40:	4604      	mov	r4, r0
 8008f42:	2301      	movs	r3, #1
 8008f44:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f48:	e7f0      	b.n	8008f2c <_svfiprintf_r+0x194>
 8008f4a:	ab03      	add	r3, sp, #12
 8008f4c:	9300      	str	r3, [sp, #0]
 8008f4e:	462a      	mov	r2, r5
 8008f50:	4638      	mov	r0, r7
 8008f52:	4b0f      	ldr	r3, [pc, #60]	; (8008f90 <_svfiprintf_r+0x1f8>)
 8008f54:	a904      	add	r1, sp, #16
 8008f56:	f7fe f807 	bl	8006f68 <_printf_float>
 8008f5a:	1c42      	adds	r2, r0, #1
 8008f5c:	4606      	mov	r6, r0
 8008f5e:	d1d6      	bne.n	8008f0e <_svfiprintf_r+0x176>
 8008f60:	89ab      	ldrh	r3, [r5, #12]
 8008f62:	065b      	lsls	r3, r3, #25
 8008f64:	f53f af2c 	bmi.w	8008dc0 <_svfiprintf_r+0x28>
 8008f68:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f6a:	b01d      	add	sp, #116	; 0x74
 8008f6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f70:	ab03      	add	r3, sp, #12
 8008f72:	9300      	str	r3, [sp, #0]
 8008f74:	462a      	mov	r2, r5
 8008f76:	4638      	mov	r0, r7
 8008f78:	4b05      	ldr	r3, [pc, #20]	; (8008f90 <_svfiprintf_r+0x1f8>)
 8008f7a:	a904      	add	r1, sp, #16
 8008f7c:	f7fe fa90 	bl	80074a0 <_printf_i>
 8008f80:	e7eb      	b.n	8008f5a <_svfiprintf_r+0x1c2>
 8008f82:	bf00      	nop
 8008f84:	0800b4b4 	.word	0x0800b4b4
 8008f88:	0800b4be 	.word	0x0800b4be
 8008f8c:	08006f69 	.word	0x08006f69
 8008f90:	08008ce1 	.word	0x08008ce1
 8008f94:	0800b4ba 	.word	0x0800b4ba

08008f98 <_sbrk_r>:
 8008f98:	b538      	push	{r3, r4, r5, lr}
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	4d05      	ldr	r5, [pc, #20]	; (8008fb4 <_sbrk_r+0x1c>)
 8008f9e:	4604      	mov	r4, r0
 8008fa0:	4608      	mov	r0, r1
 8008fa2:	602b      	str	r3, [r5, #0]
 8008fa4:	f7fa fbe4 	bl	8003770 <_sbrk>
 8008fa8:	1c43      	adds	r3, r0, #1
 8008faa:	d102      	bne.n	8008fb2 <_sbrk_r+0x1a>
 8008fac:	682b      	ldr	r3, [r5, #0]
 8008fae:	b103      	cbz	r3, 8008fb2 <_sbrk_r+0x1a>
 8008fb0:	6023      	str	r3, [r4, #0]
 8008fb2:	bd38      	pop	{r3, r4, r5, pc}
 8008fb4:	20000d90 	.word	0x20000d90

08008fb8 <__assert_func>:
 8008fb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008fba:	4614      	mov	r4, r2
 8008fbc:	461a      	mov	r2, r3
 8008fbe:	4b09      	ldr	r3, [pc, #36]	; (8008fe4 <__assert_func+0x2c>)
 8008fc0:	4605      	mov	r5, r0
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	68d8      	ldr	r0, [r3, #12]
 8008fc6:	b14c      	cbz	r4, 8008fdc <__assert_func+0x24>
 8008fc8:	4b07      	ldr	r3, [pc, #28]	; (8008fe8 <__assert_func+0x30>)
 8008fca:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008fce:	9100      	str	r1, [sp, #0]
 8008fd0:	462b      	mov	r3, r5
 8008fd2:	4906      	ldr	r1, [pc, #24]	; (8008fec <__assert_func+0x34>)
 8008fd4:	f000 f80e 	bl	8008ff4 <fiprintf>
 8008fd8:	f000 faa2 	bl	8009520 <abort>
 8008fdc:	4b04      	ldr	r3, [pc, #16]	; (8008ff0 <__assert_func+0x38>)
 8008fde:	461c      	mov	r4, r3
 8008fe0:	e7f3      	b.n	8008fca <__assert_func+0x12>
 8008fe2:	bf00      	nop
 8008fe4:	2000000c 	.word	0x2000000c
 8008fe8:	0800b4c5 	.word	0x0800b4c5
 8008fec:	0800b4d2 	.word	0x0800b4d2
 8008ff0:	0800b500 	.word	0x0800b500

08008ff4 <fiprintf>:
 8008ff4:	b40e      	push	{r1, r2, r3}
 8008ff6:	b503      	push	{r0, r1, lr}
 8008ff8:	4601      	mov	r1, r0
 8008ffa:	ab03      	add	r3, sp, #12
 8008ffc:	4805      	ldr	r0, [pc, #20]	; (8009014 <fiprintf+0x20>)
 8008ffe:	f853 2b04 	ldr.w	r2, [r3], #4
 8009002:	6800      	ldr	r0, [r0, #0]
 8009004:	9301      	str	r3, [sp, #4]
 8009006:	f000 f88d 	bl	8009124 <_vfiprintf_r>
 800900a:	b002      	add	sp, #8
 800900c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009010:	b003      	add	sp, #12
 8009012:	4770      	bx	lr
 8009014:	2000000c 	.word	0x2000000c

08009018 <__ascii_mbtowc>:
 8009018:	b082      	sub	sp, #8
 800901a:	b901      	cbnz	r1, 800901e <__ascii_mbtowc+0x6>
 800901c:	a901      	add	r1, sp, #4
 800901e:	b142      	cbz	r2, 8009032 <__ascii_mbtowc+0x1a>
 8009020:	b14b      	cbz	r3, 8009036 <__ascii_mbtowc+0x1e>
 8009022:	7813      	ldrb	r3, [r2, #0]
 8009024:	600b      	str	r3, [r1, #0]
 8009026:	7812      	ldrb	r2, [r2, #0]
 8009028:	1e10      	subs	r0, r2, #0
 800902a:	bf18      	it	ne
 800902c:	2001      	movne	r0, #1
 800902e:	b002      	add	sp, #8
 8009030:	4770      	bx	lr
 8009032:	4610      	mov	r0, r2
 8009034:	e7fb      	b.n	800902e <__ascii_mbtowc+0x16>
 8009036:	f06f 0001 	mvn.w	r0, #1
 800903a:	e7f8      	b.n	800902e <__ascii_mbtowc+0x16>

0800903c <memmove>:
 800903c:	4288      	cmp	r0, r1
 800903e:	b510      	push	{r4, lr}
 8009040:	eb01 0402 	add.w	r4, r1, r2
 8009044:	d902      	bls.n	800904c <memmove+0x10>
 8009046:	4284      	cmp	r4, r0
 8009048:	4623      	mov	r3, r4
 800904a:	d807      	bhi.n	800905c <memmove+0x20>
 800904c:	1e43      	subs	r3, r0, #1
 800904e:	42a1      	cmp	r1, r4
 8009050:	d008      	beq.n	8009064 <memmove+0x28>
 8009052:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009056:	f803 2f01 	strb.w	r2, [r3, #1]!
 800905a:	e7f8      	b.n	800904e <memmove+0x12>
 800905c:	4601      	mov	r1, r0
 800905e:	4402      	add	r2, r0
 8009060:	428a      	cmp	r2, r1
 8009062:	d100      	bne.n	8009066 <memmove+0x2a>
 8009064:	bd10      	pop	{r4, pc}
 8009066:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800906a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800906e:	e7f7      	b.n	8009060 <memmove+0x24>

08009070 <__malloc_lock>:
 8009070:	4801      	ldr	r0, [pc, #4]	; (8009078 <__malloc_lock+0x8>)
 8009072:	f000 bc15 	b.w	80098a0 <__retarget_lock_acquire_recursive>
 8009076:	bf00      	nop
 8009078:	20000d98 	.word	0x20000d98

0800907c <__malloc_unlock>:
 800907c:	4801      	ldr	r0, [pc, #4]	; (8009084 <__malloc_unlock+0x8>)
 800907e:	f000 bc10 	b.w	80098a2 <__retarget_lock_release_recursive>
 8009082:	bf00      	nop
 8009084:	20000d98 	.word	0x20000d98

08009088 <_realloc_r>:
 8009088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800908a:	4607      	mov	r7, r0
 800908c:	4614      	mov	r4, r2
 800908e:	460e      	mov	r6, r1
 8009090:	b921      	cbnz	r1, 800909c <_realloc_r+0x14>
 8009092:	4611      	mov	r1, r2
 8009094:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009098:	f7ff bdc8 	b.w	8008c2c <_malloc_r>
 800909c:	b922      	cbnz	r2, 80090a8 <_realloc_r+0x20>
 800909e:	f7ff fd79 	bl	8008b94 <_free_r>
 80090a2:	4625      	mov	r5, r4
 80090a4:	4628      	mov	r0, r5
 80090a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090a8:	f000 fc60 	bl	800996c <_malloc_usable_size_r>
 80090ac:	42a0      	cmp	r0, r4
 80090ae:	d20f      	bcs.n	80090d0 <_realloc_r+0x48>
 80090b0:	4621      	mov	r1, r4
 80090b2:	4638      	mov	r0, r7
 80090b4:	f7ff fdba 	bl	8008c2c <_malloc_r>
 80090b8:	4605      	mov	r5, r0
 80090ba:	2800      	cmp	r0, #0
 80090bc:	d0f2      	beq.n	80090a4 <_realloc_r+0x1c>
 80090be:	4631      	mov	r1, r6
 80090c0:	4622      	mov	r2, r4
 80090c2:	f7ff f9c9 	bl	8008458 <memcpy>
 80090c6:	4631      	mov	r1, r6
 80090c8:	4638      	mov	r0, r7
 80090ca:	f7ff fd63 	bl	8008b94 <_free_r>
 80090ce:	e7e9      	b.n	80090a4 <_realloc_r+0x1c>
 80090d0:	4635      	mov	r5, r6
 80090d2:	e7e7      	b.n	80090a4 <_realloc_r+0x1c>

080090d4 <__sfputc_r>:
 80090d4:	6893      	ldr	r3, [r2, #8]
 80090d6:	b410      	push	{r4}
 80090d8:	3b01      	subs	r3, #1
 80090da:	2b00      	cmp	r3, #0
 80090dc:	6093      	str	r3, [r2, #8]
 80090de:	da07      	bge.n	80090f0 <__sfputc_r+0x1c>
 80090e0:	6994      	ldr	r4, [r2, #24]
 80090e2:	42a3      	cmp	r3, r4
 80090e4:	db01      	blt.n	80090ea <__sfputc_r+0x16>
 80090e6:	290a      	cmp	r1, #10
 80090e8:	d102      	bne.n	80090f0 <__sfputc_r+0x1c>
 80090ea:	bc10      	pop	{r4}
 80090ec:	f000 b94a 	b.w	8009384 <__swbuf_r>
 80090f0:	6813      	ldr	r3, [r2, #0]
 80090f2:	1c58      	adds	r0, r3, #1
 80090f4:	6010      	str	r0, [r2, #0]
 80090f6:	7019      	strb	r1, [r3, #0]
 80090f8:	4608      	mov	r0, r1
 80090fa:	bc10      	pop	{r4}
 80090fc:	4770      	bx	lr

080090fe <__sfputs_r>:
 80090fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009100:	4606      	mov	r6, r0
 8009102:	460f      	mov	r7, r1
 8009104:	4614      	mov	r4, r2
 8009106:	18d5      	adds	r5, r2, r3
 8009108:	42ac      	cmp	r4, r5
 800910a:	d101      	bne.n	8009110 <__sfputs_r+0x12>
 800910c:	2000      	movs	r0, #0
 800910e:	e007      	b.n	8009120 <__sfputs_r+0x22>
 8009110:	463a      	mov	r2, r7
 8009112:	4630      	mov	r0, r6
 8009114:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009118:	f7ff ffdc 	bl	80090d4 <__sfputc_r>
 800911c:	1c43      	adds	r3, r0, #1
 800911e:	d1f3      	bne.n	8009108 <__sfputs_r+0xa>
 8009120:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009124 <_vfiprintf_r>:
 8009124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009128:	460d      	mov	r5, r1
 800912a:	4614      	mov	r4, r2
 800912c:	4698      	mov	r8, r3
 800912e:	4606      	mov	r6, r0
 8009130:	b09d      	sub	sp, #116	; 0x74
 8009132:	b118      	cbz	r0, 800913c <_vfiprintf_r+0x18>
 8009134:	6983      	ldr	r3, [r0, #24]
 8009136:	b90b      	cbnz	r3, 800913c <_vfiprintf_r+0x18>
 8009138:	f000 fb14 	bl	8009764 <__sinit>
 800913c:	4b89      	ldr	r3, [pc, #548]	; (8009364 <_vfiprintf_r+0x240>)
 800913e:	429d      	cmp	r5, r3
 8009140:	d11b      	bne.n	800917a <_vfiprintf_r+0x56>
 8009142:	6875      	ldr	r5, [r6, #4]
 8009144:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009146:	07d9      	lsls	r1, r3, #31
 8009148:	d405      	bmi.n	8009156 <_vfiprintf_r+0x32>
 800914a:	89ab      	ldrh	r3, [r5, #12]
 800914c:	059a      	lsls	r2, r3, #22
 800914e:	d402      	bmi.n	8009156 <_vfiprintf_r+0x32>
 8009150:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009152:	f000 fba5 	bl	80098a0 <__retarget_lock_acquire_recursive>
 8009156:	89ab      	ldrh	r3, [r5, #12]
 8009158:	071b      	lsls	r3, r3, #28
 800915a:	d501      	bpl.n	8009160 <_vfiprintf_r+0x3c>
 800915c:	692b      	ldr	r3, [r5, #16]
 800915e:	b9eb      	cbnz	r3, 800919c <_vfiprintf_r+0x78>
 8009160:	4629      	mov	r1, r5
 8009162:	4630      	mov	r0, r6
 8009164:	f000 f96e 	bl	8009444 <__swsetup_r>
 8009168:	b1c0      	cbz	r0, 800919c <_vfiprintf_r+0x78>
 800916a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800916c:	07dc      	lsls	r4, r3, #31
 800916e:	d50e      	bpl.n	800918e <_vfiprintf_r+0x6a>
 8009170:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009174:	b01d      	add	sp, #116	; 0x74
 8009176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800917a:	4b7b      	ldr	r3, [pc, #492]	; (8009368 <_vfiprintf_r+0x244>)
 800917c:	429d      	cmp	r5, r3
 800917e:	d101      	bne.n	8009184 <_vfiprintf_r+0x60>
 8009180:	68b5      	ldr	r5, [r6, #8]
 8009182:	e7df      	b.n	8009144 <_vfiprintf_r+0x20>
 8009184:	4b79      	ldr	r3, [pc, #484]	; (800936c <_vfiprintf_r+0x248>)
 8009186:	429d      	cmp	r5, r3
 8009188:	bf08      	it	eq
 800918a:	68f5      	ldreq	r5, [r6, #12]
 800918c:	e7da      	b.n	8009144 <_vfiprintf_r+0x20>
 800918e:	89ab      	ldrh	r3, [r5, #12]
 8009190:	0598      	lsls	r0, r3, #22
 8009192:	d4ed      	bmi.n	8009170 <_vfiprintf_r+0x4c>
 8009194:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009196:	f000 fb84 	bl	80098a2 <__retarget_lock_release_recursive>
 800919a:	e7e9      	b.n	8009170 <_vfiprintf_r+0x4c>
 800919c:	2300      	movs	r3, #0
 800919e:	9309      	str	r3, [sp, #36]	; 0x24
 80091a0:	2320      	movs	r3, #32
 80091a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80091a6:	2330      	movs	r3, #48	; 0x30
 80091a8:	f04f 0901 	mov.w	r9, #1
 80091ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80091b0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8009370 <_vfiprintf_r+0x24c>
 80091b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80091b8:	4623      	mov	r3, r4
 80091ba:	469a      	mov	sl, r3
 80091bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091c0:	b10a      	cbz	r2, 80091c6 <_vfiprintf_r+0xa2>
 80091c2:	2a25      	cmp	r2, #37	; 0x25
 80091c4:	d1f9      	bne.n	80091ba <_vfiprintf_r+0x96>
 80091c6:	ebba 0b04 	subs.w	fp, sl, r4
 80091ca:	d00b      	beq.n	80091e4 <_vfiprintf_r+0xc0>
 80091cc:	465b      	mov	r3, fp
 80091ce:	4622      	mov	r2, r4
 80091d0:	4629      	mov	r1, r5
 80091d2:	4630      	mov	r0, r6
 80091d4:	f7ff ff93 	bl	80090fe <__sfputs_r>
 80091d8:	3001      	adds	r0, #1
 80091da:	f000 80aa 	beq.w	8009332 <_vfiprintf_r+0x20e>
 80091de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091e0:	445a      	add	r2, fp
 80091e2:	9209      	str	r2, [sp, #36]	; 0x24
 80091e4:	f89a 3000 	ldrb.w	r3, [sl]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	f000 80a2 	beq.w	8009332 <_vfiprintf_r+0x20e>
 80091ee:	2300      	movs	r3, #0
 80091f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80091f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80091f8:	f10a 0a01 	add.w	sl, sl, #1
 80091fc:	9304      	str	r3, [sp, #16]
 80091fe:	9307      	str	r3, [sp, #28]
 8009200:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009204:	931a      	str	r3, [sp, #104]	; 0x68
 8009206:	4654      	mov	r4, sl
 8009208:	2205      	movs	r2, #5
 800920a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800920e:	4858      	ldr	r0, [pc, #352]	; (8009370 <_vfiprintf_r+0x24c>)
 8009210:	f7ff f914 	bl	800843c <memchr>
 8009214:	9a04      	ldr	r2, [sp, #16]
 8009216:	b9d8      	cbnz	r0, 8009250 <_vfiprintf_r+0x12c>
 8009218:	06d1      	lsls	r1, r2, #27
 800921a:	bf44      	itt	mi
 800921c:	2320      	movmi	r3, #32
 800921e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009222:	0713      	lsls	r3, r2, #28
 8009224:	bf44      	itt	mi
 8009226:	232b      	movmi	r3, #43	; 0x2b
 8009228:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800922c:	f89a 3000 	ldrb.w	r3, [sl]
 8009230:	2b2a      	cmp	r3, #42	; 0x2a
 8009232:	d015      	beq.n	8009260 <_vfiprintf_r+0x13c>
 8009234:	4654      	mov	r4, sl
 8009236:	2000      	movs	r0, #0
 8009238:	f04f 0c0a 	mov.w	ip, #10
 800923c:	9a07      	ldr	r2, [sp, #28]
 800923e:	4621      	mov	r1, r4
 8009240:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009244:	3b30      	subs	r3, #48	; 0x30
 8009246:	2b09      	cmp	r3, #9
 8009248:	d94e      	bls.n	80092e8 <_vfiprintf_r+0x1c4>
 800924a:	b1b0      	cbz	r0, 800927a <_vfiprintf_r+0x156>
 800924c:	9207      	str	r2, [sp, #28]
 800924e:	e014      	b.n	800927a <_vfiprintf_r+0x156>
 8009250:	eba0 0308 	sub.w	r3, r0, r8
 8009254:	fa09 f303 	lsl.w	r3, r9, r3
 8009258:	4313      	orrs	r3, r2
 800925a:	46a2      	mov	sl, r4
 800925c:	9304      	str	r3, [sp, #16]
 800925e:	e7d2      	b.n	8009206 <_vfiprintf_r+0xe2>
 8009260:	9b03      	ldr	r3, [sp, #12]
 8009262:	1d19      	adds	r1, r3, #4
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	9103      	str	r1, [sp, #12]
 8009268:	2b00      	cmp	r3, #0
 800926a:	bfbb      	ittet	lt
 800926c:	425b      	neglt	r3, r3
 800926e:	f042 0202 	orrlt.w	r2, r2, #2
 8009272:	9307      	strge	r3, [sp, #28]
 8009274:	9307      	strlt	r3, [sp, #28]
 8009276:	bfb8      	it	lt
 8009278:	9204      	strlt	r2, [sp, #16]
 800927a:	7823      	ldrb	r3, [r4, #0]
 800927c:	2b2e      	cmp	r3, #46	; 0x2e
 800927e:	d10c      	bne.n	800929a <_vfiprintf_r+0x176>
 8009280:	7863      	ldrb	r3, [r4, #1]
 8009282:	2b2a      	cmp	r3, #42	; 0x2a
 8009284:	d135      	bne.n	80092f2 <_vfiprintf_r+0x1ce>
 8009286:	9b03      	ldr	r3, [sp, #12]
 8009288:	3402      	adds	r4, #2
 800928a:	1d1a      	adds	r2, r3, #4
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	9203      	str	r2, [sp, #12]
 8009290:	2b00      	cmp	r3, #0
 8009292:	bfb8      	it	lt
 8009294:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009298:	9305      	str	r3, [sp, #20]
 800929a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009380 <_vfiprintf_r+0x25c>
 800929e:	2203      	movs	r2, #3
 80092a0:	4650      	mov	r0, sl
 80092a2:	7821      	ldrb	r1, [r4, #0]
 80092a4:	f7ff f8ca 	bl	800843c <memchr>
 80092a8:	b140      	cbz	r0, 80092bc <_vfiprintf_r+0x198>
 80092aa:	2340      	movs	r3, #64	; 0x40
 80092ac:	eba0 000a 	sub.w	r0, r0, sl
 80092b0:	fa03 f000 	lsl.w	r0, r3, r0
 80092b4:	9b04      	ldr	r3, [sp, #16]
 80092b6:	3401      	adds	r4, #1
 80092b8:	4303      	orrs	r3, r0
 80092ba:	9304      	str	r3, [sp, #16]
 80092bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092c0:	2206      	movs	r2, #6
 80092c2:	482c      	ldr	r0, [pc, #176]	; (8009374 <_vfiprintf_r+0x250>)
 80092c4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80092c8:	f7ff f8b8 	bl	800843c <memchr>
 80092cc:	2800      	cmp	r0, #0
 80092ce:	d03f      	beq.n	8009350 <_vfiprintf_r+0x22c>
 80092d0:	4b29      	ldr	r3, [pc, #164]	; (8009378 <_vfiprintf_r+0x254>)
 80092d2:	bb1b      	cbnz	r3, 800931c <_vfiprintf_r+0x1f8>
 80092d4:	9b03      	ldr	r3, [sp, #12]
 80092d6:	3307      	adds	r3, #7
 80092d8:	f023 0307 	bic.w	r3, r3, #7
 80092dc:	3308      	adds	r3, #8
 80092de:	9303      	str	r3, [sp, #12]
 80092e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092e2:	443b      	add	r3, r7
 80092e4:	9309      	str	r3, [sp, #36]	; 0x24
 80092e6:	e767      	b.n	80091b8 <_vfiprintf_r+0x94>
 80092e8:	460c      	mov	r4, r1
 80092ea:	2001      	movs	r0, #1
 80092ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80092f0:	e7a5      	b.n	800923e <_vfiprintf_r+0x11a>
 80092f2:	2300      	movs	r3, #0
 80092f4:	f04f 0c0a 	mov.w	ip, #10
 80092f8:	4619      	mov	r1, r3
 80092fa:	3401      	adds	r4, #1
 80092fc:	9305      	str	r3, [sp, #20]
 80092fe:	4620      	mov	r0, r4
 8009300:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009304:	3a30      	subs	r2, #48	; 0x30
 8009306:	2a09      	cmp	r2, #9
 8009308:	d903      	bls.n	8009312 <_vfiprintf_r+0x1ee>
 800930a:	2b00      	cmp	r3, #0
 800930c:	d0c5      	beq.n	800929a <_vfiprintf_r+0x176>
 800930e:	9105      	str	r1, [sp, #20]
 8009310:	e7c3      	b.n	800929a <_vfiprintf_r+0x176>
 8009312:	4604      	mov	r4, r0
 8009314:	2301      	movs	r3, #1
 8009316:	fb0c 2101 	mla	r1, ip, r1, r2
 800931a:	e7f0      	b.n	80092fe <_vfiprintf_r+0x1da>
 800931c:	ab03      	add	r3, sp, #12
 800931e:	9300      	str	r3, [sp, #0]
 8009320:	462a      	mov	r2, r5
 8009322:	4630      	mov	r0, r6
 8009324:	4b15      	ldr	r3, [pc, #84]	; (800937c <_vfiprintf_r+0x258>)
 8009326:	a904      	add	r1, sp, #16
 8009328:	f7fd fe1e 	bl	8006f68 <_printf_float>
 800932c:	4607      	mov	r7, r0
 800932e:	1c78      	adds	r0, r7, #1
 8009330:	d1d6      	bne.n	80092e0 <_vfiprintf_r+0x1bc>
 8009332:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009334:	07d9      	lsls	r1, r3, #31
 8009336:	d405      	bmi.n	8009344 <_vfiprintf_r+0x220>
 8009338:	89ab      	ldrh	r3, [r5, #12]
 800933a:	059a      	lsls	r2, r3, #22
 800933c:	d402      	bmi.n	8009344 <_vfiprintf_r+0x220>
 800933e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009340:	f000 faaf 	bl	80098a2 <__retarget_lock_release_recursive>
 8009344:	89ab      	ldrh	r3, [r5, #12]
 8009346:	065b      	lsls	r3, r3, #25
 8009348:	f53f af12 	bmi.w	8009170 <_vfiprintf_r+0x4c>
 800934c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800934e:	e711      	b.n	8009174 <_vfiprintf_r+0x50>
 8009350:	ab03      	add	r3, sp, #12
 8009352:	9300      	str	r3, [sp, #0]
 8009354:	462a      	mov	r2, r5
 8009356:	4630      	mov	r0, r6
 8009358:	4b08      	ldr	r3, [pc, #32]	; (800937c <_vfiprintf_r+0x258>)
 800935a:	a904      	add	r1, sp, #16
 800935c:	f7fe f8a0 	bl	80074a0 <_printf_i>
 8009360:	e7e4      	b.n	800932c <_vfiprintf_r+0x208>
 8009362:	bf00      	nop
 8009364:	0800b62c 	.word	0x0800b62c
 8009368:	0800b64c 	.word	0x0800b64c
 800936c:	0800b60c 	.word	0x0800b60c
 8009370:	0800b4b4 	.word	0x0800b4b4
 8009374:	0800b4be 	.word	0x0800b4be
 8009378:	08006f69 	.word	0x08006f69
 800937c:	080090ff 	.word	0x080090ff
 8009380:	0800b4ba 	.word	0x0800b4ba

08009384 <__swbuf_r>:
 8009384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009386:	460e      	mov	r6, r1
 8009388:	4614      	mov	r4, r2
 800938a:	4605      	mov	r5, r0
 800938c:	b118      	cbz	r0, 8009396 <__swbuf_r+0x12>
 800938e:	6983      	ldr	r3, [r0, #24]
 8009390:	b90b      	cbnz	r3, 8009396 <__swbuf_r+0x12>
 8009392:	f000 f9e7 	bl	8009764 <__sinit>
 8009396:	4b21      	ldr	r3, [pc, #132]	; (800941c <__swbuf_r+0x98>)
 8009398:	429c      	cmp	r4, r3
 800939a:	d12b      	bne.n	80093f4 <__swbuf_r+0x70>
 800939c:	686c      	ldr	r4, [r5, #4]
 800939e:	69a3      	ldr	r3, [r4, #24]
 80093a0:	60a3      	str	r3, [r4, #8]
 80093a2:	89a3      	ldrh	r3, [r4, #12]
 80093a4:	071a      	lsls	r2, r3, #28
 80093a6:	d52f      	bpl.n	8009408 <__swbuf_r+0x84>
 80093a8:	6923      	ldr	r3, [r4, #16]
 80093aa:	b36b      	cbz	r3, 8009408 <__swbuf_r+0x84>
 80093ac:	6923      	ldr	r3, [r4, #16]
 80093ae:	6820      	ldr	r0, [r4, #0]
 80093b0:	b2f6      	uxtb	r6, r6
 80093b2:	1ac0      	subs	r0, r0, r3
 80093b4:	6963      	ldr	r3, [r4, #20]
 80093b6:	4637      	mov	r7, r6
 80093b8:	4283      	cmp	r3, r0
 80093ba:	dc04      	bgt.n	80093c6 <__swbuf_r+0x42>
 80093bc:	4621      	mov	r1, r4
 80093be:	4628      	mov	r0, r5
 80093c0:	f000 f93c 	bl	800963c <_fflush_r>
 80093c4:	bb30      	cbnz	r0, 8009414 <__swbuf_r+0x90>
 80093c6:	68a3      	ldr	r3, [r4, #8]
 80093c8:	3001      	adds	r0, #1
 80093ca:	3b01      	subs	r3, #1
 80093cc:	60a3      	str	r3, [r4, #8]
 80093ce:	6823      	ldr	r3, [r4, #0]
 80093d0:	1c5a      	adds	r2, r3, #1
 80093d2:	6022      	str	r2, [r4, #0]
 80093d4:	701e      	strb	r6, [r3, #0]
 80093d6:	6963      	ldr	r3, [r4, #20]
 80093d8:	4283      	cmp	r3, r0
 80093da:	d004      	beq.n	80093e6 <__swbuf_r+0x62>
 80093dc:	89a3      	ldrh	r3, [r4, #12]
 80093de:	07db      	lsls	r3, r3, #31
 80093e0:	d506      	bpl.n	80093f0 <__swbuf_r+0x6c>
 80093e2:	2e0a      	cmp	r6, #10
 80093e4:	d104      	bne.n	80093f0 <__swbuf_r+0x6c>
 80093e6:	4621      	mov	r1, r4
 80093e8:	4628      	mov	r0, r5
 80093ea:	f000 f927 	bl	800963c <_fflush_r>
 80093ee:	b988      	cbnz	r0, 8009414 <__swbuf_r+0x90>
 80093f0:	4638      	mov	r0, r7
 80093f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093f4:	4b0a      	ldr	r3, [pc, #40]	; (8009420 <__swbuf_r+0x9c>)
 80093f6:	429c      	cmp	r4, r3
 80093f8:	d101      	bne.n	80093fe <__swbuf_r+0x7a>
 80093fa:	68ac      	ldr	r4, [r5, #8]
 80093fc:	e7cf      	b.n	800939e <__swbuf_r+0x1a>
 80093fe:	4b09      	ldr	r3, [pc, #36]	; (8009424 <__swbuf_r+0xa0>)
 8009400:	429c      	cmp	r4, r3
 8009402:	bf08      	it	eq
 8009404:	68ec      	ldreq	r4, [r5, #12]
 8009406:	e7ca      	b.n	800939e <__swbuf_r+0x1a>
 8009408:	4621      	mov	r1, r4
 800940a:	4628      	mov	r0, r5
 800940c:	f000 f81a 	bl	8009444 <__swsetup_r>
 8009410:	2800      	cmp	r0, #0
 8009412:	d0cb      	beq.n	80093ac <__swbuf_r+0x28>
 8009414:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009418:	e7ea      	b.n	80093f0 <__swbuf_r+0x6c>
 800941a:	bf00      	nop
 800941c:	0800b62c 	.word	0x0800b62c
 8009420:	0800b64c 	.word	0x0800b64c
 8009424:	0800b60c 	.word	0x0800b60c

08009428 <__ascii_wctomb>:
 8009428:	4603      	mov	r3, r0
 800942a:	4608      	mov	r0, r1
 800942c:	b141      	cbz	r1, 8009440 <__ascii_wctomb+0x18>
 800942e:	2aff      	cmp	r2, #255	; 0xff
 8009430:	d904      	bls.n	800943c <__ascii_wctomb+0x14>
 8009432:	228a      	movs	r2, #138	; 0x8a
 8009434:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009438:	601a      	str	r2, [r3, #0]
 800943a:	4770      	bx	lr
 800943c:	2001      	movs	r0, #1
 800943e:	700a      	strb	r2, [r1, #0]
 8009440:	4770      	bx	lr
	...

08009444 <__swsetup_r>:
 8009444:	4b32      	ldr	r3, [pc, #200]	; (8009510 <__swsetup_r+0xcc>)
 8009446:	b570      	push	{r4, r5, r6, lr}
 8009448:	681d      	ldr	r5, [r3, #0]
 800944a:	4606      	mov	r6, r0
 800944c:	460c      	mov	r4, r1
 800944e:	b125      	cbz	r5, 800945a <__swsetup_r+0x16>
 8009450:	69ab      	ldr	r3, [r5, #24]
 8009452:	b913      	cbnz	r3, 800945a <__swsetup_r+0x16>
 8009454:	4628      	mov	r0, r5
 8009456:	f000 f985 	bl	8009764 <__sinit>
 800945a:	4b2e      	ldr	r3, [pc, #184]	; (8009514 <__swsetup_r+0xd0>)
 800945c:	429c      	cmp	r4, r3
 800945e:	d10f      	bne.n	8009480 <__swsetup_r+0x3c>
 8009460:	686c      	ldr	r4, [r5, #4]
 8009462:	89a3      	ldrh	r3, [r4, #12]
 8009464:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009468:	0719      	lsls	r1, r3, #28
 800946a:	d42c      	bmi.n	80094c6 <__swsetup_r+0x82>
 800946c:	06dd      	lsls	r5, r3, #27
 800946e:	d411      	bmi.n	8009494 <__swsetup_r+0x50>
 8009470:	2309      	movs	r3, #9
 8009472:	6033      	str	r3, [r6, #0]
 8009474:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009478:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800947c:	81a3      	strh	r3, [r4, #12]
 800947e:	e03e      	b.n	80094fe <__swsetup_r+0xba>
 8009480:	4b25      	ldr	r3, [pc, #148]	; (8009518 <__swsetup_r+0xd4>)
 8009482:	429c      	cmp	r4, r3
 8009484:	d101      	bne.n	800948a <__swsetup_r+0x46>
 8009486:	68ac      	ldr	r4, [r5, #8]
 8009488:	e7eb      	b.n	8009462 <__swsetup_r+0x1e>
 800948a:	4b24      	ldr	r3, [pc, #144]	; (800951c <__swsetup_r+0xd8>)
 800948c:	429c      	cmp	r4, r3
 800948e:	bf08      	it	eq
 8009490:	68ec      	ldreq	r4, [r5, #12]
 8009492:	e7e6      	b.n	8009462 <__swsetup_r+0x1e>
 8009494:	0758      	lsls	r0, r3, #29
 8009496:	d512      	bpl.n	80094be <__swsetup_r+0x7a>
 8009498:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800949a:	b141      	cbz	r1, 80094ae <__swsetup_r+0x6a>
 800949c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80094a0:	4299      	cmp	r1, r3
 80094a2:	d002      	beq.n	80094aa <__swsetup_r+0x66>
 80094a4:	4630      	mov	r0, r6
 80094a6:	f7ff fb75 	bl	8008b94 <_free_r>
 80094aa:	2300      	movs	r3, #0
 80094ac:	6363      	str	r3, [r4, #52]	; 0x34
 80094ae:	89a3      	ldrh	r3, [r4, #12]
 80094b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80094b4:	81a3      	strh	r3, [r4, #12]
 80094b6:	2300      	movs	r3, #0
 80094b8:	6063      	str	r3, [r4, #4]
 80094ba:	6923      	ldr	r3, [r4, #16]
 80094bc:	6023      	str	r3, [r4, #0]
 80094be:	89a3      	ldrh	r3, [r4, #12]
 80094c0:	f043 0308 	orr.w	r3, r3, #8
 80094c4:	81a3      	strh	r3, [r4, #12]
 80094c6:	6923      	ldr	r3, [r4, #16]
 80094c8:	b94b      	cbnz	r3, 80094de <__swsetup_r+0x9a>
 80094ca:	89a3      	ldrh	r3, [r4, #12]
 80094cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80094d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80094d4:	d003      	beq.n	80094de <__swsetup_r+0x9a>
 80094d6:	4621      	mov	r1, r4
 80094d8:	4630      	mov	r0, r6
 80094da:	f000 fa07 	bl	80098ec <__smakebuf_r>
 80094de:	89a0      	ldrh	r0, [r4, #12]
 80094e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80094e4:	f010 0301 	ands.w	r3, r0, #1
 80094e8:	d00a      	beq.n	8009500 <__swsetup_r+0xbc>
 80094ea:	2300      	movs	r3, #0
 80094ec:	60a3      	str	r3, [r4, #8]
 80094ee:	6963      	ldr	r3, [r4, #20]
 80094f0:	425b      	negs	r3, r3
 80094f2:	61a3      	str	r3, [r4, #24]
 80094f4:	6923      	ldr	r3, [r4, #16]
 80094f6:	b943      	cbnz	r3, 800950a <__swsetup_r+0xc6>
 80094f8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80094fc:	d1ba      	bne.n	8009474 <__swsetup_r+0x30>
 80094fe:	bd70      	pop	{r4, r5, r6, pc}
 8009500:	0781      	lsls	r1, r0, #30
 8009502:	bf58      	it	pl
 8009504:	6963      	ldrpl	r3, [r4, #20]
 8009506:	60a3      	str	r3, [r4, #8]
 8009508:	e7f4      	b.n	80094f4 <__swsetup_r+0xb0>
 800950a:	2000      	movs	r0, #0
 800950c:	e7f7      	b.n	80094fe <__swsetup_r+0xba>
 800950e:	bf00      	nop
 8009510:	2000000c 	.word	0x2000000c
 8009514:	0800b62c 	.word	0x0800b62c
 8009518:	0800b64c 	.word	0x0800b64c
 800951c:	0800b60c 	.word	0x0800b60c

08009520 <abort>:
 8009520:	2006      	movs	r0, #6
 8009522:	b508      	push	{r3, lr}
 8009524:	f000 fa52 	bl	80099cc <raise>
 8009528:	2001      	movs	r0, #1
 800952a:	f7fa f8ae 	bl	800368a <_exit>
	...

08009530 <__sflush_r>:
 8009530:	898a      	ldrh	r2, [r1, #12]
 8009532:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009536:	4605      	mov	r5, r0
 8009538:	0710      	lsls	r0, r2, #28
 800953a:	460c      	mov	r4, r1
 800953c:	d458      	bmi.n	80095f0 <__sflush_r+0xc0>
 800953e:	684b      	ldr	r3, [r1, #4]
 8009540:	2b00      	cmp	r3, #0
 8009542:	dc05      	bgt.n	8009550 <__sflush_r+0x20>
 8009544:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009546:	2b00      	cmp	r3, #0
 8009548:	dc02      	bgt.n	8009550 <__sflush_r+0x20>
 800954a:	2000      	movs	r0, #0
 800954c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009550:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009552:	2e00      	cmp	r6, #0
 8009554:	d0f9      	beq.n	800954a <__sflush_r+0x1a>
 8009556:	2300      	movs	r3, #0
 8009558:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800955c:	682f      	ldr	r7, [r5, #0]
 800955e:	602b      	str	r3, [r5, #0]
 8009560:	d032      	beq.n	80095c8 <__sflush_r+0x98>
 8009562:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009564:	89a3      	ldrh	r3, [r4, #12]
 8009566:	075a      	lsls	r2, r3, #29
 8009568:	d505      	bpl.n	8009576 <__sflush_r+0x46>
 800956a:	6863      	ldr	r3, [r4, #4]
 800956c:	1ac0      	subs	r0, r0, r3
 800956e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009570:	b10b      	cbz	r3, 8009576 <__sflush_r+0x46>
 8009572:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009574:	1ac0      	subs	r0, r0, r3
 8009576:	2300      	movs	r3, #0
 8009578:	4602      	mov	r2, r0
 800957a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800957c:	4628      	mov	r0, r5
 800957e:	6a21      	ldr	r1, [r4, #32]
 8009580:	47b0      	blx	r6
 8009582:	1c43      	adds	r3, r0, #1
 8009584:	89a3      	ldrh	r3, [r4, #12]
 8009586:	d106      	bne.n	8009596 <__sflush_r+0x66>
 8009588:	6829      	ldr	r1, [r5, #0]
 800958a:	291d      	cmp	r1, #29
 800958c:	d82c      	bhi.n	80095e8 <__sflush_r+0xb8>
 800958e:	4a2a      	ldr	r2, [pc, #168]	; (8009638 <__sflush_r+0x108>)
 8009590:	40ca      	lsrs	r2, r1
 8009592:	07d6      	lsls	r6, r2, #31
 8009594:	d528      	bpl.n	80095e8 <__sflush_r+0xb8>
 8009596:	2200      	movs	r2, #0
 8009598:	6062      	str	r2, [r4, #4]
 800959a:	6922      	ldr	r2, [r4, #16]
 800959c:	04d9      	lsls	r1, r3, #19
 800959e:	6022      	str	r2, [r4, #0]
 80095a0:	d504      	bpl.n	80095ac <__sflush_r+0x7c>
 80095a2:	1c42      	adds	r2, r0, #1
 80095a4:	d101      	bne.n	80095aa <__sflush_r+0x7a>
 80095a6:	682b      	ldr	r3, [r5, #0]
 80095a8:	b903      	cbnz	r3, 80095ac <__sflush_r+0x7c>
 80095aa:	6560      	str	r0, [r4, #84]	; 0x54
 80095ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80095ae:	602f      	str	r7, [r5, #0]
 80095b0:	2900      	cmp	r1, #0
 80095b2:	d0ca      	beq.n	800954a <__sflush_r+0x1a>
 80095b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80095b8:	4299      	cmp	r1, r3
 80095ba:	d002      	beq.n	80095c2 <__sflush_r+0x92>
 80095bc:	4628      	mov	r0, r5
 80095be:	f7ff fae9 	bl	8008b94 <_free_r>
 80095c2:	2000      	movs	r0, #0
 80095c4:	6360      	str	r0, [r4, #52]	; 0x34
 80095c6:	e7c1      	b.n	800954c <__sflush_r+0x1c>
 80095c8:	6a21      	ldr	r1, [r4, #32]
 80095ca:	2301      	movs	r3, #1
 80095cc:	4628      	mov	r0, r5
 80095ce:	47b0      	blx	r6
 80095d0:	1c41      	adds	r1, r0, #1
 80095d2:	d1c7      	bne.n	8009564 <__sflush_r+0x34>
 80095d4:	682b      	ldr	r3, [r5, #0]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d0c4      	beq.n	8009564 <__sflush_r+0x34>
 80095da:	2b1d      	cmp	r3, #29
 80095dc:	d001      	beq.n	80095e2 <__sflush_r+0xb2>
 80095de:	2b16      	cmp	r3, #22
 80095e0:	d101      	bne.n	80095e6 <__sflush_r+0xb6>
 80095e2:	602f      	str	r7, [r5, #0]
 80095e4:	e7b1      	b.n	800954a <__sflush_r+0x1a>
 80095e6:	89a3      	ldrh	r3, [r4, #12]
 80095e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095ec:	81a3      	strh	r3, [r4, #12]
 80095ee:	e7ad      	b.n	800954c <__sflush_r+0x1c>
 80095f0:	690f      	ldr	r7, [r1, #16]
 80095f2:	2f00      	cmp	r7, #0
 80095f4:	d0a9      	beq.n	800954a <__sflush_r+0x1a>
 80095f6:	0793      	lsls	r3, r2, #30
 80095f8:	bf18      	it	ne
 80095fa:	2300      	movne	r3, #0
 80095fc:	680e      	ldr	r6, [r1, #0]
 80095fe:	bf08      	it	eq
 8009600:	694b      	ldreq	r3, [r1, #20]
 8009602:	eba6 0807 	sub.w	r8, r6, r7
 8009606:	600f      	str	r7, [r1, #0]
 8009608:	608b      	str	r3, [r1, #8]
 800960a:	f1b8 0f00 	cmp.w	r8, #0
 800960e:	dd9c      	ble.n	800954a <__sflush_r+0x1a>
 8009610:	4643      	mov	r3, r8
 8009612:	463a      	mov	r2, r7
 8009614:	4628      	mov	r0, r5
 8009616:	6a21      	ldr	r1, [r4, #32]
 8009618:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800961a:	47b0      	blx	r6
 800961c:	2800      	cmp	r0, #0
 800961e:	dc06      	bgt.n	800962e <__sflush_r+0xfe>
 8009620:	89a3      	ldrh	r3, [r4, #12]
 8009622:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009626:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800962a:	81a3      	strh	r3, [r4, #12]
 800962c:	e78e      	b.n	800954c <__sflush_r+0x1c>
 800962e:	4407      	add	r7, r0
 8009630:	eba8 0800 	sub.w	r8, r8, r0
 8009634:	e7e9      	b.n	800960a <__sflush_r+0xda>
 8009636:	bf00      	nop
 8009638:	20400001 	.word	0x20400001

0800963c <_fflush_r>:
 800963c:	b538      	push	{r3, r4, r5, lr}
 800963e:	690b      	ldr	r3, [r1, #16]
 8009640:	4605      	mov	r5, r0
 8009642:	460c      	mov	r4, r1
 8009644:	b913      	cbnz	r3, 800964c <_fflush_r+0x10>
 8009646:	2500      	movs	r5, #0
 8009648:	4628      	mov	r0, r5
 800964a:	bd38      	pop	{r3, r4, r5, pc}
 800964c:	b118      	cbz	r0, 8009656 <_fflush_r+0x1a>
 800964e:	6983      	ldr	r3, [r0, #24]
 8009650:	b90b      	cbnz	r3, 8009656 <_fflush_r+0x1a>
 8009652:	f000 f887 	bl	8009764 <__sinit>
 8009656:	4b14      	ldr	r3, [pc, #80]	; (80096a8 <_fflush_r+0x6c>)
 8009658:	429c      	cmp	r4, r3
 800965a:	d11b      	bne.n	8009694 <_fflush_r+0x58>
 800965c:	686c      	ldr	r4, [r5, #4]
 800965e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d0ef      	beq.n	8009646 <_fflush_r+0xa>
 8009666:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009668:	07d0      	lsls	r0, r2, #31
 800966a:	d404      	bmi.n	8009676 <_fflush_r+0x3a>
 800966c:	0599      	lsls	r1, r3, #22
 800966e:	d402      	bmi.n	8009676 <_fflush_r+0x3a>
 8009670:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009672:	f000 f915 	bl	80098a0 <__retarget_lock_acquire_recursive>
 8009676:	4628      	mov	r0, r5
 8009678:	4621      	mov	r1, r4
 800967a:	f7ff ff59 	bl	8009530 <__sflush_r>
 800967e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009680:	4605      	mov	r5, r0
 8009682:	07da      	lsls	r2, r3, #31
 8009684:	d4e0      	bmi.n	8009648 <_fflush_r+0xc>
 8009686:	89a3      	ldrh	r3, [r4, #12]
 8009688:	059b      	lsls	r3, r3, #22
 800968a:	d4dd      	bmi.n	8009648 <_fflush_r+0xc>
 800968c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800968e:	f000 f908 	bl	80098a2 <__retarget_lock_release_recursive>
 8009692:	e7d9      	b.n	8009648 <_fflush_r+0xc>
 8009694:	4b05      	ldr	r3, [pc, #20]	; (80096ac <_fflush_r+0x70>)
 8009696:	429c      	cmp	r4, r3
 8009698:	d101      	bne.n	800969e <_fflush_r+0x62>
 800969a:	68ac      	ldr	r4, [r5, #8]
 800969c:	e7df      	b.n	800965e <_fflush_r+0x22>
 800969e:	4b04      	ldr	r3, [pc, #16]	; (80096b0 <_fflush_r+0x74>)
 80096a0:	429c      	cmp	r4, r3
 80096a2:	bf08      	it	eq
 80096a4:	68ec      	ldreq	r4, [r5, #12]
 80096a6:	e7da      	b.n	800965e <_fflush_r+0x22>
 80096a8:	0800b62c 	.word	0x0800b62c
 80096ac:	0800b64c 	.word	0x0800b64c
 80096b0:	0800b60c 	.word	0x0800b60c

080096b4 <std>:
 80096b4:	2300      	movs	r3, #0
 80096b6:	b510      	push	{r4, lr}
 80096b8:	4604      	mov	r4, r0
 80096ba:	e9c0 3300 	strd	r3, r3, [r0]
 80096be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80096c2:	6083      	str	r3, [r0, #8]
 80096c4:	8181      	strh	r1, [r0, #12]
 80096c6:	6643      	str	r3, [r0, #100]	; 0x64
 80096c8:	81c2      	strh	r2, [r0, #14]
 80096ca:	6183      	str	r3, [r0, #24]
 80096cc:	4619      	mov	r1, r3
 80096ce:	2208      	movs	r2, #8
 80096d0:	305c      	adds	r0, #92	; 0x5c
 80096d2:	f7fd fba3 	bl	8006e1c <memset>
 80096d6:	4b05      	ldr	r3, [pc, #20]	; (80096ec <std+0x38>)
 80096d8:	6224      	str	r4, [r4, #32]
 80096da:	6263      	str	r3, [r4, #36]	; 0x24
 80096dc:	4b04      	ldr	r3, [pc, #16]	; (80096f0 <std+0x3c>)
 80096de:	62a3      	str	r3, [r4, #40]	; 0x28
 80096e0:	4b04      	ldr	r3, [pc, #16]	; (80096f4 <std+0x40>)
 80096e2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80096e4:	4b04      	ldr	r3, [pc, #16]	; (80096f8 <std+0x44>)
 80096e6:	6323      	str	r3, [r4, #48]	; 0x30
 80096e8:	bd10      	pop	{r4, pc}
 80096ea:	bf00      	nop
 80096ec:	08009a05 	.word	0x08009a05
 80096f0:	08009a27 	.word	0x08009a27
 80096f4:	08009a5f 	.word	0x08009a5f
 80096f8:	08009a83 	.word	0x08009a83

080096fc <_cleanup_r>:
 80096fc:	4901      	ldr	r1, [pc, #4]	; (8009704 <_cleanup_r+0x8>)
 80096fe:	f000 b8af 	b.w	8009860 <_fwalk_reent>
 8009702:	bf00      	nop
 8009704:	0800963d 	.word	0x0800963d

08009708 <__sfmoreglue>:
 8009708:	b570      	push	{r4, r5, r6, lr}
 800970a:	2568      	movs	r5, #104	; 0x68
 800970c:	1e4a      	subs	r2, r1, #1
 800970e:	4355      	muls	r5, r2
 8009710:	460e      	mov	r6, r1
 8009712:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009716:	f7ff fa89 	bl	8008c2c <_malloc_r>
 800971a:	4604      	mov	r4, r0
 800971c:	b140      	cbz	r0, 8009730 <__sfmoreglue+0x28>
 800971e:	2100      	movs	r1, #0
 8009720:	e9c0 1600 	strd	r1, r6, [r0]
 8009724:	300c      	adds	r0, #12
 8009726:	60a0      	str	r0, [r4, #8]
 8009728:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800972c:	f7fd fb76 	bl	8006e1c <memset>
 8009730:	4620      	mov	r0, r4
 8009732:	bd70      	pop	{r4, r5, r6, pc}

08009734 <__sfp_lock_acquire>:
 8009734:	4801      	ldr	r0, [pc, #4]	; (800973c <__sfp_lock_acquire+0x8>)
 8009736:	f000 b8b3 	b.w	80098a0 <__retarget_lock_acquire_recursive>
 800973a:	bf00      	nop
 800973c:	20000d9c 	.word	0x20000d9c

08009740 <__sfp_lock_release>:
 8009740:	4801      	ldr	r0, [pc, #4]	; (8009748 <__sfp_lock_release+0x8>)
 8009742:	f000 b8ae 	b.w	80098a2 <__retarget_lock_release_recursive>
 8009746:	bf00      	nop
 8009748:	20000d9c 	.word	0x20000d9c

0800974c <__sinit_lock_acquire>:
 800974c:	4801      	ldr	r0, [pc, #4]	; (8009754 <__sinit_lock_acquire+0x8>)
 800974e:	f000 b8a7 	b.w	80098a0 <__retarget_lock_acquire_recursive>
 8009752:	bf00      	nop
 8009754:	20000d97 	.word	0x20000d97

08009758 <__sinit_lock_release>:
 8009758:	4801      	ldr	r0, [pc, #4]	; (8009760 <__sinit_lock_release+0x8>)
 800975a:	f000 b8a2 	b.w	80098a2 <__retarget_lock_release_recursive>
 800975e:	bf00      	nop
 8009760:	20000d97 	.word	0x20000d97

08009764 <__sinit>:
 8009764:	b510      	push	{r4, lr}
 8009766:	4604      	mov	r4, r0
 8009768:	f7ff fff0 	bl	800974c <__sinit_lock_acquire>
 800976c:	69a3      	ldr	r3, [r4, #24]
 800976e:	b11b      	cbz	r3, 8009778 <__sinit+0x14>
 8009770:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009774:	f7ff bff0 	b.w	8009758 <__sinit_lock_release>
 8009778:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800977c:	6523      	str	r3, [r4, #80]	; 0x50
 800977e:	4b13      	ldr	r3, [pc, #76]	; (80097cc <__sinit+0x68>)
 8009780:	4a13      	ldr	r2, [pc, #76]	; (80097d0 <__sinit+0x6c>)
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	62a2      	str	r2, [r4, #40]	; 0x28
 8009786:	42a3      	cmp	r3, r4
 8009788:	bf08      	it	eq
 800978a:	2301      	moveq	r3, #1
 800978c:	4620      	mov	r0, r4
 800978e:	bf08      	it	eq
 8009790:	61a3      	streq	r3, [r4, #24]
 8009792:	f000 f81f 	bl	80097d4 <__sfp>
 8009796:	6060      	str	r0, [r4, #4]
 8009798:	4620      	mov	r0, r4
 800979a:	f000 f81b 	bl	80097d4 <__sfp>
 800979e:	60a0      	str	r0, [r4, #8]
 80097a0:	4620      	mov	r0, r4
 80097a2:	f000 f817 	bl	80097d4 <__sfp>
 80097a6:	2200      	movs	r2, #0
 80097a8:	2104      	movs	r1, #4
 80097aa:	60e0      	str	r0, [r4, #12]
 80097ac:	6860      	ldr	r0, [r4, #4]
 80097ae:	f7ff ff81 	bl	80096b4 <std>
 80097b2:	2201      	movs	r2, #1
 80097b4:	2109      	movs	r1, #9
 80097b6:	68a0      	ldr	r0, [r4, #8]
 80097b8:	f7ff ff7c 	bl	80096b4 <std>
 80097bc:	2202      	movs	r2, #2
 80097be:	2112      	movs	r1, #18
 80097c0:	68e0      	ldr	r0, [r4, #12]
 80097c2:	f7ff ff77 	bl	80096b4 <std>
 80097c6:	2301      	movs	r3, #1
 80097c8:	61a3      	str	r3, [r4, #24]
 80097ca:	e7d1      	b.n	8009770 <__sinit+0xc>
 80097cc:	0800b28c 	.word	0x0800b28c
 80097d0:	080096fd 	.word	0x080096fd

080097d4 <__sfp>:
 80097d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097d6:	4607      	mov	r7, r0
 80097d8:	f7ff ffac 	bl	8009734 <__sfp_lock_acquire>
 80097dc:	4b1e      	ldr	r3, [pc, #120]	; (8009858 <__sfp+0x84>)
 80097de:	681e      	ldr	r6, [r3, #0]
 80097e0:	69b3      	ldr	r3, [r6, #24]
 80097e2:	b913      	cbnz	r3, 80097ea <__sfp+0x16>
 80097e4:	4630      	mov	r0, r6
 80097e6:	f7ff ffbd 	bl	8009764 <__sinit>
 80097ea:	3648      	adds	r6, #72	; 0x48
 80097ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80097f0:	3b01      	subs	r3, #1
 80097f2:	d503      	bpl.n	80097fc <__sfp+0x28>
 80097f4:	6833      	ldr	r3, [r6, #0]
 80097f6:	b30b      	cbz	r3, 800983c <__sfp+0x68>
 80097f8:	6836      	ldr	r6, [r6, #0]
 80097fa:	e7f7      	b.n	80097ec <__sfp+0x18>
 80097fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009800:	b9d5      	cbnz	r5, 8009838 <__sfp+0x64>
 8009802:	4b16      	ldr	r3, [pc, #88]	; (800985c <__sfp+0x88>)
 8009804:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009808:	60e3      	str	r3, [r4, #12]
 800980a:	6665      	str	r5, [r4, #100]	; 0x64
 800980c:	f000 f847 	bl	800989e <__retarget_lock_init_recursive>
 8009810:	f7ff ff96 	bl	8009740 <__sfp_lock_release>
 8009814:	2208      	movs	r2, #8
 8009816:	4629      	mov	r1, r5
 8009818:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800981c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009820:	6025      	str	r5, [r4, #0]
 8009822:	61a5      	str	r5, [r4, #24]
 8009824:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009828:	f7fd faf8 	bl	8006e1c <memset>
 800982c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009830:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009834:	4620      	mov	r0, r4
 8009836:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009838:	3468      	adds	r4, #104	; 0x68
 800983a:	e7d9      	b.n	80097f0 <__sfp+0x1c>
 800983c:	2104      	movs	r1, #4
 800983e:	4638      	mov	r0, r7
 8009840:	f7ff ff62 	bl	8009708 <__sfmoreglue>
 8009844:	4604      	mov	r4, r0
 8009846:	6030      	str	r0, [r6, #0]
 8009848:	2800      	cmp	r0, #0
 800984a:	d1d5      	bne.n	80097f8 <__sfp+0x24>
 800984c:	f7ff ff78 	bl	8009740 <__sfp_lock_release>
 8009850:	230c      	movs	r3, #12
 8009852:	603b      	str	r3, [r7, #0]
 8009854:	e7ee      	b.n	8009834 <__sfp+0x60>
 8009856:	bf00      	nop
 8009858:	0800b28c 	.word	0x0800b28c
 800985c:	ffff0001 	.word	0xffff0001

08009860 <_fwalk_reent>:
 8009860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009864:	4606      	mov	r6, r0
 8009866:	4688      	mov	r8, r1
 8009868:	2700      	movs	r7, #0
 800986a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800986e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009872:	f1b9 0901 	subs.w	r9, r9, #1
 8009876:	d505      	bpl.n	8009884 <_fwalk_reent+0x24>
 8009878:	6824      	ldr	r4, [r4, #0]
 800987a:	2c00      	cmp	r4, #0
 800987c:	d1f7      	bne.n	800986e <_fwalk_reent+0xe>
 800987e:	4638      	mov	r0, r7
 8009880:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009884:	89ab      	ldrh	r3, [r5, #12]
 8009886:	2b01      	cmp	r3, #1
 8009888:	d907      	bls.n	800989a <_fwalk_reent+0x3a>
 800988a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800988e:	3301      	adds	r3, #1
 8009890:	d003      	beq.n	800989a <_fwalk_reent+0x3a>
 8009892:	4629      	mov	r1, r5
 8009894:	4630      	mov	r0, r6
 8009896:	47c0      	blx	r8
 8009898:	4307      	orrs	r7, r0
 800989a:	3568      	adds	r5, #104	; 0x68
 800989c:	e7e9      	b.n	8009872 <_fwalk_reent+0x12>

0800989e <__retarget_lock_init_recursive>:
 800989e:	4770      	bx	lr

080098a0 <__retarget_lock_acquire_recursive>:
 80098a0:	4770      	bx	lr

080098a2 <__retarget_lock_release_recursive>:
 80098a2:	4770      	bx	lr

080098a4 <__swhatbuf_r>:
 80098a4:	b570      	push	{r4, r5, r6, lr}
 80098a6:	460e      	mov	r6, r1
 80098a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098ac:	4614      	mov	r4, r2
 80098ae:	2900      	cmp	r1, #0
 80098b0:	461d      	mov	r5, r3
 80098b2:	b096      	sub	sp, #88	; 0x58
 80098b4:	da07      	bge.n	80098c6 <__swhatbuf_r+0x22>
 80098b6:	2300      	movs	r3, #0
 80098b8:	602b      	str	r3, [r5, #0]
 80098ba:	89b3      	ldrh	r3, [r6, #12]
 80098bc:	061a      	lsls	r2, r3, #24
 80098be:	d410      	bmi.n	80098e2 <__swhatbuf_r+0x3e>
 80098c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098c4:	e00e      	b.n	80098e4 <__swhatbuf_r+0x40>
 80098c6:	466a      	mov	r2, sp
 80098c8:	f000 f902 	bl	8009ad0 <_fstat_r>
 80098cc:	2800      	cmp	r0, #0
 80098ce:	dbf2      	blt.n	80098b6 <__swhatbuf_r+0x12>
 80098d0:	9a01      	ldr	r2, [sp, #4]
 80098d2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80098d6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80098da:	425a      	negs	r2, r3
 80098dc:	415a      	adcs	r2, r3
 80098de:	602a      	str	r2, [r5, #0]
 80098e0:	e7ee      	b.n	80098c0 <__swhatbuf_r+0x1c>
 80098e2:	2340      	movs	r3, #64	; 0x40
 80098e4:	2000      	movs	r0, #0
 80098e6:	6023      	str	r3, [r4, #0]
 80098e8:	b016      	add	sp, #88	; 0x58
 80098ea:	bd70      	pop	{r4, r5, r6, pc}

080098ec <__smakebuf_r>:
 80098ec:	898b      	ldrh	r3, [r1, #12]
 80098ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80098f0:	079d      	lsls	r5, r3, #30
 80098f2:	4606      	mov	r6, r0
 80098f4:	460c      	mov	r4, r1
 80098f6:	d507      	bpl.n	8009908 <__smakebuf_r+0x1c>
 80098f8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80098fc:	6023      	str	r3, [r4, #0]
 80098fe:	6123      	str	r3, [r4, #16]
 8009900:	2301      	movs	r3, #1
 8009902:	6163      	str	r3, [r4, #20]
 8009904:	b002      	add	sp, #8
 8009906:	bd70      	pop	{r4, r5, r6, pc}
 8009908:	466a      	mov	r2, sp
 800990a:	ab01      	add	r3, sp, #4
 800990c:	f7ff ffca 	bl	80098a4 <__swhatbuf_r>
 8009910:	9900      	ldr	r1, [sp, #0]
 8009912:	4605      	mov	r5, r0
 8009914:	4630      	mov	r0, r6
 8009916:	f7ff f989 	bl	8008c2c <_malloc_r>
 800991a:	b948      	cbnz	r0, 8009930 <__smakebuf_r+0x44>
 800991c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009920:	059a      	lsls	r2, r3, #22
 8009922:	d4ef      	bmi.n	8009904 <__smakebuf_r+0x18>
 8009924:	f023 0303 	bic.w	r3, r3, #3
 8009928:	f043 0302 	orr.w	r3, r3, #2
 800992c:	81a3      	strh	r3, [r4, #12]
 800992e:	e7e3      	b.n	80098f8 <__smakebuf_r+0xc>
 8009930:	4b0d      	ldr	r3, [pc, #52]	; (8009968 <__smakebuf_r+0x7c>)
 8009932:	62b3      	str	r3, [r6, #40]	; 0x28
 8009934:	89a3      	ldrh	r3, [r4, #12]
 8009936:	6020      	str	r0, [r4, #0]
 8009938:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800993c:	81a3      	strh	r3, [r4, #12]
 800993e:	9b00      	ldr	r3, [sp, #0]
 8009940:	6120      	str	r0, [r4, #16]
 8009942:	6163      	str	r3, [r4, #20]
 8009944:	9b01      	ldr	r3, [sp, #4]
 8009946:	b15b      	cbz	r3, 8009960 <__smakebuf_r+0x74>
 8009948:	4630      	mov	r0, r6
 800994a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800994e:	f000 f8d1 	bl	8009af4 <_isatty_r>
 8009952:	b128      	cbz	r0, 8009960 <__smakebuf_r+0x74>
 8009954:	89a3      	ldrh	r3, [r4, #12]
 8009956:	f023 0303 	bic.w	r3, r3, #3
 800995a:	f043 0301 	orr.w	r3, r3, #1
 800995e:	81a3      	strh	r3, [r4, #12]
 8009960:	89a0      	ldrh	r0, [r4, #12]
 8009962:	4305      	orrs	r5, r0
 8009964:	81a5      	strh	r5, [r4, #12]
 8009966:	e7cd      	b.n	8009904 <__smakebuf_r+0x18>
 8009968:	080096fd 	.word	0x080096fd

0800996c <_malloc_usable_size_r>:
 800996c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009970:	1f18      	subs	r0, r3, #4
 8009972:	2b00      	cmp	r3, #0
 8009974:	bfbc      	itt	lt
 8009976:	580b      	ldrlt	r3, [r1, r0]
 8009978:	18c0      	addlt	r0, r0, r3
 800997a:	4770      	bx	lr

0800997c <_raise_r>:
 800997c:	291f      	cmp	r1, #31
 800997e:	b538      	push	{r3, r4, r5, lr}
 8009980:	4604      	mov	r4, r0
 8009982:	460d      	mov	r5, r1
 8009984:	d904      	bls.n	8009990 <_raise_r+0x14>
 8009986:	2316      	movs	r3, #22
 8009988:	6003      	str	r3, [r0, #0]
 800998a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800998e:	bd38      	pop	{r3, r4, r5, pc}
 8009990:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009992:	b112      	cbz	r2, 800999a <_raise_r+0x1e>
 8009994:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009998:	b94b      	cbnz	r3, 80099ae <_raise_r+0x32>
 800999a:	4620      	mov	r0, r4
 800999c:	f000 f830 	bl	8009a00 <_getpid_r>
 80099a0:	462a      	mov	r2, r5
 80099a2:	4601      	mov	r1, r0
 80099a4:	4620      	mov	r0, r4
 80099a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099aa:	f000 b817 	b.w	80099dc <_kill_r>
 80099ae:	2b01      	cmp	r3, #1
 80099b0:	d00a      	beq.n	80099c8 <_raise_r+0x4c>
 80099b2:	1c59      	adds	r1, r3, #1
 80099b4:	d103      	bne.n	80099be <_raise_r+0x42>
 80099b6:	2316      	movs	r3, #22
 80099b8:	6003      	str	r3, [r0, #0]
 80099ba:	2001      	movs	r0, #1
 80099bc:	e7e7      	b.n	800998e <_raise_r+0x12>
 80099be:	2400      	movs	r4, #0
 80099c0:	4628      	mov	r0, r5
 80099c2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80099c6:	4798      	blx	r3
 80099c8:	2000      	movs	r0, #0
 80099ca:	e7e0      	b.n	800998e <_raise_r+0x12>

080099cc <raise>:
 80099cc:	4b02      	ldr	r3, [pc, #8]	; (80099d8 <raise+0xc>)
 80099ce:	4601      	mov	r1, r0
 80099d0:	6818      	ldr	r0, [r3, #0]
 80099d2:	f7ff bfd3 	b.w	800997c <_raise_r>
 80099d6:	bf00      	nop
 80099d8:	2000000c 	.word	0x2000000c

080099dc <_kill_r>:
 80099dc:	b538      	push	{r3, r4, r5, lr}
 80099de:	2300      	movs	r3, #0
 80099e0:	4d06      	ldr	r5, [pc, #24]	; (80099fc <_kill_r+0x20>)
 80099e2:	4604      	mov	r4, r0
 80099e4:	4608      	mov	r0, r1
 80099e6:	4611      	mov	r1, r2
 80099e8:	602b      	str	r3, [r5, #0]
 80099ea:	f7f9 fe3e 	bl	800366a <_kill>
 80099ee:	1c43      	adds	r3, r0, #1
 80099f0:	d102      	bne.n	80099f8 <_kill_r+0x1c>
 80099f2:	682b      	ldr	r3, [r5, #0]
 80099f4:	b103      	cbz	r3, 80099f8 <_kill_r+0x1c>
 80099f6:	6023      	str	r3, [r4, #0]
 80099f8:	bd38      	pop	{r3, r4, r5, pc}
 80099fa:	bf00      	nop
 80099fc:	20000d90 	.word	0x20000d90

08009a00 <_getpid_r>:
 8009a00:	f7f9 be2c 	b.w	800365c <_getpid>

08009a04 <__sread>:
 8009a04:	b510      	push	{r4, lr}
 8009a06:	460c      	mov	r4, r1
 8009a08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a0c:	f000 f894 	bl	8009b38 <_read_r>
 8009a10:	2800      	cmp	r0, #0
 8009a12:	bfab      	itete	ge
 8009a14:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009a16:	89a3      	ldrhlt	r3, [r4, #12]
 8009a18:	181b      	addge	r3, r3, r0
 8009a1a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009a1e:	bfac      	ite	ge
 8009a20:	6563      	strge	r3, [r4, #84]	; 0x54
 8009a22:	81a3      	strhlt	r3, [r4, #12]
 8009a24:	bd10      	pop	{r4, pc}

08009a26 <__swrite>:
 8009a26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a2a:	461f      	mov	r7, r3
 8009a2c:	898b      	ldrh	r3, [r1, #12]
 8009a2e:	4605      	mov	r5, r0
 8009a30:	05db      	lsls	r3, r3, #23
 8009a32:	460c      	mov	r4, r1
 8009a34:	4616      	mov	r6, r2
 8009a36:	d505      	bpl.n	8009a44 <__swrite+0x1e>
 8009a38:	2302      	movs	r3, #2
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a40:	f000 f868 	bl	8009b14 <_lseek_r>
 8009a44:	89a3      	ldrh	r3, [r4, #12]
 8009a46:	4632      	mov	r2, r6
 8009a48:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009a4c:	81a3      	strh	r3, [r4, #12]
 8009a4e:	4628      	mov	r0, r5
 8009a50:	463b      	mov	r3, r7
 8009a52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a5a:	f000 b817 	b.w	8009a8c <_write_r>

08009a5e <__sseek>:
 8009a5e:	b510      	push	{r4, lr}
 8009a60:	460c      	mov	r4, r1
 8009a62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a66:	f000 f855 	bl	8009b14 <_lseek_r>
 8009a6a:	1c43      	adds	r3, r0, #1
 8009a6c:	89a3      	ldrh	r3, [r4, #12]
 8009a6e:	bf15      	itete	ne
 8009a70:	6560      	strne	r0, [r4, #84]	; 0x54
 8009a72:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009a76:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009a7a:	81a3      	strheq	r3, [r4, #12]
 8009a7c:	bf18      	it	ne
 8009a7e:	81a3      	strhne	r3, [r4, #12]
 8009a80:	bd10      	pop	{r4, pc}

08009a82 <__sclose>:
 8009a82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a86:	f000 b813 	b.w	8009ab0 <_close_r>
	...

08009a8c <_write_r>:
 8009a8c:	b538      	push	{r3, r4, r5, lr}
 8009a8e:	4604      	mov	r4, r0
 8009a90:	4608      	mov	r0, r1
 8009a92:	4611      	mov	r1, r2
 8009a94:	2200      	movs	r2, #0
 8009a96:	4d05      	ldr	r5, [pc, #20]	; (8009aac <_write_r+0x20>)
 8009a98:	602a      	str	r2, [r5, #0]
 8009a9a:	461a      	mov	r2, r3
 8009a9c:	f7f9 fe1c 	bl	80036d8 <_write>
 8009aa0:	1c43      	adds	r3, r0, #1
 8009aa2:	d102      	bne.n	8009aaa <_write_r+0x1e>
 8009aa4:	682b      	ldr	r3, [r5, #0]
 8009aa6:	b103      	cbz	r3, 8009aaa <_write_r+0x1e>
 8009aa8:	6023      	str	r3, [r4, #0]
 8009aaa:	bd38      	pop	{r3, r4, r5, pc}
 8009aac:	20000d90 	.word	0x20000d90

08009ab0 <_close_r>:
 8009ab0:	b538      	push	{r3, r4, r5, lr}
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	4d05      	ldr	r5, [pc, #20]	; (8009acc <_close_r+0x1c>)
 8009ab6:	4604      	mov	r4, r0
 8009ab8:	4608      	mov	r0, r1
 8009aba:	602b      	str	r3, [r5, #0]
 8009abc:	f7f9 fe28 	bl	8003710 <_close>
 8009ac0:	1c43      	adds	r3, r0, #1
 8009ac2:	d102      	bne.n	8009aca <_close_r+0x1a>
 8009ac4:	682b      	ldr	r3, [r5, #0]
 8009ac6:	b103      	cbz	r3, 8009aca <_close_r+0x1a>
 8009ac8:	6023      	str	r3, [r4, #0]
 8009aca:	bd38      	pop	{r3, r4, r5, pc}
 8009acc:	20000d90 	.word	0x20000d90

08009ad0 <_fstat_r>:
 8009ad0:	b538      	push	{r3, r4, r5, lr}
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	4d06      	ldr	r5, [pc, #24]	; (8009af0 <_fstat_r+0x20>)
 8009ad6:	4604      	mov	r4, r0
 8009ad8:	4608      	mov	r0, r1
 8009ada:	4611      	mov	r1, r2
 8009adc:	602b      	str	r3, [r5, #0]
 8009ade:	f7f9 fe22 	bl	8003726 <_fstat>
 8009ae2:	1c43      	adds	r3, r0, #1
 8009ae4:	d102      	bne.n	8009aec <_fstat_r+0x1c>
 8009ae6:	682b      	ldr	r3, [r5, #0]
 8009ae8:	b103      	cbz	r3, 8009aec <_fstat_r+0x1c>
 8009aea:	6023      	str	r3, [r4, #0]
 8009aec:	bd38      	pop	{r3, r4, r5, pc}
 8009aee:	bf00      	nop
 8009af0:	20000d90 	.word	0x20000d90

08009af4 <_isatty_r>:
 8009af4:	b538      	push	{r3, r4, r5, lr}
 8009af6:	2300      	movs	r3, #0
 8009af8:	4d05      	ldr	r5, [pc, #20]	; (8009b10 <_isatty_r+0x1c>)
 8009afa:	4604      	mov	r4, r0
 8009afc:	4608      	mov	r0, r1
 8009afe:	602b      	str	r3, [r5, #0]
 8009b00:	f7f9 fe20 	bl	8003744 <_isatty>
 8009b04:	1c43      	adds	r3, r0, #1
 8009b06:	d102      	bne.n	8009b0e <_isatty_r+0x1a>
 8009b08:	682b      	ldr	r3, [r5, #0]
 8009b0a:	b103      	cbz	r3, 8009b0e <_isatty_r+0x1a>
 8009b0c:	6023      	str	r3, [r4, #0]
 8009b0e:	bd38      	pop	{r3, r4, r5, pc}
 8009b10:	20000d90 	.word	0x20000d90

08009b14 <_lseek_r>:
 8009b14:	b538      	push	{r3, r4, r5, lr}
 8009b16:	4604      	mov	r4, r0
 8009b18:	4608      	mov	r0, r1
 8009b1a:	4611      	mov	r1, r2
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	4d05      	ldr	r5, [pc, #20]	; (8009b34 <_lseek_r+0x20>)
 8009b20:	602a      	str	r2, [r5, #0]
 8009b22:	461a      	mov	r2, r3
 8009b24:	f7f9 fe18 	bl	8003758 <_lseek>
 8009b28:	1c43      	adds	r3, r0, #1
 8009b2a:	d102      	bne.n	8009b32 <_lseek_r+0x1e>
 8009b2c:	682b      	ldr	r3, [r5, #0]
 8009b2e:	b103      	cbz	r3, 8009b32 <_lseek_r+0x1e>
 8009b30:	6023      	str	r3, [r4, #0]
 8009b32:	bd38      	pop	{r3, r4, r5, pc}
 8009b34:	20000d90 	.word	0x20000d90

08009b38 <_read_r>:
 8009b38:	b538      	push	{r3, r4, r5, lr}
 8009b3a:	4604      	mov	r4, r0
 8009b3c:	4608      	mov	r0, r1
 8009b3e:	4611      	mov	r1, r2
 8009b40:	2200      	movs	r2, #0
 8009b42:	4d05      	ldr	r5, [pc, #20]	; (8009b58 <_read_r+0x20>)
 8009b44:	602a      	str	r2, [r5, #0]
 8009b46:	461a      	mov	r2, r3
 8009b48:	f7f9 fda9 	bl	800369e <_read>
 8009b4c:	1c43      	adds	r3, r0, #1
 8009b4e:	d102      	bne.n	8009b56 <_read_r+0x1e>
 8009b50:	682b      	ldr	r3, [r5, #0]
 8009b52:	b103      	cbz	r3, 8009b56 <_read_r+0x1e>
 8009b54:	6023      	str	r3, [r4, #0]
 8009b56:	bd38      	pop	{r3, r4, r5, pc}
 8009b58:	20000d90 	.word	0x20000d90

08009b5c <acos>:
 8009b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b5e:	4604      	mov	r4, r0
 8009b60:	460d      	mov	r5, r1
 8009b62:	f000 f901 	bl	8009d68 <__ieee754_acos>
 8009b66:	4b11      	ldr	r3, [pc, #68]	; (8009bac <acos+0x50>)
 8009b68:	4606      	mov	r6, r0
 8009b6a:	f993 3000 	ldrsb.w	r3, [r3]
 8009b6e:	460f      	mov	r7, r1
 8009b70:	3301      	adds	r3, #1
 8009b72:	d018      	beq.n	8009ba6 <acos+0x4a>
 8009b74:	4622      	mov	r2, r4
 8009b76:	462b      	mov	r3, r5
 8009b78:	4620      	mov	r0, r4
 8009b7a:	4629      	mov	r1, r5
 8009b7c:	f7f6 ff46 	bl	8000a0c <__aeabi_dcmpun>
 8009b80:	b988      	cbnz	r0, 8009ba6 <acos+0x4a>
 8009b82:	4620      	mov	r0, r4
 8009b84:	4629      	mov	r1, r5
 8009b86:	f001 f8fd 	bl	800ad84 <fabs>
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	4b08      	ldr	r3, [pc, #32]	; (8009bb0 <acos+0x54>)
 8009b8e:	f7f6 ff33 	bl	80009f8 <__aeabi_dcmpgt>
 8009b92:	b140      	cbz	r0, 8009ba6 <acos+0x4a>
 8009b94:	f7fd f918 	bl	8006dc8 <__errno>
 8009b98:	2321      	movs	r3, #33	; 0x21
 8009b9a:	6003      	str	r3, [r0, #0]
 8009b9c:	4805      	ldr	r0, [pc, #20]	; (8009bb4 <acos+0x58>)
 8009b9e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009ba2:	f001 b8f9 	b.w	800ad98 <nan>
 8009ba6:	4630      	mov	r0, r6
 8009ba8:	4639      	mov	r1, r7
 8009baa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009bac:	200001dc 	.word	0x200001dc
 8009bb0:	3ff00000 	.word	0x3ff00000
 8009bb4:	0800b500 	.word	0x0800b500

08009bb8 <pow>:
 8009bb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009bbc:	461f      	mov	r7, r3
 8009bbe:	4680      	mov	r8, r0
 8009bc0:	4689      	mov	r9, r1
 8009bc2:	4616      	mov	r6, r2
 8009bc4:	f000 fb1c 	bl	800a200 <__ieee754_pow>
 8009bc8:	4b4d      	ldr	r3, [pc, #308]	; (8009d00 <pow+0x148>)
 8009bca:	4604      	mov	r4, r0
 8009bcc:	f993 3000 	ldrsb.w	r3, [r3]
 8009bd0:	460d      	mov	r5, r1
 8009bd2:	3301      	adds	r3, #1
 8009bd4:	d015      	beq.n	8009c02 <pow+0x4a>
 8009bd6:	4632      	mov	r2, r6
 8009bd8:	463b      	mov	r3, r7
 8009bda:	4630      	mov	r0, r6
 8009bdc:	4639      	mov	r1, r7
 8009bde:	f7f6 ff15 	bl	8000a0c <__aeabi_dcmpun>
 8009be2:	b970      	cbnz	r0, 8009c02 <pow+0x4a>
 8009be4:	4642      	mov	r2, r8
 8009be6:	464b      	mov	r3, r9
 8009be8:	4640      	mov	r0, r8
 8009bea:	4649      	mov	r1, r9
 8009bec:	f7f6 ff0e 	bl	8000a0c <__aeabi_dcmpun>
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	b148      	cbz	r0, 8009c0a <pow+0x52>
 8009bf6:	4630      	mov	r0, r6
 8009bf8:	4639      	mov	r1, r7
 8009bfa:	f7f6 fed5 	bl	80009a8 <__aeabi_dcmpeq>
 8009bfe:	2800      	cmp	r0, #0
 8009c00:	d17b      	bne.n	8009cfa <pow+0x142>
 8009c02:	4620      	mov	r0, r4
 8009c04:	4629      	mov	r1, r5
 8009c06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c0a:	4640      	mov	r0, r8
 8009c0c:	4649      	mov	r1, r9
 8009c0e:	f7f6 fecb 	bl	80009a8 <__aeabi_dcmpeq>
 8009c12:	b1e0      	cbz	r0, 8009c4e <pow+0x96>
 8009c14:	2200      	movs	r2, #0
 8009c16:	2300      	movs	r3, #0
 8009c18:	4630      	mov	r0, r6
 8009c1a:	4639      	mov	r1, r7
 8009c1c:	f7f6 fec4 	bl	80009a8 <__aeabi_dcmpeq>
 8009c20:	2800      	cmp	r0, #0
 8009c22:	d16a      	bne.n	8009cfa <pow+0x142>
 8009c24:	4630      	mov	r0, r6
 8009c26:	4639      	mov	r1, r7
 8009c28:	f001 f8af 	bl	800ad8a <finite>
 8009c2c:	2800      	cmp	r0, #0
 8009c2e:	d0e8      	beq.n	8009c02 <pow+0x4a>
 8009c30:	2200      	movs	r2, #0
 8009c32:	2300      	movs	r3, #0
 8009c34:	4630      	mov	r0, r6
 8009c36:	4639      	mov	r1, r7
 8009c38:	f7f6 fec0 	bl	80009bc <__aeabi_dcmplt>
 8009c3c:	2800      	cmp	r0, #0
 8009c3e:	d0e0      	beq.n	8009c02 <pow+0x4a>
 8009c40:	f7fd f8c2 	bl	8006dc8 <__errno>
 8009c44:	2321      	movs	r3, #33	; 0x21
 8009c46:	2400      	movs	r4, #0
 8009c48:	6003      	str	r3, [r0, #0]
 8009c4a:	4d2e      	ldr	r5, [pc, #184]	; (8009d04 <pow+0x14c>)
 8009c4c:	e7d9      	b.n	8009c02 <pow+0x4a>
 8009c4e:	4620      	mov	r0, r4
 8009c50:	4629      	mov	r1, r5
 8009c52:	f001 f89a 	bl	800ad8a <finite>
 8009c56:	bba8      	cbnz	r0, 8009cc4 <pow+0x10c>
 8009c58:	4640      	mov	r0, r8
 8009c5a:	4649      	mov	r1, r9
 8009c5c:	f001 f895 	bl	800ad8a <finite>
 8009c60:	b380      	cbz	r0, 8009cc4 <pow+0x10c>
 8009c62:	4630      	mov	r0, r6
 8009c64:	4639      	mov	r1, r7
 8009c66:	f001 f890 	bl	800ad8a <finite>
 8009c6a:	b358      	cbz	r0, 8009cc4 <pow+0x10c>
 8009c6c:	4622      	mov	r2, r4
 8009c6e:	462b      	mov	r3, r5
 8009c70:	4620      	mov	r0, r4
 8009c72:	4629      	mov	r1, r5
 8009c74:	f7f6 feca 	bl	8000a0c <__aeabi_dcmpun>
 8009c78:	b160      	cbz	r0, 8009c94 <pow+0xdc>
 8009c7a:	f7fd f8a5 	bl	8006dc8 <__errno>
 8009c7e:	2321      	movs	r3, #33	; 0x21
 8009c80:	2200      	movs	r2, #0
 8009c82:	6003      	str	r3, [r0, #0]
 8009c84:	2300      	movs	r3, #0
 8009c86:	4610      	mov	r0, r2
 8009c88:	4619      	mov	r1, r3
 8009c8a:	f7f6 fd4f 	bl	800072c <__aeabi_ddiv>
 8009c8e:	4604      	mov	r4, r0
 8009c90:	460d      	mov	r5, r1
 8009c92:	e7b6      	b.n	8009c02 <pow+0x4a>
 8009c94:	f7fd f898 	bl	8006dc8 <__errno>
 8009c98:	2322      	movs	r3, #34	; 0x22
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	6003      	str	r3, [r0, #0]
 8009c9e:	4649      	mov	r1, r9
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	4640      	mov	r0, r8
 8009ca4:	f7f6 fe8a 	bl	80009bc <__aeabi_dcmplt>
 8009ca8:	2400      	movs	r4, #0
 8009caa:	b148      	cbz	r0, 8009cc0 <pow+0x108>
 8009cac:	4630      	mov	r0, r6
 8009cae:	4639      	mov	r1, r7
 8009cb0:	f001 f878 	bl	800ada4 <rint>
 8009cb4:	4632      	mov	r2, r6
 8009cb6:	463b      	mov	r3, r7
 8009cb8:	f7f6 fe76 	bl	80009a8 <__aeabi_dcmpeq>
 8009cbc:	2800      	cmp	r0, #0
 8009cbe:	d0c4      	beq.n	8009c4a <pow+0x92>
 8009cc0:	4d11      	ldr	r5, [pc, #68]	; (8009d08 <pow+0x150>)
 8009cc2:	e79e      	b.n	8009c02 <pow+0x4a>
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	4620      	mov	r0, r4
 8009cca:	4629      	mov	r1, r5
 8009ccc:	f7f6 fe6c 	bl	80009a8 <__aeabi_dcmpeq>
 8009cd0:	2800      	cmp	r0, #0
 8009cd2:	d096      	beq.n	8009c02 <pow+0x4a>
 8009cd4:	4640      	mov	r0, r8
 8009cd6:	4649      	mov	r1, r9
 8009cd8:	f001 f857 	bl	800ad8a <finite>
 8009cdc:	2800      	cmp	r0, #0
 8009cde:	d090      	beq.n	8009c02 <pow+0x4a>
 8009ce0:	4630      	mov	r0, r6
 8009ce2:	4639      	mov	r1, r7
 8009ce4:	f001 f851 	bl	800ad8a <finite>
 8009ce8:	2800      	cmp	r0, #0
 8009cea:	d08a      	beq.n	8009c02 <pow+0x4a>
 8009cec:	f7fd f86c 	bl	8006dc8 <__errno>
 8009cf0:	2322      	movs	r3, #34	; 0x22
 8009cf2:	2400      	movs	r4, #0
 8009cf4:	2500      	movs	r5, #0
 8009cf6:	6003      	str	r3, [r0, #0]
 8009cf8:	e783      	b.n	8009c02 <pow+0x4a>
 8009cfa:	2400      	movs	r4, #0
 8009cfc:	4d03      	ldr	r5, [pc, #12]	; (8009d0c <pow+0x154>)
 8009cfe:	e780      	b.n	8009c02 <pow+0x4a>
 8009d00:	200001dc 	.word	0x200001dc
 8009d04:	fff00000 	.word	0xfff00000
 8009d08:	7ff00000 	.word	0x7ff00000
 8009d0c:	3ff00000 	.word	0x3ff00000

08009d10 <sqrt>:
 8009d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d12:	4606      	mov	r6, r0
 8009d14:	460f      	mov	r7, r1
 8009d16:	f000 ff89 	bl	800ac2c <__ieee754_sqrt>
 8009d1a:	4b12      	ldr	r3, [pc, #72]	; (8009d64 <sqrt+0x54>)
 8009d1c:	4604      	mov	r4, r0
 8009d1e:	f993 3000 	ldrsb.w	r3, [r3]
 8009d22:	460d      	mov	r5, r1
 8009d24:	3301      	adds	r3, #1
 8009d26:	d019      	beq.n	8009d5c <sqrt+0x4c>
 8009d28:	4632      	mov	r2, r6
 8009d2a:	463b      	mov	r3, r7
 8009d2c:	4630      	mov	r0, r6
 8009d2e:	4639      	mov	r1, r7
 8009d30:	f7f6 fe6c 	bl	8000a0c <__aeabi_dcmpun>
 8009d34:	b990      	cbnz	r0, 8009d5c <sqrt+0x4c>
 8009d36:	2200      	movs	r2, #0
 8009d38:	2300      	movs	r3, #0
 8009d3a:	4630      	mov	r0, r6
 8009d3c:	4639      	mov	r1, r7
 8009d3e:	f7f6 fe3d 	bl	80009bc <__aeabi_dcmplt>
 8009d42:	b158      	cbz	r0, 8009d5c <sqrt+0x4c>
 8009d44:	f7fd f840 	bl	8006dc8 <__errno>
 8009d48:	2321      	movs	r3, #33	; 0x21
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	6003      	str	r3, [r0, #0]
 8009d4e:	2300      	movs	r3, #0
 8009d50:	4610      	mov	r0, r2
 8009d52:	4619      	mov	r1, r3
 8009d54:	f7f6 fcea 	bl	800072c <__aeabi_ddiv>
 8009d58:	4604      	mov	r4, r0
 8009d5a:	460d      	mov	r5, r1
 8009d5c:	4620      	mov	r0, r4
 8009d5e:	4629      	mov	r1, r5
 8009d60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d62:	bf00      	nop
 8009d64:	200001dc 	.word	0x200001dc

08009d68 <__ieee754_acos>:
 8009d68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d6c:	4cb2      	ldr	r4, [pc, #712]	; (800a038 <__ieee754_acos+0x2d0>)
 8009d6e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009d72:	42a3      	cmp	r3, r4
 8009d74:	4607      	mov	r7, r0
 8009d76:	460e      	mov	r6, r1
 8009d78:	dd16      	ble.n	8009da8 <__ieee754_acos+0x40>
 8009d7a:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 8009d7e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8009d82:	4303      	orrs	r3, r0
 8009d84:	d107      	bne.n	8009d96 <__ieee754_acos+0x2e>
 8009d86:	2900      	cmp	r1, #0
 8009d88:	f300 8202 	bgt.w	800a190 <__ieee754_acos+0x428>
 8009d8c:	a190      	add	r1, pc, #576	; (adr r1, 8009fd0 <__ieee754_acos+0x268>)
 8009d8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d92:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d96:	4602      	mov	r2, r0
 8009d98:	460b      	mov	r3, r1
 8009d9a:	f7f6 f9e5 	bl	8000168 <__aeabi_dsub>
 8009d9e:	4602      	mov	r2, r0
 8009da0:	460b      	mov	r3, r1
 8009da2:	f7f6 fcc3 	bl	800072c <__aeabi_ddiv>
 8009da6:	e7f4      	b.n	8009d92 <__ieee754_acos+0x2a>
 8009da8:	4ca4      	ldr	r4, [pc, #656]	; (800a03c <__ieee754_acos+0x2d4>)
 8009daa:	42a3      	cmp	r3, r4
 8009dac:	f300 8083 	bgt.w	8009eb6 <__ieee754_acos+0x14e>
 8009db0:	4aa3      	ldr	r2, [pc, #652]	; (800a040 <__ieee754_acos+0x2d8>)
 8009db2:	4293      	cmp	r3, r2
 8009db4:	f340 81ef 	ble.w	800a196 <__ieee754_acos+0x42e>
 8009db8:	4602      	mov	r2, r0
 8009dba:	460b      	mov	r3, r1
 8009dbc:	f7f6 fb8c 	bl	80004d8 <__aeabi_dmul>
 8009dc0:	a385      	add	r3, pc, #532	; (adr r3, 8009fd8 <__ieee754_acos+0x270>)
 8009dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dc6:	4604      	mov	r4, r0
 8009dc8:	460d      	mov	r5, r1
 8009dca:	f7f6 fb85 	bl	80004d8 <__aeabi_dmul>
 8009dce:	a384      	add	r3, pc, #528	; (adr r3, 8009fe0 <__ieee754_acos+0x278>)
 8009dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dd4:	f7f6 f9ca 	bl	800016c <__adddf3>
 8009dd8:	4622      	mov	r2, r4
 8009dda:	462b      	mov	r3, r5
 8009ddc:	f7f6 fb7c 	bl	80004d8 <__aeabi_dmul>
 8009de0:	a381      	add	r3, pc, #516	; (adr r3, 8009fe8 <__ieee754_acos+0x280>)
 8009de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009de6:	f7f6 f9bf 	bl	8000168 <__aeabi_dsub>
 8009dea:	4622      	mov	r2, r4
 8009dec:	462b      	mov	r3, r5
 8009dee:	f7f6 fb73 	bl	80004d8 <__aeabi_dmul>
 8009df2:	a37f      	add	r3, pc, #508	; (adr r3, 8009ff0 <__ieee754_acos+0x288>)
 8009df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009df8:	f7f6 f9b8 	bl	800016c <__adddf3>
 8009dfc:	4622      	mov	r2, r4
 8009dfe:	462b      	mov	r3, r5
 8009e00:	f7f6 fb6a 	bl	80004d8 <__aeabi_dmul>
 8009e04:	a37c      	add	r3, pc, #496	; (adr r3, 8009ff8 <__ieee754_acos+0x290>)
 8009e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e0a:	f7f6 f9ad 	bl	8000168 <__aeabi_dsub>
 8009e0e:	4622      	mov	r2, r4
 8009e10:	462b      	mov	r3, r5
 8009e12:	f7f6 fb61 	bl	80004d8 <__aeabi_dmul>
 8009e16:	a37a      	add	r3, pc, #488	; (adr r3, 800a000 <__ieee754_acos+0x298>)
 8009e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e1c:	f7f6 f9a6 	bl	800016c <__adddf3>
 8009e20:	4622      	mov	r2, r4
 8009e22:	462b      	mov	r3, r5
 8009e24:	f7f6 fb58 	bl	80004d8 <__aeabi_dmul>
 8009e28:	a377      	add	r3, pc, #476	; (adr r3, 800a008 <__ieee754_acos+0x2a0>)
 8009e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e2e:	4680      	mov	r8, r0
 8009e30:	4689      	mov	r9, r1
 8009e32:	4620      	mov	r0, r4
 8009e34:	4629      	mov	r1, r5
 8009e36:	f7f6 fb4f 	bl	80004d8 <__aeabi_dmul>
 8009e3a:	a375      	add	r3, pc, #468	; (adr r3, 800a010 <__ieee754_acos+0x2a8>)
 8009e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e40:	f7f6 f992 	bl	8000168 <__aeabi_dsub>
 8009e44:	4622      	mov	r2, r4
 8009e46:	462b      	mov	r3, r5
 8009e48:	f7f6 fb46 	bl	80004d8 <__aeabi_dmul>
 8009e4c:	a372      	add	r3, pc, #456	; (adr r3, 800a018 <__ieee754_acos+0x2b0>)
 8009e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e52:	f7f6 f98b 	bl	800016c <__adddf3>
 8009e56:	4622      	mov	r2, r4
 8009e58:	462b      	mov	r3, r5
 8009e5a:	f7f6 fb3d 	bl	80004d8 <__aeabi_dmul>
 8009e5e:	a370      	add	r3, pc, #448	; (adr r3, 800a020 <__ieee754_acos+0x2b8>)
 8009e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e64:	f7f6 f980 	bl	8000168 <__aeabi_dsub>
 8009e68:	4622      	mov	r2, r4
 8009e6a:	462b      	mov	r3, r5
 8009e6c:	f7f6 fb34 	bl	80004d8 <__aeabi_dmul>
 8009e70:	2200      	movs	r2, #0
 8009e72:	4b74      	ldr	r3, [pc, #464]	; (800a044 <__ieee754_acos+0x2dc>)
 8009e74:	f7f6 f97a 	bl	800016c <__adddf3>
 8009e78:	4602      	mov	r2, r0
 8009e7a:	460b      	mov	r3, r1
 8009e7c:	4640      	mov	r0, r8
 8009e7e:	4649      	mov	r1, r9
 8009e80:	f7f6 fc54 	bl	800072c <__aeabi_ddiv>
 8009e84:	463a      	mov	r2, r7
 8009e86:	4633      	mov	r3, r6
 8009e88:	f7f6 fb26 	bl	80004d8 <__aeabi_dmul>
 8009e8c:	4602      	mov	r2, r0
 8009e8e:	460b      	mov	r3, r1
 8009e90:	a165      	add	r1, pc, #404	; (adr r1, 800a028 <__ieee754_acos+0x2c0>)
 8009e92:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e96:	f7f6 f967 	bl	8000168 <__aeabi_dsub>
 8009e9a:	4602      	mov	r2, r0
 8009e9c:	460b      	mov	r3, r1
 8009e9e:	4638      	mov	r0, r7
 8009ea0:	4631      	mov	r1, r6
 8009ea2:	f7f6 f961 	bl	8000168 <__aeabi_dsub>
 8009ea6:	4602      	mov	r2, r0
 8009ea8:	460b      	mov	r3, r1
 8009eaa:	a161      	add	r1, pc, #388	; (adr r1, 800a030 <__ieee754_acos+0x2c8>)
 8009eac:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009eb0:	f7f6 f95a 	bl	8000168 <__aeabi_dsub>
 8009eb4:	e76d      	b.n	8009d92 <__ieee754_acos+0x2a>
 8009eb6:	2900      	cmp	r1, #0
 8009eb8:	f280 80c8 	bge.w	800a04c <__ieee754_acos+0x2e4>
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	4b61      	ldr	r3, [pc, #388]	; (800a044 <__ieee754_acos+0x2dc>)
 8009ec0:	f7f6 f954 	bl	800016c <__adddf3>
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	4b60      	ldr	r3, [pc, #384]	; (800a048 <__ieee754_acos+0x2e0>)
 8009ec8:	f7f6 fb06 	bl	80004d8 <__aeabi_dmul>
 8009ecc:	a342      	add	r3, pc, #264	; (adr r3, 8009fd8 <__ieee754_acos+0x270>)
 8009ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ed2:	4604      	mov	r4, r0
 8009ed4:	460d      	mov	r5, r1
 8009ed6:	f7f6 faff 	bl	80004d8 <__aeabi_dmul>
 8009eda:	a341      	add	r3, pc, #260	; (adr r3, 8009fe0 <__ieee754_acos+0x278>)
 8009edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee0:	f7f6 f944 	bl	800016c <__adddf3>
 8009ee4:	4622      	mov	r2, r4
 8009ee6:	462b      	mov	r3, r5
 8009ee8:	f7f6 faf6 	bl	80004d8 <__aeabi_dmul>
 8009eec:	a33e      	add	r3, pc, #248	; (adr r3, 8009fe8 <__ieee754_acos+0x280>)
 8009eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ef2:	f7f6 f939 	bl	8000168 <__aeabi_dsub>
 8009ef6:	4622      	mov	r2, r4
 8009ef8:	462b      	mov	r3, r5
 8009efa:	f7f6 faed 	bl	80004d8 <__aeabi_dmul>
 8009efe:	a33c      	add	r3, pc, #240	; (adr r3, 8009ff0 <__ieee754_acos+0x288>)
 8009f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f04:	f7f6 f932 	bl	800016c <__adddf3>
 8009f08:	4622      	mov	r2, r4
 8009f0a:	462b      	mov	r3, r5
 8009f0c:	f7f6 fae4 	bl	80004d8 <__aeabi_dmul>
 8009f10:	a339      	add	r3, pc, #228	; (adr r3, 8009ff8 <__ieee754_acos+0x290>)
 8009f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f16:	f7f6 f927 	bl	8000168 <__aeabi_dsub>
 8009f1a:	4622      	mov	r2, r4
 8009f1c:	462b      	mov	r3, r5
 8009f1e:	f7f6 fadb 	bl	80004d8 <__aeabi_dmul>
 8009f22:	a337      	add	r3, pc, #220	; (adr r3, 800a000 <__ieee754_acos+0x298>)
 8009f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f28:	f7f6 f920 	bl	800016c <__adddf3>
 8009f2c:	4622      	mov	r2, r4
 8009f2e:	462b      	mov	r3, r5
 8009f30:	f7f6 fad2 	bl	80004d8 <__aeabi_dmul>
 8009f34:	4680      	mov	r8, r0
 8009f36:	4689      	mov	r9, r1
 8009f38:	4620      	mov	r0, r4
 8009f3a:	4629      	mov	r1, r5
 8009f3c:	f000 fe76 	bl	800ac2c <__ieee754_sqrt>
 8009f40:	a331      	add	r3, pc, #196	; (adr r3, 800a008 <__ieee754_acos+0x2a0>)
 8009f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f46:	4606      	mov	r6, r0
 8009f48:	460f      	mov	r7, r1
 8009f4a:	4620      	mov	r0, r4
 8009f4c:	4629      	mov	r1, r5
 8009f4e:	f7f6 fac3 	bl	80004d8 <__aeabi_dmul>
 8009f52:	a32f      	add	r3, pc, #188	; (adr r3, 800a010 <__ieee754_acos+0x2a8>)
 8009f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f58:	f7f6 f906 	bl	8000168 <__aeabi_dsub>
 8009f5c:	4622      	mov	r2, r4
 8009f5e:	462b      	mov	r3, r5
 8009f60:	f7f6 faba 	bl	80004d8 <__aeabi_dmul>
 8009f64:	a32c      	add	r3, pc, #176	; (adr r3, 800a018 <__ieee754_acos+0x2b0>)
 8009f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f6a:	f7f6 f8ff 	bl	800016c <__adddf3>
 8009f6e:	4622      	mov	r2, r4
 8009f70:	462b      	mov	r3, r5
 8009f72:	f7f6 fab1 	bl	80004d8 <__aeabi_dmul>
 8009f76:	a32a      	add	r3, pc, #168	; (adr r3, 800a020 <__ieee754_acos+0x2b8>)
 8009f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f7c:	f7f6 f8f4 	bl	8000168 <__aeabi_dsub>
 8009f80:	4622      	mov	r2, r4
 8009f82:	462b      	mov	r3, r5
 8009f84:	f7f6 faa8 	bl	80004d8 <__aeabi_dmul>
 8009f88:	2200      	movs	r2, #0
 8009f8a:	4b2e      	ldr	r3, [pc, #184]	; (800a044 <__ieee754_acos+0x2dc>)
 8009f8c:	f7f6 f8ee 	bl	800016c <__adddf3>
 8009f90:	4602      	mov	r2, r0
 8009f92:	460b      	mov	r3, r1
 8009f94:	4640      	mov	r0, r8
 8009f96:	4649      	mov	r1, r9
 8009f98:	f7f6 fbc8 	bl	800072c <__aeabi_ddiv>
 8009f9c:	4632      	mov	r2, r6
 8009f9e:	463b      	mov	r3, r7
 8009fa0:	f7f6 fa9a 	bl	80004d8 <__aeabi_dmul>
 8009fa4:	a320      	add	r3, pc, #128	; (adr r3, 800a028 <__ieee754_acos+0x2c0>)
 8009fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009faa:	f7f6 f8dd 	bl	8000168 <__aeabi_dsub>
 8009fae:	4632      	mov	r2, r6
 8009fb0:	463b      	mov	r3, r7
 8009fb2:	f7f6 f8db 	bl	800016c <__adddf3>
 8009fb6:	4602      	mov	r2, r0
 8009fb8:	460b      	mov	r3, r1
 8009fba:	f7f6 f8d7 	bl	800016c <__adddf3>
 8009fbe:	4602      	mov	r2, r0
 8009fc0:	460b      	mov	r3, r1
 8009fc2:	a103      	add	r1, pc, #12	; (adr r1, 8009fd0 <__ieee754_acos+0x268>)
 8009fc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009fc8:	e772      	b.n	8009eb0 <__ieee754_acos+0x148>
 8009fca:	bf00      	nop
 8009fcc:	f3af 8000 	nop.w
 8009fd0:	54442d18 	.word	0x54442d18
 8009fd4:	400921fb 	.word	0x400921fb
 8009fd8:	0dfdf709 	.word	0x0dfdf709
 8009fdc:	3f023de1 	.word	0x3f023de1
 8009fe0:	7501b288 	.word	0x7501b288
 8009fe4:	3f49efe0 	.word	0x3f49efe0
 8009fe8:	b5688f3b 	.word	0xb5688f3b
 8009fec:	3fa48228 	.word	0x3fa48228
 8009ff0:	0e884455 	.word	0x0e884455
 8009ff4:	3fc9c155 	.word	0x3fc9c155
 8009ff8:	03eb6f7d 	.word	0x03eb6f7d
 8009ffc:	3fd4d612 	.word	0x3fd4d612
 800a000:	55555555 	.word	0x55555555
 800a004:	3fc55555 	.word	0x3fc55555
 800a008:	b12e9282 	.word	0xb12e9282
 800a00c:	3fb3b8c5 	.word	0x3fb3b8c5
 800a010:	1b8d0159 	.word	0x1b8d0159
 800a014:	3fe6066c 	.word	0x3fe6066c
 800a018:	9c598ac8 	.word	0x9c598ac8
 800a01c:	40002ae5 	.word	0x40002ae5
 800a020:	1c8a2d4b 	.word	0x1c8a2d4b
 800a024:	40033a27 	.word	0x40033a27
 800a028:	33145c07 	.word	0x33145c07
 800a02c:	3c91a626 	.word	0x3c91a626
 800a030:	54442d18 	.word	0x54442d18
 800a034:	3ff921fb 	.word	0x3ff921fb
 800a038:	3fefffff 	.word	0x3fefffff
 800a03c:	3fdfffff 	.word	0x3fdfffff
 800a040:	3c600000 	.word	0x3c600000
 800a044:	3ff00000 	.word	0x3ff00000
 800a048:	3fe00000 	.word	0x3fe00000
 800a04c:	4602      	mov	r2, r0
 800a04e:	460b      	mov	r3, r1
 800a050:	2000      	movs	r0, #0
 800a052:	4969      	ldr	r1, [pc, #420]	; (800a1f8 <__ieee754_acos+0x490>)
 800a054:	f7f6 f888 	bl	8000168 <__aeabi_dsub>
 800a058:	2200      	movs	r2, #0
 800a05a:	4b68      	ldr	r3, [pc, #416]	; (800a1fc <__ieee754_acos+0x494>)
 800a05c:	f7f6 fa3c 	bl	80004d8 <__aeabi_dmul>
 800a060:	4604      	mov	r4, r0
 800a062:	460d      	mov	r5, r1
 800a064:	f000 fde2 	bl	800ac2c <__ieee754_sqrt>
 800a068:	a34d      	add	r3, pc, #308	; (adr r3, 800a1a0 <__ieee754_acos+0x438>)
 800a06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a06e:	4689      	mov	r9, r1
 800a070:	4680      	mov	r8, r0
 800a072:	4629      	mov	r1, r5
 800a074:	4620      	mov	r0, r4
 800a076:	f7f6 fa2f 	bl	80004d8 <__aeabi_dmul>
 800a07a:	a34b      	add	r3, pc, #300	; (adr r3, 800a1a8 <__ieee754_acos+0x440>)
 800a07c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a080:	f7f6 f874 	bl	800016c <__adddf3>
 800a084:	4622      	mov	r2, r4
 800a086:	462b      	mov	r3, r5
 800a088:	f7f6 fa26 	bl	80004d8 <__aeabi_dmul>
 800a08c:	a348      	add	r3, pc, #288	; (adr r3, 800a1b0 <__ieee754_acos+0x448>)
 800a08e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a092:	f7f6 f869 	bl	8000168 <__aeabi_dsub>
 800a096:	4622      	mov	r2, r4
 800a098:	462b      	mov	r3, r5
 800a09a:	f7f6 fa1d 	bl	80004d8 <__aeabi_dmul>
 800a09e:	a346      	add	r3, pc, #280	; (adr r3, 800a1b8 <__ieee754_acos+0x450>)
 800a0a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0a4:	f7f6 f862 	bl	800016c <__adddf3>
 800a0a8:	4622      	mov	r2, r4
 800a0aa:	462b      	mov	r3, r5
 800a0ac:	f7f6 fa14 	bl	80004d8 <__aeabi_dmul>
 800a0b0:	a343      	add	r3, pc, #268	; (adr r3, 800a1c0 <__ieee754_acos+0x458>)
 800a0b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0b6:	f7f6 f857 	bl	8000168 <__aeabi_dsub>
 800a0ba:	4622      	mov	r2, r4
 800a0bc:	462b      	mov	r3, r5
 800a0be:	f7f6 fa0b 	bl	80004d8 <__aeabi_dmul>
 800a0c2:	a341      	add	r3, pc, #260	; (adr r3, 800a1c8 <__ieee754_acos+0x460>)
 800a0c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0c8:	f7f6 f850 	bl	800016c <__adddf3>
 800a0cc:	4622      	mov	r2, r4
 800a0ce:	462b      	mov	r3, r5
 800a0d0:	f7f6 fa02 	bl	80004d8 <__aeabi_dmul>
 800a0d4:	a33e      	add	r3, pc, #248	; (adr r3, 800a1d0 <__ieee754_acos+0x468>)
 800a0d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0da:	4682      	mov	sl, r0
 800a0dc:	468b      	mov	fp, r1
 800a0de:	4620      	mov	r0, r4
 800a0e0:	4629      	mov	r1, r5
 800a0e2:	f7f6 f9f9 	bl	80004d8 <__aeabi_dmul>
 800a0e6:	a33c      	add	r3, pc, #240	; (adr r3, 800a1d8 <__ieee754_acos+0x470>)
 800a0e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ec:	f7f6 f83c 	bl	8000168 <__aeabi_dsub>
 800a0f0:	4622      	mov	r2, r4
 800a0f2:	462b      	mov	r3, r5
 800a0f4:	f7f6 f9f0 	bl	80004d8 <__aeabi_dmul>
 800a0f8:	a339      	add	r3, pc, #228	; (adr r3, 800a1e0 <__ieee754_acos+0x478>)
 800a0fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0fe:	f7f6 f835 	bl	800016c <__adddf3>
 800a102:	4622      	mov	r2, r4
 800a104:	462b      	mov	r3, r5
 800a106:	f7f6 f9e7 	bl	80004d8 <__aeabi_dmul>
 800a10a:	a337      	add	r3, pc, #220	; (adr r3, 800a1e8 <__ieee754_acos+0x480>)
 800a10c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a110:	f7f6 f82a 	bl	8000168 <__aeabi_dsub>
 800a114:	4622      	mov	r2, r4
 800a116:	462b      	mov	r3, r5
 800a118:	f7f6 f9de 	bl	80004d8 <__aeabi_dmul>
 800a11c:	2200      	movs	r2, #0
 800a11e:	4b36      	ldr	r3, [pc, #216]	; (800a1f8 <__ieee754_acos+0x490>)
 800a120:	f7f6 f824 	bl	800016c <__adddf3>
 800a124:	4602      	mov	r2, r0
 800a126:	460b      	mov	r3, r1
 800a128:	4650      	mov	r0, sl
 800a12a:	4659      	mov	r1, fp
 800a12c:	f7f6 fafe 	bl	800072c <__aeabi_ddiv>
 800a130:	4642      	mov	r2, r8
 800a132:	464b      	mov	r3, r9
 800a134:	f7f6 f9d0 	bl	80004d8 <__aeabi_dmul>
 800a138:	2600      	movs	r6, #0
 800a13a:	4682      	mov	sl, r0
 800a13c:	468b      	mov	fp, r1
 800a13e:	4632      	mov	r2, r6
 800a140:	464b      	mov	r3, r9
 800a142:	4630      	mov	r0, r6
 800a144:	4649      	mov	r1, r9
 800a146:	f7f6 f9c7 	bl	80004d8 <__aeabi_dmul>
 800a14a:	4602      	mov	r2, r0
 800a14c:	460b      	mov	r3, r1
 800a14e:	4620      	mov	r0, r4
 800a150:	4629      	mov	r1, r5
 800a152:	f7f6 f809 	bl	8000168 <__aeabi_dsub>
 800a156:	4632      	mov	r2, r6
 800a158:	4604      	mov	r4, r0
 800a15a:	460d      	mov	r5, r1
 800a15c:	464b      	mov	r3, r9
 800a15e:	4640      	mov	r0, r8
 800a160:	4649      	mov	r1, r9
 800a162:	f7f6 f803 	bl	800016c <__adddf3>
 800a166:	4602      	mov	r2, r0
 800a168:	460b      	mov	r3, r1
 800a16a:	4620      	mov	r0, r4
 800a16c:	4629      	mov	r1, r5
 800a16e:	f7f6 fadd 	bl	800072c <__aeabi_ddiv>
 800a172:	4602      	mov	r2, r0
 800a174:	460b      	mov	r3, r1
 800a176:	4650      	mov	r0, sl
 800a178:	4659      	mov	r1, fp
 800a17a:	f7f5 fff7 	bl	800016c <__adddf3>
 800a17e:	4632      	mov	r2, r6
 800a180:	464b      	mov	r3, r9
 800a182:	f7f5 fff3 	bl	800016c <__adddf3>
 800a186:	4602      	mov	r2, r0
 800a188:	460b      	mov	r3, r1
 800a18a:	f7f5 ffef 	bl	800016c <__adddf3>
 800a18e:	e600      	b.n	8009d92 <__ieee754_acos+0x2a>
 800a190:	2000      	movs	r0, #0
 800a192:	2100      	movs	r1, #0
 800a194:	e5fd      	b.n	8009d92 <__ieee754_acos+0x2a>
 800a196:	a116      	add	r1, pc, #88	; (adr r1, 800a1f0 <__ieee754_acos+0x488>)
 800a198:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a19c:	e5f9      	b.n	8009d92 <__ieee754_acos+0x2a>
 800a19e:	bf00      	nop
 800a1a0:	0dfdf709 	.word	0x0dfdf709
 800a1a4:	3f023de1 	.word	0x3f023de1
 800a1a8:	7501b288 	.word	0x7501b288
 800a1ac:	3f49efe0 	.word	0x3f49efe0
 800a1b0:	b5688f3b 	.word	0xb5688f3b
 800a1b4:	3fa48228 	.word	0x3fa48228
 800a1b8:	0e884455 	.word	0x0e884455
 800a1bc:	3fc9c155 	.word	0x3fc9c155
 800a1c0:	03eb6f7d 	.word	0x03eb6f7d
 800a1c4:	3fd4d612 	.word	0x3fd4d612
 800a1c8:	55555555 	.word	0x55555555
 800a1cc:	3fc55555 	.word	0x3fc55555
 800a1d0:	b12e9282 	.word	0xb12e9282
 800a1d4:	3fb3b8c5 	.word	0x3fb3b8c5
 800a1d8:	1b8d0159 	.word	0x1b8d0159
 800a1dc:	3fe6066c 	.word	0x3fe6066c
 800a1e0:	9c598ac8 	.word	0x9c598ac8
 800a1e4:	40002ae5 	.word	0x40002ae5
 800a1e8:	1c8a2d4b 	.word	0x1c8a2d4b
 800a1ec:	40033a27 	.word	0x40033a27
 800a1f0:	54442d18 	.word	0x54442d18
 800a1f4:	3ff921fb 	.word	0x3ff921fb
 800a1f8:	3ff00000 	.word	0x3ff00000
 800a1fc:	3fe00000 	.word	0x3fe00000

0800a200 <__ieee754_pow>:
 800a200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a204:	b093      	sub	sp, #76	; 0x4c
 800a206:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a20a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800a20e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800a212:	ea55 0302 	orrs.w	r3, r5, r2
 800a216:	4607      	mov	r7, r0
 800a218:	4688      	mov	r8, r1
 800a21a:	f000 84bf 	beq.w	800ab9c <__ieee754_pow+0x99c>
 800a21e:	4b7e      	ldr	r3, [pc, #504]	; (800a418 <__ieee754_pow+0x218>)
 800a220:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800a224:	429c      	cmp	r4, r3
 800a226:	4689      	mov	r9, r1
 800a228:	4682      	mov	sl, r0
 800a22a:	dc09      	bgt.n	800a240 <__ieee754_pow+0x40>
 800a22c:	d103      	bne.n	800a236 <__ieee754_pow+0x36>
 800a22e:	b978      	cbnz	r0, 800a250 <__ieee754_pow+0x50>
 800a230:	42a5      	cmp	r5, r4
 800a232:	dd02      	ble.n	800a23a <__ieee754_pow+0x3a>
 800a234:	e00c      	b.n	800a250 <__ieee754_pow+0x50>
 800a236:	429d      	cmp	r5, r3
 800a238:	dc02      	bgt.n	800a240 <__ieee754_pow+0x40>
 800a23a:	429d      	cmp	r5, r3
 800a23c:	d10e      	bne.n	800a25c <__ieee754_pow+0x5c>
 800a23e:	b16a      	cbz	r2, 800a25c <__ieee754_pow+0x5c>
 800a240:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800a244:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a248:	ea54 030a 	orrs.w	r3, r4, sl
 800a24c:	f000 84a6 	beq.w	800ab9c <__ieee754_pow+0x99c>
 800a250:	4872      	ldr	r0, [pc, #456]	; (800a41c <__ieee754_pow+0x21c>)
 800a252:	b013      	add	sp, #76	; 0x4c
 800a254:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a258:	f000 bd9e 	b.w	800ad98 <nan>
 800a25c:	f1b9 0f00 	cmp.w	r9, #0
 800a260:	da39      	bge.n	800a2d6 <__ieee754_pow+0xd6>
 800a262:	4b6f      	ldr	r3, [pc, #444]	; (800a420 <__ieee754_pow+0x220>)
 800a264:	429d      	cmp	r5, r3
 800a266:	dc54      	bgt.n	800a312 <__ieee754_pow+0x112>
 800a268:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800a26c:	429d      	cmp	r5, r3
 800a26e:	f340 84a6 	ble.w	800abbe <__ieee754_pow+0x9be>
 800a272:	152b      	asrs	r3, r5, #20
 800a274:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a278:	2b14      	cmp	r3, #20
 800a27a:	dd0f      	ble.n	800a29c <__ieee754_pow+0x9c>
 800a27c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800a280:	fa22 f103 	lsr.w	r1, r2, r3
 800a284:	fa01 f303 	lsl.w	r3, r1, r3
 800a288:	4293      	cmp	r3, r2
 800a28a:	f040 8498 	bne.w	800abbe <__ieee754_pow+0x9be>
 800a28e:	f001 0101 	and.w	r1, r1, #1
 800a292:	f1c1 0302 	rsb	r3, r1, #2
 800a296:	9300      	str	r3, [sp, #0]
 800a298:	b182      	cbz	r2, 800a2bc <__ieee754_pow+0xbc>
 800a29a:	e05e      	b.n	800a35a <__ieee754_pow+0x15a>
 800a29c:	2a00      	cmp	r2, #0
 800a29e:	d15a      	bne.n	800a356 <__ieee754_pow+0x156>
 800a2a0:	f1c3 0314 	rsb	r3, r3, #20
 800a2a4:	fa45 f103 	asr.w	r1, r5, r3
 800a2a8:	fa01 f303 	lsl.w	r3, r1, r3
 800a2ac:	42ab      	cmp	r3, r5
 800a2ae:	f040 8483 	bne.w	800abb8 <__ieee754_pow+0x9b8>
 800a2b2:	f001 0101 	and.w	r1, r1, #1
 800a2b6:	f1c1 0302 	rsb	r3, r1, #2
 800a2ba:	9300      	str	r3, [sp, #0]
 800a2bc:	4b59      	ldr	r3, [pc, #356]	; (800a424 <__ieee754_pow+0x224>)
 800a2be:	429d      	cmp	r5, r3
 800a2c0:	d130      	bne.n	800a324 <__ieee754_pow+0x124>
 800a2c2:	2e00      	cmp	r6, #0
 800a2c4:	f280 8474 	bge.w	800abb0 <__ieee754_pow+0x9b0>
 800a2c8:	463a      	mov	r2, r7
 800a2ca:	4643      	mov	r3, r8
 800a2cc:	2000      	movs	r0, #0
 800a2ce:	4955      	ldr	r1, [pc, #340]	; (800a424 <__ieee754_pow+0x224>)
 800a2d0:	f7f6 fa2c 	bl	800072c <__aeabi_ddiv>
 800a2d4:	e02f      	b.n	800a336 <__ieee754_pow+0x136>
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	9300      	str	r3, [sp, #0]
 800a2da:	2a00      	cmp	r2, #0
 800a2dc:	d13d      	bne.n	800a35a <__ieee754_pow+0x15a>
 800a2de:	4b4e      	ldr	r3, [pc, #312]	; (800a418 <__ieee754_pow+0x218>)
 800a2e0:	429d      	cmp	r5, r3
 800a2e2:	d1eb      	bne.n	800a2bc <__ieee754_pow+0xbc>
 800a2e4:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800a2e8:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800a2ec:	ea53 030a 	orrs.w	r3, r3, sl
 800a2f0:	f000 8454 	beq.w	800ab9c <__ieee754_pow+0x99c>
 800a2f4:	4b4c      	ldr	r3, [pc, #304]	; (800a428 <__ieee754_pow+0x228>)
 800a2f6:	429c      	cmp	r4, r3
 800a2f8:	dd0d      	ble.n	800a316 <__ieee754_pow+0x116>
 800a2fa:	2e00      	cmp	r6, #0
 800a2fc:	f280 8454 	bge.w	800aba8 <__ieee754_pow+0x9a8>
 800a300:	f04f 0b00 	mov.w	fp, #0
 800a304:	f04f 0c00 	mov.w	ip, #0
 800a308:	4658      	mov	r0, fp
 800a30a:	4661      	mov	r1, ip
 800a30c:	b013      	add	sp, #76	; 0x4c
 800a30e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a312:	2302      	movs	r3, #2
 800a314:	e7e0      	b.n	800a2d8 <__ieee754_pow+0xd8>
 800a316:	2e00      	cmp	r6, #0
 800a318:	daf2      	bge.n	800a300 <__ieee754_pow+0x100>
 800a31a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800a31e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800a322:	e7f1      	b.n	800a308 <__ieee754_pow+0x108>
 800a324:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 800a328:	d108      	bne.n	800a33c <__ieee754_pow+0x13c>
 800a32a:	463a      	mov	r2, r7
 800a32c:	4643      	mov	r3, r8
 800a32e:	4638      	mov	r0, r7
 800a330:	4641      	mov	r1, r8
 800a332:	f7f6 f8d1 	bl	80004d8 <__aeabi_dmul>
 800a336:	4683      	mov	fp, r0
 800a338:	468c      	mov	ip, r1
 800a33a:	e7e5      	b.n	800a308 <__ieee754_pow+0x108>
 800a33c:	4b3b      	ldr	r3, [pc, #236]	; (800a42c <__ieee754_pow+0x22c>)
 800a33e:	429e      	cmp	r6, r3
 800a340:	d10b      	bne.n	800a35a <__ieee754_pow+0x15a>
 800a342:	f1b9 0f00 	cmp.w	r9, #0
 800a346:	db08      	blt.n	800a35a <__ieee754_pow+0x15a>
 800a348:	4638      	mov	r0, r7
 800a34a:	4641      	mov	r1, r8
 800a34c:	b013      	add	sp, #76	; 0x4c
 800a34e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a352:	f000 bc6b 	b.w	800ac2c <__ieee754_sqrt>
 800a356:	2300      	movs	r3, #0
 800a358:	9300      	str	r3, [sp, #0]
 800a35a:	4638      	mov	r0, r7
 800a35c:	4641      	mov	r1, r8
 800a35e:	f000 fd11 	bl	800ad84 <fabs>
 800a362:	4683      	mov	fp, r0
 800a364:	468c      	mov	ip, r1
 800a366:	f1ba 0f00 	cmp.w	sl, #0
 800a36a:	d129      	bne.n	800a3c0 <__ieee754_pow+0x1c0>
 800a36c:	b124      	cbz	r4, 800a378 <__ieee754_pow+0x178>
 800a36e:	4b2d      	ldr	r3, [pc, #180]	; (800a424 <__ieee754_pow+0x224>)
 800a370:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800a374:	429a      	cmp	r2, r3
 800a376:	d123      	bne.n	800a3c0 <__ieee754_pow+0x1c0>
 800a378:	2e00      	cmp	r6, #0
 800a37a:	da07      	bge.n	800a38c <__ieee754_pow+0x18c>
 800a37c:	465a      	mov	r2, fp
 800a37e:	4663      	mov	r3, ip
 800a380:	2000      	movs	r0, #0
 800a382:	4928      	ldr	r1, [pc, #160]	; (800a424 <__ieee754_pow+0x224>)
 800a384:	f7f6 f9d2 	bl	800072c <__aeabi_ddiv>
 800a388:	4683      	mov	fp, r0
 800a38a:	468c      	mov	ip, r1
 800a38c:	f1b9 0f00 	cmp.w	r9, #0
 800a390:	daba      	bge.n	800a308 <__ieee754_pow+0x108>
 800a392:	9b00      	ldr	r3, [sp, #0]
 800a394:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800a398:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a39c:	4323      	orrs	r3, r4
 800a39e:	d108      	bne.n	800a3b2 <__ieee754_pow+0x1b2>
 800a3a0:	465a      	mov	r2, fp
 800a3a2:	4663      	mov	r3, ip
 800a3a4:	4658      	mov	r0, fp
 800a3a6:	4661      	mov	r1, ip
 800a3a8:	f7f5 fede 	bl	8000168 <__aeabi_dsub>
 800a3ac:	4602      	mov	r2, r0
 800a3ae:	460b      	mov	r3, r1
 800a3b0:	e78e      	b.n	800a2d0 <__ieee754_pow+0xd0>
 800a3b2:	9b00      	ldr	r3, [sp, #0]
 800a3b4:	2b01      	cmp	r3, #1
 800a3b6:	d1a7      	bne.n	800a308 <__ieee754_pow+0x108>
 800a3b8:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800a3bc:	469c      	mov	ip, r3
 800a3be:	e7a3      	b.n	800a308 <__ieee754_pow+0x108>
 800a3c0:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 800a3c4:	3b01      	subs	r3, #1
 800a3c6:	930c      	str	r3, [sp, #48]	; 0x30
 800a3c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a3ca:	9b00      	ldr	r3, [sp, #0]
 800a3cc:	4313      	orrs	r3, r2
 800a3ce:	d104      	bne.n	800a3da <__ieee754_pow+0x1da>
 800a3d0:	463a      	mov	r2, r7
 800a3d2:	4643      	mov	r3, r8
 800a3d4:	4638      	mov	r0, r7
 800a3d6:	4641      	mov	r1, r8
 800a3d8:	e7e6      	b.n	800a3a8 <__ieee754_pow+0x1a8>
 800a3da:	4b15      	ldr	r3, [pc, #84]	; (800a430 <__ieee754_pow+0x230>)
 800a3dc:	429d      	cmp	r5, r3
 800a3de:	f340 80f9 	ble.w	800a5d4 <__ieee754_pow+0x3d4>
 800a3e2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800a3e6:	429d      	cmp	r5, r3
 800a3e8:	4b0f      	ldr	r3, [pc, #60]	; (800a428 <__ieee754_pow+0x228>)
 800a3ea:	dd09      	ble.n	800a400 <__ieee754_pow+0x200>
 800a3ec:	429c      	cmp	r4, r3
 800a3ee:	dc0c      	bgt.n	800a40a <__ieee754_pow+0x20a>
 800a3f0:	2e00      	cmp	r6, #0
 800a3f2:	da85      	bge.n	800a300 <__ieee754_pow+0x100>
 800a3f4:	a306      	add	r3, pc, #24	; (adr r3, 800a410 <__ieee754_pow+0x210>)
 800a3f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3fa:	4610      	mov	r0, r2
 800a3fc:	4619      	mov	r1, r3
 800a3fe:	e798      	b.n	800a332 <__ieee754_pow+0x132>
 800a400:	429c      	cmp	r4, r3
 800a402:	dbf5      	blt.n	800a3f0 <__ieee754_pow+0x1f0>
 800a404:	4b07      	ldr	r3, [pc, #28]	; (800a424 <__ieee754_pow+0x224>)
 800a406:	429c      	cmp	r4, r3
 800a408:	dd14      	ble.n	800a434 <__ieee754_pow+0x234>
 800a40a:	2e00      	cmp	r6, #0
 800a40c:	dcf2      	bgt.n	800a3f4 <__ieee754_pow+0x1f4>
 800a40e:	e777      	b.n	800a300 <__ieee754_pow+0x100>
 800a410:	8800759c 	.word	0x8800759c
 800a414:	7e37e43c 	.word	0x7e37e43c
 800a418:	7ff00000 	.word	0x7ff00000
 800a41c:	0800b500 	.word	0x0800b500
 800a420:	433fffff 	.word	0x433fffff
 800a424:	3ff00000 	.word	0x3ff00000
 800a428:	3fefffff 	.word	0x3fefffff
 800a42c:	3fe00000 	.word	0x3fe00000
 800a430:	41e00000 	.word	0x41e00000
 800a434:	4661      	mov	r1, ip
 800a436:	2200      	movs	r2, #0
 800a438:	4658      	mov	r0, fp
 800a43a:	4b61      	ldr	r3, [pc, #388]	; (800a5c0 <__ieee754_pow+0x3c0>)
 800a43c:	f7f5 fe94 	bl	8000168 <__aeabi_dsub>
 800a440:	a355      	add	r3, pc, #340	; (adr r3, 800a598 <__ieee754_pow+0x398>)
 800a442:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a446:	4604      	mov	r4, r0
 800a448:	460d      	mov	r5, r1
 800a44a:	f7f6 f845 	bl	80004d8 <__aeabi_dmul>
 800a44e:	a354      	add	r3, pc, #336	; (adr r3, 800a5a0 <__ieee754_pow+0x3a0>)
 800a450:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a454:	4606      	mov	r6, r0
 800a456:	460f      	mov	r7, r1
 800a458:	4620      	mov	r0, r4
 800a45a:	4629      	mov	r1, r5
 800a45c:	f7f6 f83c 	bl	80004d8 <__aeabi_dmul>
 800a460:	2200      	movs	r2, #0
 800a462:	4682      	mov	sl, r0
 800a464:	468b      	mov	fp, r1
 800a466:	4620      	mov	r0, r4
 800a468:	4629      	mov	r1, r5
 800a46a:	4b56      	ldr	r3, [pc, #344]	; (800a5c4 <__ieee754_pow+0x3c4>)
 800a46c:	f7f6 f834 	bl	80004d8 <__aeabi_dmul>
 800a470:	4602      	mov	r2, r0
 800a472:	460b      	mov	r3, r1
 800a474:	a14c      	add	r1, pc, #304	; (adr r1, 800a5a8 <__ieee754_pow+0x3a8>)
 800a476:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a47a:	f7f5 fe75 	bl	8000168 <__aeabi_dsub>
 800a47e:	4622      	mov	r2, r4
 800a480:	462b      	mov	r3, r5
 800a482:	f7f6 f829 	bl	80004d8 <__aeabi_dmul>
 800a486:	4602      	mov	r2, r0
 800a488:	460b      	mov	r3, r1
 800a48a:	2000      	movs	r0, #0
 800a48c:	494e      	ldr	r1, [pc, #312]	; (800a5c8 <__ieee754_pow+0x3c8>)
 800a48e:	f7f5 fe6b 	bl	8000168 <__aeabi_dsub>
 800a492:	4622      	mov	r2, r4
 800a494:	462b      	mov	r3, r5
 800a496:	4680      	mov	r8, r0
 800a498:	4689      	mov	r9, r1
 800a49a:	4620      	mov	r0, r4
 800a49c:	4629      	mov	r1, r5
 800a49e:	f7f6 f81b 	bl	80004d8 <__aeabi_dmul>
 800a4a2:	4602      	mov	r2, r0
 800a4a4:	460b      	mov	r3, r1
 800a4a6:	4640      	mov	r0, r8
 800a4a8:	4649      	mov	r1, r9
 800a4aa:	f7f6 f815 	bl	80004d8 <__aeabi_dmul>
 800a4ae:	a340      	add	r3, pc, #256	; (adr r3, 800a5b0 <__ieee754_pow+0x3b0>)
 800a4b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4b4:	f7f6 f810 	bl	80004d8 <__aeabi_dmul>
 800a4b8:	4602      	mov	r2, r0
 800a4ba:	460b      	mov	r3, r1
 800a4bc:	4650      	mov	r0, sl
 800a4be:	4659      	mov	r1, fp
 800a4c0:	f7f5 fe52 	bl	8000168 <__aeabi_dsub>
 800a4c4:	f04f 0a00 	mov.w	sl, #0
 800a4c8:	4602      	mov	r2, r0
 800a4ca:	460b      	mov	r3, r1
 800a4cc:	4604      	mov	r4, r0
 800a4ce:	460d      	mov	r5, r1
 800a4d0:	4630      	mov	r0, r6
 800a4d2:	4639      	mov	r1, r7
 800a4d4:	f7f5 fe4a 	bl	800016c <__adddf3>
 800a4d8:	4632      	mov	r2, r6
 800a4da:	463b      	mov	r3, r7
 800a4dc:	4650      	mov	r0, sl
 800a4de:	468b      	mov	fp, r1
 800a4e0:	f7f5 fe42 	bl	8000168 <__aeabi_dsub>
 800a4e4:	4602      	mov	r2, r0
 800a4e6:	460b      	mov	r3, r1
 800a4e8:	4620      	mov	r0, r4
 800a4ea:	4629      	mov	r1, r5
 800a4ec:	f7f5 fe3c 	bl	8000168 <__aeabi_dsub>
 800a4f0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a4f4:	9b00      	ldr	r3, [sp, #0]
 800a4f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a4f8:	3b01      	subs	r3, #1
 800a4fa:	4313      	orrs	r3, r2
 800a4fc:	f04f 0600 	mov.w	r6, #0
 800a500:	f04f 0200 	mov.w	r2, #0
 800a504:	bf0c      	ite	eq
 800a506:	4b31      	ldreq	r3, [pc, #196]	; (800a5cc <__ieee754_pow+0x3cc>)
 800a508:	4b2d      	ldrne	r3, [pc, #180]	; (800a5c0 <__ieee754_pow+0x3c0>)
 800a50a:	4604      	mov	r4, r0
 800a50c:	460d      	mov	r5, r1
 800a50e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a512:	e9cd 2300 	strd	r2, r3, [sp]
 800a516:	4632      	mov	r2, r6
 800a518:	463b      	mov	r3, r7
 800a51a:	f7f5 fe25 	bl	8000168 <__aeabi_dsub>
 800a51e:	4652      	mov	r2, sl
 800a520:	465b      	mov	r3, fp
 800a522:	f7f5 ffd9 	bl	80004d8 <__aeabi_dmul>
 800a526:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a52a:	4680      	mov	r8, r0
 800a52c:	4689      	mov	r9, r1
 800a52e:	4620      	mov	r0, r4
 800a530:	4629      	mov	r1, r5
 800a532:	f7f5 ffd1 	bl	80004d8 <__aeabi_dmul>
 800a536:	4602      	mov	r2, r0
 800a538:	460b      	mov	r3, r1
 800a53a:	4640      	mov	r0, r8
 800a53c:	4649      	mov	r1, r9
 800a53e:	f7f5 fe15 	bl	800016c <__adddf3>
 800a542:	4632      	mov	r2, r6
 800a544:	463b      	mov	r3, r7
 800a546:	4680      	mov	r8, r0
 800a548:	4689      	mov	r9, r1
 800a54a:	4650      	mov	r0, sl
 800a54c:	4659      	mov	r1, fp
 800a54e:	f7f5 ffc3 	bl	80004d8 <__aeabi_dmul>
 800a552:	4604      	mov	r4, r0
 800a554:	460d      	mov	r5, r1
 800a556:	460b      	mov	r3, r1
 800a558:	4602      	mov	r2, r0
 800a55a:	4649      	mov	r1, r9
 800a55c:	4640      	mov	r0, r8
 800a55e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800a562:	f7f5 fe03 	bl	800016c <__adddf3>
 800a566:	4b1a      	ldr	r3, [pc, #104]	; (800a5d0 <__ieee754_pow+0x3d0>)
 800a568:	4682      	mov	sl, r0
 800a56a:	4299      	cmp	r1, r3
 800a56c:	460f      	mov	r7, r1
 800a56e:	460e      	mov	r6, r1
 800a570:	f340 82ed 	ble.w	800ab4e <__ieee754_pow+0x94e>
 800a574:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800a578:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800a57c:	4303      	orrs	r3, r0
 800a57e:	f000 81e7 	beq.w	800a950 <__ieee754_pow+0x750>
 800a582:	a30d      	add	r3, pc, #52	; (adr r3, 800a5b8 <__ieee754_pow+0x3b8>)
 800a584:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a588:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a58c:	f7f5 ffa4 	bl	80004d8 <__aeabi_dmul>
 800a590:	a309      	add	r3, pc, #36	; (adr r3, 800a5b8 <__ieee754_pow+0x3b8>)
 800a592:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a596:	e6cc      	b.n	800a332 <__ieee754_pow+0x132>
 800a598:	60000000 	.word	0x60000000
 800a59c:	3ff71547 	.word	0x3ff71547
 800a5a0:	f85ddf44 	.word	0xf85ddf44
 800a5a4:	3e54ae0b 	.word	0x3e54ae0b
 800a5a8:	55555555 	.word	0x55555555
 800a5ac:	3fd55555 	.word	0x3fd55555
 800a5b0:	652b82fe 	.word	0x652b82fe
 800a5b4:	3ff71547 	.word	0x3ff71547
 800a5b8:	8800759c 	.word	0x8800759c
 800a5bc:	7e37e43c 	.word	0x7e37e43c
 800a5c0:	3ff00000 	.word	0x3ff00000
 800a5c4:	3fd00000 	.word	0x3fd00000
 800a5c8:	3fe00000 	.word	0x3fe00000
 800a5cc:	bff00000 	.word	0xbff00000
 800a5d0:	408fffff 	.word	0x408fffff
 800a5d4:	4bd4      	ldr	r3, [pc, #848]	; (800a928 <__ieee754_pow+0x728>)
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	ea09 0303 	and.w	r3, r9, r3
 800a5dc:	b943      	cbnz	r3, 800a5f0 <__ieee754_pow+0x3f0>
 800a5de:	4658      	mov	r0, fp
 800a5e0:	4661      	mov	r1, ip
 800a5e2:	4bd2      	ldr	r3, [pc, #840]	; (800a92c <__ieee754_pow+0x72c>)
 800a5e4:	f7f5 ff78 	bl	80004d8 <__aeabi_dmul>
 800a5e8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800a5ec:	4683      	mov	fp, r0
 800a5ee:	460c      	mov	r4, r1
 800a5f0:	1523      	asrs	r3, r4, #20
 800a5f2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a5f6:	4413      	add	r3, r2
 800a5f8:	930b      	str	r3, [sp, #44]	; 0x2c
 800a5fa:	4bcd      	ldr	r3, [pc, #820]	; (800a930 <__ieee754_pow+0x730>)
 800a5fc:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a600:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800a604:	429c      	cmp	r4, r3
 800a606:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a60a:	dd08      	ble.n	800a61e <__ieee754_pow+0x41e>
 800a60c:	4bc9      	ldr	r3, [pc, #804]	; (800a934 <__ieee754_pow+0x734>)
 800a60e:	429c      	cmp	r4, r3
 800a610:	f340 819c 	ble.w	800a94c <__ieee754_pow+0x74c>
 800a614:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a616:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800a61a:	3301      	adds	r3, #1
 800a61c:	930b      	str	r3, [sp, #44]	; 0x2c
 800a61e:	2600      	movs	r6, #0
 800a620:	00f3      	lsls	r3, r6, #3
 800a622:	930d      	str	r3, [sp, #52]	; 0x34
 800a624:	4bc4      	ldr	r3, [pc, #784]	; (800a938 <__ieee754_pow+0x738>)
 800a626:	4658      	mov	r0, fp
 800a628:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a62c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a630:	4629      	mov	r1, r5
 800a632:	461a      	mov	r2, r3
 800a634:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800a638:	4623      	mov	r3, r4
 800a63a:	f7f5 fd95 	bl	8000168 <__aeabi_dsub>
 800a63e:	46da      	mov	sl, fp
 800a640:	462b      	mov	r3, r5
 800a642:	4652      	mov	r2, sl
 800a644:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800a648:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a64c:	f7f5 fd8e 	bl	800016c <__adddf3>
 800a650:	4602      	mov	r2, r0
 800a652:	460b      	mov	r3, r1
 800a654:	2000      	movs	r0, #0
 800a656:	49b9      	ldr	r1, [pc, #740]	; (800a93c <__ieee754_pow+0x73c>)
 800a658:	f7f6 f868 	bl	800072c <__aeabi_ddiv>
 800a65c:	4602      	mov	r2, r0
 800a65e:	460b      	mov	r3, r1
 800a660:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a664:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800a668:	f7f5 ff36 	bl	80004d8 <__aeabi_dmul>
 800a66c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a670:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800a674:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a678:	2300      	movs	r3, #0
 800a67a:	2200      	movs	r2, #0
 800a67c:	46ab      	mov	fp, r5
 800a67e:	106d      	asrs	r5, r5, #1
 800a680:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800a684:	9304      	str	r3, [sp, #16]
 800a686:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800a68a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800a68e:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800a692:	4640      	mov	r0, r8
 800a694:	4649      	mov	r1, r9
 800a696:	4614      	mov	r4, r2
 800a698:	461d      	mov	r5, r3
 800a69a:	f7f5 ff1d 	bl	80004d8 <__aeabi_dmul>
 800a69e:	4602      	mov	r2, r0
 800a6a0:	460b      	mov	r3, r1
 800a6a2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800a6a6:	f7f5 fd5f 	bl	8000168 <__aeabi_dsub>
 800a6aa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a6ae:	4606      	mov	r6, r0
 800a6b0:	460f      	mov	r7, r1
 800a6b2:	4620      	mov	r0, r4
 800a6b4:	4629      	mov	r1, r5
 800a6b6:	f7f5 fd57 	bl	8000168 <__aeabi_dsub>
 800a6ba:	4602      	mov	r2, r0
 800a6bc:	460b      	mov	r3, r1
 800a6be:	4650      	mov	r0, sl
 800a6c0:	4659      	mov	r1, fp
 800a6c2:	f7f5 fd51 	bl	8000168 <__aeabi_dsub>
 800a6c6:	4642      	mov	r2, r8
 800a6c8:	464b      	mov	r3, r9
 800a6ca:	f7f5 ff05 	bl	80004d8 <__aeabi_dmul>
 800a6ce:	4602      	mov	r2, r0
 800a6d0:	460b      	mov	r3, r1
 800a6d2:	4630      	mov	r0, r6
 800a6d4:	4639      	mov	r1, r7
 800a6d6:	f7f5 fd47 	bl	8000168 <__aeabi_dsub>
 800a6da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a6de:	f7f5 fefb 	bl	80004d8 <__aeabi_dmul>
 800a6e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a6e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a6ea:	4610      	mov	r0, r2
 800a6ec:	4619      	mov	r1, r3
 800a6ee:	f7f5 fef3 	bl	80004d8 <__aeabi_dmul>
 800a6f2:	a37b      	add	r3, pc, #492	; (adr r3, 800a8e0 <__ieee754_pow+0x6e0>)
 800a6f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6f8:	4604      	mov	r4, r0
 800a6fa:	460d      	mov	r5, r1
 800a6fc:	f7f5 feec 	bl	80004d8 <__aeabi_dmul>
 800a700:	a379      	add	r3, pc, #484	; (adr r3, 800a8e8 <__ieee754_pow+0x6e8>)
 800a702:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a706:	f7f5 fd31 	bl	800016c <__adddf3>
 800a70a:	4622      	mov	r2, r4
 800a70c:	462b      	mov	r3, r5
 800a70e:	f7f5 fee3 	bl	80004d8 <__aeabi_dmul>
 800a712:	a377      	add	r3, pc, #476	; (adr r3, 800a8f0 <__ieee754_pow+0x6f0>)
 800a714:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a718:	f7f5 fd28 	bl	800016c <__adddf3>
 800a71c:	4622      	mov	r2, r4
 800a71e:	462b      	mov	r3, r5
 800a720:	f7f5 feda 	bl	80004d8 <__aeabi_dmul>
 800a724:	a374      	add	r3, pc, #464	; (adr r3, 800a8f8 <__ieee754_pow+0x6f8>)
 800a726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a72a:	f7f5 fd1f 	bl	800016c <__adddf3>
 800a72e:	4622      	mov	r2, r4
 800a730:	462b      	mov	r3, r5
 800a732:	f7f5 fed1 	bl	80004d8 <__aeabi_dmul>
 800a736:	a372      	add	r3, pc, #456	; (adr r3, 800a900 <__ieee754_pow+0x700>)
 800a738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a73c:	f7f5 fd16 	bl	800016c <__adddf3>
 800a740:	4622      	mov	r2, r4
 800a742:	462b      	mov	r3, r5
 800a744:	f7f5 fec8 	bl	80004d8 <__aeabi_dmul>
 800a748:	a36f      	add	r3, pc, #444	; (adr r3, 800a908 <__ieee754_pow+0x708>)
 800a74a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a74e:	f7f5 fd0d 	bl	800016c <__adddf3>
 800a752:	4622      	mov	r2, r4
 800a754:	4606      	mov	r6, r0
 800a756:	460f      	mov	r7, r1
 800a758:	462b      	mov	r3, r5
 800a75a:	4620      	mov	r0, r4
 800a75c:	4629      	mov	r1, r5
 800a75e:	f7f5 febb 	bl	80004d8 <__aeabi_dmul>
 800a762:	4602      	mov	r2, r0
 800a764:	460b      	mov	r3, r1
 800a766:	4630      	mov	r0, r6
 800a768:	4639      	mov	r1, r7
 800a76a:	f7f5 feb5 	bl	80004d8 <__aeabi_dmul>
 800a76e:	4604      	mov	r4, r0
 800a770:	460d      	mov	r5, r1
 800a772:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a776:	4642      	mov	r2, r8
 800a778:	464b      	mov	r3, r9
 800a77a:	f7f5 fcf7 	bl	800016c <__adddf3>
 800a77e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a782:	f7f5 fea9 	bl	80004d8 <__aeabi_dmul>
 800a786:	4622      	mov	r2, r4
 800a788:	462b      	mov	r3, r5
 800a78a:	f7f5 fcef 	bl	800016c <__adddf3>
 800a78e:	4642      	mov	r2, r8
 800a790:	4606      	mov	r6, r0
 800a792:	460f      	mov	r7, r1
 800a794:	464b      	mov	r3, r9
 800a796:	4640      	mov	r0, r8
 800a798:	4649      	mov	r1, r9
 800a79a:	f7f5 fe9d 	bl	80004d8 <__aeabi_dmul>
 800a79e:	2200      	movs	r2, #0
 800a7a0:	4b67      	ldr	r3, [pc, #412]	; (800a940 <__ieee754_pow+0x740>)
 800a7a2:	4682      	mov	sl, r0
 800a7a4:	468b      	mov	fp, r1
 800a7a6:	f7f5 fce1 	bl	800016c <__adddf3>
 800a7aa:	4632      	mov	r2, r6
 800a7ac:	463b      	mov	r3, r7
 800a7ae:	f7f5 fcdd 	bl	800016c <__adddf3>
 800a7b2:	9c04      	ldr	r4, [sp, #16]
 800a7b4:	460d      	mov	r5, r1
 800a7b6:	4622      	mov	r2, r4
 800a7b8:	460b      	mov	r3, r1
 800a7ba:	4640      	mov	r0, r8
 800a7bc:	4649      	mov	r1, r9
 800a7be:	f7f5 fe8b 	bl	80004d8 <__aeabi_dmul>
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	4680      	mov	r8, r0
 800a7c6:	4689      	mov	r9, r1
 800a7c8:	4620      	mov	r0, r4
 800a7ca:	4629      	mov	r1, r5
 800a7cc:	4b5c      	ldr	r3, [pc, #368]	; (800a940 <__ieee754_pow+0x740>)
 800a7ce:	f7f5 fccb 	bl	8000168 <__aeabi_dsub>
 800a7d2:	4652      	mov	r2, sl
 800a7d4:	465b      	mov	r3, fp
 800a7d6:	f7f5 fcc7 	bl	8000168 <__aeabi_dsub>
 800a7da:	4602      	mov	r2, r0
 800a7dc:	460b      	mov	r3, r1
 800a7de:	4630      	mov	r0, r6
 800a7e0:	4639      	mov	r1, r7
 800a7e2:	f7f5 fcc1 	bl	8000168 <__aeabi_dsub>
 800a7e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a7ea:	f7f5 fe75 	bl	80004d8 <__aeabi_dmul>
 800a7ee:	4622      	mov	r2, r4
 800a7f0:	4606      	mov	r6, r0
 800a7f2:	460f      	mov	r7, r1
 800a7f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a7f8:	462b      	mov	r3, r5
 800a7fa:	f7f5 fe6d 	bl	80004d8 <__aeabi_dmul>
 800a7fe:	4602      	mov	r2, r0
 800a800:	460b      	mov	r3, r1
 800a802:	4630      	mov	r0, r6
 800a804:	4639      	mov	r1, r7
 800a806:	f7f5 fcb1 	bl	800016c <__adddf3>
 800a80a:	4606      	mov	r6, r0
 800a80c:	460f      	mov	r7, r1
 800a80e:	4602      	mov	r2, r0
 800a810:	460b      	mov	r3, r1
 800a812:	4640      	mov	r0, r8
 800a814:	4649      	mov	r1, r9
 800a816:	f7f5 fca9 	bl	800016c <__adddf3>
 800a81a:	a33d      	add	r3, pc, #244	; (adr r3, 800a910 <__ieee754_pow+0x710>)
 800a81c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a820:	9c04      	ldr	r4, [sp, #16]
 800a822:	460d      	mov	r5, r1
 800a824:	4620      	mov	r0, r4
 800a826:	f7f5 fe57 	bl	80004d8 <__aeabi_dmul>
 800a82a:	4642      	mov	r2, r8
 800a82c:	464b      	mov	r3, r9
 800a82e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a832:	4620      	mov	r0, r4
 800a834:	4629      	mov	r1, r5
 800a836:	f7f5 fc97 	bl	8000168 <__aeabi_dsub>
 800a83a:	4602      	mov	r2, r0
 800a83c:	460b      	mov	r3, r1
 800a83e:	4630      	mov	r0, r6
 800a840:	4639      	mov	r1, r7
 800a842:	f7f5 fc91 	bl	8000168 <__aeabi_dsub>
 800a846:	a334      	add	r3, pc, #208	; (adr r3, 800a918 <__ieee754_pow+0x718>)
 800a848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a84c:	f7f5 fe44 	bl	80004d8 <__aeabi_dmul>
 800a850:	a333      	add	r3, pc, #204	; (adr r3, 800a920 <__ieee754_pow+0x720>)
 800a852:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a856:	4606      	mov	r6, r0
 800a858:	460f      	mov	r7, r1
 800a85a:	4620      	mov	r0, r4
 800a85c:	4629      	mov	r1, r5
 800a85e:	f7f5 fe3b 	bl	80004d8 <__aeabi_dmul>
 800a862:	4602      	mov	r2, r0
 800a864:	460b      	mov	r3, r1
 800a866:	4630      	mov	r0, r6
 800a868:	4639      	mov	r1, r7
 800a86a:	f7f5 fc7f 	bl	800016c <__adddf3>
 800a86e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a870:	4b34      	ldr	r3, [pc, #208]	; (800a944 <__ieee754_pow+0x744>)
 800a872:	4413      	add	r3, r2
 800a874:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a878:	f7f5 fc78 	bl	800016c <__adddf3>
 800a87c:	4680      	mov	r8, r0
 800a87e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800a880:	4689      	mov	r9, r1
 800a882:	f7f5 fdbf 	bl	8000404 <__aeabi_i2d>
 800a886:	4604      	mov	r4, r0
 800a888:	460d      	mov	r5, r1
 800a88a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a88c:	4b2e      	ldr	r3, [pc, #184]	; (800a948 <__ieee754_pow+0x748>)
 800a88e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a892:	4413      	add	r3, r2
 800a894:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a898:	4642      	mov	r2, r8
 800a89a:	464b      	mov	r3, r9
 800a89c:	f7f5 fc66 	bl	800016c <__adddf3>
 800a8a0:	4632      	mov	r2, r6
 800a8a2:	463b      	mov	r3, r7
 800a8a4:	f7f5 fc62 	bl	800016c <__adddf3>
 800a8a8:	4622      	mov	r2, r4
 800a8aa:	462b      	mov	r3, r5
 800a8ac:	f7f5 fc5e 	bl	800016c <__adddf3>
 800a8b0:	f8dd a010 	ldr.w	sl, [sp, #16]
 800a8b4:	4622      	mov	r2, r4
 800a8b6:	462b      	mov	r3, r5
 800a8b8:	4650      	mov	r0, sl
 800a8ba:	468b      	mov	fp, r1
 800a8bc:	f7f5 fc54 	bl	8000168 <__aeabi_dsub>
 800a8c0:	4632      	mov	r2, r6
 800a8c2:	463b      	mov	r3, r7
 800a8c4:	f7f5 fc50 	bl	8000168 <__aeabi_dsub>
 800a8c8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a8cc:	f7f5 fc4c 	bl	8000168 <__aeabi_dsub>
 800a8d0:	4602      	mov	r2, r0
 800a8d2:	460b      	mov	r3, r1
 800a8d4:	4640      	mov	r0, r8
 800a8d6:	4649      	mov	r1, r9
 800a8d8:	e608      	b.n	800a4ec <__ieee754_pow+0x2ec>
 800a8da:	bf00      	nop
 800a8dc:	f3af 8000 	nop.w
 800a8e0:	4a454eef 	.word	0x4a454eef
 800a8e4:	3fca7e28 	.word	0x3fca7e28
 800a8e8:	93c9db65 	.word	0x93c9db65
 800a8ec:	3fcd864a 	.word	0x3fcd864a
 800a8f0:	a91d4101 	.word	0xa91d4101
 800a8f4:	3fd17460 	.word	0x3fd17460
 800a8f8:	518f264d 	.word	0x518f264d
 800a8fc:	3fd55555 	.word	0x3fd55555
 800a900:	db6fabff 	.word	0xdb6fabff
 800a904:	3fdb6db6 	.word	0x3fdb6db6
 800a908:	33333303 	.word	0x33333303
 800a90c:	3fe33333 	.word	0x3fe33333
 800a910:	e0000000 	.word	0xe0000000
 800a914:	3feec709 	.word	0x3feec709
 800a918:	dc3a03fd 	.word	0xdc3a03fd
 800a91c:	3feec709 	.word	0x3feec709
 800a920:	145b01f5 	.word	0x145b01f5
 800a924:	be3e2fe0 	.word	0xbe3e2fe0
 800a928:	7ff00000 	.word	0x7ff00000
 800a92c:	43400000 	.word	0x43400000
 800a930:	0003988e 	.word	0x0003988e
 800a934:	000bb679 	.word	0x000bb679
 800a938:	0800b670 	.word	0x0800b670
 800a93c:	3ff00000 	.word	0x3ff00000
 800a940:	40080000 	.word	0x40080000
 800a944:	0800b690 	.word	0x0800b690
 800a948:	0800b680 	.word	0x0800b680
 800a94c:	2601      	movs	r6, #1
 800a94e:	e667      	b.n	800a620 <__ieee754_pow+0x420>
 800a950:	a39d      	add	r3, pc, #628	; (adr r3, 800abc8 <__ieee754_pow+0x9c8>)
 800a952:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a956:	4640      	mov	r0, r8
 800a958:	4649      	mov	r1, r9
 800a95a:	f7f5 fc07 	bl	800016c <__adddf3>
 800a95e:	4622      	mov	r2, r4
 800a960:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a964:	462b      	mov	r3, r5
 800a966:	4650      	mov	r0, sl
 800a968:	4639      	mov	r1, r7
 800a96a:	f7f5 fbfd 	bl	8000168 <__aeabi_dsub>
 800a96e:	4602      	mov	r2, r0
 800a970:	460b      	mov	r3, r1
 800a972:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a976:	f7f6 f83f 	bl	80009f8 <__aeabi_dcmpgt>
 800a97a:	2800      	cmp	r0, #0
 800a97c:	f47f ae01 	bne.w	800a582 <__ieee754_pow+0x382>
 800a980:	4aa5      	ldr	r2, [pc, #660]	; (800ac18 <__ieee754_pow+0xa18>)
 800a982:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800a986:	4293      	cmp	r3, r2
 800a988:	f340 8103 	ble.w	800ab92 <__ieee754_pow+0x992>
 800a98c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800a990:	2000      	movs	r0, #0
 800a992:	151b      	asrs	r3, r3, #20
 800a994:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800a998:	fa4a f303 	asr.w	r3, sl, r3
 800a99c:	4433      	add	r3, r6
 800a99e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800a9a2:	4f9e      	ldr	r7, [pc, #632]	; (800ac1c <__ieee754_pow+0xa1c>)
 800a9a4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800a9a8:	4117      	asrs	r7, r2
 800a9aa:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800a9ae:	ea23 0107 	bic.w	r1, r3, r7
 800a9b2:	f1c2 0214 	rsb	r2, r2, #20
 800a9b6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800a9ba:	460b      	mov	r3, r1
 800a9bc:	fa4a fa02 	asr.w	sl, sl, r2
 800a9c0:	2e00      	cmp	r6, #0
 800a9c2:	4602      	mov	r2, r0
 800a9c4:	4629      	mov	r1, r5
 800a9c6:	4620      	mov	r0, r4
 800a9c8:	bfb8      	it	lt
 800a9ca:	f1ca 0a00 	rsblt	sl, sl, #0
 800a9ce:	f7f5 fbcb 	bl	8000168 <__aeabi_dsub>
 800a9d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a9d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9da:	2400      	movs	r4, #0
 800a9dc:	4642      	mov	r2, r8
 800a9de:	464b      	mov	r3, r9
 800a9e0:	f7f5 fbc4 	bl	800016c <__adddf3>
 800a9e4:	a37a      	add	r3, pc, #488	; (adr r3, 800abd0 <__ieee754_pow+0x9d0>)
 800a9e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9ea:	4620      	mov	r0, r4
 800a9ec:	460d      	mov	r5, r1
 800a9ee:	f7f5 fd73 	bl	80004d8 <__aeabi_dmul>
 800a9f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a9f6:	4606      	mov	r6, r0
 800a9f8:	460f      	mov	r7, r1
 800a9fa:	4620      	mov	r0, r4
 800a9fc:	4629      	mov	r1, r5
 800a9fe:	f7f5 fbb3 	bl	8000168 <__aeabi_dsub>
 800aa02:	4602      	mov	r2, r0
 800aa04:	460b      	mov	r3, r1
 800aa06:	4640      	mov	r0, r8
 800aa08:	4649      	mov	r1, r9
 800aa0a:	f7f5 fbad 	bl	8000168 <__aeabi_dsub>
 800aa0e:	a372      	add	r3, pc, #456	; (adr r3, 800abd8 <__ieee754_pow+0x9d8>)
 800aa10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa14:	f7f5 fd60 	bl	80004d8 <__aeabi_dmul>
 800aa18:	a371      	add	r3, pc, #452	; (adr r3, 800abe0 <__ieee754_pow+0x9e0>)
 800aa1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa1e:	4680      	mov	r8, r0
 800aa20:	4689      	mov	r9, r1
 800aa22:	4620      	mov	r0, r4
 800aa24:	4629      	mov	r1, r5
 800aa26:	f7f5 fd57 	bl	80004d8 <__aeabi_dmul>
 800aa2a:	4602      	mov	r2, r0
 800aa2c:	460b      	mov	r3, r1
 800aa2e:	4640      	mov	r0, r8
 800aa30:	4649      	mov	r1, r9
 800aa32:	f7f5 fb9b 	bl	800016c <__adddf3>
 800aa36:	4604      	mov	r4, r0
 800aa38:	460d      	mov	r5, r1
 800aa3a:	4602      	mov	r2, r0
 800aa3c:	460b      	mov	r3, r1
 800aa3e:	4630      	mov	r0, r6
 800aa40:	4639      	mov	r1, r7
 800aa42:	f7f5 fb93 	bl	800016c <__adddf3>
 800aa46:	4632      	mov	r2, r6
 800aa48:	463b      	mov	r3, r7
 800aa4a:	4680      	mov	r8, r0
 800aa4c:	4689      	mov	r9, r1
 800aa4e:	f7f5 fb8b 	bl	8000168 <__aeabi_dsub>
 800aa52:	4602      	mov	r2, r0
 800aa54:	460b      	mov	r3, r1
 800aa56:	4620      	mov	r0, r4
 800aa58:	4629      	mov	r1, r5
 800aa5a:	f7f5 fb85 	bl	8000168 <__aeabi_dsub>
 800aa5e:	4642      	mov	r2, r8
 800aa60:	4606      	mov	r6, r0
 800aa62:	460f      	mov	r7, r1
 800aa64:	464b      	mov	r3, r9
 800aa66:	4640      	mov	r0, r8
 800aa68:	4649      	mov	r1, r9
 800aa6a:	f7f5 fd35 	bl	80004d8 <__aeabi_dmul>
 800aa6e:	a35e      	add	r3, pc, #376	; (adr r3, 800abe8 <__ieee754_pow+0x9e8>)
 800aa70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa74:	4604      	mov	r4, r0
 800aa76:	460d      	mov	r5, r1
 800aa78:	f7f5 fd2e 	bl	80004d8 <__aeabi_dmul>
 800aa7c:	a35c      	add	r3, pc, #368	; (adr r3, 800abf0 <__ieee754_pow+0x9f0>)
 800aa7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa82:	f7f5 fb71 	bl	8000168 <__aeabi_dsub>
 800aa86:	4622      	mov	r2, r4
 800aa88:	462b      	mov	r3, r5
 800aa8a:	f7f5 fd25 	bl	80004d8 <__aeabi_dmul>
 800aa8e:	a35a      	add	r3, pc, #360	; (adr r3, 800abf8 <__ieee754_pow+0x9f8>)
 800aa90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa94:	f7f5 fb6a 	bl	800016c <__adddf3>
 800aa98:	4622      	mov	r2, r4
 800aa9a:	462b      	mov	r3, r5
 800aa9c:	f7f5 fd1c 	bl	80004d8 <__aeabi_dmul>
 800aaa0:	a357      	add	r3, pc, #348	; (adr r3, 800ac00 <__ieee754_pow+0xa00>)
 800aaa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaa6:	f7f5 fb5f 	bl	8000168 <__aeabi_dsub>
 800aaaa:	4622      	mov	r2, r4
 800aaac:	462b      	mov	r3, r5
 800aaae:	f7f5 fd13 	bl	80004d8 <__aeabi_dmul>
 800aab2:	a355      	add	r3, pc, #340	; (adr r3, 800ac08 <__ieee754_pow+0xa08>)
 800aab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aab8:	f7f5 fb58 	bl	800016c <__adddf3>
 800aabc:	4622      	mov	r2, r4
 800aabe:	462b      	mov	r3, r5
 800aac0:	f7f5 fd0a 	bl	80004d8 <__aeabi_dmul>
 800aac4:	4602      	mov	r2, r0
 800aac6:	460b      	mov	r3, r1
 800aac8:	4640      	mov	r0, r8
 800aaca:	4649      	mov	r1, r9
 800aacc:	f7f5 fb4c 	bl	8000168 <__aeabi_dsub>
 800aad0:	4604      	mov	r4, r0
 800aad2:	460d      	mov	r5, r1
 800aad4:	4602      	mov	r2, r0
 800aad6:	460b      	mov	r3, r1
 800aad8:	4640      	mov	r0, r8
 800aada:	4649      	mov	r1, r9
 800aadc:	f7f5 fcfc 	bl	80004d8 <__aeabi_dmul>
 800aae0:	2200      	movs	r2, #0
 800aae2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aae6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800aaea:	4620      	mov	r0, r4
 800aaec:	4629      	mov	r1, r5
 800aaee:	f7f5 fb3b 	bl	8000168 <__aeabi_dsub>
 800aaf2:	4602      	mov	r2, r0
 800aaf4:	460b      	mov	r3, r1
 800aaf6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aafa:	f7f5 fe17 	bl	800072c <__aeabi_ddiv>
 800aafe:	4632      	mov	r2, r6
 800ab00:	4604      	mov	r4, r0
 800ab02:	460d      	mov	r5, r1
 800ab04:	463b      	mov	r3, r7
 800ab06:	4640      	mov	r0, r8
 800ab08:	4649      	mov	r1, r9
 800ab0a:	f7f5 fce5 	bl	80004d8 <__aeabi_dmul>
 800ab0e:	4632      	mov	r2, r6
 800ab10:	463b      	mov	r3, r7
 800ab12:	f7f5 fb2b 	bl	800016c <__adddf3>
 800ab16:	4602      	mov	r2, r0
 800ab18:	460b      	mov	r3, r1
 800ab1a:	4620      	mov	r0, r4
 800ab1c:	4629      	mov	r1, r5
 800ab1e:	f7f5 fb23 	bl	8000168 <__aeabi_dsub>
 800ab22:	4642      	mov	r2, r8
 800ab24:	464b      	mov	r3, r9
 800ab26:	f7f5 fb1f 	bl	8000168 <__aeabi_dsub>
 800ab2a:	4602      	mov	r2, r0
 800ab2c:	460b      	mov	r3, r1
 800ab2e:	2000      	movs	r0, #0
 800ab30:	493b      	ldr	r1, [pc, #236]	; (800ac20 <__ieee754_pow+0xa20>)
 800ab32:	f7f5 fb19 	bl	8000168 <__aeabi_dsub>
 800ab36:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800ab3a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800ab3e:	da2b      	bge.n	800ab98 <__ieee754_pow+0x998>
 800ab40:	4652      	mov	r2, sl
 800ab42:	f000 f9b9 	bl	800aeb8 <scalbn>
 800ab46:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab4a:	f7ff bbf2 	b.w	800a332 <__ieee754_pow+0x132>
 800ab4e:	4b35      	ldr	r3, [pc, #212]	; (800ac24 <__ieee754_pow+0xa24>)
 800ab50:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800ab54:	429f      	cmp	r7, r3
 800ab56:	f77f af13 	ble.w	800a980 <__ieee754_pow+0x780>
 800ab5a:	4b33      	ldr	r3, [pc, #204]	; (800ac28 <__ieee754_pow+0xa28>)
 800ab5c:	440b      	add	r3, r1
 800ab5e:	4303      	orrs	r3, r0
 800ab60:	d00b      	beq.n	800ab7a <__ieee754_pow+0x97a>
 800ab62:	a32b      	add	r3, pc, #172	; (adr r3, 800ac10 <__ieee754_pow+0xa10>)
 800ab64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab68:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ab6c:	f7f5 fcb4 	bl	80004d8 <__aeabi_dmul>
 800ab70:	a327      	add	r3, pc, #156	; (adr r3, 800ac10 <__ieee754_pow+0xa10>)
 800ab72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab76:	f7ff bbdc 	b.w	800a332 <__ieee754_pow+0x132>
 800ab7a:	4622      	mov	r2, r4
 800ab7c:	462b      	mov	r3, r5
 800ab7e:	f7f5 faf3 	bl	8000168 <__aeabi_dsub>
 800ab82:	4642      	mov	r2, r8
 800ab84:	464b      	mov	r3, r9
 800ab86:	f7f5 ff2d 	bl	80009e4 <__aeabi_dcmpge>
 800ab8a:	2800      	cmp	r0, #0
 800ab8c:	f43f aef8 	beq.w	800a980 <__ieee754_pow+0x780>
 800ab90:	e7e7      	b.n	800ab62 <__ieee754_pow+0x962>
 800ab92:	f04f 0a00 	mov.w	sl, #0
 800ab96:	e71e      	b.n	800a9d6 <__ieee754_pow+0x7d6>
 800ab98:	4621      	mov	r1, r4
 800ab9a:	e7d4      	b.n	800ab46 <__ieee754_pow+0x946>
 800ab9c:	f04f 0b00 	mov.w	fp, #0
 800aba0:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ac20 <__ieee754_pow+0xa20>
 800aba4:	f7ff bbb0 	b.w	800a308 <__ieee754_pow+0x108>
 800aba8:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800abac:	f7ff bbac 	b.w	800a308 <__ieee754_pow+0x108>
 800abb0:	4638      	mov	r0, r7
 800abb2:	4641      	mov	r1, r8
 800abb4:	f7ff bbbf 	b.w	800a336 <__ieee754_pow+0x136>
 800abb8:	9200      	str	r2, [sp, #0]
 800abba:	f7ff bb7f 	b.w	800a2bc <__ieee754_pow+0xbc>
 800abbe:	2300      	movs	r3, #0
 800abc0:	f7ff bb69 	b.w	800a296 <__ieee754_pow+0x96>
 800abc4:	f3af 8000 	nop.w
 800abc8:	652b82fe 	.word	0x652b82fe
 800abcc:	3c971547 	.word	0x3c971547
 800abd0:	00000000 	.word	0x00000000
 800abd4:	3fe62e43 	.word	0x3fe62e43
 800abd8:	fefa39ef 	.word	0xfefa39ef
 800abdc:	3fe62e42 	.word	0x3fe62e42
 800abe0:	0ca86c39 	.word	0x0ca86c39
 800abe4:	be205c61 	.word	0xbe205c61
 800abe8:	72bea4d0 	.word	0x72bea4d0
 800abec:	3e663769 	.word	0x3e663769
 800abf0:	c5d26bf1 	.word	0xc5d26bf1
 800abf4:	3ebbbd41 	.word	0x3ebbbd41
 800abf8:	af25de2c 	.word	0xaf25de2c
 800abfc:	3f11566a 	.word	0x3f11566a
 800ac00:	16bebd93 	.word	0x16bebd93
 800ac04:	3f66c16c 	.word	0x3f66c16c
 800ac08:	5555553e 	.word	0x5555553e
 800ac0c:	3fc55555 	.word	0x3fc55555
 800ac10:	c2f8f359 	.word	0xc2f8f359
 800ac14:	01a56e1f 	.word	0x01a56e1f
 800ac18:	3fe00000 	.word	0x3fe00000
 800ac1c:	000fffff 	.word	0x000fffff
 800ac20:	3ff00000 	.word	0x3ff00000
 800ac24:	4090cbff 	.word	0x4090cbff
 800ac28:	3f6f3400 	.word	0x3f6f3400

0800ac2c <__ieee754_sqrt>:
 800ac2c:	f8df c150 	ldr.w	ip, [pc, #336]	; 800ad80 <__ieee754_sqrt+0x154>
 800ac30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac34:	ea3c 0c01 	bics.w	ip, ip, r1
 800ac38:	460b      	mov	r3, r1
 800ac3a:	4606      	mov	r6, r0
 800ac3c:	460d      	mov	r5, r1
 800ac3e:	460a      	mov	r2, r1
 800ac40:	4607      	mov	r7, r0
 800ac42:	4604      	mov	r4, r0
 800ac44:	d10e      	bne.n	800ac64 <__ieee754_sqrt+0x38>
 800ac46:	4602      	mov	r2, r0
 800ac48:	f7f5 fc46 	bl	80004d8 <__aeabi_dmul>
 800ac4c:	4602      	mov	r2, r0
 800ac4e:	460b      	mov	r3, r1
 800ac50:	4630      	mov	r0, r6
 800ac52:	4629      	mov	r1, r5
 800ac54:	f7f5 fa8a 	bl	800016c <__adddf3>
 800ac58:	4606      	mov	r6, r0
 800ac5a:	460d      	mov	r5, r1
 800ac5c:	4630      	mov	r0, r6
 800ac5e:	4629      	mov	r1, r5
 800ac60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac64:	2900      	cmp	r1, #0
 800ac66:	dc0d      	bgt.n	800ac84 <__ieee754_sqrt+0x58>
 800ac68:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800ac6c:	ea5c 0707 	orrs.w	r7, ip, r7
 800ac70:	d0f4      	beq.n	800ac5c <__ieee754_sqrt+0x30>
 800ac72:	b139      	cbz	r1, 800ac84 <__ieee754_sqrt+0x58>
 800ac74:	4602      	mov	r2, r0
 800ac76:	f7f5 fa77 	bl	8000168 <__aeabi_dsub>
 800ac7a:	4602      	mov	r2, r0
 800ac7c:	460b      	mov	r3, r1
 800ac7e:	f7f5 fd55 	bl	800072c <__aeabi_ddiv>
 800ac82:	e7e9      	b.n	800ac58 <__ieee754_sqrt+0x2c>
 800ac84:	1512      	asrs	r2, r2, #20
 800ac86:	d074      	beq.n	800ad72 <__ieee754_sqrt+0x146>
 800ac88:	2000      	movs	r0, #0
 800ac8a:	07d5      	lsls	r5, r2, #31
 800ac8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac90:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 800ac94:	bf5e      	ittt	pl
 800ac96:	0fe3      	lsrpl	r3, r4, #31
 800ac98:	0064      	lslpl	r4, r4, #1
 800ac9a:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 800ac9e:	0fe3      	lsrs	r3, r4, #31
 800aca0:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800aca4:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 800aca8:	2516      	movs	r5, #22
 800acaa:	4601      	mov	r1, r0
 800acac:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800acb0:	1076      	asrs	r6, r6, #1
 800acb2:	0064      	lsls	r4, r4, #1
 800acb4:	188f      	adds	r7, r1, r2
 800acb6:	429f      	cmp	r7, r3
 800acb8:	bfde      	ittt	le
 800acba:	1bdb      	suble	r3, r3, r7
 800acbc:	18b9      	addle	r1, r7, r2
 800acbe:	1880      	addle	r0, r0, r2
 800acc0:	005b      	lsls	r3, r3, #1
 800acc2:	3d01      	subs	r5, #1
 800acc4:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800acc8:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800accc:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800acd0:	d1f0      	bne.n	800acb4 <__ieee754_sqrt+0x88>
 800acd2:	462a      	mov	r2, r5
 800acd4:	f04f 0e20 	mov.w	lr, #32
 800acd8:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800acdc:	428b      	cmp	r3, r1
 800acde:	eb07 0c05 	add.w	ip, r7, r5
 800ace2:	dc02      	bgt.n	800acea <__ieee754_sqrt+0xbe>
 800ace4:	d113      	bne.n	800ad0e <__ieee754_sqrt+0xe2>
 800ace6:	45a4      	cmp	ip, r4
 800ace8:	d811      	bhi.n	800ad0e <__ieee754_sqrt+0xe2>
 800acea:	f1bc 0f00 	cmp.w	ip, #0
 800acee:	eb0c 0507 	add.w	r5, ip, r7
 800acf2:	da43      	bge.n	800ad7c <__ieee754_sqrt+0x150>
 800acf4:	2d00      	cmp	r5, #0
 800acf6:	db41      	blt.n	800ad7c <__ieee754_sqrt+0x150>
 800acf8:	f101 0801 	add.w	r8, r1, #1
 800acfc:	1a5b      	subs	r3, r3, r1
 800acfe:	4641      	mov	r1, r8
 800ad00:	45a4      	cmp	ip, r4
 800ad02:	bf88      	it	hi
 800ad04:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 800ad08:	eba4 040c 	sub.w	r4, r4, ip
 800ad0c:	443a      	add	r2, r7
 800ad0e:	005b      	lsls	r3, r3, #1
 800ad10:	f1be 0e01 	subs.w	lr, lr, #1
 800ad14:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800ad18:	ea4f 0757 	mov.w	r7, r7, lsr #1
 800ad1c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800ad20:	d1dc      	bne.n	800acdc <__ieee754_sqrt+0xb0>
 800ad22:	4323      	orrs	r3, r4
 800ad24:	d006      	beq.n	800ad34 <__ieee754_sqrt+0x108>
 800ad26:	1c54      	adds	r4, r2, #1
 800ad28:	bf0b      	itete	eq
 800ad2a:	4672      	moveq	r2, lr
 800ad2c:	3201      	addne	r2, #1
 800ad2e:	3001      	addeq	r0, #1
 800ad30:	f022 0201 	bicne.w	r2, r2, #1
 800ad34:	1043      	asrs	r3, r0, #1
 800ad36:	07c1      	lsls	r1, r0, #31
 800ad38:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800ad3c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800ad40:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800ad44:	bf48      	it	mi
 800ad46:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800ad4a:	4610      	mov	r0, r2
 800ad4c:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 800ad50:	e782      	b.n	800ac58 <__ieee754_sqrt+0x2c>
 800ad52:	0ae3      	lsrs	r3, r4, #11
 800ad54:	3915      	subs	r1, #21
 800ad56:	0564      	lsls	r4, r4, #21
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d0fa      	beq.n	800ad52 <__ieee754_sqrt+0x126>
 800ad5c:	02de      	lsls	r6, r3, #11
 800ad5e:	d50a      	bpl.n	800ad76 <__ieee754_sqrt+0x14a>
 800ad60:	f1c2 0020 	rsb	r0, r2, #32
 800ad64:	fa24 f000 	lsr.w	r0, r4, r0
 800ad68:	1e55      	subs	r5, r2, #1
 800ad6a:	4094      	lsls	r4, r2
 800ad6c:	4303      	orrs	r3, r0
 800ad6e:	1b4a      	subs	r2, r1, r5
 800ad70:	e78a      	b.n	800ac88 <__ieee754_sqrt+0x5c>
 800ad72:	4611      	mov	r1, r2
 800ad74:	e7f0      	b.n	800ad58 <__ieee754_sqrt+0x12c>
 800ad76:	005b      	lsls	r3, r3, #1
 800ad78:	3201      	adds	r2, #1
 800ad7a:	e7ef      	b.n	800ad5c <__ieee754_sqrt+0x130>
 800ad7c:	4688      	mov	r8, r1
 800ad7e:	e7bd      	b.n	800acfc <__ieee754_sqrt+0xd0>
 800ad80:	7ff00000 	.word	0x7ff00000

0800ad84 <fabs>:
 800ad84:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800ad88:	4770      	bx	lr

0800ad8a <finite>:
 800ad8a:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800ad8e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800ad92:	0fc0      	lsrs	r0, r0, #31
 800ad94:	4770      	bx	lr
	...

0800ad98 <nan>:
 800ad98:	2000      	movs	r0, #0
 800ad9a:	4901      	ldr	r1, [pc, #4]	; (800ada0 <nan+0x8>)
 800ad9c:	4770      	bx	lr
 800ad9e:	bf00      	nop
 800ada0:	7ff80000 	.word	0x7ff80000

0800ada4 <rint>:
 800ada4:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 800ada8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800adaa:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 800adae:	2f13      	cmp	r7, #19
 800adb0:	4602      	mov	r2, r0
 800adb2:	460b      	mov	r3, r1
 800adb4:	460c      	mov	r4, r1
 800adb6:	4605      	mov	r5, r0
 800adb8:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 800adbc:	dc59      	bgt.n	800ae72 <rint+0xce>
 800adbe:	2f00      	cmp	r7, #0
 800adc0:	da2a      	bge.n	800ae18 <rint+0x74>
 800adc2:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800adc6:	4301      	orrs	r1, r0
 800adc8:	d022      	beq.n	800ae10 <rint+0x6c>
 800adca:	f3c3 0113 	ubfx	r1, r3, #0, #20
 800adce:	4301      	orrs	r1, r0
 800add0:	424d      	negs	r5, r1
 800add2:	430d      	orrs	r5, r1
 800add4:	4936      	ldr	r1, [pc, #216]	; (800aeb0 <rint+0x10c>)
 800add6:	0c5c      	lsrs	r4, r3, #17
 800add8:	0b2d      	lsrs	r5, r5, #12
 800adda:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 800adde:	0464      	lsls	r4, r4, #17
 800ade0:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ade4:	ea45 0304 	orr.w	r3, r5, r4
 800ade8:	e9d1 4500 	ldrd	r4, r5, [r1]
 800adec:	4620      	mov	r0, r4
 800adee:	4629      	mov	r1, r5
 800adf0:	f7f5 f9bc 	bl	800016c <__adddf3>
 800adf4:	e9cd 0100 	strd	r0, r1, [sp]
 800adf8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800adfc:	462b      	mov	r3, r5
 800adfe:	4622      	mov	r2, r4
 800ae00:	f7f5 f9b2 	bl	8000168 <__aeabi_dsub>
 800ae04:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ae08:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 800ae0c:	4602      	mov	r2, r0
 800ae0e:	460b      	mov	r3, r1
 800ae10:	4610      	mov	r0, r2
 800ae12:	4619      	mov	r1, r3
 800ae14:	b003      	add	sp, #12
 800ae16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae18:	4926      	ldr	r1, [pc, #152]	; (800aeb4 <rint+0x110>)
 800ae1a:	4139      	asrs	r1, r7
 800ae1c:	ea03 0001 	and.w	r0, r3, r1
 800ae20:	4310      	orrs	r0, r2
 800ae22:	d0f5      	beq.n	800ae10 <rint+0x6c>
 800ae24:	084b      	lsrs	r3, r1, #1
 800ae26:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 800ae2a:	ea52 0501 	orrs.w	r5, r2, r1
 800ae2e:	d00c      	beq.n	800ae4a <rint+0xa6>
 800ae30:	ea24 0303 	bic.w	r3, r4, r3
 800ae34:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 800ae38:	2f13      	cmp	r7, #19
 800ae3a:	bf0c      	ite	eq
 800ae3c:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 800ae40:	2500      	movne	r5, #0
 800ae42:	fa44 f707 	asr.w	r7, r4, r7
 800ae46:	ea43 0407 	orr.w	r4, r3, r7
 800ae4a:	4919      	ldr	r1, [pc, #100]	; (800aeb0 <rint+0x10c>)
 800ae4c:	4623      	mov	r3, r4
 800ae4e:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 800ae52:	462a      	mov	r2, r5
 800ae54:	e9d6 4500 	ldrd	r4, r5, [r6]
 800ae58:	4620      	mov	r0, r4
 800ae5a:	4629      	mov	r1, r5
 800ae5c:	f7f5 f986 	bl	800016c <__adddf3>
 800ae60:	e9cd 0100 	strd	r0, r1, [sp]
 800ae64:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae68:	4622      	mov	r2, r4
 800ae6a:	462b      	mov	r3, r5
 800ae6c:	f7f5 f97c 	bl	8000168 <__aeabi_dsub>
 800ae70:	e7cc      	b.n	800ae0c <rint+0x68>
 800ae72:	2f33      	cmp	r7, #51	; 0x33
 800ae74:	dd05      	ble.n	800ae82 <rint+0xde>
 800ae76:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 800ae7a:	d1c9      	bne.n	800ae10 <rint+0x6c>
 800ae7c:	f7f5 f976 	bl	800016c <__adddf3>
 800ae80:	e7c4      	b.n	800ae0c <rint+0x68>
 800ae82:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800ae86:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 800ae8a:	fa21 f10c 	lsr.w	r1, r1, ip
 800ae8e:	4208      	tst	r0, r1
 800ae90:	d0be      	beq.n	800ae10 <rint+0x6c>
 800ae92:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 800ae96:	bf18      	it	ne
 800ae98:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 800ae9c:	ea4f 0351 	mov.w	r3, r1, lsr #1
 800aea0:	bf1e      	ittt	ne
 800aea2:	ea20 0303 	bicne.w	r3, r0, r3
 800aea6:	fa45 fc0c 	asrne.w	ip, r5, ip
 800aeaa:	ea43 050c 	orrne.w	r5, r3, ip
 800aeae:	e7cc      	b.n	800ae4a <rint+0xa6>
 800aeb0:	0800b6a0 	.word	0x0800b6a0
 800aeb4:	000fffff 	.word	0x000fffff

0800aeb8 <scalbn>:
 800aeb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aeba:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800aebe:	4604      	mov	r4, r0
 800aec0:	460d      	mov	r5, r1
 800aec2:	4617      	mov	r7, r2
 800aec4:	460b      	mov	r3, r1
 800aec6:	b996      	cbnz	r6, 800aeee <scalbn+0x36>
 800aec8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800aecc:	4303      	orrs	r3, r0
 800aece:	d039      	beq.n	800af44 <scalbn+0x8c>
 800aed0:	4b35      	ldr	r3, [pc, #212]	; (800afa8 <scalbn+0xf0>)
 800aed2:	2200      	movs	r2, #0
 800aed4:	f7f5 fb00 	bl	80004d8 <__aeabi_dmul>
 800aed8:	4b34      	ldr	r3, [pc, #208]	; (800afac <scalbn+0xf4>)
 800aeda:	4604      	mov	r4, r0
 800aedc:	429f      	cmp	r7, r3
 800aede:	460d      	mov	r5, r1
 800aee0:	da0f      	bge.n	800af02 <scalbn+0x4a>
 800aee2:	a32d      	add	r3, pc, #180	; (adr r3, 800af98 <scalbn+0xe0>)
 800aee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aee8:	f7f5 faf6 	bl	80004d8 <__aeabi_dmul>
 800aeec:	e006      	b.n	800aefc <scalbn+0x44>
 800aeee:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800aef2:	4296      	cmp	r6, r2
 800aef4:	d10a      	bne.n	800af0c <scalbn+0x54>
 800aef6:	4602      	mov	r2, r0
 800aef8:	f7f5 f938 	bl	800016c <__adddf3>
 800aefc:	4604      	mov	r4, r0
 800aefe:	460d      	mov	r5, r1
 800af00:	e020      	b.n	800af44 <scalbn+0x8c>
 800af02:	460b      	mov	r3, r1
 800af04:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800af08:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 800af0c:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800af10:	19b9      	adds	r1, r7, r6
 800af12:	4291      	cmp	r1, r2
 800af14:	dd0e      	ble.n	800af34 <scalbn+0x7c>
 800af16:	a322      	add	r3, pc, #136	; (adr r3, 800afa0 <scalbn+0xe8>)
 800af18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af1c:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800af20:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800af24:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800af28:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800af2c:	4820      	ldr	r0, [pc, #128]	; (800afb0 <scalbn+0xf8>)
 800af2e:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800af32:	e7d9      	b.n	800aee8 <scalbn+0x30>
 800af34:	2900      	cmp	r1, #0
 800af36:	dd08      	ble.n	800af4a <scalbn+0x92>
 800af38:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800af3c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800af40:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800af44:	4620      	mov	r0, r4
 800af46:	4629      	mov	r1, r5
 800af48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af4a:	f111 0f35 	cmn.w	r1, #53	; 0x35
 800af4e:	da16      	bge.n	800af7e <scalbn+0xc6>
 800af50:	f24c 3350 	movw	r3, #50000	; 0xc350
 800af54:	429f      	cmp	r7, r3
 800af56:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 800af5a:	dd08      	ble.n	800af6e <scalbn+0xb6>
 800af5c:	4c15      	ldr	r4, [pc, #84]	; (800afb4 <scalbn+0xfc>)
 800af5e:	4814      	ldr	r0, [pc, #80]	; (800afb0 <scalbn+0xf8>)
 800af60:	f363 74df 	bfi	r4, r3, #31, #1
 800af64:	a30e      	add	r3, pc, #56	; (adr r3, 800afa0 <scalbn+0xe8>)
 800af66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af6a:	4621      	mov	r1, r4
 800af6c:	e7bc      	b.n	800aee8 <scalbn+0x30>
 800af6e:	4c12      	ldr	r4, [pc, #72]	; (800afb8 <scalbn+0x100>)
 800af70:	4812      	ldr	r0, [pc, #72]	; (800afbc <scalbn+0x104>)
 800af72:	f363 74df 	bfi	r4, r3, #31, #1
 800af76:	a308      	add	r3, pc, #32	; (adr r3, 800af98 <scalbn+0xe0>)
 800af78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af7c:	e7f5      	b.n	800af6a <scalbn+0xb2>
 800af7e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800af82:	3136      	adds	r1, #54	; 0x36
 800af84:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800af88:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800af8c:	4620      	mov	r0, r4
 800af8e:	4629      	mov	r1, r5
 800af90:	2200      	movs	r2, #0
 800af92:	4b0b      	ldr	r3, [pc, #44]	; (800afc0 <scalbn+0x108>)
 800af94:	e7a8      	b.n	800aee8 <scalbn+0x30>
 800af96:	bf00      	nop
 800af98:	c2f8f359 	.word	0xc2f8f359
 800af9c:	01a56e1f 	.word	0x01a56e1f
 800afa0:	8800759c 	.word	0x8800759c
 800afa4:	7e37e43c 	.word	0x7e37e43c
 800afa8:	43500000 	.word	0x43500000
 800afac:	ffff3cb0 	.word	0xffff3cb0
 800afb0:	8800759c 	.word	0x8800759c
 800afb4:	7e37e43c 	.word	0x7e37e43c
 800afb8:	01a56e1f 	.word	0x01a56e1f
 800afbc:	c2f8f359 	.word	0xc2f8f359
 800afc0:	3c900000 	.word	0x3c900000

0800afc4 <_init>:
 800afc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afc6:	bf00      	nop
 800afc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afca:	bc08      	pop	{r3}
 800afcc:	469e      	mov	lr, r3
 800afce:	4770      	bx	lr

0800afd0 <_fini>:
 800afd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afd2:	bf00      	nop
 800afd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afd6:	bc08      	pop	{r3}
 800afd8:	469e      	mov	lr, r3
 800afda:	4770      	bx	lr
