# 6T-SRAM
This project involves designing and simulating a 6T SRAM cell using CMOS technology, including netlist creation, transient and static noise margin analysis, and verification of read/write stability through waveform plots. Key parameters like power, voltage, and robustness are optimized for reliable operation.


**Schematic Diagram** :
- **Transient Analysis of 6T SRAM Cell**
<img width="2126" height="749" alt="netlist_6t" src="https://github.com/user-attachments/assets/38cf4903-e4ea-49b6-8081-006ecf052a81" />


- **Static-noise margin analysis of 6T SRAM Cell**
<img width="1971" height="992" alt="netlist_6t_snm" src="https://github.com/user-attachments/assets/b7feca77-3adb-4e9e-95fb-178a9a8e59d9" />


- **Waveforms** :
- **Transient Analysis of 6T SRAM Cell**:
<img width="2879" height="1504" alt="6t" src="https://github.com/user-attachments/assets/b48b8c43-22ce-48ab-9ba6-59e2b1a92e0c" />


- **Static-noise margin analysis of 6T SRAM Cell**:
<img width="2878" height="1493" alt="6t_snm_2" src="https://github.com/user-attachments/assets/4318dcc0-6d16-4e23-a167-aef5efcb5aed" />
<img width="2879" height="1497" alt="6t_snm_3" src="https://github.com/user-attachments/assets/e3d47ae4-7e51-4af6-a042-d8f2526a24d9" />



