 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
        -sort_by group
Design : Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
Version: W-2024.09-SP3
Date   : Thu Jul 17 14:50:45 2025
****************************************

Operating Conditions: ff0p88v125c   Library: saed14rvt_ff0p88v125c
Wire Load Model Mode: top

  Startpoint: w_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: w_ptr[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
                     ForQA                 saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  w_ptr_reg[0]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.00 r
  w_ptr_reg[0]/Q (SAEDRVT14_FDPRBQ_V2LP_1)                0.01       0.01 f
  U4/X (SAEDRVT14_INV_S_0P5)                              0.02       0.04 r
  U5/X (SAEDRVT14_INV_S_0P5)                              0.01       0.05 f
  w_ptr[0] (out)                                          0.00       0.05 f
  data arrival time                                                  0.05

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.20       0.80
  output external delay                                  -0.20       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: w_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: w_ptr[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
                     ForQA                 saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  w_ptr_reg[3]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.00 r
  w_ptr_reg[3]/Q (SAEDRVT14_FDPRBQ_V2LP_1)                0.02       0.02 r
  w_ptr[3] (out)                                          0.01       0.03 r
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.20       0.80
  output external delay                                  -0.20       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: w_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: w_ptr[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
                     ForQA                 saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  w_ptr_reg[2]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.00 r
  w_ptr_reg[2]/Q (SAEDRVT14_FDPRBQ_V2LP_1)                0.02       0.02 r
  w_ptr[2] (out)                                          0.01       0.03 r
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.20       0.80
  output external delay                                  -0.20       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: w_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: w_ptr[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
                     ForQA                 saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  w_ptr_reg[1]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.00 r
  w_ptr_reg[1]/Q (SAEDRVT14_FDPRBQ_V2LP_1)                0.02       0.02 r
  w_ptr[1] (out)                                          0.01       0.03 r
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.20       0.80
  output external delay                                  -0.20       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: w_ptr_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: w_ptr[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
                     ForQA                 saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  w_ptr_reg[4]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.00 r
  w_ptr_reg[4]/Q (SAEDRVT14_FDPRBQ_V2LP_1)                0.02       0.02 r
  w_ptr[4] (out)                                          0.01       0.03 r
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.20       0.80
  output external delay                                  -0.20       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: w_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: w_ptr_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
                     ForQA                 saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  w_ptr_reg[0]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.00 r
  w_ptr_reg[0]/Q (SAEDRVT14_FDPRBQ_V2LP_1)                0.02       0.02 r
  U4/X (SAEDRVT14_INV_S_0P5)                              0.01       0.03 f
  U6/X (SAEDRVT14_INV_S_0P5)                              0.02       0.05 r
  U3/CO (SAEDRVT14_ADDH_0P5)                              0.03       0.08 r
  U7/CO (SAEDRVT14_ADDH_0P5)                              0.03       0.11 r
  add_99/U1_1_3/CO (SAEDRVT14_ADDH_0P5)                   0.03       0.13 r
  U15/X (SAEDRVT14_EO2_V1_0P75)                           0.02       0.16 r
  U10/X (SAEDRVT14_AO22_1)                                0.02       0.18 r
  w_ptr_reg[4]/D (SAEDRVT14_FDPRBQ_V2LP_1)                0.01       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.20       0.80
  w_ptr_reg[4]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.80 r
  library setup time                                     -0.02       0.78
  data required time                                                 0.78
  --------------------------------------------------------------------------
  data required time                                                 0.78
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: w_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: w_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
                     ForQA                 saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  w_ptr_reg[0]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.00 r
  w_ptr_reg[0]/Q (SAEDRVT14_FDPRBQ_V2LP_1)                0.01       0.01 f
  U4/X (SAEDRVT14_INV_S_0P5)                              0.02       0.04 r
  U6/X (SAEDRVT14_INV_S_0P5)                              0.02       0.06 f
  U3/CO (SAEDRVT14_ADDH_0P5)                              0.03       0.09 f
  U7/CO (SAEDRVT14_ADDH_0P5)                              0.03       0.11 f
  add_99/U1_1_3/S (SAEDRVT14_ADDH_0P5)                    0.03       0.14 r
  U11/X (SAEDRVT14_AO22_1)                                0.02       0.16 r
  w_ptr_reg[3]/D (SAEDRVT14_FDPRBQ_V2LP_1)                0.01       0.17 r
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.20       0.80
  w_ptr_reg[3]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.80 r
  library setup time                                     -0.02       0.78
  data required time                                                 0.78
  --------------------------------------------------------------------------
  data required time                                                 0.78
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: w_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: w_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
                     ForQA                 saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  w_ptr_reg[0]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.00 r
  w_ptr_reg[0]/Q (SAEDRVT14_FDPRBQ_V2LP_1)                0.01       0.01 f
  U4/X (SAEDRVT14_INV_S_0P5)                              0.02       0.04 r
  U6/X (SAEDRVT14_INV_S_0P5)                              0.02       0.06 f
  U3/CO (SAEDRVT14_ADDH_0P5)                              0.03       0.09 f
  U7/S (SAEDRVT14_ADDH_0P5)                               0.03       0.12 r
  U9/X (SAEDRVT14_AO22_1)                                 0.02       0.14 r
  w_ptr_reg[2]/D (SAEDRVT14_FDPRBQ_V2LP_1)                0.01       0.14 r
  data arrival time                                                  0.14

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.20       0.80
  w_ptr_reg[2]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.80 r
  library setup time                                     -0.02       0.78
  data required time                                                 0.78
  --------------------------------------------------------------------------
  data required time                                                 0.78
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: w_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: w_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
                     ForQA                 saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  w_ptr_reg[0]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.00 r
  w_ptr_reg[0]/Q (SAEDRVT14_FDPRBQ_V2LP_1)                0.01       0.01 f
  U4/X (SAEDRVT14_INV_S_0P5)                              0.02       0.04 r
  U6/X (SAEDRVT14_INV_S_0P5)                              0.02       0.06 f
  U3/S (SAEDRVT14_ADDH_0P5)                               0.03       0.09 r
  U13/X (SAEDRVT14_AO22_1)                                0.02       0.11 r
  w_ptr_reg[1]/D (SAEDRVT14_FDPRBQ_V2LP_1)                0.01       0.12 r
  data arrival time                                                  0.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.20       0.80
  w_ptr_reg[1]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.80 r
  library setup time                                     -0.02       0.78
  data required time                                                 0.78
  --------------------------------------------------------------------------
  data required time                                                 0.78
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: w_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: w_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Write_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4
                     ForQA                 saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  w_ptr_reg[0]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.00 r
  w_ptr_reg[0]/Q (SAEDRVT14_FDPRBQ_V2LP_1)                0.02       0.02 r
  U4/X (SAEDRVT14_INV_S_0P5)                              0.01       0.03 f
  U6/X (SAEDRVT14_INV_S_0P5)                              0.02       0.05 r
  U12/X (SAEDRVT14_AO22_1)                                0.02       0.07 r
  w_ptr_reg[0]/D (SAEDRVT14_FDPRBQ_V2LP_1)                0.01       0.08 r
  data arrival time                                                  0.08

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.20       0.80
  w_ptr_reg[0]/CK (SAEDRVT14_FDPRBQ_V2LP_1)               0.00       0.80 r
  library setup time                                     -0.02       0.78
  data required time                                                 0.78
  --------------------------------------------------------------------------
  data required time                                                 0.78
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


1
