TimeQuest Timing Analyzer report for pdp8
Fri Apr 29 15:19:59 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 15. Slow Model Recovery: 'clk'
 16. Slow Model Removal: 'clk'
 17. Slow Model Minimum Pulse Width: 'clk'
 18. Slow Model Minimum Pulse Width: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clk'
 29. Fast Model Setup: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 30. Fast Model Hold: 'clk'
 31. Fast Model Hold: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 32. Fast Model Recovery: 'clk'
 33. Fast Model Removal: 'clk'
 34. Fast Model Minimum Pulse Width: 'clk'
 35. Fast Model Minimum Pulse Width: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; pdp8                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------+
; Clock Name                                                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                    ;
+------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------+
; clk                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                    ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 } ;
+------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                     ;
+-----------+-----------------+------------------------------------------------------------------------+------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name                                                             ; Note                                                 ;
+-----------+-----------------+------------------------------------------------------------------------+------------------------------------------------------+
; 55.42 MHz ; 55.42 MHz       ; clk                                                                    ;                                                      ;
; 471.7 MHz ; 402.58 MHz      ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; limit due to low minimum pulse width violation (tcl) ;
+-----------+-----------------+------------------------------------------------------------------------+------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                         ;
+------------------------------------------------------------------------+---------+---------------+
; Clock                                                                  ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------+---------+---------------+
; clk                                                                    ; -17.044 ; -5970.527     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -1.120  ; -8.960        ;
+------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                         ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clk                                                                    ; -1.025 ; -2.721        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.117  ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.329 ; -10.492       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 2.006 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                          ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clk                                                                    ; -2.567 ; -3213.665     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.742 ; -13.356       ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                        ;
+---------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -17.044 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.146      ; 18.144     ;
; -17.025 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.160      ; 18.139     ;
; -17.022 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.144      ; 18.120     ;
; -17.018 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.144      ; 18.116     ;
; -17.003 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.178      ; 18.135     ;
; -16.999 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.166      ; 18.119     ;
; -16.995 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.160      ; 18.109     ;
; -16.981 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.178      ; 18.113     ;
; -16.931 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.171      ; 18.056     ;
; -16.928 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.171      ; 18.053     ;
; -16.911 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.171      ; 18.036     ;
; -16.898 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.146      ; 17.998     ;
; -16.879 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.160      ; 17.993     ;
; -16.876 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.144      ; 17.974     ;
; -16.872 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.144      ; 17.970     ;
; -16.866 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.146      ; 17.966     ;
; -16.857 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.178      ; 17.989     ;
; -16.853 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.166      ; 17.973     ;
; -16.849 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.160      ; 17.963     ;
; -16.847 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.160      ; 17.961     ;
; -16.836 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.144      ; 17.934     ;
; -16.835 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.178      ; 17.967     ;
; -16.830 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.166      ; 17.950     ;
; -16.795 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.148      ; 17.897     ;
; -16.785 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.171      ; 17.910     ;
; -16.782 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.171      ; 17.907     ;
; -16.779 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.178      ; 17.911     ;
; -16.776 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.162      ; 17.892     ;
; -16.775 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.177      ; 17.906     ;
; -16.773 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.146      ; 17.873     ;
; -16.769 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.146      ; 17.869     ;
; -16.765 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.171      ; 17.890     ;
; -16.758 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.144      ; 17.856     ;
; -16.755 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.146      ; 17.855     ;
; -16.754 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.180      ; 17.888     ;
; -16.750 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.168      ; 17.872     ;
; -16.746 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.162      ; 17.862     ;
; -16.732 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.180      ; 17.866     ;
; -16.728 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.160      ; 17.842     ;
; -16.728 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.144      ; 17.826     ;
; -16.725 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.146      ; 17.825     ;
; -16.724 ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[0]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.130      ; 17.808     ;
; -16.720 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.146      ; 17.820     ;
; -16.708 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.146      ; 17.808     ;
; -16.707 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.144      ; 17.805     ;
; -16.706 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.160      ; 17.820     ;
; -16.705 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.146      ; 17.805     ;
; -16.705 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.144      ; 17.803     ;
; -16.705 ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[0]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.144      ; 17.803     ;
; -16.703 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.144      ; 17.801     ;
; -16.702 ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[0]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.128      ; 17.784     ;
; -16.701 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.160      ; 17.815     ;
; -16.699 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.144      ; 17.797     ;
; -16.698 ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[0]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.128      ; 17.780     ;
; -16.691 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.160      ; 17.805     ;
; -16.690 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.144      ; 17.788     ;
; -16.688 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.146      ; 17.788     ;
; -16.684 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.178      ; 17.816     ;
; -16.684 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.166      ; 17.804     ;
; -16.683 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.146      ; 17.783     ;
; -16.683 ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[0]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.162      ; 17.799     ;
; -16.682 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.173      ; 17.809     ;
; -16.680 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.166      ; 17.800     ;
; -16.679 ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[0]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.150      ; 17.783     ;
; -16.679 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.173      ; 17.806     ;
; -16.676 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.160      ; 17.790     ;
; -16.675 ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[0]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.144      ; 17.773     ;
; -16.668 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.160      ; 17.782     ;
; -16.662 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.173      ; 17.789     ;
; -16.662 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.178      ; 17.794     ;
; -16.661 ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[0]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.162      ; 17.777     ;
; -16.659 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.160      ; 17.773     ;
; -16.657 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.166      ; 17.777     ;
; -16.655 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.174      ; 17.783     ;
; -16.649 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.178      ; 17.781     ;
; -16.647 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.166      ; 17.767     ;
; -16.645 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.178      ; 17.777     ;
; -16.641 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.178      ; 17.773     ;
; -16.641 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.146      ; 17.741     ;
; -16.633 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.177      ; 17.764     ;
; -16.633 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.178      ; 17.765     ;
; -16.632 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.166      ; 17.752     ;
; -16.630 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.166      ; 17.750     ;
; -16.629 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.177      ; 17.760     ;
; -16.629 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.177      ; 17.760     ;
; -16.626 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.174      ; 17.754     ;
; -16.625 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.177      ; 17.756     ;
; -16.623 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.166      ; 17.743     ;
; -16.622 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.174      ; 17.750     ;
; -16.622 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.177      ; 17.753     ;
; -16.622 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.160      ; 17.736     ;
; -16.621 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.178      ; 17.753     ;
; -16.620 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.177      ; 17.751     ;
; -16.619 ; SBCTextDisplayRGB:Inst5_VDU|charHoriz[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~porta_address_reg6  ; clk          ; clk         ; 1.000        ; 0.119      ; 17.692     ;
; -16.619 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.144      ; 17.717     ;
; -16.617 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.148      ; 17.719     ;
; -16.616 ; SBCTextDisplayRGB:Inst5_VDU|charHoriz[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~porta_address_reg10 ; clk          ; clk         ; 1.000        ; 0.119      ; 17.689     ;
; -16.615 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.144      ; 17.713     ;
; -16.612 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.171      ; 17.737     ;
; -16.612 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.144      ; 17.710     ;
+---------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                                                                                                                     ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; -1.120 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.160      ;
; -1.120 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.160      ;
; -1.120 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.160      ;
; -1.120 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.160      ;
; -1.120 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.160      ;
; -1.120 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.160      ;
; -1.120 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.160      ;
; -1.120 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.160      ;
; -0.407 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.282      ; 3.229      ;
; -0.407 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.282      ; 3.229      ;
; -0.407 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.282      ; 3.229      ;
; -0.407 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.282      ; 3.229      ;
; -0.407 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.282      ; 3.229      ;
; -0.407 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.282      ; 3.229      ;
; -0.407 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.282      ; 3.229      ;
; -0.407 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.282      ; 3.229      ;
; 0.104  ; CPU:Inst_CPU|ac_reg[6]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.306      ; 2.742      ;
; 0.127  ; CPU:Inst_CPU|ac_reg[5]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.306      ; 2.719      ;
; 0.129  ; CPU:Inst_CPU|ac_reg[3]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.294      ; 2.705      ;
; 0.159  ; CPU:Inst_CPU|ac_reg[4]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.294      ; 2.675      ;
; 0.187  ; CPU:Inst_CPU|ac_reg[0]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.293      ; 2.646      ;
; 0.385  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten  ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.282      ; 2.437      ;
; 0.550  ; CPU:Inst_CPU|ac_reg[7]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.298      ; 2.288      ;
; 0.570  ; CPU:Inst_CPU|ac_reg[2]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.294      ; 2.264      ;
; 0.617  ; CPU:Inst_CPU|ac_reg[1]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.298      ; 2.221      ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                  ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.025 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[3]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.736      ; 2.321      ;
; -0.721 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[2]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.736      ; 2.625      ;
; -0.702 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[4]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.736      ; 2.644      ;
; -0.525 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[3]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.736      ; 2.321      ;
; -0.273 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[7]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.732      ; 3.069      ;
; -0.221 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[2]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.736      ; 2.625      ;
; -0.202 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[4]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.736      ; 2.644      ;
; 0.080  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[0]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.737      ; 3.427      ;
; 0.090  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[5]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.724      ; 3.424      ;
; 0.092  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[6]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.724      ; 3.426      ;
; 0.093  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MUL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.742      ; 3.445      ;
; 0.164  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.LASTSTATE ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.731      ; 3.505      ;
; 0.181  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.743      ; 3.534      ;
; 0.195  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[3]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.726      ; 3.531      ;
; 0.197  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[8]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.726      ; 3.533      ;
; 0.198  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[7]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.726      ; 3.534      ;
; 0.200  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[9]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.726      ; 3.536      ;
; 0.202  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[6]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.726      ; 3.538      ;
; 0.202  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[0]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.726      ; 3.538      ;
; 0.203  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[1]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.726      ; 3.539      ;
; 0.204  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[2]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.726      ; 3.540      ;
; 0.205  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[5]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.726      ; 3.541      ;
; 0.205  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[4]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.726      ; 3.541      ;
; 0.227  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[7]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.732      ; 3.069      ;
; 0.269  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[1]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.732      ; 3.611      ;
; 0.475  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.742      ; 3.827      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|vActive                                    ; SBCTextDisplayRGB:Inst5_VDU|vActive                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|hActive                                    ; SBCTextDisplayRGB:Inst5_VDU|hActive                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Panel:Inst_Panel|dig_counter[0]                                        ; Panel:Inst_Panel|dig_counter[0]                                          ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Panel:Inst_Panel|rsdb                                                  ; Panel:Inst_Panel|rsdb                                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Panel:Inst_Panel|rs_state.RSSTOPPED                                    ; Panel:Inst_Panel|rs_state.RSSTOPPED                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[5]                                            ; UART:Inst_UART|rxcounter[5]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[6]                                            ; UART:Inst_UART|rxcounter[6]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[2]                                            ; UART:Inst_UART|rxcounter[2]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[1]                                            ; UART:Inst_UART|rxcounter[1]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[7]                                            ; UART:Inst_UART|rxcounter[7]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[3]                                            ; UART:Inst_UART|rxcounter[3]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|counter[8]                                              ; UART:Inst_UART|counter[8]                                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[0]                                            ; UART:Inst_UART|rxcounter[0]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[4]                                            ; UART:Inst_UART|rxcounter[4]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[0]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[0]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[1]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[1]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[2]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[2]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[3]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[3]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Panel:Inst_Panel|rs_state.RSSTOPPING                                   ; Panel:Inst_Panel|rs_state.RSSTOPPING                                     ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rx_ready_flag                                           ; UART:Inst_UART|rx_ready_flag                                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txstart                                                 ; UART:Inst_UART|txstart                                                   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[0]                                            ; UART:Inst_UART|txcounter[0]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[2]                                            ; UART:Inst_UART|txcounter[2]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[3]                                            ; UART:Inst_UART|txcounter[3]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[4]                                            ; UART:Inst_UART|txcounter[4]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[5]                                            ; UART:Inst_UART|txcounter[5]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[6]                                            ; UART:Inst_UART|txcounter[6]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[7]                                            ; UART:Inst_UART|txcounter[7]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[1]                                            ; UART:Inst_UART|txcounter[1]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|tx_ready_flag                                           ; UART:Inst_UART|tx_ready_flag                                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Memory:Inst_Memory|curr_state.S0                                       ; Memory:Inst_Memory|curr_state.S0                                         ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|param4[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param4[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|param3[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param3[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|param2[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param2[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|param1[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param1[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|dispState.dispWrite                        ; SBCTextDisplayRGB:Inst5_VDU|dispState.dispWrite                          ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[0]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[0]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[1]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[1]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[2]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[2]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[3]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[3]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|pixelCount[1]                              ; SBCTextDisplayRGB:Inst5_VDU|pixelCount[1]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|dispWR                                     ; SBCTextDisplayRGB:Inst5_VDU|dispWR                                       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[2]                              ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[2]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[3]                              ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[3]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[4]                              ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[4]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|dispState.idle                             ; SBCTextDisplayRGB:Inst5_VDU|dispState.idle                               ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|paramCount[2]                              ; SBCTextDisplayRGB:Inst5_VDU|paramCount[2]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|paramCount[1]                              ; SBCTextDisplayRGB:Inst5_VDU|paramCount[1]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|paramCount[0]                              ; SBCTextDisplayRGB:Inst5_VDU|paramCount[0]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent                               ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent                                 ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|attInverse                                 ; SBCTextDisplayRGB:Inst5_VDU|attInverse                                   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|attBold                                    ; SBCTextDisplayRGB:Inst5_VDU|attBold                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[0]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[0]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[1]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[1]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[2]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[2]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[3]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[3]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[4]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[4]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[5]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[5]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[6]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[6]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[7]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[7]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[8]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[8]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[9]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[9]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[10]                           ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[10]                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[11]                           ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[11]                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[12]                           ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[12]                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[14]                           ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[14]                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                                                                                                                     ;
+-------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                      ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.117 ; CPU:Inst_CPU|ac_reg[1]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.298      ; 2.221      ;
; 0.164 ; CPU:Inst_CPU|ac_reg[2]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.294      ; 2.264      ;
; 0.184 ; CPU:Inst_CPU|ac_reg[7]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.298      ; 2.288      ;
; 0.349 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten  ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.282      ; 2.437      ;
; 0.547 ; CPU:Inst_CPU|ac_reg[0]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.293      ; 2.646      ;
; 0.575 ; CPU:Inst_CPU|ac_reg[4]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.294      ; 2.675      ;
; 0.605 ; CPU:Inst_CPU|ac_reg[3]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.294      ; 2.705      ;
; 0.607 ; CPU:Inst_CPU|ac_reg[5]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.306      ; 2.719      ;
; 0.630 ; CPU:Inst_CPU|ac_reg[6]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.306      ; 2.742      ;
; 1.141 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.282      ; 3.229      ;
; 1.141 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.282      ; 3.229      ;
; 1.141 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.282      ; 3.229      ;
; 1.141 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.282      ; 3.229      ;
; 1.141 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.282      ; 3.229      ;
; 1.141 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.282      ; 3.229      ;
; 1.141 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.282      ; 3.229      ;
; 1.141 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.282      ; 3.229      ;
; 1.854 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.160      ;
; 1.854 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.160      ;
; 1.854 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.160      ;
; 1.854 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.160      ;
; 1.854 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.160      ;
; 1.854 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.160      ;
; 1.854 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.160      ;
; 1.854 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.160      ;
+-------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk'                                                                                                                              ;
+--------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.329 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[0] ; clk          ; clk         ; 1.000        ; 0.005      ; 2.374      ;
; -1.329 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[4] ; clk          ; clk         ; 1.000        ; 0.005      ; 2.374      ;
; -1.329 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[6] ; clk          ; clk         ; 1.000        ; 0.005      ; 2.374      ;
; -1.329 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[2] ; clk          ; clk         ; 1.000        ; 0.005      ; 2.374      ;
; -1.316 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[1] ; clk          ; clk         ; 1.000        ; -0.005     ; 2.351      ;
; -1.316 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[5] ; clk          ; clk         ; 1.000        ; -0.005     ; 2.351      ;
; -1.272 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[7] ; clk          ; clk         ; 1.000        ; -0.005     ; 2.307      ;
; -1.272 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[3] ; clk          ; clk         ; 1.000        ; -0.005     ; 2.307      ;
+--------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk'                                                                                                                              ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.006 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[7] ; clk          ; clk         ; 0.000        ; -0.005     ; 2.307      ;
; 2.006 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[3] ; clk          ; clk         ; 0.000        ; -0.005     ; 2.307      ;
; 2.050 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[1] ; clk          ; clk         ; 0.000        ; -0.005     ; 2.351      ;
; 2.050 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[5] ; clk          ; clk         ; 0.000        ; -0.005     ; 2.351      ;
; 2.063 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[0] ; clk          ; clk         ; 0.000        ; 0.005      ; 2.374      ;
; 2.063 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[4] ; clk          ; clk         ; 0.000        ; 0.005      ; 2.374      ;
; 2.063 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[6] ; clk          ; clk         ; 0.000        ; 0.005      ; 2.374      ;
; 2.063 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[2] ; clk          ; clk         ; 0.000        ; 0.005      ; 2.374      ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg2   ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteWritten|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteWritten|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_CPU|Inst_CPU_StateMachine|curr_state.IOTPER3|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_CPU|Inst_CPU_StateMachine|curr_state.IOTPER3|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_IOT_Distributor|load_4|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_IOT_Distributor|load_4|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|outclk               ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; RsRx        ; clk        ; 4.462 ; 4.462 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; 5.308 ; 5.308 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; 7.934 ; 7.934 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; 5.296 ; 5.296 ; Rise       ; clk             ;
; runSwitch   ; clk        ; 4.554 ; 4.554 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; RsRx        ; clk        ; -4.196 ; -4.196 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; -5.042 ; -5.042 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; -4.930 ; -4.930 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; -5.030 ; -5.030 ; Rise       ; clk             ;
; runSwitch   ; clk        ; -4.288 ; -4.288 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; RsTx          ; clk        ; 9.159 ; 9.159 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 9.148 ; 9.148 ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 8.672 ; 8.672 ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 8.537 ; 8.537 ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 8.189 ; 8.189 ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 8.537 ; 8.537 ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 8.534 ; 8.534 ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 8.534 ; 8.534 ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 8.147 ; 8.147 ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 8.320 ; 8.320 ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 8.563 ; 8.563 ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 8.563 ; 8.563 ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 8.528 ; 8.528 ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 8.289 ; 8.289 ; Rise       ; clk             ;
; runLED        ; clk        ; 8.032 ; 8.032 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; RsTx          ; clk        ; 9.159 ; 9.159 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 9.148 ; 9.148 ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 8.672 ; 8.672 ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 8.189 ; 8.189 ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 8.189 ; 8.189 ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 8.537 ; 8.537 ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 8.147 ; 8.147 ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 8.534 ; 8.534 ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 8.147 ; 8.147 ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 8.320 ; 8.320 ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 8.528 ; 8.528 ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 8.563 ; 8.563 ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 8.528 ; 8.528 ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 8.289 ; 8.289 ; Rise       ; clk             ;
; runLED        ; clk        ; 8.032 ; 8.032 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                        ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clk                                                                    ; -4.659 ; -1421.682     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.083 ; -0.664        ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                         ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clk                                                                    ; -0.894 ; -13.484       ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.547  ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.081 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.781 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                          ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clk                                                                    ; -2.000 ; -2393.604     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500 ; -9.000        ;
+------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.659 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.069      ; 5.727      ;
; -4.642 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.068      ; 5.709      ;
; -4.641 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.068      ; 5.708      ;
; -4.631 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.083      ; 5.713      ;
; -4.627 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.083      ; 5.709      ;
; -4.621 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.089      ; 5.709      ;
; -4.617 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.101      ; 5.717      ;
; -4.608 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.069      ; 5.676      ;
; -4.607 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.101      ; 5.707      ;
; -4.593 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.068      ; 5.660      ;
; -4.591 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.068      ; 5.658      ;
; -4.589 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.083      ; 5.671      ;
; -4.587 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.069      ; 5.655      ;
; -4.585 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.070      ; 5.654      ;
; -4.584 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.093      ; 5.676      ;
; -4.584 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.069      ; 5.652      ;
; -4.576 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.068      ; 5.643      ;
; -4.576 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.093      ; 5.668      ;
; -4.572 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.089      ; 5.660      ;
; -4.568 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.069      ; 5.636      ;
; -4.567 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.068      ; 5.634      ;
; -4.567 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.069      ; 5.635      ;
; -4.566 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.068      ; 5.633      ;
; -4.565 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.068      ; 5.632      ;
; -4.564 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.093      ; 5.656      ;
; -4.563 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.069      ; 5.631      ;
; -4.563 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.068      ; 5.630      ;
; -4.560 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.069      ; 5.628      ;
; -4.558 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.083      ; 5.640      ;
; -4.557 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.084      ; 5.640      ;
; -4.556 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.083      ; 5.638      ;
; -4.553 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.084      ; 5.636      ;
; -4.552 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.069      ; 5.620      ;
; -4.552 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.083      ; 5.634      ;
; -4.550 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.069      ; 5.618      ;
; -4.547 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.090      ; 5.636      ;
; -4.546 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.089      ; 5.634      ;
; -4.543 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.101      ; 5.643      ;
; -4.543 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.102      ; 5.644      ;
; -4.542 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.101      ; 5.642      ;
; -4.541 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.083      ; 5.623      ;
; -4.537 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.099      ; 5.635      ;
; -4.534 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.070      ; 5.603      ;
; -4.533 ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[0]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.053      ; 5.585      ;
; -4.533 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.069      ; 5.601      ;
; -4.533 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.102      ; 5.634      ;
; -4.532 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.101      ; 5.632      ;
; -4.531 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.083      ; 5.613      ;
; -4.524 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.083      ; 5.606      ;
; -4.519 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.069      ; 5.587      ;
; -4.518 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.068      ; 5.585      ;
; -4.517 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.101      ; 5.617      ;
; -4.517 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.069      ; 5.585      ;
; -4.516 ; SBCTextDisplayRGB:Inst5_VDU|charHoriz[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~porta_address_reg10 ; clk          ; clk         ; 1.000        ; 0.083      ; 5.598      ;
; -4.516 ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[0]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.052      ; 5.567      ;
; -4.516 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.068      ; 5.583      ;
; -4.515 ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[0]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.052      ; 5.566      ;
; -4.515 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.084      ; 5.598      ;
; -4.514 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.089      ; 5.602      ;
; -4.514 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.083      ; 5.596      ;
; -4.513 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.101      ; 5.613      ;
; -4.513 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.101      ; 5.613      ;
; -4.513 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.069      ; 5.581      ;
; -4.513 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.070      ; 5.582      ;
; -4.512 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.069      ; 5.580      ;
; -4.510 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.097      ; 5.606      ;
; -4.510 ; SBCTextDisplayRGB:Inst5_VDU|charHoriz[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~porta_address_reg6  ; clk          ; clk         ; 1.000        ; 0.083      ; 5.592      ;
; -4.510 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.094      ; 5.603      ;
; -4.509 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.093      ; 5.601      ;
; -4.507 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.089      ; 5.595      ;
; -4.507 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.099      ; 5.605      ;
; -4.505 ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[0]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.067      ; 5.571      ;
; -4.504 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.089      ; 5.592      ;
; -4.503 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.089      ; 5.591      ;
; -4.502 ; SBCTextDisplayRGB:Inst5_VDU|charHoriz[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~porta_address_reg7  ; clk          ; clk         ; 1.000        ; 0.083      ; 5.584      ;
; -4.502 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.069      ; 5.570      ;
; -4.502 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.094      ; 5.595      ;
; -4.501 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.099      ; 5.599      ;
; -4.501 ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[0]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.067      ; 5.567      ;
; -4.501 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.068      ; 5.568      ;
; -4.501 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.093      ; 5.593      ;
; -4.500 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.099      ; 5.598      ;
; -4.498 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.097      ; 5.594      ;
; -4.498 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.090      ; 5.587      ;
; -4.497 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.101      ; 5.597      ;
; -4.497 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.089      ; 5.585      ;
; -4.497 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.099      ; 5.595      ;
; -4.497 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.089      ; 5.585      ;
; -4.496 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.097      ; 5.592      ;
; -4.496 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.099      ; 5.594      ;
; -4.496 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.068      ; 5.563      ;
; -4.495 ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[0]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.073      ; 5.567      ;
; -4.495 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.068      ; 5.562      ;
; -4.491 ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[0]  ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.085      ; 5.575      ;
; -4.491 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.069      ; 5.559      ;
; -4.490 ; SBCTextDisplayRGB:Inst5_VDU|charHoriz[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~porta_address_reg10   ; clk          ; clk         ; 1.000        ; 0.062      ; 5.551      ;
; -4.490 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.068      ; 5.557      ;
; -4.490 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.094      ; 5.583      ;
; -4.489 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.093      ; 5.581      ;
; -4.489 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.070      ; 5.558      ;
+--------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                                                                                                                     ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; -0.083 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.555      ; 1.170      ;
; -0.083 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.555      ; 1.170      ;
; -0.083 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.555      ; 1.170      ;
; -0.083 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.555      ; 1.170      ;
; -0.083 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.555      ; 1.170      ;
; -0.083 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.555      ; 1.170      ;
; -0.083 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.555      ; 1.170      ;
; -0.083 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.555      ; 1.170      ;
; 0.137  ; CPU:Inst_CPU|ac_reg[6]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.574      ; 0.969      ;
; 0.147  ; CPU:Inst_CPU|ac_reg[5]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.574      ; 0.959      ;
; 0.160  ; CPU:Inst_CPU|ac_reg[3]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.566      ; 0.938      ;
; 0.176  ; CPU:Inst_CPU|ac_reg[4]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.566      ; 0.922      ;
; 0.187  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.845      ;
; 0.187  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.845      ;
; 0.187  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.845      ;
; 0.187  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.845      ;
; 0.187  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.845      ;
; 0.187  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.845      ;
; 0.187  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.845      ;
; 0.187  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.845      ;
; 0.194  ; CPU:Inst_CPU|ac_reg[0]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.564      ; 0.902      ;
; 0.198  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten  ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.555      ; 0.889      ;
; 0.296  ; CPU:Inst_CPU|ac_reg[7]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.568      ; 0.804      ;
; 0.305  ; CPU:Inst_CPU|ac_reg[2]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.566      ; 0.793      ;
; 0.333  ; CPU:Inst_CPU|ac_reg[1]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.568      ; 0.767      ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                  ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.894 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[3]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.420      ; 0.819      ;
; -0.819 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[2]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.420      ; 0.894      ;
; -0.803 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[4]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.420      ; 0.910      ;
; -0.710 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[7]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.418      ; 1.001      ;
; -0.610 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[0]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.422      ; 1.105      ;
; -0.576 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MUL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.428      ; 1.145      ;
; -0.576 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.LASTSTATE ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.416      ; 1.133      ;
; -0.569 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.429      ; 1.153      ;
; -0.559 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[1]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.418      ; 1.152      ;
; -0.520 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[8]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.412      ; 1.185      ;
; -0.520 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[7]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.412      ; 1.185      ;
; -0.520 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[3]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.412      ; 1.185      ;
; -0.519 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[6]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.412      ; 1.186      ;
; -0.518 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[9]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.412      ; 1.187      ;
; -0.518 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[4]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.412      ; 1.187      ;
; -0.516 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[5]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.412      ; 1.189      ;
; -0.516 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[2]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.412      ; 1.189      ;
; -0.516 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[0]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.412      ; 1.189      ;
; -0.506 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[6]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.412      ; 1.199      ;
; -0.504 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[5]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.412      ; 1.201      ;
; -0.497 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[1]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.412      ; 1.208      ;
; -0.457 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.428      ; 1.264      ;
; -0.406 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHR       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.428      ; 1.315      ;
; -0.394 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[3]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.420      ; 0.819      ;
; -0.335 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txstart                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.412      ; 1.370      ;
; -0.319 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[2]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.420      ; 0.894      ;
; -0.303 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[4]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.420      ; 0.910      ;
; -0.210 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[7]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.418      ; 1.001      ;
; -0.110 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[0]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.422      ; 1.105      ;
; -0.076 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MUL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.428      ; 1.145      ;
; -0.076 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.LASTSTATE ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.416      ; 1.133      ;
; -0.069 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.429      ; 1.153      ;
; -0.059 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[1]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.418      ; 1.152      ;
; -0.020 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[8]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.412      ; 1.185      ;
; -0.020 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[7]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.412      ; 1.185      ;
; -0.020 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[3]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.412      ; 1.185      ;
; -0.019 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[6]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.412      ; 1.186      ;
; -0.018 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[9]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.412      ; 1.187      ;
; -0.018 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[4]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.412      ; 1.187      ;
; -0.016 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[5]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.412      ; 1.189      ;
; -0.016 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[2]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.412      ; 1.189      ;
; -0.016 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[0]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.412      ; 1.189      ;
; -0.006 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[6]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.412      ; 1.199      ;
; -0.004 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[5]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.412      ; 1.201      ;
; 0.003  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[1]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.412      ; 1.208      ;
; 0.043  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.428      ; 1.264      ;
; 0.094  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHR       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.428      ; 1.315      ;
; 0.165  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txstart                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.412      ; 1.370      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|vActive                                    ; SBCTextDisplayRGB:Inst5_VDU|vActive                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|hActive                                    ; SBCTextDisplayRGB:Inst5_VDU|hActive                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Panel:Inst_Panel|dig_counter[0]                                        ; Panel:Inst_Panel|dig_counter[0]                                          ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Panel:Inst_Panel|rsdb                                                  ; Panel:Inst_Panel|rsdb                                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Panel:Inst_Panel|rs_state.RSSTOPPED                                    ; Panel:Inst_Panel|rs_state.RSSTOPPED                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[5]                                            ; UART:Inst_UART|rxcounter[5]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[6]                                            ; UART:Inst_UART|rxcounter[6]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[2]                                            ; UART:Inst_UART|rxcounter[2]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[1]                                            ; UART:Inst_UART|rxcounter[1]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[7]                                            ; UART:Inst_UART|rxcounter[7]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[3]                                            ; UART:Inst_UART|rxcounter[3]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|counter[8]                                              ; UART:Inst_UART|counter[8]                                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[0]                                            ; UART:Inst_UART|rxcounter[0]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[4]                                            ; UART:Inst_UART|rxcounter[4]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[0]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[0]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[1]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[1]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[2]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[2]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[3]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[3]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Panel:Inst_Panel|rs_state.RSSTOPPING                                   ; Panel:Inst_Panel|rs_state.RSSTOPPING                                     ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rx_ready_flag                                           ; UART:Inst_UART|rx_ready_flag                                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txstart                                                 ; UART:Inst_UART|txstart                                                   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[0]                                            ; UART:Inst_UART|txcounter[0]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[2]                                            ; UART:Inst_UART|txcounter[2]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[3]                                            ; UART:Inst_UART|txcounter[3]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[4]                                            ; UART:Inst_UART|txcounter[4]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[5]                                            ; UART:Inst_UART|txcounter[5]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[6]                                            ; UART:Inst_UART|txcounter[6]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[7]                                            ; UART:Inst_UART|txcounter[7]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[1]                                            ; UART:Inst_UART|txcounter[1]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|tx_ready_flag                                           ; UART:Inst_UART|tx_ready_flag                                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Memory:Inst_Memory|curr_state.S0                                       ; Memory:Inst_Memory|curr_state.S0                                         ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|param4[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param4[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|param3[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param3[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|param2[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param2[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|param1[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param1[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|dispState.dispWrite                        ; SBCTextDisplayRGB:Inst5_VDU|dispState.dispWrite                          ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[0]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[0]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[1]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[1]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[2]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[2]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[3]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[3]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|pixelCount[1]                              ; SBCTextDisplayRGB:Inst5_VDU|pixelCount[1]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|dispWR                                     ; SBCTextDisplayRGB:Inst5_VDU|dispWR                                       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[2]                              ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[2]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[3]                              ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[3]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                                                                                                                     ;
+-------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                      ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.547 ; CPU:Inst_CPU|ac_reg[1]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.568      ; 0.767      ;
; 0.575 ; CPU:Inst_CPU|ac_reg[2]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.566      ; 0.793      ;
; 0.584 ; CPU:Inst_CPU|ac_reg[7]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.568      ; 0.804      ;
; 0.682 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten  ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.555      ; 0.889      ;
; 0.686 ; CPU:Inst_CPU|ac_reg[0]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.564      ; 0.902      ;
; 0.693 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.845      ;
; 0.693 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.845      ;
; 0.693 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.845      ;
; 0.693 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.845      ;
; 0.693 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.845      ;
; 0.693 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.845      ;
; 0.693 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.845      ;
; 0.693 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.845      ;
; 0.704 ; CPU:Inst_CPU|ac_reg[4]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.566      ; 0.922      ;
; 0.720 ; CPU:Inst_CPU|ac_reg[3]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.566      ; 0.938      ;
; 0.733 ; CPU:Inst_CPU|ac_reg[5]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.574      ; 0.959      ;
; 0.743 ; CPU:Inst_CPU|ac_reg[6]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.574      ; 0.969      ;
; 0.963 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.555      ; 1.170      ;
; 0.963 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.555      ; 1.170      ;
; 0.963 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.555      ; 1.170      ;
; 0.963 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.555      ; 1.170      ;
; 0.963 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.555      ; 1.170      ;
; 0.963 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.555      ; 1.170      ;
; 0.963 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.555      ; 1.170      ;
; 0.963 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.555      ; 1.170      ;
+-------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk'                                                                                                                             ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.081 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[0] ; clk          ; clk         ; 1.000        ; 0.005      ; 0.956      ;
; 0.081 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[4] ; clk          ; clk         ; 1.000        ; 0.005      ; 0.956      ;
; 0.081 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[6] ; clk          ; clk         ; 1.000        ; 0.005      ; 0.956      ;
; 0.081 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[2] ; clk          ; clk         ; 1.000        ; 0.005      ; 0.956      ;
; 0.083 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[1] ; clk          ; clk         ; 1.000        ; -0.004     ; 0.945      ;
; 0.083 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[5] ; clk          ; clk         ; 1.000        ; -0.004     ; 0.945      ;
; 0.099 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[7] ; clk          ; clk         ; 1.000        ; -0.005     ; 0.928      ;
; 0.099 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[3] ; clk          ; clk         ; 1.000        ; -0.005     ; 0.928      ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk'                                                                                                                              ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.781 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[7] ; clk          ; clk         ; 0.000        ; -0.005     ; 0.928      ;
; 0.781 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[3] ; clk          ; clk         ; 0.000        ; -0.005     ; 0.928      ;
; 0.797 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[1] ; clk          ; clk         ; 0.000        ; -0.004     ; 0.945      ;
; 0.797 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[5] ; clk          ; clk         ; 0.000        ; -0.004     ; 0.945      ;
; 0.799 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[0] ; clk          ; clk         ; 0.000        ; 0.005      ; 0.956      ;
; 0.799 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[4] ; clk          ; clk         ; 0.000        ; 0.005      ; 0.956      ;
; 0.799 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[6] ; clk          ; clk         ; 0.000        ; 0.005      ; 0.956      ;
; 0.799 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[2] ; clk          ; clk         ; 0.000        ; 0.005      ; 0.956      ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ram_block1a1~porta_address_reg2   ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteWritten|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteWritten|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_CPU|Inst_CPU_StateMachine|curr_state.IOTPER3|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_CPU|Inst_CPU_StateMachine|curr_state.IOTPER3|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_IOT_Distributor|load_4|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_IOT_Distributor|load_4|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|outclk               ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; RsRx        ; clk        ; 2.061 ; 2.061 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; 2.373 ; 2.373 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; 3.324 ; 3.324 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; 2.381 ; 2.381 ; Rise       ; clk             ;
; runSwitch   ; clk        ; 2.069 ; 2.069 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; RsRx        ; clk        ; -1.941 ; -1.941 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; -2.253 ; -2.253 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; -2.230 ; -2.230 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; -2.261 ; -2.261 ; Rise       ; clk             ;
; runSwitch   ; clk        ; -1.949 ; -1.949 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; RsTx          ; clk        ; 4.094 ; 4.094 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 4.007 ; 4.007 ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 3.905 ; 3.905 ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 3.899 ; 3.899 ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 3.799 ; 3.799 ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 3.899 ; 3.899 ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 3.893 ; 3.893 ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 3.893 ; 3.893 ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 3.775 ; 3.775 ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 3.770 ; 3.770 ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 3.917 ; 3.917 ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 3.917 ; 3.917 ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 3.891 ; 3.891 ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 3.750 ; 3.750 ; Rise       ; clk             ;
; runLED        ; clk        ; 3.682 ; 3.682 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; RsTx          ; clk        ; 4.094 ; 4.094 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 4.007 ; 4.007 ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 3.905 ; 3.905 ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 3.799 ; 3.799 ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 3.799 ; 3.799 ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 3.899 ; 3.899 ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 3.775 ; 3.775 ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 3.893 ; 3.893 ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 3.775 ; 3.775 ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 3.770 ; 3.770 ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 3.891 ; 3.891 ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 3.917 ; 3.917 ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 3.891 ; 3.891 ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 3.750 ; 3.750 ; Rise       ; clk             ;
; runLED        ; clk        ; 3.682 ; 3.682 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                      ;
+-------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                   ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                        ; -17.044   ; -1.025  ; -1.329   ; 0.781   ; -2.567              ;
;  CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -1.120    ; 0.117   ; N/A      ; N/A     ; -0.742              ;
;  clk                                                                    ; -17.044   ; -1.025  ; -1.329   ; 0.781   ; -2.567              ;
; Design-wide TNS                                                         ; -5979.487 ; -13.484 ; -10.492  ; 0.0     ; -3227.021           ;
;  CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -8.960    ; 0.000   ; N/A      ; N/A     ; -13.356             ;
;  clk                                                                    ; -5970.527 ; -13.484 ; -10.492  ; 0.000   ; -3213.665           ;
+-------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; RsRx        ; clk        ; 4.462 ; 4.462 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; 5.308 ; 5.308 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; 7.934 ; 7.934 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; 5.296 ; 5.296 ; Rise       ; clk             ;
; runSwitch   ; clk        ; 4.554 ; 4.554 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; RsRx        ; clk        ; -1.941 ; -1.941 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; -2.253 ; -2.253 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; -2.230 ; -2.230 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; -2.261 ; -2.261 ; Rise       ; clk             ;
; runSwitch   ; clk        ; -1.949 ; -1.949 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; RsTx          ; clk        ; 9.159 ; 9.159 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 9.148 ; 9.148 ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 8.672 ; 8.672 ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 8.537 ; 8.537 ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 8.189 ; 8.189 ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 8.537 ; 8.537 ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 8.534 ; 8.534 ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 8.534 ; 8.534 ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 8.147 ; 8.147 ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 8.320 ; 8.320 ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 8.563 ; 8.563 ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 8.563 ; 8.563 ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 8.528 ; 8.528 ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 8.289 ; 8.289 ; Rise       ; clk             ;
; runLED        ; clk        ; 8.032 ; 8.032 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; RsTx          ; clk        ; 4.094 ; 4.094 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 4.007 ; 4.007 ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 3.905 ; 3.905 ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 3.799 ; 3.799 ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 3.799 ; 3.799 ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 3.899 ; 3.899 ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 3.775 ; 3.775 ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 3.893 ; 3.893 ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 3.775 ; 3.775 ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 3.770 ; 3.770 ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 3.891 ; 3.891 ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 3.917 ; 3.917 ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 3.891 ; 3.891 ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 3.750 ; 3.750 ; Rise       ; clk             ;
; runLED        ; clk        ; 3.682 ; 3.682 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                             ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                    ; clk                                                                    ; 30800490 ; 0        ; 0        ; 0        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk                                                                    ; 56       ; 13227    ; 0        ; 0        ;
; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0        ; 0        ; 17       ; 0        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0        ; 0        ; 0        ; 8        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                              ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                    ; clk                                                                    ; 30800490 ; 0        ; 0        ; 0        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk                                                                    ; 56       ; 13227    ; 0        ; 0        ;
; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0        ; 0        ; 17       ; 0        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0        ; 0        ; 0        ; 8        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Apr 29 15:19:57 2022
Info: Command: quartus_sta pdp8 -c pdp8
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pdp8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -17.044
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.044     -5970.527 clk 
    Info (332119):    -1.120        -8.960 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332146): Worst-case hold slack is -1.025
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.025        -2.721 clk 
    Info (332119):     0.117         0.000 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332146): Worst-case recovery slack is -1.329
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.329       -10.492 clk 
Info (332146): Worst-case removal slack is 2.006
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.006         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567     -3213.665 clk 
    Info (332119):    -0.742       -13.356 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.659
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.659     -1421.682 clk 
    Info (332119):    -0.083        -0.664 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332146): Worst-case hold slack is -0.894
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.894       -13.484 clk 
    Info (332119):     0.547         0.000 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332146): Worst-case recovery slack is 0.081
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.081         0.000 clk 
Info (332146): Worst-case removal slack is 0.781
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.781         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -2393.604 clk 
    Info (332119):    -0.500        -9.000 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4566 megabytes
    Info: Processing ended: Fri Apr 29 15:19:59 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


