[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortInterface/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 117
LIB: work
FILE: ${SURELOG_DIR}/tests/PortInterface/dut.sv
n<> u<116> t<Top_level_rule> c<1> l<4:1> el<19:1>
  n<> u<1> t<Null_rule> p<116> s<114> l<4:1> el<4:1>
  n<> u<114> t<Source_text> p<116> c<21> s<115> l<4:1> el<18:10>
    n<> u<21> t<Description> p<114> c<20> s<22> l<4:1> el<6:13>
      n<> u<20> t<Interface_declaration> p<21> c<6> l<4:1> el<6:13>
        n<> u<6> t<Interface_ansi_header> p<20> c<2> s<18> l<4:1> el<4:23>
          n<> u<2> t<INTERFACE> p<6> s<4> l<4:1> el<4:10>
          n<sim_sram_if> u<4> t<Interface_identifier> p<6> c<3> s<5> l<4:11> el<4:22>
            n<sim_sram_if> u<3> t<STRING_CONST> p<4> l<4:11> el<4:22>
          n<> u<5> t<Package_import_declaration_list> p<6> l<4:22> el<4:22>
        n<> u<18> t<Non_port_interface_item> p<20> c<17> s<19> l<5:4> el<5:19>
          n<> u<17> t<Interface_or_generate_item> p<18> c<16> l<5:4> el<5:19>
            n<> u<16> t<Module_common_item> p<17> c<15> l<5:4> el<5:19>
              n<> u<15> t<Module_or_generate_item_declaration> p<16> c<14> l<5:4> el<5:19>
                n<> u<14> t<Package_or_generate_item_declaration> p<15> c<13> l<5:4> el<5:19>
                  n<> u<13> t<Data_declaration> p<14> c<12> l<5:4> el<5:19>
                    n<> u<12> t<Variable_declaration> p<13> c<8> l<5:4> el<5:19>
                      n<> u<8> t<Data_type> p<12> c<7> s<11> l<5:4> el<5:7>
                        n<> u<7> t<IntegerAtomType_Int> p<8> l<5:4> el<5:7>
                      n<> u<11> t<Variable_decl_assignment_list> p<12> c<10> l<5:8> el<5:18>
                        n<> u<10> t<Variable_decl_assignment> p<11> c<9> l<5:8> el<5:18>
                          n<start_addr> u<9> t<STRING_CONST> p<10> l<5:8> el<5:18>
        n<> u<19> t<ENDINTERFACE> p<20> l<6:1> el<6:13>
    n<// sim_sram_if> u<22> t<LINE_COMMENT> p<114> s<53> l<6:14> el<6:28>
    n<> u<53> t<Description> p<114> c<52> s<54> l<8:1> el<10:10>
      n<> u<52> t<Module_declaration> p<53> c<34> l<8:1> el<10:10>
        n<> u<34> t<Module_ansi_header> p<52> c<23> s<50> l<8:1> el<8:31>
          n<module> u<23> t<Module_keyword> p<34> s<24> l<8:1> el<8:7>
          n<dut> u<24> t<STRING_CONST> p<34> s<25> l<8:8> el<8:11>
          n<> u<25> t<Package_import_declaration_list> p<34> s<33> l<8:11> el<8:11>
          n<> u<33> t<Port_declaration_list> p<34> c<32> l<8:11> el<8:30>
            n<> u<32> t<Ansi_port_declaration> p<33> c<30> l<8:12> el<8:29>
              n<> u<30> t<Net_port_header> p<32> c<29> s<31> l<8:12> el<8:23>
                n<> u<29> t<Net_port_type> p<30> c<28> l<8:12> el<8:23>
                  n<> u<28> t<Data_type_or_implicit> p<29> c<27> l<8:12> el<8:23>
                    n<sim_sram_if> u<27> t<Data_type> p<28> c<26> l<8:12> el<8:23>
                      n<sim_sram_if> u<26> t<STRING_CONST> p<27> l<8:12> el<8:23>
              n<ss_if> u<31> t<STRING_CONST> p<32> l<8:24> el<8:29>
        n<> u<50> t<Non_port_module_item> p<52> c<49> s<51> l<9:4> el<9:39>
          n<> u<49> t<Module_or_generate_item> p<50> c<48> l<9:4> el<9:39>
            n<> u<48> t<Module_common_item> p<49> c<47> l<9:4> el<9:39>
              n<> u<47> t<Continuous_assign> p<48> c<46> l<9:4> el<9:39>
                n<> u<46> t<Net_assignment_list> p<47> c<45> l<9:11> el<9:38>
                  n<> u<45> t<Net_assignment> p<46> c<40> l<9:11> el<9:38>
                    n<> u<40> t<Net_lvalue> p<45> c<36> s<44> l<9:11> el<9:27>
                      n<> u<36> t<Ps_or_hierarchical_identifier> p<40> c<35> s<39> l<9:11> el<9:16>
                        n<ss_if> u<35> t<STRING_CONST> p<36> l<9:11> el<9:16>
                      n<> u<39> t<Constant_select> p<40> c<37> l<9:16> el<9:27>
                        n<start_addr> u<37> t<STRING_CONST> p<39> s<38> l<9:17> el<9:27>
                        n<> u<38> t<Constant_bit_select> p<39> l<9:28> el<9:28>
                    n<> u<44> t<Expression> p<45> c<43> l<9:30> el<9:38>
                      n<> u<43> t<Primary> p<44> c<42> l<9:30> el<9:38>
                        n<> u<42> t<Primary_literal> p<43> c<41> l<9:30> el<9:38>
                          n<32'h1234> u<41> t<INT_CONST> p<42> l<9:30> el<9:38>
        n<> u<51> t<ENDMODULE> p<52> l<10:1> el<10:10>
    n<// dut> u<54> t<LINE_COMMENT> p<114> s<113> l<10:11> el<10:17>
    n<> u<113> t<Description> p<114> c<112> l<12:1> el<18:10>
      n<> u<112> t<Module_declaration> p<113> c<67> l<12:1> el<18:10>
        n<> u<67> t<Module_ansi_header> p<112> c<55> s<76> l<12:1> el<12:26>
          n<module> u<55> t<Module_keyword> p<67> s<56> l<12:1> el<12:7>
          n<top> u<56> t<STRING_CONST> p<67> s<57> l<12:8> el<12:11>
          n<> u<57> t<Package_import_declaration_list> p<67> s<66> l<12:11> el<12:11>
          n<> u<66> t<Port_declaration_list> p<67> c<65> l<12:11> el<12:25>
            n<> u<65> t<Ansi_port_declaration> p<66> c<63> l<12:12> el<12:24>
              n<> u<63> t<Net_port_header> p<65> c<58> s<64> l<12:12> el<12:22>
                n<> u<58> t<PortDir_Out> p<63> s<62> l<12:12> el<12:18>
                n<> u<62> t<Net_port_type> p<63> c<61> l<12:19> el<12:22>
                  n<> u<61> t<Data_type_or_implicit> p<62> c<60> l<12:19> el<12:22>
                    n<> u<60> t<Data_type> p<61> c<59> l<12:19> el<12:22>
                      n<> u<59> t<IntegerAtomType_Int> p<60> l<12:19> el<12:22>
              n<o> u<64> t<STRING_CONST> p<65> l<12:23> el<12:24>
        n<> u<76> t<Non_port_module_item> p<112> c<75> s<92> l<13:4> el<13:32>
          n<> u<75> t<Module_or_generate_item> p<76> c<74> l<13:4> el<13:32>
            n<> u<74> t<Module_instantiation> p<75> c<68> l<13:4> el<13:32>
              n<sim_sram_if> u<68> t<STRING_CONST> p<74> s<73> l<13:4> el<13:15>
              n<> u<73> t<Hierarchical_instance> p<74> c<70> l<13:16> el<13:31>
                n<> u<70> t<Name_of_instance> p<73> c<69> s<72> l<13:16> el<13:29>
                  n<u_sim_sram_if> u<69> t<STRING_CONST> p<70> l<13:16> el<13:29>
                n<> u<72> t<Port_connection_list> p<73> c<71> l<13:30> el<13:30>
                  n<> u<71> t<Ordered_port_connection> p<72> l<13:30> el<13:30>
        n<> u<92> t<Non_port_module_item> p<112> c<91> s<110> l<15:4> el<15:37>
          n<> u<91> t<Module_or_generate_item> p<92> c<90> l<15:4> el<15:37>
            n<> u<90> t<Module_instantiation> p<91> c<77> l<15:4> el<15:37>
              n<dut> u<77> t<STRING_CONST> p<90> s<89> l<15:4> el<15:7>
              n<> u<89> t<Hierarchical_instance> p<90> c<79> l<15:8> el<15:36>
                n<> u<79> t<Name_of_instance> p<89> c<78> s<88> l<15:8> el<15:13>
                  n<u_dut> u<78> t<STRING_CONST> p<79> l<15:8> el<15:13>
                n<> u<88> t<Port_connection_list> p<89> c<87> l<15:14> el<15:35>
                  n<> u<87> t<Named_port_connection> p<88> c<80> l<15:14> el<15:35>
                    n<ss_if> u<80> t<STRING_CONST> p<87> s<85> l<15:15> el<15:20>
                    n<> u<85> t<OPEN_PARENS> p<87> s<84> l<15:20> el<15:21>
                    n<> u<84> t<Expression> p<87> c<83> s<86> l<15:21> el<15:34>
                      n<> u<83> t<Primary> p<84> c<82> l<15:21> el<15:34>
                        n<> u<82> t<Primary_literal> p<83> c<81> l<15:21> el<15:34>
                          n<u_sim_sram_if> u<81> t<STRING_CONST> p<82> l<15:21> el<15:34>
                    n<> u<86> t<CLOSE_PARENS> p<87> l<15:34> el<15:35>
        n<> u<110> t<Non_port_module_item> p<112> c<109> s<111> l<17:3> el<17:39>
          n<> u<109> t<Module_or_generate_item> p<110> c<108> l<17:3> el<17:39>
            n<> u<108> t<Module_common_item> p<109> c<107> l<17:3> el<17:39>
              n<> u<107> t<Continuous_assign> p<108> c<106> l<17:3> el<17:39>
                n<> u<106> t<Net_assignment_list> p<107> c<105> l<17:10> el<17:38>
                  n<> u<105> t<Net_assignment> p<106> c<97> l<17:10> el<17:38>
                    n<> u<97> t<Net_lvalue> p<105> c<94> s<104> l<17:10> el<17:11>
                      n<> u<94> t<Ps_or_hierarchical_identifier> p<97> c<93> s<96> l<17:10> el<17:11>
                        n<o> u<93> t<STRING_CONST> p<94> l<17:10> el<17:11>
                      n<> u<96> t<Constant_select> p<97> c<95> l<17:12> el<17:12>
                        n<> u<95> t<Constant_bit_select> p<96> l<17:12> el<17:12>
                    n<> u<104> t<Expression> p<105> c<103> l<17:14> el<17:38>
                      n<> u<103> t<Primary> p<104> c<102> l<17:14> el<17:38>
                        n<> u<102> t<Complex_func_call> p<103> c<98> l<17:14> el<17:38>
                          n<u_sim_sram_if> u<98> t<STRING_CONST> p<102> s<99> l<17:14> el<17:27>
                          n<start_addr> u<99> t<STRING_CONST> p<102> s<101> l<17:28> el<17:38>
                          n<> u<101> t<Select> p<102> c<100> l<17:38> el<17:38>
                            n<> u<100> t<Bit_select> p<101> l<17:38> el<17:38>
        n<> u<111> t<ENDMODULE> p<112> l<18:1> el<18:10>
  n<// top> u<115> t<LINE_COMMENT> p<116> l<18:11> el<18:17>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PortInterface/dut.sv:4:1: No timescale set for "sim_sram_if".
[WRN:PA0205] ${SURELOG_DIR}/tests/PortInterface/dut.sv:8:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/PortInterface/dut.sv:12:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PortInterface/dut.sv:8:1: Compile module "work@dut".
[INF:CP0304] ${SURELOG_DIR}/tests/PortInterface/dut.sv:4:1: Compile interface "work@sim_sram_if".
[INF:CP0303] ${SURELOG_DIR}/tests/PortInterface/dut.sv:12:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               1
ContAssign                                             2
Design                                                 1
HierPath                                               2
Identifier                                             4
IntTypespec                                            5
Interface                                              1
InterfaceTypespec                                      1
Module                                                 2
ModuleTypespec                                         2
Net                                                    2
Port                                                   3
RefModule                                              2
RefObj                                                 6
RefTypespec                                            7
SourceFile                                             1
UnsupportedTypespec                                    2
Variable                                               2
------------------------------------------------------------
Total:                                                46
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortInterface/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PortInterface/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllInterfaces:
\_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:4:1, endln:6:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@sim_sram_if), line:4:11, endln:4:22
    |vpiParent:
    \_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:4:1, endln:6:13
    |vpiName:work@sim_sram_if
  |vpiVariable:
  \_Variable: (work@sim_sram_if.start_addr), line:5:8, endln:5:18
    |vpiParent:
    \_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:4:1, endln:6:13
    |vpiTypespec:
    \_RefTypespec: (work@sim_sram_if.start_addr), line:5:4, endln:5:7
      |vpiParent:
      \_Variable: (work@sim_sram_if.start_addr), line:5:8, endln:5:18
      |vpiFullName:work@sim_sram_if.start_addr
      |vpiActual:
      \_IntTypespec: , line:5:4, endln:5:7
    |vpiName:start_addr
    |vpiFullName:work@sim_sram_if.start_addr
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypespec:
  \_IntTypespec: , line:5:4, endln:5:7
    |vpiParent:
    \_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:4:1, endln:6:13
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:5:4, endln:5:7
  |vpiImportTypespec:
  \_Variable: (work@sim_sram_if.start_addr), line:5:8, endln:5:18
  |vpiImportTypespec:
  \_Net: (work@sim_sram_if.start_addr), line:5:8, endln:5:18
    |vpiParent:
    \_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:4:1, endln:6:13
    |vpiTypespec:
    \_RefTypespec: (work@sim_sram_if.start_addr), line:5:4, endln:5:7
      |vpiParent:
      \_Net: (work@sim_sram_if.start_addr), line:5:8, endln:5:18
      |vpiFullName:work@sim_sram_if.start_addr
      |vpiActual:
      \_IntTypespec: , line:5:4, endln:5:7
    |vpiName:start_addr
    |vpiFullName:work@sim_sram_if.start_addr
  |vpiDefName:work@sim_sram_if
  |vpiNet:
  \_Net: (work@sim_sram_if.start_addr), line:5:8, endln:5:18
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:8:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut), line:8:8, endln:8:11
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:8:1, endln:10:10
    |vpiName:work@dut
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:8:1, endln:10:10
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_Net: (work@dut.ss_if), line:8:24, endln:8:29
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:8:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.ss_if.sim_sram_if), line:8:12, endln:8:23
      |vpiParent:
      \_Net: (work@dut.ss_if), line:8:24, endln:8:29
      |vpiName:sim_sram_if
      |vpiFullName:work@dut.ss_if.sim_sram_if
      |vpiActual:
      \_InterfaceTypespec: (work@sim_sram_if)
    |vpiName:ss_if
    |vpiFullName:work@dut.ss_if
  |vpiDefName:work@dut
  |vpiNet:
  \_Net: (work@dut.ss_if), line:8:24, endln:8:29
  |vpiPort:
  \_Port: (ss_if), line:8:24, endln:8:29
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:8:1, endln:10:10
    |vpiName:ss_if
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@dut.ss_if.sim_sram_if), line:8:12, endln:8:23
      |vpiParent:
      \_Port: (ss_if), line:8:24, endln:8:29
      |vpiName:sim_sram_if
      |vpiFullName:work@dut.ss_if.sim_sram_if
      |vpiActual:
      \_InterfaceTypespec: (work@sim_sram_if)
  |vpiContAssign:
  \_ContAssign: , line:9:11, endln:9:38
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:8:1, endln:10:10
    |vpiLhs:
    \_HierPath: (ss_if.start_addr), line:9:16, endln:9:27
      |vpiParent:
      \_ContAssign: , line:9:11, endln:9:38
      |vpiName:ss_if.start_addr
      |vpiActual:
      \_RefObj: (ss_if), line:9:16, endln:9:27
        |vpiParent:
        \_HierPath: (ss_if.start_addr), line:9:16, endln:9:27
        |vpiName:ss_if
        |vpiActual:
        \_Net: (work@dut.ss_if), line:8:24, endln:8:29
      |vpiActual:
      \_RefObj: (start_addr), line:9:17, endln:9:27
        |vpiParent:
        \_HierPath: (ss_if.start_addr), line:9:16, endln:9:27
        |vpiName:start_addr
        |vpiActual:
        \_Net: (work@sim_sram_if.start_addr), line:5:8, endln:5:18
    |vpiRhs:
    \_Constant: , line:9:30, endln:9:38
      |vpiParent:
      \_ContAssign: , line:9:11, endln:9:38
      |vpiTypespec:
      \_RefTypespec: (work@dut), line:9:30, endln:9:38
        |vpiParent:
        \_Constant: , line:9:30, endln:9:38
        |vpiFullName:work@dut
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:5
      |vpiSize:32
      |vpiDecompile:32'h1234
      |vpiValue:1234
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:12:1, endln:18:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top), line:12:8, endln:12:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:12:1, endln:18:10
    |vpiName:work@top
  |vpiVariable:
  \_Variable: (work@top.o), line:12:23, endln:12:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:12:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:12:19, endln:12:22
      |vpiParent:
      \_Variable: (work@top.o), line:12:23, endln:12:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:12:19, endln:12:22
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypespec:
  \_InterfaceTypespec: (work@sim_sram_if)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:
    \_Identifier: (work@sim_sram_if)
      |vpiParent:
      \_InterfaceTypespec: (work@sim_sram_if)
      |vpiName:work@sim_sram_if
    |vpiInterface:
    \_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:4:1, endln:6:13
  |vpiTypespec:
  \_ModuleTypespec: (work@dut)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:work@dut
    |vpiModule:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:8:1, endln:10:10
  |vpiTypespec:
  \_IntTypespec: , line:12:19, endln:12:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:12:1, endln:18:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:12:19, endln:12:22
  |vpiImportTypespec:
  \_Variable: (work@top.o), line:12:23, endln:12:24
  |vpiImportTypespec:
  \_Net: (work@top.start_addr), line:17:28, endln:17:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:12:1, endln:18:10
    |vpiName:start_addr
    |vpiFullName:work@top.start_addr
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_Net: (work@top.start_addr), line:17:28, endln:17:38
  |vpiPort:
  \_Port: (o), line:12:23, endln:12:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:12:1, endln:18:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:12:19, endln:12:22
      |vpiParent:
      \_Port: (o), line:12:23, endln:12:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:12:19, endln:12:22
  |vpiContAssign:
  \_ContAssign: , line:17:10, endln:17:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:12:1, endln:18:10
    |vpiLhs:
    \_RefObj: (work@top.o), line:17:10, endln:17:11
      |vpiParent:
      \_ContAssign: , line:17:10, endln:17:38
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_Variable: (work@top.o), line:12:23, endln:12:24
    |vpiRhs:
    \_HierPath: (u_sim_sram_if.start_addr), line:17:14, endln:17:38
      |vpiParent:
      \_ContAssign: , line:17:10, endln:17:38
      |vpiName:u_sim_sram_if.start_addr
      |vpiActual:
      \_RefObj: (u_sim_sram_if), line:17:14, endln:17:27
        |vpiParent:
        \_HierPath: (u_sim_sram_if.start_addr), line:17:14, endln:17:38
        |vpiName:u_sim_sram_if
        |vpiActual:
        \_RefModule: work@sim_sram_if (u_sim_sram_if), line:13:4, endln:13:15
      |vpiActual:
      \_RefObj: (work@top.start_addr), line:17:28, endln:17:38
        |vpiParent:
        \_HierPath: (u_sim_sram_if.start_addr), line:17:14, endln:17:38
        |vpiName:start_addr
        |vpiFullName:work@top.start_addr
        |vpiActual:
        \_Net: (work@top.start_addr), line:17:28, endln:17:38
  |vpiRefModule:
  \_RefModule: work@sim_sram_if (u_sim_sram_if), line:13:4, endln:13:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:12:1, endln:18:10
    |vpiName:u_sim_sram_if
    |vpiDefName:work@sim_sram_if
    |vpiActual:
    \_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:4:1, endln:6:13
  |vpiRefModule:
  \_RefModule: work@dut (u_dut), line:15:4, endln:15:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:12:1, endln:18:10
    |vpiName:u_dut
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:8:1, endln:10:10
    |vpiPort:
    \_Port: (ss_if), line:15:15, endln:15:20
      |vpiParent:
      \_RefModule: work@dut (u_dut), line:15:4, endln:15:7
      |vpiName:ss_if
      |vpiHighConn:
      \_RefObj: (work@top.u_dut.ss_if.u_sim_sram_if), line:15:21, endln:15:34
        |vpiParent:
        \_Port: (ss_if), line:15:15, endln:15:20
        |vpiName:u_sim_sram_if
        |vpiFullName:work@top.u_dut.ss_if.u_sim_sram_if
        |vpiActual:
        \_RefModule: work@sim_sram_if (u_sim_sram_if), line:13:4, endln:13:15
|vpiTypespec:
\_InterfaceTypespec: (work@sim_sram_if)
|vpiTypespec:
\_ModuleTypespec: (work@dut)
|vpiTypespec:
\_ModuleTypespec: (work@top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:12:1, endln:18:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
