LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32s_32s_32_1_1
LeNet_wrapper_regslice_both
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32s_15ns_32_2_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_5ns_7ns_11_1_1
LeNet_wrapper_mul_4ns_6ns_9_1_1
LeNet_wrapper_sparsemux_9_2_8_1_1
LeNet_wrapper_sparsemux_9_2_8_1_1
LeNet_wrapper_sparsemux_9_2_8_1_1
LeNet_wrapper_sparsemux_9_2_8_1_1
LeNet_wrapper_mul_8s_8s_16_1_1
LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1
LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_urem_5ns_4ns_3_9_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32ns_32ns_64_2_1
LeNet_wrapper_mul_32s_32s_32_2_1
LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb
LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_sparsemux_25_4_32_1_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_31ns_32ns_63_2_1
LeNet_wrapper_mul_32ns_31ns_63_2_1
LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W
LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32s_12ns_32_2_1
LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_urem_7ns_5ns_4_11_1
LeNet_wrapper_mul_7ns_9ns_15_1_1
LeNet_wrapper_mul_8ns_10ns_17_1_1
LeNet_wrapper_mul_9ns_11ns_19_1_1
LeNet_wrapper_mul_12s_7ns_12_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1
LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_urem_9ns_5ns_4_13_1
LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32ns_8ns_39_2_1
LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA
LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_sparsemux_9_2_32_1_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W
LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1
LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32ns_11ns_42_2_1
LeNet_wrapper_FC_1u_800u_500u_s_B_RAM_S2P_BRAM_1R1W
LeNet_wrapper_FC_1u_800u_500u_s_A_RAM_S2P_BRAM_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_regslice_both
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d2_S
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d2_S
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0
LeNet_wrapper_start_for_SMM_1u_25u_20u_U0
LeNet_wrapper_start_for_pool_2u_20u_24u_U0
LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0
LeNet_wrapper_start_for_SMM_1u_500u_50u_U0
LeNet_wrapper_start_for_pool_2u_50u_8u_U0
LeNet_wrapper_start_for_FC_1u_800u_500u_U0
LeNet_wrapper_start_for_FC_1u_500u_10u_U0
LeNet_wrapper_start_for_AXI_DMA_MASTER_U0
AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2
AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1
AXI_DMA_SLAVE
SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6
SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1
SCIG_5u_1u_28u_20u_24u_0u_s
SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6
SMM_1u_25u_20u_Pipeline_L2_L3
SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7
SMM_1u_25u_20u_s
pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1
pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13
pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9
pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10
pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12
pool_2u_20u_24u_s
SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6
SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1
SCIG_5u_20u_12u_50u_8u_0u_s
SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6
SMM_1u_500u_50u_Pipeline_L2_L3
SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7
SMM_1u_500u_50u_s
pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1
pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13
pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9
pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10
pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12
pool_2u_50u_8u_s
FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6
FC_1u_800u_500u_Pipeline_L2_L3
FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2
FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7
FC_1u_800u_500u_s
FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6
FC_1u_500u_10u_Pipeline_L2
FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2
FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7
FC_1u_500u_10u_s
AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2
AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1
AXI_DMA_MASTER
LeNet_wrapper
