<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="data_recovery_v8.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DPLL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DPLL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DPLL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DPLL.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DPLL.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DPLL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DPLL.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="DPLL.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DPLL.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DPLL_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DPLL_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DPLL_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DPLL_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PCK_CRC5_D1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PCK_CRC5_D1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PCK_CRC5_D1.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="counter.vhi"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="data_analyser.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="data_analyser.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="data_analyser.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="data_analyser.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_analyser.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="data_analyser.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="data_analyser.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="data_analyser.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="data_analyser.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="data_analyser_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="data_analyser_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="data_analyser_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="data_analyser_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="var_shift_reg.vhi"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1590713974" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1590713974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590724487" xil_pn:in_ck="1623304551579453872" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1590724487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DPLL.vhd"/>
      <outfile xil_pn:name="EOP_check_shift_reg.vhd"/>
      <outfile xil_pn:name="PCK_CRC16_D1.vhd"/>
      <outfile xil_pn:name="PCK_CRC5_D1.vhd"/>
      <outfile xil_pn:name="counter.vhd"/>
      <outfile xil_pn:name="data_analyser.vhd"/>
      <outfile xil_pn:name="testbench.vhd"/>
      <outfile xil_pn:name="var_shift_reg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1590713974" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:start_ts="1590713974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590713974" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:start_ts="1590713974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590713974" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:start_ts="1590713974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590724487" xil_pn:in_ck="1623304551579453872" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1590724487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DPLL.vhd"/>
      <outfile xil_pn:name="EOP_check_shift_reg.vhd"/>
      <outfile xil_pn:name="PCK_CRC16_D1.vhd"/>
      <outfile xil_pn:name="PCK_CRC5_D1.vhd"/>
      <outfile xil_pn:name="counter.vhd"/>
      <outfile xil_pn:name="data_analyser.vhd"/>
      <outfile xil_pn:name="testbench.vhd"/>
      <outfile xil_pn:name="var_shift_reg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1590724491" xil_pn:in_ck="1623304551579453872" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4584690358482465682" xil_pn:start_ts="1590724487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_beh.prj"/>
      <outfile xil_pn:name="testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1591242621" xil_pn:in_ck="-8987930339690833258" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4096865016335346369" xil_pn:start_ts="1591242621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1590121284" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1590121284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590121284" xil_pn:name="TRAN_schematicsToHdl" xil_pn:start_ts="1590121284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590121284" xil_pn:name="TRAN_regenerateCores" xil_pn:start_ts="1590121284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590121284" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1590121284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590121284" xil_pn:name="TRAN_xawsTohdl" xil_pn:start_ts="1590121284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590121284" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:start_ts="1590121284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590121284" xil_pn:name="TRAN_platgen" xil_pn:start_ts="1590121284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590762418" xil_pn:in_ck="-1415743118612461632" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-1723018918162336345" xil_pn:start_ts="1590762406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="DPLL.lso"/>
      <outfile xil_pn:name="DPLL.ngc"/>
      <outfile xil_pn:name="DPLL.ngr"/>
      <outfile xil_pn:name="DPLL.prj"/>
      <outfile xil_pn:name="DPLL.stx"/>
      <outfile xil_pn:name="DPLL.syr"/>
      <outfile xil_pn:name="DPLL.xst"/>
      <outfile xil_pn:name="DPLL_stx_beh.prj"/>
      <outfile xil_pn:name="DPLL_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="data_analyser.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
