Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Administrator\Desktop\SANRC\par\EPCS.qsys --block-symbol-file --output-directory=C:\Users\Administrator\Desktop\SANRC\par\EPCS --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading par/EPCS.qsys
Progress: Reading input file
Progress: Adding intel_generic_serial_flash_interface_top_0 [intel_generic_serial_flash_interface_top 18.1]
Progress: Parameterizing module intel_generic_serial_flash_interface_top_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Administrator\Desktop\SANRC\par\EPCS.qsys --synthesis=VERILOG --output-directory=C:\Users\Administrator\Desktop\SANRC\par\EPCS\synthesis --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading par/EPCS.qsys
Progress: Reading input file
Progress: Adding intel_generic_serial_flash_interface_top_0 [intel_generic_serial_flash_interface_top 18.1]
Progress: Parameterizing module intel_generic_serial_flash_interface_top_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: EPCS: Generating EPCS "EPCS" for QUARTUS_SYNTH
Info: intel_generic_serial_flash_interface_top_0: "EPCS" instantiated intel_generic_serial_flash_interface_top "intel_generic_serial_flash_interface_top_0"
Info: csr_controller: "intel_generic_serial_flash_interface_top_0" instantiated intel_generic_serial_flash_interface_csr "csr_controller"
Info: avst_fifo: "Generating: avst_fifo"
Info: xip_controller: "intel_generic_serial_flash_interface_top_0" instantiated intel_generic_serial_flash_interface_xip "xip_controller"
Info: xip_addr_adaption: "intel_generic_serial_flash_interface_top_0" instantiated intel_generic_serial_flash_interface_addr "xip_addr_adaption"
Info: merlin_demultiplexer_0: "intel_generic_serial_flash_interface_top_0" instantiated altera_merlin_demultiplexer "merlin_demultiplexer_0"
Info: multiplexer: "intel_generic_serial_flash_interface_top_0" instantiated altera_merlin_multiplexer "multiplexer"
Info: serial_flash_inf_cmd_gen_inst: "intel_generic_serial_flash_interface_top_0" instantiated intel_generic_serial_flash_interface_cmd "serial_flash_inf_cmd_gen_inst"
Info: qspi_inf_mux: "Generating: qspi_inf_mux"
Info: inf_sc_fifo_ser_data: "Generating: inf_sc_fifo_ser_data"
Info: qspi_inf_inst: "intel_generic_serial_flash_interface_top_0" instantiated intel_generic_serial_flash_interface_if_ctrl "qspi_inf_inst"
Info: rst_controller: "intel_generic_serial_flash_interface_top_0" instantiated altera_reset_controller "rst_controller"
Info: avst_fifo: "xip_controller" instantiated intel_generic_serial_flash_interface_xip "avst_fifo"
Info: qspi_inf_mux: "qspi_inf_inst" instantiated intel_generic_serial_flash_interface_if_ctrl "qspi_inf_mux"
Info: inf_sc_fifo_ser_data: "qspi_inf_inst" instantiated intel_generic_serial_flash_interface_if_ctrl "inf_sc_fifo_ser_data"
Info: avst_fifo: "avst_fifo" instantiated altera_avalon_sc_fifo "avst_fifo"
Info: qspi_inf_mux: "qspi_inf_mux" instantiated altera_merlin_multiplexer "qspi_inf_mux"
Info: Reusing file C:/Users/Administrator/Desktop/SANRC/par/EPCS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: EPCS: Done "EPCS" with 15 modules, 20 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
