// Seed: 2007008181
module module_0 (
    input wand id_0,
    output tri0 id_1,
    input supply0 id_2,
    output tri0 id_3,
    input tri id_4,
    input tri id_5,
    input uwire id_6,
    input uwire id_7
);
  assign id_1 = -1;
  reg id_9;
  always @(posedge 1 == 1 or negedge -1'b0) begin : LABEL_0
    id_9 <= id_5;
  end
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    input supply0 id_2,
    output tri0 id_3,
    output uwire id_4,
    input wand id_5,
    output tri1 id_6
);
  logic [7:0] id_8[1 : -1];
  logic id_9 = ~id_9;
  wire id_10;
  logic id_11 = 1 + 1'b0;
  assign id_0 = ~id_9;
  uwire id_12 = -1 & id_11, id_13;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_5,
      id_4,
      id_2,
      id_2,
      id_5,
      id_5
  );
  assign modCall_1.id_2 = 0;
  wire id_14;
  logic [-1  -  -1 : 1  &  -1  ==  -1] id_15;
  assign id_3 = 1 ? (id_13) : id_5 ? id_8[-1] : 1;
endmodule
