

================================================================
== Vitis HLS Report for 'multihart_ip'
================================================================
* Date:           Sun Sep  8 17:17:01 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        multihart_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.972 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123  |multihart_ip_Pipeline_VITIS_LOOP_193_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c_nbc_loc = alloca i64 1"   --->   Operation 6 'alloca' 'c_nbc_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c_nbi_loc = alloca i64 1"   --->   Operation 7 'alloca' 'c_nbi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%start_pc_addr = getelementptr i32 %start_pc, i64 0, i64 0" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 8 'getelementptr' 'start_pc_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (2.32ns)   --->   "%start_pc_load = load i1 %start_pc_addr" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 9 'load' 'start_pc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 10 [1/2] (2.32ns)   --->   "%start_pc_load = load i1 %start_pc_addr" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 10 'load' 'start_pc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%f_state_fetch_pc = trunc i32 %start_pc_load" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 11 'trunc' 'f_state_fetch_pc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%start_pc_addr_1 = getelementptr i32 %start_pc, i64 0, i64 1" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 12 'getelementptr' 'start_pc_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (2.32ns)   --->   "%start_pc_load_1 = load i1 %start_pc_addr_1" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 13 'load' 'start_pc_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>

State 3 <SV = 2> <Delay = 3.91>
ST_3 : Operation 14 [1/1] (1.00ns)   --->   "%running_hart_set_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %running_hart_set"   --->   Operation 14 'read' 'running_hart_set_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%h_running = trunc i32 %running_hart_set_read" [../../multihart_ip.cpp:55->../../multihart_ip.cpp:175]   --->   Operation 15 'trunc' 'h_running' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.97ns)   --->   "%has_exited = xor i1 %h_running, i1 1" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:175]   --->   Operation 16 'xor' 'has_exited' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%h_running_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 1" [../../multihart_ip.cpp:55->../../multihart_ip.cpp:175]   --->   Operation 17 'bitselect' 'h_running_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.97ns)   --->   "%has_exited_6 = xor i1 %h_running_2, i1 1" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:175]   --->   Operation 18 'xor' 'has_exited_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/2] (2.32ns)   --->   "%start_pc_load_1 = load i1 %start_pc_addr_1" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 19 'load' 'start_pc_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_12 = trunc i32 %start_pc_load_1" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 20 'trunc' 'f_state_fetch_pc_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (1.58ns)   --->   "%call_ln56 = call void @multihart_ip_Pipeline_VITIS_LOOP_193_1, i1 %has_exited_6, i1 %has_exited, i15 %f_state_fetch_pc_12, i15 %f_state_fetch_pc, i1 %h_running_2, i1 %h_running, i32 %code_ram, i32 %data_ram, i32 %c_nbi_loc, i32 %c_nbc_loc" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:175]   --->   Operation 21 'call' 'call_ln56' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 22 [1/2] (2.55ns)   --->   "%call_ln56 = call void @multihart_ip_Pipeline_VITIS_LOOP_193_1, i1 %has_exited_6, i1 %has_exited, i15 %f_state_fetch_pc_12, i15 %f_state_fetch_pc, i1 %h_running_2, i1 %h_running, i32 %code_ram, i32 %data_ram, i32 %c_nbi_loc, i32 %c_nbc_loc" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:175]   --->   Operation 22 'call' 'call_ln56' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln102 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [../../multihart_ip.cpp:102]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %running_hart_set"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %running_hart_set, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %running_hart_set, void @empty_4, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_13, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_5, i32 0, i32 0, void @empty_12, i32 1, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %start_pc, i64 666, i64 207, i64 1"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %start_pc"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_5, i32 0, i32 0, void @empty_12, i32 1, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %code_ram, i64 666, i64 207, i64 1"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code_ram"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_5, i32 0, i32 0, void @empty_12, i32 1, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %data_ram, i64 666, i64 207, i64 1"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_ram"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_instruction"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_4, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_cycle"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_cycle, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_9, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_cycle, void @empty_4, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %data_ram"   --->   Operation 46 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%c_nbi_loc_load = load i32 %c_nbi_loc"   --->   Operation 47 'load' 'c_nbi_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%c_nbc_loc_load = load i32 %c_nbc_loc"   --->   Operation 48 'load' 'c_nbc_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.00ns)   --->   "%write_ln233 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_instruction, i32 %c_nbi_loc_load" [../../multihart_ip.cpp:233]   --->   Operation 49 'write' 'write_ln233' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 50 [1/1] (1.00ns)   --->   "%write_ln234 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_cycle, i32 %c_nbc_loc_load" [../../multihart_ip.cpp:234]   --->   Operation 50 'write' 'write_ln234' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln244 = ret" [../../multihart_ip.cpp:244]   --->   Operation 51 'ret' 'ret_ln244' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ running_hart_set]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start_pc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ code_ram]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_ram]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ nb_instruction]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ nb_cycle]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_nbc_loc                  (alloca                ) [ 001111]
c_nbi_loc                  (alloca                ) [ 001111]
start_pc_addr              (getelementptr         ) [ 001000]
start_pc_load              (load                  ) [ 000000]
f_state_fetch_pc           (trunc                 ) [ 000110]
start_pc_addr_1            (getelementptr         ) [ 000100]
running_hart_set_read      (read                  ) [ 000000]
h_running                  (trunc                 ) [ 000010]
has_exited                 (xor                   ) [ 000010]
h_running_2                (bitselect             ) [ 000010]
has_exited_6               (xor                   ) [ 000010]
start_pc_load_1            (load                  ) [ 000000]
f_state_fetch_pc_12        (trunc                 ) [ 000010]
call_ln56                  (call                  ) [ 000000]
spectopmodule_ln102        (spectopmodule         ) [ 000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specmemcore_ln0            (specmemcore           ) [ 000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specmemcore_ln0            (specmemcore           ) [ 000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specmemcore_ln0            (specmemcore           ) [ 000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000]
c_nbi_loc_load             (load                  ) [ 000000]
c_nbc_loc_load             (load                  ) [ 000000]
write_ln233                (write                 ) [ 000000]
write_ln234                (write                 ) [ 000000]
ret_ln244                  (ret                   ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="running_hart_set">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="running_hart_set"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="start_pc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_pc"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="code_ram">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="code_ram"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_ram">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_ram"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nb_instruction">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nb_instruction"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="nb_cycle">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nb_cycle"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multihart_ip_Pipeline_VITIS_LOOP_193_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="c_nbc_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_nbc_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="c_nbi_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_nbi_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="running_hart_set_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="running_hart_set_read/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln233_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln233/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="write_ln234_write_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="32" slack="0"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln234/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="start_pc_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="start_pc_load/1 start_pc_load_1/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="start_pc_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr_1/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="0" index="3" bw="15" slack="0"/>
<pin id="128" dir="0" index="4" bw="15" slack="1"/>
<pin id="129" dir="0" index="5" bw="1" slack="0"/>
<pin id="130" dir="0" index="6" bw="1" slack="0"/>
<pin id="131" dir="0" index="7" bw="32" slack="0"/>
<pin id="132" dir="0" index="8" bw="32" slack="0"/>
<pin id="133" dir="0" index="9" bw="32" slack="2"/>
<pin id="134" dir="0" index="10" bw="32" slack="2"/>
<pin id="135" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln56/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="f_state_fetch_pc_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="h_running_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="h_running/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="has_exited_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="h_running_2_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="h_running_2/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="has_exited_6_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited_6/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="f_state_fetch_pc_12_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc_12/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="c_nbi_loc_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="4"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_nbi_loc_load/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="c_nbc_loc_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="4"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_nbc_loc_load/5 "/>
</bind>
</comp>

<comp id="184" class="1005" name="c_nbc_loc_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="2"/>
<pin id="186" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="c_nbc_loc "/>
</bind>
</comp>

<comp id="190" class="1005" name="c_nbi_loc_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="2"/>
<pin id="192" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="c_nbi_loc "/>
</bind>
</comp>

<comp id="196" class="1005" name="start_pc_addr_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr "/>
</bind>
</comp>

<comp id="201" class="1005" name="f_state_fetch_pc_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="15" slack="1"/>
<pin id="203" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc "/>
</bind>
</comp>

<comp id="206" class="1005" name="start_pc_addr_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="h_running_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running "/>
</bind>
</comp>

<comp id="216" class="1005" name="has_exited_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited "/>
</bind>
</comp>

<comp id="221" class="1005" name="h_running_2_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running_2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="has_exited_6_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited_6 "/>
</bind>
</comp>

<comp id="231" class="1005" name="f_state_fetch_pc_12_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="15" slack="1"/>
<pin id="233" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="70" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="70" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="100" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="122"><net_src comp="114" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="123" pin=7"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="123" pin=8"/></net>

<net id="142"><net_src comp="108" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="80" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="123" pin=6"/></net>

<net id="152"><net_src comp="143" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="148" pin="2"/><net_sink comp="123" pin=2"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="80" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="163"><net_src comp="155" pin="3"/><net_sink comp="123" pin=5"/></net>

<net id="168"><net_src comp="155" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="164" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="174"><net_src comp="108" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="123" pin=3"/></net>

<net id="179"><net_src comp="176" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="183"><net_src comp="180" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="187"><net_src comp="72" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="123" pin=10"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="193"><net_src comp="76" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="123" pin=9"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="199"><net_src comp="100" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="204"><net_src comp="139" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="123" pin=4"/></net>

<net id="209"><net_src comp="114" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="214"><net_src comp="143" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="123" pin=6"/></net>

<net id="219"><net_src comp="148" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="224"><net_src comp="155" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="123" pin=5"/></net>

<net id="229"><net_src comp="164" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="234"><net_src comp="171" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="123" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_ram | {3 4 }
	Port: nb_instruction | {5 }
	Port: nb_cycle | {5 }
 - Input state : 
	Port: multihart_ip : running_hart_set | {3 }
	Port: multihart_ip : start_pc | {1 2 3 }
	Port: multihart_ip : code_ram | {3 4 }
	Port: multihart_ip : data_ram | {3 4 }
  - Chain level:
	State 1
		start_pc_load : 1
	State 2
		f_state_fetch_pc : 1
		start_pc_load_1 : 1
	State 3
		has_exited : 1
		has_exited_6 : 1
		f_state_fetch_pc_12 : 1
		call_ln56 : 1
	State 4
	State 5
		write_ln233 : 1
		write_ln234 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|   call   | grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123 | 25.6095 |   4441  |   6945  |
|----------|---------------------------------------------------|---------|---------|---------|
|    xor   |                 has_exited_fu_148                 |    0    |    0    |    2    |
|          |                has_exited_6_fu_164                |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|   read   |          running_hart_set_read_read_fu_80         |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   write  |              write_ln233_write_fu_86              |    0    |    0    |    0    |
|          |              write_ln234_write_fu_93              |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |              f_state_fetch_pc_fu_139              |    0    |    0    |    0    |
|   trunc  |                  h_running_fu_143                 |    0    |    0    |    0    |
|          |             f_state_fetch_pc_12_fu_171            |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
| bitselect|                 h_running_2_fu_155                |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   | 25.6095 |   4441  |   6949  |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     c_nbc_loc_reg_184     |   32   |
|     c_nbi_loc_reg_190     |   32   |
|f_state_fetch_pc_12_reg_231|   15   |
|  f_state_fetch_pc_reg_201 |   15   |
|    h_running_2_reg_221    |    1   |
|     h_running_reg_211     |    1   |
|    has_exited_6_reg_226   |    1   |
|     has_exited_reg_216    |    1   |
|  start_pc_addr_1_reg_206  |    1   |
|   start_pc_addr_reg_196   |    1   |
+---------------------------+--------+
|           Total           |   100  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                 grp_access_fu_108                 |  p0  |   4  |   1  |    4   ||    0    ||    20   |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123 |  p1  |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123 |  p2  |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123 |  p3  |   2  |  15  |   30   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123 |  p5  |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123 |  p6  |   2  |   1  |    2   ||    0    ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Total                       |      |      |      |   42   ||  9.7666 ||    0    ||    65   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   25   |  4441  |  6949  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    0   |   65   |
|  Register |    -   |   100  |    -   |
+-----------+--------+--------+--------+
|   Total   |   35   |  4541  |  7014  |
+-----------+--------+--------+--------+
