# GPU Subsystem â€“ Block Level Physical Design

**Cadence Innovus | Timing Closure @ 500 MHz | Signoff Clean**

---

## ğŸ“Œ Project Overview

This project demonstrates **block-level physical design (PD) implementation of a GPU subsystem**, focusing on industrial best practices used in advanced SoC and GPU development.

The objective was to take a synthesized GPU subsystem block and implement a **clean, timing-closed, power-aware, and signoff-clean physical design**, using a production-style flow similar to those followed at tier-1 semiconductor companies.

This repository emphasizes **methodology, flow ownership, and engineering judgment**, rather than proprietary data or confidential IP.

---

## ğŸ¯ Design Goals

* Achieve **timing closure at 500 MHz**
* Implement a **robust and scalable floorplan**
* Design a **reliable Power Distribution Network (PDN)**
* Ensure **DRC, LVS, and antenna rule cleanliness**
* Follow **industry-standard PD flow discipline**
* Maintain NDA-safe, reproducible structure

---

## ğŸ§° Tools & Technologies

| Category              | Tool                        |
| --------------------- | --------------------------- |
| Place & Route         | Cadence Innovus             |
| Constraints           | Synopsys SDC                |
| Physical Verification | Calibre DRC / LVS / Antenna |
| Timing Analysis       | Innovus STA                 |
| Scripting             | TCL                         |
| Documentation         | Markdown                    |

---

## ğŸ§© Design Scope

* **Design Type:** GPU Subsystem (Block-level)
* **Implementation Level:** Physical Design (PnR)
* **Clock Frequency Target:** 500 MHz
* **Focus Areas:**

  * Floorplanning
  * Power planning
  * Placement & optimization
  * Clock Tree Synthesis (CTS)
  * Routing
  * Signoff checks

> âš ï¸ Note: All design data is **representative or anonymized**. No foundry PDKs, customer netlists, or proprietary layouts are included.

---

## ğŸ—ï¸ Physical Design Flow Description

### 1ï¸âƒ£ Floorplanning

* Defined block dimensions based on:

  * Cell density targets
  * Routing congestion estimation
  * Macro proximity considerations
* IOs were planned to minimize:

  * Long critical paths
  * Clock skew
  * Power routing complexity
* Halo and channel spacing optimized for routability

**Key considerations:**

* Aspect ratio optimization
* Future scalability
* Clock and power integrity

---

### 2ï¸âƒ£ Power Distribution Network (PDN)

* Designed a hierarchical PDN consisting of:

  * Core power rings
  * Horizontal and vertical power straps
* Power grid aligned with:

  * IR-drop mitigation
  * EM reliability
  * Uniform current distribution

**Strategies applied:**

* Higher metal layers for global power
* Lower layers for local cell power
* Stripe pitch optimized for congestion vs IR tradeoff

---

### 3ï¸âƒ£ Placement & Optimization

* Standard cell placement performed with:

  * Congestion-driven optimization
  * Timing-driven cell spreading
* Incremental optimization to fix:

  * Early setup violations
  * High fanout nets
* Physical-only cells (buffers, decaps) inserted as needed

---

### 4ï¸âƒ£ Clock Tree Synthesis (CTS)

* Implemented balanced clock tree architecture
* Achieved:

  * Controlled clock skew
  * Acceptable insertion delay
* Clock buffers and inverters selected based on:

  * Power vs skew tradeoffs
  * Transition constraints

**CTS objectives:**

* Meet setup and hold requirements
* Minimize clock power
* Reduce on-chip variation sensitivity

---

### 5ï¸âƒ£ Routing & Post-Route Optimization

* Global and detailed routing completed with:

  * DRC-aware routing
  * Timing-aware optimization
* Fixed post-route issues including:

  * Setup violations
  * Transition violations
  * Capacitance issues
* ECO-based refinements used where required

---

### 6ï¸âƒ£ Timing Closure

* Final timing closed at **500 MHz**
* Achieved:

  * Zero setup violations
  * Hold-safe paths
* Iterative refinement between:

  * Placement
  * CTS
  * Routing

**Timing metrics achieved:**

* WNS â‰¥ 0
* TNS = 0

---

### 7ï¸âƒ£ Physical Verification (Signoff)

Performed full signoff verification using Calibre:

#### âœ” DRC (Design Rule Check)

* No spacing, width, or enclosure violations

#### âœ” LVS (Layout vs Schematic)

* Full netlist match confirmed

#### âœ” Antenna Checks

* All antenna violations resolved using:

  * Diode insertion
  * Routing layer adjustments

---

## ğŸ“Š Results Summary

| Parameter        | Status          |
| ---------------- | --------------- |
| Target Frequency | 500 MHz         |
| Timing Closure   | âœ… Achieved      |
| Placement        | Congestion-safe |
| Routing          | Clean           |
| DRC              | Clean           |
| LVS              | Matched         |
| Antenna          | Clean           |

---

## ğŸ“ Repository Structure

```
gpu-subsystem-physical-design/
â”œâ”€â”€ README.md
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ floorplan.png
â”‚   â”œâ”€â”€ pdn_topology.png
â”‚   â”œâ”€â”€ timing_closure_report.png
â”‚   â””â”€â”€ drc_lvs_summary.pdf
â”œâ”€â”€ innovus/
â”‚   â”œâ”€â”€ scripts/
â”‚   â”‚   â”œâ”€â”€ floorplan.tcl
â”‚   â”‚   â”œâ”€â”€ power_plan.tcl
â”‚   â”‚   â”œâ”€â”€ place_opt.tcl
â”‚   â”‚   â”œâ”€â”€ cts.tcl
â”‚   â”‚   â”œâ”€â”€ route_opt.tcl
â”‚   â”‚   â””â”€â”€ signoff.tcl
â”‚   â””â”€â”€ logs/
â”œâ”€â”€ calibre/
â”‚   â”œâ”€â”€ drc.runset
â”‚   â”œâ”€â”€ lvs.runset
â”‚   â””â”€â”€ antenna.runset
â”œâ”€â”€ constraints/
â”‚   â”œâ”€â”€ timing.sdc
â”‚   â””â”€â”€ io_constraints.tcl
â”œâ”€â”€ reports/
â”‚   â”œâ”€â”€ timing/
â”‚   â”œâ”€â”€ power/
â”‚   â””â”€â”€ area/
â””â”€â”€ LICENSE
```

---

## ğŸ” NDA & Confidentiality Notice

This repository:

* âŒ Does **NOT** include proprietary RTL, GDS, or foundry data
* âœ… Uses anonymized scripts and reports
* âœ… Is intended purely for **educational and portfolio demonstration**

---

## ğŸ§  What This Project Demonstrates

* End-to-end **ownership of PD flow**
* Strong understanding of:

  * Timing closure
  * Power integrity
  * Physical verification
* Ability to work with **GPU-scale blocks**
* Industry-ready methodology suitable for:

  * GPU Physical Design
  * SoC Physical Design
  * Advanced-node PD roles

---

## ğŸ‘¤ Author

**Bibin N Biji**
ASIC / GPU Physical Design Engineer
Focus Areas:

* GPU / SoC Physical Design
* Timing Closure
* Power Integrity
* Advanced PnR Flows

---

## ğŸš€ Next Enhancements (Optional)

* Multi-corner multi-mode (MCMM) timing
* IR-drop and EM analysis reports
* Hierarchical PD integration
* Advanced clock mesh implementation

---

