// Seed: 1696891395
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_6 = -1'b0;
endmodule
module module_0 #(
    parameter id_3 = 32'd64
) (
    id_1,
    module_1,
    _id_3
);
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  logic [id_3 : (  1  )] id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_4,
      id_4
  );
  wire id_5;
endmodule
module module_2 #(
    parameter id_3 = 32'd61,
    parameter id_4 = 32'd17
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire _id_4;
  input wire _id_3;
  inout wire id_2;
  inout wire id_1;
  wire [id_3 : id_4] id_12;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_7,
      id_1,
      id_12,
      id_2
  );
endmodule
