Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Jun 18 11:07:39 2021
| Host         : DESKTOP-J3N7B01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dac_toplevel_control_sets_placed.rpt
| Design       : dac_toplevel
| Device       : xc7z045
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal       |                      Enable Signal                     |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+--------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  single_clk_out_OBUF_BUFG | WAVE_GENERATOR/U0/wave_generator_struct/relational1/CE |                                                                |                1 |              2 |         2.00 |
|  single_clk_out_OBUF_BUFG | DAC_INTERFACE/signal_1_enable                          | WAVE_GENERATOR/U0/wave_generator_struct/signal_1_counter/SINIT |                4 |             16 |         4.00 |
|  single_clk_out_OBUF_BUFG | DAC_INTERFACE/signal_3_enable                          | WAVE_GENERATOR/U0/wave_generator_struct/sel_counter/SINIT      |                4 |             16 |         4.00 |
|  single_clk_out_OBUF_BUFG | DAC_INTERFACE/signal_4_enable                          | WAVE_GENERATOR/U0/wave_generator_struct/counter/SINIT          |                4 |             16 |         4.00 |
|  single_clk_out_OBUF_BUFG | DAC_INTERFACE/signal_2_enable                          | WAVE_GENERATOR/U0/wave_generator_struct/signal_2_counter/SINIT |                4 |             16 |         4.00 |
| ~single_clk_out_OBUF_BUFG |                                                        |                                                                |                5 |             17 |         3.40 |
|  single_clk_out_OBUF_BUFG |                                                        |                                                                |                6 |             22 |         3.67 |
+---------------------------+--------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+


