{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731925984016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731925984021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 11:33:03 2024 " "Processing started: Mon Nov 18 11:33:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731925984021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925984021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verin -c verin " "Command: quartus_map --read_settings_files=on --write_settings_files=off verin -c verin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925984021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731925984664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731925984664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-arch_pwm " "Found design unit 1: PWM-arch_pwm" {  } { { "PWM.vhd" "" { Text "C:/Users/redat/Desktop/Verin/PWM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925993944 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/redat/Desktop/Verin/PWM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925993944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925993944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_PWM-TB_arch " "Found design unit 1: tb_PWM-TB_arch" {  } { { "tb_PWM.vhd" "" { Text "C:/Users/redat/Desktop/Verin/tb_PWM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925993950 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_PWM " "Found entity 1: tb_PWM" {  } { { "tb_PWM.vhd" "" { Text "C:/Users/redat/Desktop/Verin/tb_PWM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925993950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925993950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_butees.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_butees.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_butees-Beh_b " "Found design unit 1: controle_butees-Beh_b" {  } { { "controle_butees.vhd" "" { Text "C:/Users/redat/Desktop/Verin/controle_butees.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925993955 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_butees " "Found entity 1: controle_butees" {  } { { "controle_butees.vhd" "" { Text "C:/Users/redat/Desktop/Verin/controle_butees.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925993955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925993955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_pwm_butees.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_pwm_butees.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 System_PWM_Butees-Beh_sys " "Found design unit 1: System_PWM_Butees-Beh_sys" {  } { { "System_PWM_Butees.vhd" "" { Text "C:/Users/redat/Desktop/Verin/System_PWM_Butees.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925993961 ""} { "Info" "ISGN_ENTITY_NAME" "1 System_PWM_Butees " "Found entity 1: System_PWM_Butees" {  } { { "System_PWM_Butees.vhd" "" { Text "C:/Users/redat/Desktop/Verin/System_PWM_Butees.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925993961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925993961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_system_pwm_butees.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_system_pwm_butees.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_System_PWM_Butees-Beh_tb " "Found design unit 1: tb_System_PWM_Butees-Beh_tb" {  } { { "tb_System_PWM_Butees.vhd" "" { Text "C:/Users/redat/Desktop/Verin/tb_System_PWM_Butees.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925993967 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_System_PWM_Butees " "Found entity 1: tb_System_PWM_Butees" {  } { { "tb_System_PWM_Butees.vhd" "" { Text "C:/Users/redat/Desktop/Verin/tb_System_PWM_Butees.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925993967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925993967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gestion_ADC-arch_adc " "Found design unit 1: Gestion_ADC-arch_adc" {  } { { "Gestion_ADC.vhd" "" { Text "C:/Users/redat/Desktop/Verin/Gestion_ADC.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925993971 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gestion_ADC " "Found entity 1: Gestion_ADC" {  } { { "Gestion_ADC.vhd" "" { Text "C:/Users/redat/Desktop/Verin/Gestion_ADC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925993971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925993971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gestion_Avalon-arch_avalon " "Found design unit 1: Gestion_Avalon-arch_avalon" {  } { { "Gestion_Avalon.vhd" "" { Text "C:/Users/redat/Desktop/Verin/Gestion_Avalon.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925993976 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gestion_Avalon " "Found entity 1: Gestion_Avalon" {  } { { "Gestion_Avalon.vhd" "" { Text "C:/Users/redat/Desktop/Verin/Gestion_Avalon.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925993976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925993976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gestion_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_gestion_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Gestion_ADC-behavior " "Found design unit 1: tb_Gestion_ADC-behavior" {  } { { "tb_Gestion_ADC.vhd" "" { Text "C:/Users/redat/Desktop/Verin/tb_Gestion_ADC.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925993982 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Gestion_ADC " "Found entity 1: tb_Gestion_ADC" {  } { { "tb_Gestion_ADC.vhd" "" { Text "C:/Users/redat/Desktop/Verin/tb_Gestion_ADC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925993982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925993982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_system-arch_top " "Found design unit 1: top_system-arch_top" {  } { { "top_system.vhd" "" { Text "C:/Users/redat/Desktop/Verin/top_system.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925993987 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_system " "Found entity 1: top_system" {  } { { "top_system.vhd" "" { Text "C:/Users/redat/Desktop/Verin/top_system.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925993987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925993987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloc_gestion_verin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloc_gestion_verin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bloc_gestion_verin " "Found entity 1: bloc_gestion_verin" {  } { { "bloc_gestion_verin.bdf" "" { Schematic "C:/Users/redat/Desktop/Verin/bloc_gestion_verin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925993991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925993991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gestion_bp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avalon_gestion_bp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_gestion_bp-arch_avalon_gestion_bp " "Found design unit 1: avalon_gestion_bp-arch_avalon_gestion_bp" {  } { { "avalon_gestion_bp.vhd" "" { Text "C:/Users/redat/Desktop/Verin/avalon_gestion_bp.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925993995 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_gestion_bp " "Found entity 1: avalon_gestion_bp" {  } { { "avalon_gestion_bp.vhd" "" { Text "C:/Users/redat/Desktop/Verin/avalon_gestion_bp.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925993995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925993995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nmea_interface_t.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nmea_interface_t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NMEA_Interface_T-Behavioral " "Found design unit 1: NMEA_Interface_T-Behavioral" {  } { { "NMEA_Interface_T.vhd" "" { Text "C:/Users/redat/Desktop/Verin/NMEA_Interface_T.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925994001 ""} { "Info" "ISGN_ENTITY_NAME" "1 NMEA_Interface_T " "Found entity 1: NMEA_Interface_T" {  } { { "NMEA_Interface_T.vhd" "" { Text "C:/Users/redat/Desktop/Verin/NMEA_Interface_T.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925994001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925994001 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Vhdl2.vhd " "Can't analyze file -- file Vhdl2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1731925994013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_nmea_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_nmea_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_NMEA_Interface-behavior " "Found design unit 1: tb_NMEA_Interface-behavior" {  } { { "tb_NMEA_Interface.vhd" "" { Text "C:/Users/redat/Desktop/Verin/tb_NMEA_Interface.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925994020 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_NMEA_Interface " "Found entity 1: tb_NMEA_Interface" {  } { { "tb_NMEA_Interface.vhd" "" { Text "C:/Users/redat/Desktop/Verin/tb_NMEA_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925994020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925994020 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NMEA_Interface_T " "Elaborating entity \"NMEA_Interface_T\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731925994083 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "angle NMEA_Interface_T.vhd(21) " "VHDL Signal Declaration warning at NMEA_Interface_T.vhd(21): used explicit default value for signal \"angle\" because signal was never assigned a value" {  } { { "NMEA_Interface_T.vhd" "" { Text "C:/Users/redat/Desktop/Verin/NMEA_Interface_T.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731925994084 "|NMEA_Interface_T"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transmit_done NMEA_Interface_T.vhd(33) " "Verilog HDL or VHDL warning at NMEA_Interface_T.vhd(33): object \"transmit_done\" assigned a value but never read" {  } { { "NMEA_Interface_T.vhd" "" { Text "C:/Users/redat/Desktop/Verin/NMEA_Interface_T.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731925994085 "|NMEA_Interface_T"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_9e31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_9e31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_9e31 " "Found entity 1: sld_ela_trigger_flow_sel_9e31" {  } { { "db/sld_ela_trigger_flow_sel_9e31.tdf" "" { Text "C:/Users/redat/Desktop/Verin/db/sld_ela_trigger_flow_sel_9e31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925995437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925995437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_verin_auto_signaltap_0_flow_mgr_e982.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_verin_auto_signaltap_0_flow_mgr_e982.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_verin_auto_signaltap_0_flow_mgr_e982 " "Found entity 1: sld_reserved_verin_auto_signaltap_0_flow_mgr_e982" {  } { { "db/sld_reserved_verin_auto_signaltap_0_flow_mgr_e982.v" "" { Text "C:/Users/redat/Desktop/Verin/db/sld_reserved_verin_auto_signaltap_0_flow_mgr_e982.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925995539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925995539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gb24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gb24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gb24 " "Found entity 1: altsyncram_gb24" {  } { { "db/altsyncram_gb24.tdf" "" { Text "C:/Users/redat/Desktop/Verin/db/altsyncram_gb24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925995974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925995974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "C:/Users/redat/Desktop/Verin/db/mux_vsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925996267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925996267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/redat/Desktop/Verin/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925996418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925996418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "C:/Users/redat/Desktop/Verin/db/cntr_mgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925996638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925996638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/redat/Desktop/Verin/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925996701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925996701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "C:/Users/redat/Desktop/Verin/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925996805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925996805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgi " "Found entity 1: cntr_lgi" {  } { { "db/cntr_lgi.tdf" "" { Text "C:/Users/redat/Desktop/Verin/db/cntr_lgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925996941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925996941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/redat/Desktop/Verin/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925997064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925997064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/redat/Desktop/Verin/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731925997134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731925997134 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731925997681 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1731925997800 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.11.18.11:33:21 Progress: Loading sldb0261355/alt_sld_fab_wrapper_hw.tcl " "2024.11.18.11:33:21 Progress: Loading sldb0261355/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731926001500 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731926004059 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731926004184 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731926007118 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731926007202 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731926007289 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731926007393 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731926007397 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731926007398 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1731926008075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0261355/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0261355/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb0261355/alt_sld_fab.v" "" { Text "C:/Users/redat/Desktop/Verin/db/ip/sldb0261355/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731926008306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731926008306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/redat/Desktop/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731926008389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731926008389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/redat/Desktop/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731926008401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731926008401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/redat/Desktop/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731926008467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731926008467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/redat/Desktop/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731926008548 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/redat/Desktop/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731926008548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731926008548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/redat/Desktop/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731926008615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731926008615 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fin_transmit GND " "Pin \"fin_transmit\" is stuck at GND" {  } { { "NMEA_Interface_T.vhd" "" { Text "C:/Users/redat/Desktop/Verin/NMEA_Interface_T.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731926010147 "|NMEA_Interface_T|fin_transmit"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731926010147 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731926010225 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 35 70 0 0 35 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 35 of its 70 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 35 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1731926012203 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731926012226 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731926012226 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1069 " "Implemented 1069 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731926012540 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731926012540 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1041 " "Implemented 1041 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731926012540 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731926012540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731926012540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731926012561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 11:33:32 2024 " "Processing ended: Mon Nov 18 11:33:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731926012561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731926012561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731926012561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731926012561 ""}
