
# Hands-on labs
[[**Home**](https://github.com/lpacher/lae)] [[**Back**](https://github.com/lpacher/lae)]


* **Lab 0**<br />
[Setup the development environment for Linux/Windows operating systems.](
https://github.com/lpacher/lae/tree/master/fpga/labs/lab0)

* **Lab 1**<br />
[Simulate a simple inverter in Verilog.](
https://github.com/lpacher/lae/tree/master/fpga/labs/lab1)

* **Lab 2**<br />
[Fundamental logic gates.](
https://github.com/lpacher/lae/tree/master/fpga/labs/lab2)

* **Lab 3**<br />
[Different coding styles for a 2:1 multiplexer.](
https://github.com/lpacher/lae/tree/master/fpga/labs/lab3)

* **Lab 4**<br />
[A 5b/32b binary to one-hot decoder.](
https://github.com/lpacher/lae/tree/master/fpga/labs/lab4)

* **Lab 5**<br />
[The Xilinx Vivado FPGA implementation flow on a simple RTL design.](
https://github.com/lpacher/lae/tree/master/fpga/labs/lab5)

* **Lab 6**<br />
[Introduction to sequential circuits: D-latch and D-FlipFlop in Verilog.](
https://github.com/lpacher/lae/tree/master/fpga/labs/lab6)

* **Lab 7**<br />
[Implementation of a simple parameterizable N-digit Binary-Coded Decimal (BCD) counter in Verilog.<br />
Good and bad clocking techniques. Introduction to the Vivado IP flow (the _Clocking Wizard_).<br />
Example Real-Number Model (RNM) simulation of a Voltage-Controlled Oscillator (VCO).](
https://github.com/lpacher/lae/tree/master/fpga/labs/lab7)

* **Lab 8**<br />
[Pulse-Width Modulation (PWM).](
https://github.com/lpacher/lae/tree/master/fpga/labs/lab8)

* **Lab 9**<br />
[Implement and simulate a Pseudo-Random Bit Sequence (PRBS) generator using a Linear-Feedback Shift-Register (LFSR). <br />
Generate normally-distributed random numbers using the Central Limit Theorem (CLT).](
https://github.com/lpacher/lae/tree/master/fpga/labs/lab9)

* **Lab 10**<br />
[Implement and simulate a parameterizable N-bit Parallel-In Serial-Out (PISO) shift register.<br />
Introduction to serial communication through Universal Asynchronous Receiver/Transmitter (UART).](
https://github.com/lpacher/lae/tree/master/fpga/labs/lab10)

* **Lab 11**<br />
[Implementation and simulation of a Read-Only Memory (ROM) in Verilog. Synthesis pragmas.](
https://github.com/lpacher/lae/tree/master/fpga/labs/lab11)

* **Lab 12**<br />
[Compile and simulate a First-In First-Out (FIFO) memory as IP core.](
https://github.com/lpacher/lae/tree/master/fpga/labs/lab12)

