$date
	Mon Jun 12 11:51:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % rst $end
$var reg 1 & set $end
$scope module df $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % rst $end
$var wire 1 & set $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
0%
x$
0#
x"
x!
$end
#5
0"
1!
1#
#10
0#
1$
0&
#15
1#
#20
0#
0$
#25
1#
#30
0#
