{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 14:45:18 2017 " "Info: Processing started: Sun May 14 14:45:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cursach -c cursach --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cursach -c cursach --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 " "Info: Detected ripple clock \"cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6\" as buffer" {  } { { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_tvi:auto_generated\|safe_q\[2\] memory memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a1~porta_datain_reg0 149.75 MHz 6.678 ns Internal " "Info: Clock \"clk\" has Internal fmax of 149.75 MHz between source register \"cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_tvi:auto_generated\|safe_q\[2\]\" and destination memory \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a1~porta_datain_reg0\" (period= 6.678 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.100 ns + Longest register memory " "Info: + Longest register to memory delay is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_tvi:auto_generated\|safe_q\[2\] 1 REG LCFF_X19_Y14_N21 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y14_N21; Fanout = 23; REG Node = 'cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_tvi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|lpm_counterDCA:inst8|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_tvi.tdf" "" { Text "D:/SIFO/cursach/db/cntr_tvi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.366 ns) 0.759 ns memory:inst\|lpm_ram_io:inst1\|datatri\[14\]~0 2 COMB LCCOMB_X18_Y14_N30 15 " "Info: 2: + IC(0.393 ns) + CELL(0.366 ns) = 0.759 ns; Loc. = LCCOMB_X18_Y14_N30; Fanout = 15; COMB Node = 'memory:inst\|lpm_ram_io:inst1\|datatri\[14\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { cpu:inst1|lpm_counterDCA:inst8|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|safe_q[2] memory:inst|lpm_ram_io:inst1|datatri[14]~0 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.366 ns) 1.517 ns memory:inst\|lpm_ram_io:inst1\|datatri\[1\]~14 3 COMB LCCOMB_X17_Y14_N28 2 " "Info: 3: + IC(0.392 ns) + CELL(0.366 ns) = 1.517 ns; Loc. = LCCOMB_X17_Y14_N28; Fanout = 2; COMB Node = 'memory:inst\|lpm_ram_io:inst1\|datatri\[1\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { memory:inst|lpm_ram_io:inst1|datatri[14]~0 memory:inst|lpm_ram_io:inst1|datatri[1]~14 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.096 ns) 3.100 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a1~porta_datain_reg0 4 MEM M4K_X20_Y2 1 " "Info: 4: + IC(1.487 ns) + CELL(0.096 ns) = 3.100 ns; Loc. = M4K_X20_Y2; Fanout = 1; MEM Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a1~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { memory:inst|lpm_ram_io:inst1|datatri[1]~14 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.828 ns ( 26.71 % ) " "Info: Total cell delay = 0.828 ns ( 26.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.272 ns ( 73.29 % ) " "Info: Total interconnect delay = 2.272 ns ( 73.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { cpu:inst1|lpm_counterDCA:inst8|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|safe_q[2] memory:inst|lpm_ram_io:inst1|datatri[14]~0 memory:inst|lpm_ram_io:inst1|datatri[1]~14 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { cpu:inst1|lpm_counterDCA:inst8|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|safe_q[2] {} memory:inst|lpm_ram_io:inst1|datatri[14]~0 {} memory:inst|lpm_ram_io:inst1|datatri[1]~14 {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a1~porta_datain_reg0 {} } { 0.000ns 0.393ns 0.392ns 1.487ns } { 0.000ns 0.366ns 0.366ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.123 ns - Smallest " "Info: - Smallest clock skew is -0.123 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.344 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 813 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 813; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.481 ns) 2.344 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a1~porta_datain_reg0 3 MEM M4K_X20_Y2 1 " "Info: 3: + IC(0.666 ns) + CELL(0.481 ns) = 2.344 ns; Loc. = M4K_X20_Y2; Fanout = 1; MEM Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a1~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.95 % ) " "Info: Total cell delay = 1.335 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.009 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a1~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.467 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 813 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 813; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_tvi:auto_generated\|safe_q\[2\] 3 REG LCFF_X19_Y14_N21 23 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y14_N21; Fanout = 23; REG Node = 'cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_tvi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clk~clkctrl cpu:inst1|lpm_counterDCA:inst8|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_tvi.tdf" "" { Text "D:/SIFO/cursach/db/cntr_tvi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl cpu:inst1|lpm_counterDCA:inst8|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|lpm_counterDCA:inst8|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a1~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl cpu:inst1|lpm_counterDCA:inst8|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|lpm_counterDCA:inst8|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_tvi.tdf" "" { Text "D:/SIFO/cursach/db/cntr_tvi.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 63 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_tvi.tdf" "" { Text "D:/SIFO/cursach/db/cntr_tvi.tdf" 67 8 0 } } { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 63 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { cpu:inst1|lpm_counterDCA:inst8|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|safe_q[2] memory:inst|lpm_ram_io:inst1|datatri[14]~0 memory:inst|lpm_ram_io:inst1|datatri[1]~14 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { cpu:inst1|lpm_counterDCA:inst8|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|safe_q[2] {} memory:inst|lpm_ram_io:inst1|datatri[14]~0 {} memory:inst|lpm_ram_io:inst1|datatri[1]~14 {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a1~porta_datain_reg0 {} } { 0.000ns 0.393ns 0.392ns 1.487ns } { 0.000ns 0.366ns 0.366ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a1~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl cpu:inst1|lpm_counterDCA:inst8|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|lpm_counterDCA:inst8|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cpu:inst1\|ComRetr:inst3\|counter:inst4\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[13\] cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] clk 2.075 ns " "Info: Found hold time violation between source  pin or register \"cpu:inst1\|ComRetr:inst3\|counter:inst4\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[13\]\" and destination pin or register \"cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]\" for clock \"clk\" (Hold time is 2.075 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.196 ns + Largest " "Info: + Largest clock skew is 3.196 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.663 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.712 ns) 2.913 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 2 REG LCFF_X19_Y14_N7 2 " "Info: 2: + IC(1.347 ns) + CELL(0.712 ns) = 2.913 ns; Loc. = LCFF_X19_Y14_N7; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.059 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.481 ns) + CELL(0.000 ns) 4.394 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl 3 COMB CLKCTRL_G1 29 " "Info: 3: + IC(1.481 ns) + CELL(0.000 ns) = 4.394 ns; Loc. = CLKCTRL_G1; Fanout = 29; COMB Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 5.663 ns cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X17_Y14_N23 1 " "Info: 4: + IC(0.651 ns) + CELL(0.618 ns) = 5.663 ns; Loc. = LCFF_X17_Y14_N23; Fanout = 1; REG Node = 'cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 38.57 % ) " "Info: Total cell delay = 2.184 ns ( 38.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.479 ns ( 61.43 % ) " "Info: Total interconnect delay = 3.479 ns ( 61.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.663 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.663 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.347ns 1.481ns 0.651ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.467 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 813 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 813; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns cpu:inst1\|ComRetr:inst3\|counter:inst4\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[13\] 3 REG LCFF_X18_Y14_N27 4 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X18_Y14_N27; Fanout = 4; REG Node = 'cpu:inst1\|ComRetr:inst3\|counter:inst4\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clk~clkctrl cpu:inst1|ComRetr:inst3|counter:inst4|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[13] } "NODE_NAME" } } { "db/cntr_4bj.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4bj.tdf" 127 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl cpu:inst1|ComRetr:inst3|counter:inst4|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|ComRetr:inst3|counter:inst4|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.663 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.663 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.347ns 1.481ns 0.651ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl cpu:inst1|ComRetr:inst3|counter:inst4|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|ComRetr:inst3|counter:inst4|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_4bj.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4bj.tdf" 127 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.176 ns - Shortest register register " "Info: - Shortest register to register delay is 1.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst1\|ComRetr:inst3\|counter:inst4\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[13\] 1 REG LCFF_X18_Y14_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y14_N27; Fanout = 4; REG Node = 'cpu:inst1\|ComRetr:inst3\|counter:inst4\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|counter:inst4|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[13] } "NODE_NAME" } } { "db/cntr_4bj.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4bj.tdf" 127 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.053 ns) 0.369 ns cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~14 2 COMB LCCOMB_X17_Y14_N12 15 " "Info: 2: + IC(0.316 ns) + CELL(0.053 ns) = 0.369 ns; Loc. = LCCOMB_X17_Y14_N12; Fanout = 15; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { cpu:inst1|ComRetr:inst3|counter:inst4|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[13] cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~14 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.378 ns) 1.021 ns memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[0\]~30 3 COMB LCCOMB_X17_Y14_N22 3 " "Info: 3: + IC(0.274 ns) + CELL(0.378 ns) = 1.021 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 3; COMB Node = 'memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[0\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~14 memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[0]~30 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.176 ns cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X17_Y14_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.176 ns; Loc. = LCFF_X17_Y14_N23; Fanout = 1; REG Node = 'cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[0]~30 cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.586 ns ( 49.83 % ) " "Info: Total cell delay = 0.586 ns ( 49.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.590 ns ( 50.17 % ) " "Info: Total interconnect delay = 0.590 ns ( 50.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { cpu:inst1|ComRetr:inst3|counter:inst4|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[13] cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~14 memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[0]~30 cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.176 ns" { cpu:inst1|ComRetr:inst3|counter:inst4|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[13] {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~14 {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[0]~30 {} cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.316ns 0.274ns 0.000ns } { 0.000ns 0.053ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.663 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.663 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.347ns 1.481ns 0.651ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl cpu:inst1|ComRetr:inst3|counter:inst4|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|ComRetr:inst3|counter:inst4|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { cpu:inst1|ComRetr:inst3|counter:inst4|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[13] cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~14 memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[0]~30 cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.176 ns" { cpu:inst1|ComRetr:inst3|counter:inst4|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[13] {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~14 {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[0]~30 {} cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.316ns 0.274ns 0.000ns } { 0.000ns 0.053ns 0.378ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a25~porta_we_reg write clk 5.449 ns memory " "Info: tsu for memory \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a25~porta_we_reg\" (data pin = \"write\", clock pin = \"clk\") is 5.449 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.765 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns write 1 PIN PIN_N16 17 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_N16; Fanout = 17; PIN Node = 'write'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -32 -64 104 -16 "write" "" } { -40 104 192 -24 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.627 ns) + CELL(0.346 ns) 5.753 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|decode_3pa:decode3\|eq_node\[1\]~0 2 COMB LCCOMB_X17_Y14_N24 15 " "Info: 2: + IC(4.627 ns) + CELL(0.346 ns) = 5.753 ns; Loc. = LCCOMB_X17_Y14_N24; Fanout = 15; COMB Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|decode_3pa:decode3\|eq_node\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.973 ns" { write memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[1]~0 } "NODE_NAME" } } { "db/decode_3pa.tdf" "" { Text "D:/SIFO/cursach/db/decode_3pa.tdf" 29 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.778 ns) + CELL(0.234 ns) 7.765 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a25~porta_we_reg 3 MEM M4K_X32_Y7 1 " "Info: 3: + IC(1.778 ns) + CELL(0.234 ns) = 7.765 ns; Loc. = M4K_X32_Y7; Fanout = 1; MEM Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a25~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[1]~0 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a25~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 519 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.360 ns ( 17.51 % ) " "Info: Total cell delay = 1.360 ns ( 17.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.405 ns ( 82.49 % ) " "Info: Total interconnect delay = 6.405 ns ( 82.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.765 ns" { write memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[1]~0 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a25~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.765 ns" { write {} write~combout {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[1]~0 {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a25~porta_we_reg {} } { 0.000ns 0.000ns 4.627ns 1.778ns } { 0.000ns 0.780ns 0.346ns 0.234ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 519 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.338 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 813 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 813; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.481 ns) 2.338 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a25~porta_we_reg 3 MEM M4K_X32_Y7 1 " "Info: 3: + IC(0.660 ns) + CELL(0.481 ns) = 2.338 ns; Loc. = M4K_X32_Y7; Fanout = 1; MEM Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a25~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a25~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 519 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.10 % ) " "Info: Total cell delay = 1.335 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.003 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a25~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a25~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.765 ns" { write memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[1]~0 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a25~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.765 ns" { write {} write~combout {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[1]~0 {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a25~porta_we_reg {} } { 0.000ns 0.000ns 4.627ns 1.778ns } { 0.000ns 0.780ns 0.346ns 0.234ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a25~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a25~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk mem_out\[11\] memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a11~porta_address_reg0 10.259 ns memory " "Info: tco from clock \"clk\" to destination pin \"mem_out\[11\]\" through memory \"memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a11~porta_address_reg0\" is 10.259 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.350 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 813 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 813; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.481 ns) 2.350 ns memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a11~porta_address_reg0 3 MEM M4K_X8_Y14 1 " "Info: 3: + IC(0.672 ns) + CELL(0.481 ns) = 2.350 ns; Loc. = M4K_X8_Y14; Fanout = 1; MEM Node = 'memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a11~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { clk~clkctrl memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_8001.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_8001.tdf" 250 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.81 % ) " "Info: Total cell delay = 1.335 ns ( 56.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 43.19 % ) " "Info: Total interconnect delay = 1.015 ns ( 43.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clk clk~clkctrl memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a11~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_8001.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_8001.tdf" 250 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.773 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a11~porta_address_reg0 1 MEM M4K_X8_Y14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y14; Fanout = 1; MEM Node = 'memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a11~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_8001.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_8001.tdf" 250 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a11 2 MEM M4K_X8_Y14 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X8_Y14; Fanout = 1; MEM Node = 'memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a11~porta_address_reg0 memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a11 } "NODE_NAME" } } { "db/altsyncram_8001.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_8001.tdf" 250 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.346 ns) 3.455 ns memory:inst\|lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\|dout\[11\]~3 3 COMB LCCOMB_X19_Y11_N20 1 " "Info: 3: + IC(1.259 ns) + CELL(0.346 ns) = 3.455 ns; Loc. = LCCOMB_X19_Y11_N20; Fanout = 1; COMB Node = 'memory:inst\|lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\|dout\[11\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a11 memory:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[11]~3 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 3.705 ns memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[11\]~19 4 COMB LCCOMB_X19_Y11_N18 3 " "Info: 4: + IC(0.197 ns) + CELL(0.053 ns) = 3.705 ns; Loc. = LCCOMB_X19_Y11_N18; Fanout = 3; COMB Node = 'memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[11\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { memory:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[11]~3 memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[11]~19 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(2.144 ns) 7.773 ns mem_out\[11\] 5 PIN PIN_L21 0 " "Info: 5: + IC(1.924 ns) + CELL(2.144 ns) = 7.773 ns; Loc. = PIN_L21; Fanout = 0; PIN Node = 'mem_out\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.068 ns" { memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[11]~19 mem_out[11] } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.393 ns ( 56.52 % ) " "Info: Total cell delay = 4.393 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.380 ns ( 43.48 % ) " "Info: Total interconnect delay = 3.380 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.773 ns" { memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a11~porta_address_reg0 memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a11 memory:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[11]~3 memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[11]~19 mem_out[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.773 ns" { memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a11~porta_address_reg0 {} memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a11 {} memory:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[11]~3 {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[11]~19 {} mem_out[11] {} } { 0.000ns 0.000ns 1.259ns 0.197ns 1.924ns } { 0.000ns 1.850ns 0.346ns 0.053ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clk clk~clkctrl memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a11~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.773 ns" { memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a11~porta_address_reg0 memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a11 memory:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[11]~3 memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[11]~19 mem_out[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.773 ns" { memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a11~porta_address_reg0 {} memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a11 {} memory:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[11]~3 {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[11]~19 {} mem_out[11] {} } { 0.000ns 0.000ns 1.259ns 0.197ns 1.924ns } { 0.000ns 1.850ns 0.346ns 0.053ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "write mem_out\[7\] 10.252 ns Longest " "Info: Longest tpd from source pin \"write\" to destination pin \"mem_out\[7\]\" is 10.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns write 1 PIN PIN_N16 17 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_N16; Fanout = 17; PIN Node = 'write'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -32 -64 104 -16 "write" "" } { -40 104 192 -24 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.362 ns) + CELL(0.378 ns) 6.520 ns memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[7\]~23 2 COMB LCCOMB_X19_Y15_N6 3 " "Info: 2: + IC(5.362 ns) + CELL(0.378 ns) = 6.520 ns; Loc. = LCCOMB_X19_Y15_N6; Fanout = 3; COMB Node = 'memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[7\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.740 ns" { write memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[7]~23 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(2.104 ns) 10.252 ns mem_out\[7\] 3 PIN PIN_K15 0 " "Info: 3: + IC(1.628 ns) + CELL(2.104 ns) = 10.252 ns; Loc. = PIN_K15; Fanout = 0; PIN Node = 'mem_out\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.732 ns" { memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[7]~23 mem_out[7] } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.262 ns ( 31.82 % ) " "Info: Total cell delay = 3.262 ns ( 31.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.990 ns ( 68.18 % ) " "Info: Total interconnect delay = 6.990 ns ( 68.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.252 ns" { write memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[7]~23 mem_out[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.252 ns" { write {} write~combout {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[7]~23 {} mem_out[7] {} } { 0.000ns 0.000ns 5.362ns 1.628ns } { 0.000ns 0.780ns 0.378ns 2.104ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] write clk 0.147 ns register " "Info: th for register \"cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"write\", clock pin = \"clk\") is 0.147 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.663 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.712 ns) 2.913 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 2 REG LCFF_X19_Y14_N7 2 " "Info: 2: + IC(1.347 ns) + CELL(0.712 ns) = 2.913 ns; Loc. = LCFF_X19_Y14_N7; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.059 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.481 ns) + CELL(0.000 ns) 4.394 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl 3 COMB CLKCTRL_G1 29 " "Info: 3: + IC(1.481 ns) + CELL(0.000 ns) = 4.394 ns; Loc. = CLKCTRL_G1; Fanout = 29; COMB Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 5.663 ns cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X17_Y14_N23 1 " "Info: 4: + IC(0.651 ns) + CELL(0.618 ns) = 5.663 ns; Loc. = LCFF_X17_Y14_N23; Fanout = 1; REG Node = 'cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 38.57 % ) " "Info: Total cell delay = 2.184 ns ( 38.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.479 ns ( 61.43 % ) " "Info: Total interconnect delay = 3.479 ns ( 61.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.663 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.663 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.347ns 1.481ns 0.651ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.665 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns write 1 PIN PIN_N16 17 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_N16; Fanout = 17; PIN Node = 'write'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -32 -64 104 -16 "write" "" } { -40 104 192 -24 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.458 ns) + CELL(0.272 ns) 5.510 ns memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[0\]~30 2 COMB LCCOMB_X17_Y14_N22 3 " "Info: 2: + IC(4.458 ns) + CELL(0.272 ns) = 5.510 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 3; COMB Node = 'memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[0\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.730 ns" { write memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[0]~30 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.665 ns cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X17_Y14_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.665 ns; Loc. = LCFF_X17_Y14_N23; Fanout = 1; REG Node = 'cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[0]~30 cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.207 ns ( 21.31 % ) " "Info: Total cell delay = 1.207 ns ( 21.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.458 ns ( 78.69 % ) " "Info: Total interconnect delay = 4.458 ns ( 78.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.665 ns" { write memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[0]~30 cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.665 ns" { write {} write~combout {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[0]~30 {} cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.458ns 0.000ns } { 0.000ns 0.780ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.663 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.663 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.347ns 1.481ns 0.651ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.665 ns" { write memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[0]~30 cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.665 ns" { write {} write~combout {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[0]~30 {} cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.458ns 0.000ns } { 0.000ns 0.780ns 0.272ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 14:45:18 2017 " "Info: Processing ended: Sun May 14 14:45:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
