{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708105623274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708105623274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 12:47:03 2024 " "Processing started: Fri Feb 16 12:47:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708105623274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708105623274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fpAdder -c fpAdder " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fpAdder -c fpAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708105623274 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpAdder_6_1200mv_85c_slow.vho X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/ simulation " "Generated file fpAdder_6_1200mv_85c_slow.vho in folder \"X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708105623837 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpAdder_6_1200mv_0c_slow.vho X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/ simulation " "Generated file fpAdder_6_1200mv_0c_slow.vho in folder \"X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708105623915 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpAdder_min_1200mv_0c_fast.vho X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/ simulation " "Generated file fpAdder_min_1200mv_0c_fast.vho in folder \"X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708105623993 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpAdder.vho X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/ simulation " "Generated file fpAdder.vho in folder \"X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708105624071 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpAdder_6_1200mv_85c_vhd_slow.sdo X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/ simulation " "Generated file fpAdder_6_1200mv_85c_vhd_slow.sdo in folder \"X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708105624118 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpAdder_6_1200mv_0c_vhd_slow.sdo X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/ simulation " "Generated file fpAdder_6_1200mv_0c_vhd_slow.sdo in folder \"X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708105624165 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpAdder_min_1200mv_0c_vhd_fast.sdo X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/ simulation " "Generated file fpAdder_min_1200mv_0c_vhd_fast.sdo in folder \"X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708105624228 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpAdder_vhd.sdo X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/ simulation " "Generated file fpAdder_vhd.sdo in folder \"X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708105624275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708105624368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 12:47:04 2024 " "Processing ended: Fri Feb 16 12:47:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708105624368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708105624368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708105624368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708105624368 ""}
