// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _attention_HH_
#define _attention_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "linear_forward_no_mu.h"
#include "rms_norm_16_s.h"
#include "apply_rotary_pos_emb.h"
#include "quantize_activation.h"
#include "softmax_1_4_3_s.h"
#include "GEMM_3D_float.h"
#include "GEMM_3D_float_1.h"
#include "cache_update.h"
#include "reshape_2D_to_3D.h"
#include "transpose_last_two_d.h"
#include "init_2d_mem.h"
#include "dut_mux_124_40_1_1.h"
#include "dut_mux_42_40_1_1.h"
#include "attention_ln_weigibs.h"
#include "attention_q_weighjbC.h"
#include "attention_q_weighkbM.h"
#include "attention_q_weighlbW.h"
#include "attention_q_weighmb6.h"
#include "attention_k_weighncg.h"
#include "attention_k_weighocq.h"
#include "attention_k_weighpcA.h"
#include "attention_k_weighqcK.h"
#include "attention_v_weighrcU.h"
#include "attention_v_weighsc4.h"
#include "attention_v_weightde.h"
#include "attention_v_weighudo.h"
#include "attention_k_cachevdy.h"
#include "attention_k_cachewdI.h"
#include "attention_k_cachexdS.h"
#include "attention_k_cacheyd2.h"
#include "attention_v_cachezec.h"
#include "attention_v_cacheAem.h"
#include "attention_v_cacheBew.h"
#include "attention_v_cacheCeG.h"
#include "attention_ln_weigDeQ.h"
#include "attention_o_weighEe0.h"
#include "attention_o_weighFfa.h"
#include "attention_o_weighGfk.h"
#include "attention_o_weighHfu.h"
#include "attention_q_proj_IfE.h"
#include "attention_k_cacheLf8.h"
#include "attention_v_cachePgM.h"
#include "attention_k_proj_Thq.h"

namespace ap_rtl {

struct attention : public sc_module {
    // Port declarations 19
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > hidden_states_0_V_address0;
    sc_out< sc_logic > hidden_states_0_V_ce0;
    sc_in< sc_lv<40> > hidden_states_0_V_q0;
    sc_out< sc_lv<4> > hidden_states_0_V_address1;
    sc_out< sc_logic > hidden_states_0_V_ce1;
    sc_out< sc_logic > hidden_states_0_V_we1;
    sc_out< sc_lv<40> > hidden_states_0_V_d1;
    sc_in< sc_lv<40> > hidden_states_0_V_q1;
    sc_out< sc_lv<4> > final_output_0_V_address0;
    sc_out< sc_logic > final_output_0_V_ce0;
    sc_out< sc_logic > final_output_0_V_we0;
    sc_out< sc_lv<40> > final_output_0_V_d0;
    sc_in< sc_lv<40> > final_output_0_V_q0;
    sc_signal< sc_lv<22> > ap_var_for_const0;


    // Module declarations
    attention(sc_module_name name);
    SC_HAS_PROCESS(attention);

    ~attention();

    sc_trace_file* mVcdFile;

    attention_ln_weigibs* ln_weight_in_V_U;
    attention_q_weighjbC* q_weights_0_U;
    attention_q_weighkbM* q_weights_1_U;
    attention_q_weighlbW* q_weights_2_U;
    attention_q_weighmb6* q_weights_3_U;
    attention_k_weighncg* k_weights_0_U;
    attention_k_weighocq* k_weights_1_U;
    attention_k_weighpcA* k_weights_2_U;
    attention_k_weighqcK* k_weights_3_U;
    attention_v_weighrcU* v_weights_0_U;
    attention_v_weighsc4* v_weights_1_U;
    attention_v_weightde* v_weights_2_U;
    attention_v_weighudo* v_weights_3_U;
    attention_k_cachevdy* k_cache_V_0_U;
    attention_k_cachewdI* k_cache_V_1_U;
    attention_k_cachexdS* k_cache_V_2_U;
    attention_k_cacheyd2* k_cache_V_3_U;
    attention_v_cachezec* v_cache_V_0_U;
    attention_v_cacheAem* v_cache_V_1_U;
    attention_v_cacheBew* v_cache_V_2_U;
    attention_v_cacheCeG* v_cache_V_3_U;
    attention_ln_weigDeQ* ln_weight_V_U;
    attention_o_weighEe0* o_weights_0_U;
    attention_o_weighFfa* o_weights_1_U;
    attention_o_weighGfk* o_weights_2_U;
    attention_o_weighHfu* o_weights_3_U;
    attention_q_proj_IfE* q_proj_re_0_V_U;
    attention_q_proj_IfE* k_proj_re_0_V_U;
    attention_q_proj_IfE* v_proj_re_0_V_U;
    attention_k_cacheLf8* k_cache_upd_0_V_U;
    attention_k_cacheLf8* k_cache_upd_1_V_U;
    attention_k_cacheLf8* k_cache_upd_2_V_U;
    attention_k_cacheLf8* k_cache_upd_3_V_U;
    attention_v_cachePgM* v_cache_upd_0_V_U;
    attention_v_cachePgM* v_cache_upd_1_V_U;
    attention_v_cachePgM* v_cache_upd_2_V_U;
    attention_v_cachePgM* v_cache_upd_3_V_U;
    attention_k_proj_Thq* k_proj_transposed_0_U;
    attention_k_proj_Thq* k_proj_transposed_1_U;
    attention_k_proj_Thq* k_proj_transposed_2_U;
    attention_k_proj_Thq* attn_output_2D_0_V_U;
    linear_forward_no_mu* grp_linear_forward_no_mu_fu_402;
    linear_forward_no_mu* grp_linear_forward_no_mu_fu_434;
    rms_norm_16_s* grp_rms_norm_16_s_fu_477;
    apply_rotary_pos_emb* grp_apply_rotary_pos_emb_fu_486;
    quantize_activation* grp_quantize_activation_fu_526;
    softmax_1_4_3_s* grp_softmax_1_4_3_s_fu_532;
    GEMM_3D_float* grp_GEMM_3D_float_fu_552;
    GEMM_3D_float_1* grp_GEMM_3D_float_1_fu_575;
    cache_update* grp_cache_update_fu_595;
    reshape_2D_to_3D* grp_reshape_2D_to_3D_fu_631;
    reshape_2D_to_3D* grp_reshape_2D_to_3D_fu_636;
    transpose_last_two_d* grp_transpose_last_two_d_fu_641;
    init_2d_mem* grp_init_2d_mem_fu_652;
    init_2d_mem* grp_init_2d_mem_fu_658;
    init_2d_mem* grp_init_2d_mem_fu_664;
    dut_mux_124_40_1_1<1,1,40,40,40,40,40,40,40,40,40,40,40,40,4,40>* dut_mux_124_40_1_1_U199;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U200;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U201;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U202;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U203;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U204;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U205;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U206;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U207;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U208;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U209;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U210;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U211;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U212;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U213;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U214;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U215;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U216;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U217;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U218;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U219;
    dut_mux_42_40_1_1<1,1,40,40,40,40,2,40>* dut_mux_42_40_1_1_U220;
    sc_signal< sc_lv<29> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ln_weight_in_V_ce0;
    sc_signal< sc_lv<40> > ln_weight_in_V_q0;
    sc_signal< sc_logic > q_weights_0_ce0;
    sc_signal< sc_lv<8> > q_weights_0_q0;
    sc_signal< sc_logic > q_weights_1_ce0;
    sc_signal< sc_lv<8> > q_weights_1_q0;
    sc_signal< sc_logic > q_weights_2_ce0;
    sc_signal< sc_lv<8> > q_weights_2_q0;
    sc_signal< sc_logic > q_weights_3_ce0;
    sc_signal< sc_lv<8> > q_weights_3_q0;
    sc_signal< sc_lv<8> > k_weights_0_q0;
    sc_signal< sc_lv<8> > k_weights_1_q0;
    sc_signal< sc_lv<8> > k_weights_2_q0;
    sc_signal< sc_lv<8> > k_weights_3_q0;
    sc_signal< sc_logic > v_weights_0_ce0;
    sc_signal< sc_lv<8> > v_weights_0_q0;
    sc_signal< sc_logic > v_weights_1_ce0;
    sc_signal< sc_lv<8> > v_weights_1_q0;
    sc_signal< sc_logic > v_weights_2_ce0;
    sc_signal< sc_lv<8> > v_weights_2_q0;
    sc_signal< sc_logic > v_weights_3_ce0;
    sc_signal< sc_lv<8> > v_weights_3_q0;
    sc_signal< sc_logic > k_cache_V_0_ce0;
    sc_signal< sc_lv<40> > k_cache_V_0_q0;
    sc_signal< sc_logic > k_cache_V_1_ce0;
    sc_signal< sc_lv<40> > k_cache_V_1_q0;
    sc_signal< sc_logic > k_cache_V_2_ce0;
    sc_signal< sc_lv<40> > k_cache_V_2_q0;
    sc_signal< sc_logic > k_cache_V_3_ce0;
    sc_signal< sc_lv<40> > k_cache_V_3_q0;
    sc_signal< sc_logic > v_cache_V_0_ce0;
    sc_signal< sc_lv<40> > v_cache_V_0_q0;
    sc_signal< sc_logic > v_cache_V_1_ce0;
    sc_signal< sc_lv<40> > v_cache_V_1_q0;
    sc_signal< sc_logic > v_cache_V_2_ce0;
    sc_signal< sc_lv<40> > v_cache_V_2_q0;
    sc_signal< sc_logic > v_cache_V_3_ce0;
    sc_signal< sc_lv<40> > v_cache_V_3_q0;
    sc_signal< sc_logic > ln_weight_V_ce0;
    sc_signal< sc_lv<40> > ln_weight_V_q0;
    sc_signal< sc_logic > o_weights_0_ce0;
    sc_signal< sc_lv<8> > o_weights_0_q0;
    sc_signal< sc_logic > o_weights_1_ce0;
    sc_signal< sc_lv<8> > o_weights_1_q0;
    sc_signal< sc_logic > o_weights_2_ce0;
    sc_signal< sc_lv<8> > o_weights_2_q0;
    sc_signal< sc_logic > o_weights_3_ce0;
    sc_signal< sc_lv<8> > o_weights_3_q0;
    sc_signal< sc_lv<40> > reg_847;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_quantize_activation_fu_526_ap_ready;
    sc_signal< sc_logic > grp_quantize_activation_fu_526_ap_done;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<8> > reg_853;
    sc_signal< sc_lv<8> > reg_859;
    sc_signal< sc_lv<8> > reg_865;
    sc_signal< sc_lv<8> > reg_871;
    sc_signal< sc_lv<8> > reg_877;
    sc_signal< sc_lv<8> > reg_883;
    sc_signal< sc_lv<8> > reg_889;
    sc_signal< sc_lv<8> > reg_895;
    sc_signal< sc_lv<8> > reg_901;
    sc_signal< sc_lv<8> > reg_907;
    sc_signal< sc_lv<8> > reg_913;
    sc_signal< sc_lv<8> > reg_919;
    sc_signal< sc_lv<8> > reg_925;
    sc_signal< sc_lv<8> > reg_931;
    sc_signal< sc_lv<8> > reg_937;
    sc_signal< sc_lv<8> > reg_943;
    sc_signal< sc_lv<40> > reg_949;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_402_ap_ready;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_402_ap_done;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_631_ap_ready;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_631_ap_done;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_636_ap_ready;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_636_ap_done;
    sc_signal< bool > ap_block_state8_on_subcall_done;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_486_ap_ready;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_486_ap_done;
    sc_signal< bool > ap_block_state10_on_subcall_done;
    sc_signal< sc_lv<40> > reg_955;
    sc_signal< sc_lv<40> > reg_961;
    sc_signal< sc_lv<40> > reg_967;
    sc_signal< sc_lv<40> > reg_973;
    sc_signal< sc_lv<40> > reg_979;
    sc_signal< sc_lv<40> > reg_985;
    sc_signal< sc_lv<40> > reg_991;
    sc_signal< sc_lv<40> > reg_997;
    sc_signal< sc_lv<40> > reg_1003;
    sc_signal< sc_lv<40> > reg_1009;
    sc_signal< sc_lv<40> > reg_1015;
    sc_signal< sc_lv<40> > reg_1021;
    sc_signal< sc_lv<40> > reg_1027;
    sc_signal< sc_lv<40> > reg_1033;
    sc_signal< sc_lv<40> > reg_1039;
    sc_signal< sc_lv<40> > reg_1045;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<1> > icmp_ln187_fu_1417_p2;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<1> > icmp_ln192_fu_1731_p2;
    sc_signal< sc_lv<40> > reg_1050;
    sc_signal< sc_lv<40> > reg_1055;
    sc_signal< sc_lv<40> > reg_1060;
    sc_signal< sc_lv<40> > reg_1065;
    sc_signal< sc_lv<40> > reg_1070;
    sc_signal< sc_lv<40> > reg_1075;
    sc_signal< sc_lv<40> > reg_1080;
    sc_signal< sc_lv<40> > k_proj_V_0_reg_2127;
    sc_signal< sc_lv<40> > k_proj_V_0_1_reg_2132;
    sc_signal< sc_lv<40> > k_proj_V_0_2_reg_2137;
    sc_signal< sc_lv<40> > k_proj_V_0_3_reg_2142;
    sc_signal< sc_lv<40> > k_proj_V_1_reg_2147;
    sc_signal< sc_lv<40> > k_proj_V_1_1_reg_2152;
    sc_signal< sc_lv<40> > k_proj_V_1_2_reg_2157;
    sc_signal< sc_lv<40> > k_proj_V_1_3_reg_2162;
    sc_signal< sc_lv<40> > k_proj_V_2_reg_2167;
    sc_signal< sc_lv<40> > k_proj_V_2_1_reg_2172;
    sc_signal< sc_lv<40> > k_proj_V_2_2_reg_2177;
    sc_signal< sc_lv<40> > k_proj_V_2_3_reg_2182;
    sc_signal< sc_lv<40> > k_proj_V_3_reg_2187;
    sc_signal< sc_lv<40> > k_proj_V_3_1_reg_2192;
    sc_signal< sc_lv<40> > k_proj_V_3_2_reg_2197;
    sc_signal< sc_lv<40> > k_proj_V_3_3_reg_2202;
    sc_signal< sc_lv<40> > q_embed_V_0_reg_2207;
    sc_signal< sc_lv<40> > q_embed_V_0_1_reg_2212;
    sc_signal< sc_lv<40> > q_embed_V_0_2_reg_2217;
    sc_signal< sc_lv<40> > q_embed_V_0_3_reg_2222;
    sc_signal< sc_lv<40> > q_embed_V_1_reg_2227;
    sc_signal< sc_lv<40> > q_embed_V_1_1_reg_2232;
    sc_signal< sc_lv<40> > q_embed_V_1_2_reg_2237;
    sc_signal< sc_lv<40> > q_embed_V_1_3_reg_2242;
    sc_signal< sc_lv<40> > q_embed_V_2_reg_2247;
    sc_signal< sc_lv<40> > q_embed_V_2_1_reg_2252;
    sc_signal< sc_lv<40> > q_embed_V_2_2_reg_2257;
    sc_signal< sc_lv<40> > q_embed_V_2_3_reg_2262;
    sc_signal< sc_lv<40> > q_embed_V_3_reg_2267;
    sc_signal< sc_lv<40> > q_embed_V_3_1_reg_2272;
    sc_signal< sc_lv<40> > q_embed_V_3_2_reg_2277;
    sc_signal< sc_lv<40> > q_embed_V_3_3_reg_2282;
    sc_signal< sc_lv<40> > k_embed_V_0_reg_2287;
    sc_signal< sc_lv<40> > k_embed_V_0_1_reg_2292;
    sc_signal< sc_lv<40> > k_embed_V_0_2_reg_2297;
    sc_signal< sc_lv<40> > k_embed_V_0_3_reg_2302;
    sc_signal< sc_lv<40> > k_embed_V_1_reg_2307;
    sc_signal< sc_lv<40> > k_embed_V_1_1_reg_2312;
    sc_signal< sc_lv<40> > k_embed_V_1_2_reg_2317;
    sc_signal< sc_lv<40> > k_embed_V_1_3_reg_2322;
    sc_signal< sc_lv<40> > k_embed_V_2_reg_2327;
    sc_signal< sc_lv<40> > k_embed_V_2_1_reg_2332;
    sc_signal< sc_lv<40> > k_embed_V_2_2_reg_2337;
    sc_signal< sc_lv<40> > k_embed_V_2_3_reg_2342;
    sc_signal< sc_lv<40> > k_embed_V_3_reg_2347;
    sc_signal< sc_lv<40> > k_embed_V_3_1_reg_2352;
    sc_signal< sc_lv<40> > k_embed_V_3_2_reg_2357;
    sc_signal< sc_lv<40> > k_embed_V_3_3_reg_2362;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<3> > h_1_fu_1407_p2;
    sc_signal< sc_lv<3> > h_1_reg_2390;
    sc_signal< sc_lv<2> > trunc_ln1265_fu_1413_p1;
    sc_signal< sc_lv<2> > trunc_ln1265_reg_2395;
    sc_signal< sc_lv<1> > icmp_ln185_fu_1401_p2;
    sc_signal< sc_lv<2> > add_ln187_fu_1423_p2;
    sc_signal< sc_lv<2> > add_ln187_reg_2415;
    sc_signal< sc_lv<40> > attn_weights_V_0_3_0_1_reg_2420;
    sc_signal< sc_lv<40> > attn_weights_V_0_2_0_1_reg_2427;
    sc_signal< sc_lv<40> > attn_weights_V_0_1_0_1_reg_2434;
    sc_signal< sc_lv<40> > attn_weights_V_0_0_0_1_reg_2441;
    sc_signal< sc_lv<1> > tmp_106_reg_2448;
    sc_signal< sc_lv<39> > tmp_56_reg_2453;
    sc_signal< sc_lv<39> > lshr_ln1148_4_reg_2458;
    sc_signal< sc_lv<3> > h_fu_1737_p2;
    sc_signal< sc_lv<40> > attn_weights_V_0_3_0_4_fu_1761_p6;
    sc_signal< sc_lv<40> > attn_weights_V_0_2_0_4_fu_1775_p6;
    sc_signal< sc_lv<40> > attn_weights_V_0_1_0_4_fu_1789_p6;
    sc_signal< sc_lv<40> > attn_weights_V_0_0_0_4_fu_1803_p6;
    sc_signal< sc_lv<40> > attn_weights_V_0_0_0_7_reg_2491;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > grp_softmax_1_4_3_s_fu_532_ap_ready;
    sc_signal< sc_logic > grp_softmax_1_4_3_s_fu_532_ap_done;
    sc_signal< sc_logic > grp_init_2d_mem_fu_652_ap_ready;
    sc_signal< sc_logic > grp_init_2d_mem_fu_652_ap_done;
    sc_signal< bool > ap_block_state20_on_subcall_done;
    sc_signal< sc_lv<40> > attn_weights_V_0_1_0_7_reg_2496;
    sc_signal< sc_lv<40> > attn_weights_V_0_2_0_7_reg_2501;
    sc_signal< sc_lv<40> > attn_weights_V_0_3_0_7_reg_2506;
    sc_signal< sc_lv<40> > attn_weights_V_1_0_0_5_reg_2511;
    sc_signal< sc_lv<40> > attn_weights_V_1_1_0_5_reg_2516;
    sc_signal< sc_lv<40> > attn_weights_V_1_2_0_5_reg_2521;
    sc_signal< sc_lv<40> > attn_weights_V_1_3_0_5_reg_2526;
    sc_signal< sc_lv<40> > attn_weights_V_2_0_0_5_reg_2531;
    sc_signal< sc_lv<40> > attn_weights_V_2_1_0_5_reg_2536;
    sc_signal< sc_lv<40> > attn_weights_V_2_2_0_5_reg_2541;
    sc_signal< sc_lv<40> > attn_weights_V_2_3_0_5_reg_2546;
    sc_signal< sc_lv<40> > attn_output_0_reg_2551;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_575_ap_ready;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_575_ap_done;
    sc_signal< sc_lv<40> > attn_output_0_1_reg_2556;
    sc_signal< sc_lv<40> > attn_output_0_2_reg_2561;
    sc_signal< sc_lv<40> > attn_output_0_3_reg_2566;
    sc_signal< sc_lv<40> > attn_output_1_reg_2571;
    sc_signal< sc_lv<40> > attn_output_1_1_reg_2576;
    sc_signal< sc_lv<40> > attn_output_1_2_reg_2581;
    sc_signal< sc_lv<40> > attn_output_1_3_reg_2586;
    sc_signal< sc_lv<40> > attn_output_2_reg_2591;
    sc_signal< sc_lv<40> > attn_output_2_1_reg_2596;
    sc_signal< sc_lv<40> > attn_output_2_2_reg_2601;
    sc_signal< sc_lv<40> > attn_output_2_3_reg_2606;
    sc_signal< sc_lv<40> > attn_output_3_reg_2611;
    sc_signal< sc_lv<40> > attn_output_3_1_reg_2616;
    sc_signal< sc_lv<40> > attn_output_3_2_reg_2621;
    sc_signal< sc_lv<40> > attn_output_3_3_reg_2626;
    sc_signal< sc_lv<3> > add_ln218_fu_1947_p2;
    sc_signal< sc_lv<3> > add_ln218_reg_2634;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<2> > trunc_ln220_fu_1953_p1;
    sc_signal< sc_lv<2> > trunc_ln220_reg_2639;
    sc_signal< sc_lv<1> > icmp_ln218_fu_1941_p2;
    sc_signal< sc_lv<4> > shl_ln2_fu_1957_p3;
    sc_signal< sc_lv<4> > shl_ln2_reg_2645;
    sc_signal< sc_lv<4> > q_proj_re_0_V_address0;
    sc_signal< sc_logic > q_proj_re_0_V_ce0;
    sc_signal< sc_logic > q_proj_re_0_V_we0;
    sc_signal< sc_lv<40> > q_proj_re_0_V_d0;
    sc_signal< sc_lv<40> > q_proj_re_0_V_q0;
    sc_signal< sc_lv<4> > k_proj_re_0_V_address0;
    sc_signal< sc_logic > k_proj_re_0_V_ce0;
    sc_signal< sc_logic > k_proj_re_0_V_we0;
    sc_signal< sc_lv<40> > k_proj_re_0_V_d0;
    sc_signal< sc_lv<40> > k_proj_re_0_V_q0;
    sc_signal< sc_lv<4> > v_proj_re_0_V_address0;
    sc_signal< sc_logic > v_proj_re_0_V_ce0;
    sc_signal< sc_logic > v_proj_re_0_V_we0;
    sc_signal< sc_lv<40> > v_proj_re_0_V_d0;
    sc_signal< sc_lv<40> > v_proj_re_0_V_q0;
    sc_signal< sc_lv<4> > k_cache_upd_0_V_address0;
    sc_signal< sc_logic > k_cache_upd_0_V_ce0;
    sc_signal< sc_logic > k_cache_upd_0_V_we0;
    sc_signal< sc_lv<40> > k_cache_upd_0_V_q0;
    sc_signal< sc_lv<4> > k_cache_upd_1_V_address0;
    sc_signal< sc_logic > k_cache_upd_1_V_ce0;
    sc_signal< sc_logic > k_cache_upd_1_V_we0;
    sc_signal< sc_lv<40> > k_cache_upd_1_V_q0;
    sc_signal< sc_lv<4> > k_cache_upd_2_V_address0;
    sc_signal< sc_logic > k_cache_upd_2_V_ce0;
    sc_signal< sc_logic > k_cache_upd_2_V_we0;
    sc_signal< sc_lv<40> > k_cache_upd_2_V_q0;
    sc_signal< sc_lv<4> > k_cache_upd_3_V_address0;
    sc_signal< sc_logic > k_cache_upd_3_V_ce0;
    sc_signal< sc_logic > k_cache_upd_3_V_we0;
    sc_signal< sc_lv<40> > k_cache_upd_3_V_q0;
    sc_signal< sc_lv<4> > v_cache_upd_0_V_address0;
    sc_signal< sc_logic > v_cache_upd_0_V_ce0;
    sc_signal< sc_logic > v_cache_upd_0_V_we0;
    sc_signal< sc_lv<40> > v_cache_upd_0_V_q0;
    sc_signal< sc_logic > v_cache_upd_0_V_ce1;
    sc_signal< sc_lv<40> > v_cache_upd_0_V_q1;
    sc_signal< sc_lv<4> > v_cache_upd_1_V_address0;
    sc_signal< sc_logic > v_cache_upd_1_V_ce0;
    sc_signal< sc_logic > v_cache_upd_1_V_we0;
    sc_signal< sc_lv<40> > v_cache_upd_1_V_q0;
    sc_signal< sc_logic > v_cache_upd_1_V_ce1;
    sc_signal< sc_lv<40> > v_cache_upd_1_V_q1;
    sc_signal< sc_lv<4> > v_cache_upd_2_V_address0;
    sc_signal< sc_logic > v_cache_upd_2_V_ce0;
    sc_signal< sc_logic > v_cache_upd_2_V_we0;
    sc_signal< sc_lv<40> > v_cache_upd_2_V_q0;
    sc_signal< sc_logic > v_cache_upd_2_V_ce1;
    sc_signal< sc_lv<40> > v_cache_upd_2_V_q1;
    sc_signal< sc_lv<4> > v_cache_upd_3_V_address0;
    sc_signal< sc_logic > v_cache_upd_3_V_ce0;
    sc_signal< sc_logic > v_cache_upd_3_V_we0;
    sc_signal< sc_lv<40> > v_cache_upd_3_V_q0;
    sc_signal< sc_logic > v_cache_upd_3_V_ce1;
    sc_signal< sc_lv<40> > v_cache_upd_3_V_q1;
    sc_signal< sc_lv<4> > k_proj_transposed_0_address0;
    sc_signal< sc_logic > k_proj_transposed_0_ce0;
    sc_signal< sc_logic > k_proj_transposed_0_we0;
    sc_signal< sc_lv<40> > k_proj_transposed_0_q0;
    sc_signal< sc_lv<4> > k_proj_transposed_0_address1;
    sc_signal< sc_logic > k_proj_transposed_0_ce1;
    sc_signal< sc_logic > k_proj_transposed_0_we1;
    sc_signal< sc_lv<40> > k_proj_transposed_0_q1;
    sc_signal< sc_lv<4> > k_proj_transposed_1_address0;
    sc_signal< sc_logic > k_proj_transposed_1_ce0;
    sc_signal< sc_logic > k_proj_transposed_1_we0;
    sc_signal< sc_lv<40> > k_proj_transposed_1_q0;
    sc_signal< sc_lv<4> > k_proj_transposed_1_address1;
    sc_signal< sc_logic > k_proj_transposed_1_ce1;
    sc_signal< sc_logic > k_proj_transposed_1_we1;
    sc_signal< sc_lv<40> > k_proj_transposed_1_q1;
    sc_signal< sc_lv<4> > k_proj_transposed_2_address0;
    sc_signal< sc_logic > k_proj_transposed_2_ce0;
    sc_signal< sc_logic > k_proj_transposed_2_we0;
    sc_signal< sc_lv<40> > k_proj_transposed_2_q0;
    sc_signal< sc_lv<4> > k_proj_transposed_2_address1;
    sc_signal< sc_logic > k_proj_transposed_2_ce1;
    sc_signal< sc_logic > k_proj_transposed_2_we1;
    sc_signal< sc_lv<40> > k_proj_transposed_2_q1;
    sc_signal< sc_lv<4> > attn_output_2D_0_V_address0;
    sc_signal< sc_logic > attn_output_2D_0_V_ce0;
    sc_signal< sc_logic > attn_output_2D_0_V_we0;
    sc_signal< sc_lv<40> > attn_output_2D_0_V_d0;
    sc_signal< sc_lv<40> > attn_output_2D_0_V_q0;
    sc_signal< sc_lv<4> > attn_output_2D_0_V_address1;
    sc_signal< sc_logic > attn_output_2D_0_V_ce1;
    sc_signal< sc_logic > attn_output_2D_0_V_we1;
    sc_signal< sc_lv<40> > attn_output_2D_0_V_d1;
    sc_signal< sc_lv<40> > attn_output_2D_0_V_q1;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_402_ap_start;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_402_ap_idle;
    sc_signal< sc_lv<4> > grp_linear_forward_no_mu_fu_402_output_0_V_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_402_output_0_V_ce0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_402_output_0_V_we0;
    sc_signal< sc_lv<40> > grp_linear_forward_no_mu_fu_402_output_0_V_d0;
    sc_signal< sc_lv<40> > grp_linear_forward_no_mu_fu_402_output_0_V_q0;
    sc_signal< sc_lv<4> > grp_linear_forward_no_mu_fu_402_packed_weights_0_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_402_packed_weights_0_ce0;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_402_packed_weights_0_q0;
    sc_signal< sc_lv<4> > grp_linear_forward_no_mu_fu_402_packed_weights_1_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_402_packed_weights_1_ce0;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_402_packed_weights_1_q0;
    sc_signal< sc_lv<4> > grp_linear_forward_no_mu_fu_402_packed_weights_2_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_402_packed_weights_2_ce0;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_402_packed_weights_2_q0;
    sc_signal< sc_lv<4> > grp_linear_forward_no_mu_fu_402_packed_weights_3_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_402_packed_weights_3_ce0;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_402_packed_weights_3_q0;
    sc_signal< sc_lv<22> > grp_linear_forward_no_mu_fu_402_w_scale_V;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_434_ap_start;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_434_ap_done;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_434_ap_idle;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_434_ap_ready;
    sc_signal< sc_lv<4> > grp_linear_forward_no_mu_fu_434_output_0_V_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_434_output_0_V_ce0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_434_output_0_V_we0;
    sc_signal< sc_lv<40> > grp_linear_forward_no_mu_fu_434_output_0_V_d0;
    sc_signal< sc_lv<4> > grp_linear_forward_no_mu_fu_434_packed_weights_0_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_434_packed_weights_0_ce0;
    sc_signal< sc_lv<4> > grp_linear_forward_no_mu_fu_434_packed_weights_1_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_434_packed_weights_1_ce0;
    sc_signal< sc_lv<4> > grp_linear_forward_no_mu_fu_434_packed_weights_2_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_434_packed_weights_2_ce0;
    sc_signal< sc_lv<4> > grp_linear_forward_no_mu_fu_434_packed_weights_3_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_434_packed_weights_3_ce0;
    sc_signal< sc_logic > grp_rms_norm_16_s_fu_477_ap_start;
    sc_signal< sc_logic > grp_rms_norm_16_s_fu_477_ap_done;
    sc_signal< sc_logic > grp_rms_norm_16_s_fu_477_ap_idle;
    sc_signal< sc_logic > grp_rms_norm_16_s_fu_477_ap_ready;
    sc_signal< sc_lv<4> > grp_rms_norm_16_s_fu_477_input_0_V_address0;
    sc_signal< sc_logic > grp_rms_norm_16_s_fu_477_input_0_V_ce0;
    sc_signal< sc_lv<40> > grp_rms_norm_16_s_fu_477_input_0_V_q0;
    sc_signal< sc_lv<4> > grp_rms_norm_16_s_fu_477_input_0_V_address1;
    sc_signal< sc_logic > grp_rms_norm_16_s_fu_477_input_0_V_ce1;
    sc_signal< sc_logic > grp_rms_norm_16_s_fu_477_input_0_V_we1;
    sc_signal< sc_lv<40> > grp_rms_norm_16_s_fu_477_input_0_V_d1;
    sc_signal< sc_lv<4> > grp_rms_norm_16_s_fu_477_weight_V_address0;
    sc_signal< sc_logic > grp_rms_norm_16_s_fu_477_weight_V_ce0;
    sc_signal< sc_lv<40> > grp_rms_norm_16_s_fu_477_weight_V_q0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_486_ap_start;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_486_ap_idle;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_0;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_1;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_2;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_3;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_4;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_5;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_6;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_7;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_8;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_9;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_10;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_11;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_12;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_13;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_14;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_15;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_16;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_17;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_18;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_19;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_20;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_21;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_22;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_23;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_24;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_25;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_26;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_27;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_28;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_29;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_30;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_486_ap_return_31;
    sc_signal< sc_logic > grp_quantize_activation_fu_526_ap_start;
    sc_signal< sc_logic > grp_quantize_activation_fu_526_ap_idle;
    sc_signal< sc_lv<4> > grp_quantize_activation_fu_526_input_0_V_address0;
    sc_signal< sc_logic > grp_quantize_activation_fu_526_input_0_V_ce0;
    sc_signal< sc_lv<40> > grp_quantize_activation_fu_526_input_0_V_q0;
    sc_signal< sc_lv<4> > grp_quantize_activation_fu_526_input_0_V_address1;
    sc_signal< sc_logic > grp_quantize_activation_fu_526_input_0_V_ce1;
    sc_signal< sc_lv<40> > grp_quantize_activation_fu_526_input_0_V_q1;
    sc_signal< sc_lv<40> > grp_quantize_activation_fu_526_ap_return_0;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_526_ap_return_1;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_526_ap_return_2;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_526_ap_return_3;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_526_ap_return_4;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_526_ap_return_5;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_526_ap_return_6;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_526_ap_return_7;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_526_ap_return_8;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_526_ap_return_9;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_526_ap_return_10;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_526_ap_return_11;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_526_ap_return_12;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_526_ap_return_13;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_526_ap_return_14;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_526_ap_return_15;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_526_ap_return_16;
    sc_signal< sc_logic > grp_softmax_1_4_3_s_fu_532_ap_start;
    sc_signal< sc_logic > grp_softmax_1_4_3_s_fu_532_ap_idle;
    sc_signal< sc_lv<40> > grp_softmax_1_4_3_s_fu_532_ap_return_0;
    sc_signal< sc_lv<40> > grp_softmax_1_4_3_s_fu_532_ap_return_1;
    sc_signal< sc_lv<40> > grp_softmax_1_4_3_s_fu_532_ap_return_2;
    sc_signal< sc_lv<40> > grp_softmax_1_4_3_s_fu_532_ap_return_3;
    sc_signal< sc_lv<40> > grp_softmax_1_4_3_s_fu_532_ap_return_4;
    sc_signal< sc_lv<40> > grp_softmax_1_4_3_s_fu_532_ap_return_5;
    sc_signal< sc_lv<40> > grp_softmax_1_4_3_s_fu_532_ap_return_6;
    sc_signal< sc_lv<40> > grp_softmax_1_4_3_s_fu_532_ap_return_7;
    sc_signal< sc_lv<40> > grp_softmax_1_4_3_s_fu_532_ap_return_8;
    sc_signal< sc_lv<40> > grp_softmax_1_4_3_s_fu_532_ap_return_9;
    sc_signal< sc_lv<40> > grp_softmax_1_4_3_s_fu_532_ap_return_10;
    sc_signal< sc_lv<40> > grp_softmax_1_4_3_s_fu_532_ap_return_11;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_552_ap_start;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_552_ap_done;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_552_ap_idle;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_552_ap_ready;
    sc_signal< sc_lv<4> > grp_GEMM_3D_float_fu_552_input_2_0_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_552_input_2_0_V_ce0;
    sc_signal< sc_lv<4> > grp_GEMM_3D_float_fu_552_input_2_0_V_address1;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_552_input_2_0_V_ce1;
    sc_signal< sc_lv<4> > grp_GEMM_3D_float_fu_552_input_2_1_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_552_input_2_1_V_ce0;
    sc_signal< sc_lv<4> > grp_GEMM_3D_float_fu_552_input_2_1_V_address1;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_552_input_2_1_V_ce1;
    sc_signal< sc_lv<4> > grp_GEMM_3D_float_fu_552_input_2_2_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_552_input_2_2_V_ce0;
    sc_signal< sc_lv<4> > grp_GEMM_3D_float_fu_552_input_2_2_V_address1;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_552_input_2_2_V_ce1;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_fu_552_ap_return_0;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_fu_552_ap_return_1;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_fu_552_ap_return_2;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_fu_552_ap_return_3;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_fu_552_ap_return_4;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_fu_552_ap_return_5;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_fu_552_ap_return_6;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_fu_552_ap_return_7;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_fu_552_ap_return_8;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_fu_552_ap_return_9;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_fu_552_ap_return_10;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_fu_552_ap_return_11;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_575_ap_start;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_575_ap_idle;
    sc_signal< sc_lv<4> > grp_GEMM_3D_float_1_fu_575_input_2_0_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_575_input_2_0_V_ce0;
    sc_signal< sc_lv<4> > grp_GEMM_3D_float_1_fu_575_input_2_0_V_address1;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_575_input_2_0_V_ce1;
    sc_signal< sc_lv<4> > grp_GEMM_3D_float_1_fu_575_input_2_1_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_575_input_2_1_V_ce0;
    sc_signal< sc_lv<4> > grp_GEMM_3D_float_1_fu_575_input_2_1_V_address1;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_575_input_2_1_V_ce1;
    sc_signal< sc_lv<4> > grp_GEMM_3D_float_1_fu_575_input_2_2_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_575_input_2_2_V_ce0;
    sc_signal< sc_lv<4> > grp_GEMM_3D_float_1_fu_575_input_2_2_V_address1;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_575_input_2_2_V_ce1;
    sc_signal< sc_lv<4> > grp_GEMM_3D_float_1_fu_575_input_2_3_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_575_input_2_3_V_ce0;
    sc_signal< sc_lv<4> > grp_GEMM_3D_float_1_fu_575_input_2_3_V_address1;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_575_input_2_3_V_ce1;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_1_fu_575_ap_return_0;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_1_fu_575_ap_return_1;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_1_fu_575_ap_return_2;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_1_fu_575_ap_return_3;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_1_fu_575_ap_return_4;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_1_fu_575_ap_return_5;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_1_fu_575_ap_return_6;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_1_fu_575_ap_return_7;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_1_fu_575_ap_return_8;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_1_fu_575_ap_return_9;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_1_fu_575_ap_return_10;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_1_fu_575_ap_return_11;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_1_fu_575_ap_return_12;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_1_fu_575_ap_return_13;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_1_fu_575_ap_return_14;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_1_fu_575_ap_return_15;
    sc_signal< sc_logic > grp_cache_update_fu_595_ap_start;
    sc_signal< sc_logic > grp_cache_update_fu_595_ap_done;
    sc_signal< sc_logic > grp_cache_update_fu_595_ap_idle;
    sc_signal< sc_logic > grp_cache_update_fu_595_ap_ready;
    sc_signal< sc_lv<3> > grp_cache_update_fu_595_cache_in_0_V_address0;
    sc_signal< sc_logic > grp_cache_update_fu_595_cache_in_0_V_ce0;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_cache_in_0_V_q0;
    sc_signal< sc_lv<3> > grp_cache_update_fu_595_cache_in_1_V_address0;
    sc_signal< sc_logic > grp_cache_update_fu_595_cache_in_1_V_ce0;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_cache_in_1_V_q0;
    sc_signal< sc_lv<3> > grp_cache_update_fu_595_cache_in_2_V_address0;
    sc_signal< sc_logic > grp_cache_update_fu_595_cache_in_2_V_ce0;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_cache_in_2_V_q0;
    sc_signal< sc_lv<3> > grp_cache_update_fu_595_cache_in_3_V_address0;
    sc_signal< sc_logic > grp_cache_update_fu_595_cache_in_3_V_ce0;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_cache_in_3_V_q0;
    sc_signal< sc_lv<4> > grp_cache_update_fu_595_cache_out_0_V_address0;
    sc_signal< sc_logic > grp_cache_update_fu_595_cache_out_0_V_ce0;
    sc_signal< sc_logic > grp_cache_update_fu_595_cache_out_0_V_we0;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_cache_out_0_V_d0;
    sc_signal< sc_lv<4> > grp_cache_update_fu_595_cache_out_1_V_address0;
    sc_signal< sc_logic > grp_cache_update_fu_595_cache_out_1_V_ce0;
    sc_signal< sc_logic > grp_cache_update_fu_595_cache_out_1_V_we0;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_cache_out_1_V_d0;
    sc_signal< sc_lv<4> > grp_cache_update_fu_595_cache_out_2_V_address0;
    sc_signal< sc_logic > grp_cache_update_fu_595_cache_out_2_V_ce0;
    sc_signal< sc_logic > grp_cache_update_fu_595_cache_out_2_V_we0;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_cache_out_2_V_d0;
    sc_signal< sc_lv<4> > grp_cache_update_fu_595_cache_out_3_V_address0;
    sc_signal< sc_logic > grp_cache_update_fu_595_cache_out_3_V_ce0;
    sc_signal< sc_logic > grp_cache_update_fu_595_cache_out_3_V_we0;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_cache_out_3_V_d0;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_p_read;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_p_read1;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_p_read2;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_p_read3;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_p_read4;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_p_read5;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_p_read6;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_p_read7;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_p_read8;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_p_read9;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_p_read10;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_p_read11;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_p_read12;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_p_read13;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_p_read14;
    sc_signal< sc_lv<40> > grp_cache_update_fu_595_p_read15;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_631_ap_start;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_631_ap_idle;
    sc_signal< sc_lv<4> > grp_reshape_2D_to_3D_fu_631_input_0_V_address0;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_631_input_0_V_ce0;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_631_input_0_V_q0;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_631_ap_return_0;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_631_ap_return_1;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_631_ap_return_2;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_631_ap_return_3;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_631_ap_return_4;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_631_ap_return_5;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_631_ap_return_6;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_631_ap_return_7;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_631_ap_return_8;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_631_ap_return_9;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_631_ap_return_10;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_631_ap_return_11;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_631_ap_return_12;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_631_ap_return_13;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_631_ap_return_14;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_631_ap_return_15;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_636_ap_start;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_636_ap_idle;
    sc_signal< sc_lv<4> > grp_reshape_2D_to_3D_fu_636_input_0_V_address0;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_636_input_0_V_ce0;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_636_ap_return_0;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_636_ap_return_1;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_636_ap_return_2;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_636_ap_return_3;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_636_ap_return_4;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_636_ap_return_5;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_636_ap_return_6;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_636_ap_return_7;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_636_ap_return_8;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_636_ap_return_9;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_636_ap_return_10;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_636_ap_return_11;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_636_ap_return_12;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_636_ap_return_13;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_636_ap_return_14;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_636_ap_return_15;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_641_ap_start;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_641_ap_done;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_641_ap_idle;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_641_ap_ready;
    sc_signal< sc_lv<4> > grp_transpose_last_two_d_fu_641_input_0_V_address0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_641_input_0_V_ce0;
    sc_signal< sc_lv<4> > grp_transpose_last_two_d_fu_641_input_1_V_address0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_641_input_1_V_ce0;
    sc_signal< sc_lv<4> > grp_transpose_last_two_d_fu_641_input_2_V_address0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_641_input_2_V_ce0;
    sc_signal< sc_lv<4> > grp_transpose_last_two_d_fu_641_input_3_V_address0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_641_input_3_V_ce0;
    sc_signal< sc_lv<4> > grp_transpose_last_two_d_fu_641_output_0_V_address0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_641_output_0_V_ce0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_641_output_0_V_we0;
    sc_signal< sc_lv<40> > grp_transpose_last_two_d_fu_641_output_0_V_d0;
    sc_signal< sc_lv<4> > grp_transpose_last_two_d_fu_641_output_0_V_address1;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_641_output_0_V_ce1;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_641_output_0_V_we1;
    sc_signal< sc_lv<40> > grp_transpose_last_two_d_fu_641_output_0_V_d1;
    sc_signal< sc_lv<4> > grp_transpose_last_two_d_fu_641_output_1_V_address0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_641_output_1_V_ce0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_641_output_1_V_we0;
    sc_signal< sc_lv<40> > grp_transpose_last_two_d_fu_641_output_1_V_d0;
    sc_signal< sc_lv<4> > grp_transpose_last_two_d_fu_641_output_1_V_address1;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_641_output_1_V_ce1;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_641_output_1_V_we1;
    sc_signal< sc_lv<40> > grp_transpose_last_two_d_fu_641_output_1_V_d1;
    sc_signal< sc_lv<4> > grp_transpose_last_two_d_fu_641_output_2_V_address0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_641_output_2_V_ce0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_641_output_2_V_we0;
    sc_signal< sc_lv<40> > grp_transpose_last_two_d_fu_641_output_2_V_d0;
    sc_signal< sc_lv<4> > grp_transpose_last_two_d_fu_641_output_2_V_address1;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_641_output_2_V_ce1;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_641_output_2_V_we1;
    sc_signal< sc_lv<40> > grp_transpose_last_two_d_fu_641_output_2_V_d1;
    sc_signal< sc_logic > grp_init_2d_mem_fu_652_ap_start;
    sc_signal< sc_logic > grp_init_2d_mem_fu_652_ap_idle;
    sc_signal< sc_lv<4> > grp_init_2d_mem_fu_652_mem_0_V_address0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_652_mem_0_V_ce0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_652_mem_0_V_we0;
    sc_signal< sc_lv<40> > grp_init_2d_mem_fu_652_mem_0_V_d0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_658_ap_start;
    sc_signal< sc_logic > grp_init_2d_mem_fu_658_ap_done;
    sc_signal< sc_logic > grp_init_2d_mem_fu_658_ap_idle;
    sc_signal< sc_logic > grp_init_2d_mem_fu_658_ap_ready;
    sc_signal< sc_lv<4> > grp_init_2d_mem_fu_658_mem_0_V_address0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_658_mem_0_V_ce0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_658_mem_0_V_we0;
    sc_signal< sc_lv<40> > grp_init_2d_mem_fu_658_mem_0_V_d0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_664_ap_start;
    sc_signal< sc_logic > grp_init_2d_mem_fu_664_ap_done;
    sc_signal< sc_logic > grp_init_2d_mem_fu_664_ap_idle;
    sc_signal< sc_logic > grp_init_2d_mem_fu_664_ap_ready;
    sc_signal< sc_lv<4> > grp_init_2d_mem_fu_664_mem_0_V_address0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_664_mem_0_V_ce0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_664_mem_0_V_we0;
    sc_signal< sc_lv<40> > grp_init_2d_mem_fu_664_mem_0_V_d0;
    sc_signal< sc_lv<3> > h_0_reg_317;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<2> > d_0_0_reg_328;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<40> > attn_weights_V_0_0_0_3_reg_340;
    sc_signal< sc_lv<40> > attn_weights_V_0_1_0_3_reg_350;
    sc_signal< sc_lv<40> > attn_weights_V_0_2_0_3_reg_360;
    sc_signal< sc_lv<40> > attn_weights_V_0_3_0_3_reg_370;
    sc_signal< sc_lv<3> > h85_0_reg_380;
    sc_signal< sc_lv<3> > h100_0_0_reg_391;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_402_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_434_ap_start_reg;
    sc_signal< sc_logic > grp_rms_norm_16_s_fu_477_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_486_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > grp_quantize_activation_fu_526_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > grp_softmax_1_4_3_s_fu_532_ap_start_reg;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_552_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_575_ap_start_reg;
    sc_signal< sc_logic > grp_cache_update_fu_595_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_631_ap_start_reg;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_636_ap_start_reg;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_641_ap_start_reg;
    sc_signal< sc_logic > grp_init_2d_mem_fu_652_ap_start_reg;
    sc_signal< sc_logic > grp_init_2d_mem_fu_658_ap_start_reg;
    sc_signal< sc_logic > grp_init_2d_mem_fu_664_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln220_fu_1965_p1;
    sc_signal< sc_lv<64> > zext_ln220_1_fu_1987_p1;
    sc_signal< sc_lv<64> > zext_ln220_2_fu_2008_p1;
    sc_signal< sc_lv<64> > zext_ln220_3_fu_2028_p1;
    sc_signal< sc_lv<40> > attn_weights_V_0_3_0_6_fu_172;
    sc_signal< sc_lv<40> > attn_weights_V_0_3_0_5_fu_1599_p6;
    sc_signal< sc_lv<40> > attn_weights_V_0_2_0_6_fu_176;
    sc_signal< sc_lv<40> > attn_weights_V_0_2_0_5_fu_1609_p6;
    sc_signal< sc_lv<40> > attn_weights_V_0_1_0_6_fu_180;
    sc_signal< sc_lv<40> > attn_weights_V_0_1_0_5_fu_1619_p6;
    sc_signal< sc_lv<40> > attn_weights_V_0_0_0_6_fu_184;
    sc_signal< sc_lv<40> > attn_weights_V_0_0_0_5_fu_1629_p6;
    sc_signal< sc_lv<40> > attn_weights_V_2_3_0_4_fu_188;
    sc_signal< sc_lv<40> > attn_weights_V_2_3_0_3_fu_1659_p6;
    sc_signal< sc_lv<40> > attn_weights_V_2_2_0_4_fu_192;
    sc_signal< sc_lv<40> > attn_weights_V_2_2_0_3_fu_1672_p6;
    sc_signal< sc_lv<40> > attn_weights_V_2_1_0_4_fu_196;
    sc_signal< sc_lv<40> > attn_weights_V_2_1_0_3_fu_1685_p6;
    sc_signal< sc_lv<40> > attn_weights_V_2_0_0_4_fu_200;
    sc_signal< sc_lv<40> > attn_weights_V_2_0_0_3_fu_1698_p6;
    sc_signal< sc_lv<40> > attn_weights_V_1_3_0_4_fu_204;
    sc_signal< sc_lv<40> > attn_weights_V_1_3_0_3_fu_1527_p6;
    sc_signal< sc_lv<40> > attn_weights_V_1_2_0_4_fu_208;
    sc_signal< sc_lv<40> > attn_weights_V_1_2_0_3_fu_1540_p6;
    sc_signal< sc_lv<40> > attn_weights_V_1_1_0_4_fu_212;
    sc_signal< sc_lv<40> > attn_weights_V_1_1_0_3_fu_1553_p6;
    sc_signal< sc_lv<40> > attn_weights_V_1_0_0_4_fu_216;
    sc_signal< sc_lv<40> > attn_weights_V_1_0_0_3_fu_1566_p6;
    sc_signal< sc_lv<40> > tmp_12_fu_1970_p6;
    sc_signal< sc_lv<40> > tmp_13_fu_1992_p6;
    sc_signal< sc_lv<40> > tmp_14_fu_2013_p6;
    sc_signal< sc_lv<40> > tmp_15_fu_2033_p6;
    sc_signal< sc_lv<4> > tmp_11_fu_1436_p13;
    sc_signal< sc_lv<40> > tmp_11_fu_1436_p14;
    sc_signal< sc_lv<56> > shl_ln_fu_1466_p3;
    sc_signal< sc_lv<56> > sub_ln1148_fu_1482_p2;
    sc_signal< sc_lv<40> > zext_ln1148_fu_1508_p1;
    sc_signal< sc_lv<40> > sub_ln1148_2_fu_1514_p2;
    sc_signal< sc_lv<40> > zext_ln1148_2_fu_1511_p1;
    sc_signal< sc_lv<40> > select_ln1148_fu_1520_p3;
    sc_signal< sc_lv<2> > trunc_ln1265_1_fu_1743_p1;
    sc_signal< sc_lv<40> > tmp_10_fu_1747_p6;
    sc_signal< sc_lv<4> > or_ln220_fu_1981_p2;
    sc_signal< sc_lv<4> > or_ln220_1_fu_2003_p2;
    sc_signal< sc_lv<4> > or_ln220_2_fu_2023_p2;
    sc_signal< sc_lv<29> > ap_NS_fsm;
    sc_signal< bool > ap_block_state2_on_subcall_done;
    sc_signal< bool > ap_block_state6_on_subcall_done;
    sc_signal< bool > ap_block_state13_on_subcall_done;
    sc_signal< bool > ap_block_state25_on_subcall_done;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<29> ap_ST_fsm_state1;
    static const sc_lv<29> ap_ST_fsm_state2;
    static const sc_lv<29> ap_ST_fsm_state3;
    static const sc_lv<29> ap_ST_fsm_state4;
    static const sc_lv<29> ap_ST_fsm_state5;
    static const sc_lv<29> ap_ST_fsm_state6;
    static const sc_lv<29> ap_ST_fsm_state7;
    static const sc_lv<29> ap_ST_fsm_state8;
    static const sc_lv<29> ap_ST_fsm_state9;
    static const sc_lv<29> ap_ST_fsm_state10;
    static const sc_lv<29> ap_ST_fsm_state11;
    static const sc_lv<29> ap_ST_fsm_state12;
    static const sc_lv<29> ap_ST_fsm_state13;
    static const sc_lv<29> ap_ST_fsm_state14;
    static const sc_lv<29> ap_ST_fsm_state15;
    static const sc_lv<29> ap_ST_fsm_state16;
    static const sc_lv<29> ap_ST_fsm_state17;
    static const sc_lv<29> ap_ST_fsm_state18;
    static const sc_lv<29> ap_ST_fsm_state19;
    static const sc_lv<29> ap_ST_fsm_state20;
    static const sc_lv<29> ap_ST_fsm_state21;
    static const sc_lv<29> ap_ST_fsm_state22;
    static const sc_lv<29> ap_ST_fsm_state23;
    static const sc_lv<29> ap_ST_fsm_state24;
    static const sc_lv<29> ap_ST_fsm_state25;
    static const sc_lv<29> ap_ST_fsm_state26;
    static const sc_lv<29> ap_ST_fsm_state27;
    static const sc_lv<29> ap_ST_fsm_state28;
    static const sc_lv<29> ap_ST_fsm_state29;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_7;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<22> ap_const_lv22_132AE2;
    static const sc_lv<22> ap_const_lv22_AED1D;
    static const sc_lv<22> ap_const_lv22_B1C47;
    static const sc_lv<22> ap_const_lv22_12D593;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<56> ap_const_lv56_0;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<40> ap_const_lv40_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_3;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln187_fu_1423_p2();
    void thread_add_ln218_fu_1947_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state10_on_subcall_done();
    void thread_ap_block_state13_on_subcall_done();
    void thread_ap_block_state20_on_subcall_done();
    void thread_ap_block_state25_on_subcall_done();
    void thread_ap_block_state2_on_subcall_done();
    void thread_ap_block_state6_on_subcall_done();
    void thread_ap_block_state8_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_attn_output_2D_0_V_address0();
    void thread_attn_output_2D_0_V_address1();
    void thread_attn_output_2D_0_V_ce0();
    void thread_attn_output_2D_0_V_ce1();
    void thread_attn_output_2D_0_V_d0();
    void thread_attn_output_2D_0_V_d1();
    void thread_attn_output_2D_0_V_we0();
    void thread_attn_output_2D_0_V_we1();
    void thread_final_output_0_V_address0();
    void thread_final_output_0_V_ce0();
    void thread_final_output_0_V_d0();
    void thread_final_output_0_V_we0();
    void thread_grp_GEMM_3D_float_1_fu_575_ap_start();
    void thread_grp_GEMM_3D_float_fu_552_ap_start();
    void thread_grp_apply_rotary_pos_emb_fu_486_ap_start();
    void thread_grp_cache_update_fu_595_ap_start();
    void thread_grp_cache_update_fu_595_cache_in_0_V_q0();
    void thread_grp_cache_update_fu_595_cache_in_1_V_q0();
    void thread_grp_cache_update_fu_595_cache_in_2_V_q0();
    void thread_grp_cache_update_fu_595_cache_in_3_V_q0();
    void thread_grp_cache_update_fu_595_p_read();
    void thread_grp_cache_update_fu_595_p_read1();
    void thread_grp_cache_update_fu_595_p_read10();
    void thread_grp_cache_update_fu_595_p_read11();
    void thread_grp_cache_update_fu_595_p_read12();
    void thread_grp_cache_update_fu_595_p_read13();
    void thread_grp_cache_update_fu_595_p_read14();
    void thread_grp_cache_update_fu_595_p_read15();
    void thread_grp_cache_update_fu_595_p_read2();
    void thread_grp_cache_update_fu_595_p_read3();
    void thread_grp_cache_update_fu_595_p_read4();
    void thread_grp_cache_update_fu_595_p_read5();
    void thread_grp_cache_update_fu_595_p_read6();
    void thread_grp_cache_update_fu_595_p_read7();
    void thread_grp_cache_update_fu_595_p_read8();
    void thread_grp_cache_update_fu_595_p_read9();
    void thread_grp_init_2d_mem_fu_652_ap_start();
    void thread_grp_init_2d_mem_fu_658_ap_start();
    void thread_grp_init_2d_mem_fu_664_ap_start();
    void thread_grp_linear_forward_no_mu_fu_402_ap_start();
    void thread_grp_linear_forward_no_mu_fu_402_output_0_V_q0();
    void thread_grp_linear_forward_no_mu_fu_402_packed_weights_0_q0();
    void thread_grp_linear_forward_no_mu_fu_402_packed_weights_1_q0();
    void thread_grp_linear_forward_no_mu_fu_402_packed_weights_2_q0();
    void thread_grp_linear_forward_no_mu_fu_402_packed_weights_3_q0();
    void thread_grp_linear_forward_no_mu_fu_402_w_scale_V();
    void thread_grp_linear_forward_no_mu_fu_434_ap_start();
    void thread_grp_quantize_activation_fu_526_ap_start();
    void thread_grp_quantize_activation_fu_526_input_0_V_q0();
    void thread_grp_quantize_activation_fu_526_input_0_V_q1();
    void thread_grp_reshape_2D_to_3D_fu_631_ap_start();
    void thread_grp_reshape_2D_to_3D_fu_631_input_0_V_q0();
    void thread_grp_reshape_2D_to_3D_fu_636_ap_start();
    void thread_grp_rms_norm_16_s_fu_477_ap_start();
    void thread_grp_rms_norm_16_s_fu_477_input_0_V_q0();
    void thread_grp_rms_norm_16_s_fu_477_weight_V_q0();
    void thread_grp_softmax_1_4_3_s_fu_532_ap_start();
    void thread_grp_transpose_last_two_d_fu_641_ap_start();
    void thread_h_1_fu_1407_p2();
    void thread_h_fu_1737_p2();
    void thread_hidden_states_0_V_address0();
    void thread_hidden_states_0_V_address1();
    void thread_hidden_states_0_V_ce0();
    void thread_hidden_states_0_V_ce1();
    void thread_hidden_states_0_V_d1();
    void thread_hidden_states_0_V_we1();
    void thread_icmp_ln185_fu_1401_p2();
    void thread_icmp_ln187_fu_1417_p2();
    void thread_icmp_ln192_fu_1731_p2();
    void thread_icmp_ln218_fu_1941_p2();
    void thread_k_cache_V_0_ce0();
    void thread_k_cache_V_1_ce0();
    void thread_k_cache_V_2_ce0();
    void thread_k_cache_V_3_ce0();
    void thread_k_cache_upd_0_V_address0();
    void thread_k_cache_upd_0_V_ce0();
    void thread_k_cache_upd_0_V_we0();
    void thread_k_cache_upd_1_V_address0();
    void thread_k_cache_upd_1_V_ce0();
    void thread_k_cache_upd_1_V_we0();
    void thread_k_cache_upd_2_V_address0();
    void thread_k_cache_upd_2_V_ce0();
    void thread_k_cache_upd_2_V_we0();
    void thread_k_cache_upd_3_V_address0();
    void thread_k_cache_upd_3_V_ce0();
    void thread_k_cache_upd_3_V_we0();
    void thread_k_proj_re_0_V_address0();
    void thread_k_proj_re_0_V_ce0();
    void thread_k_proj_re_0_V_d0();
    void thread_k_proj_re_0_V_we0();
    void thread_k_proj_transposed_0_address0();
    void thread_k_proj_transposed_0_address1();
    void thread_k_proj_transposed_0_ce0();
    void thread_k_proj_transposed_0_ce1();
    void thread_k_proj_transposed_0_we0();
    void thread_k_proj_transposed_0_we1();
    void thread_k_proj_transposed_1_address0();
    void thread_k_proj_transposed_1_address1();
    void thread_k_proj_transposed_1_ce0();
    void thread_k_proj_transposed_1_ce1();
    void thread_k_proj_transposed_1_we0();
    void thread_k_proj_transposed_1_we1();
    void thread_k_proj_transposed_2_address0();
    void thread_k_proj_transposed_2_address1();
    void thread_k_proj_transposed_2_ce0();
    void thread_k_proj_transposed_2_ce1();
    void thread_k_proj_transposed_2_we0();
    void thread_k_proj_transposed_2_we1();
    void thread_ln_weight_V_ce0();
    void thread_ln_weight_in_V_ce0();
    void thread_o_weights_0_ce0();
    void thread_o_weights_1_ce0();
    void thread_o_weights_2_ce0();
    void thread_o_weights_3_ce0();
    void thread_or_ln220_1_fu_2003_p2();
    void thread_or_ln220_2_fu_2023_p2();
    void thread_or_ln220_fu_1981_p2();
    void thread_q_proj_re_0_V_address0();
    void thread_q_proj_re_0_V_ce0();
    void thread_q_proj_re_0_V_d0();
    void thread_q_proj_re_0_V_we0();
    void thread_q_weights_0_ce0();
    void thread_q_weights_1_ce0();
    void thread_q_weights_2_ce0();
    void thread_q_weights_3_ce0();
    void thread_select_ln1148_fu_1520_p3();
    void thread_shl_ln2_fu_1957_p3();
    void thread_shl_ln_fu_1466_p3();
    void thread_sub_ln1148_2_fu_1514_p2();
    void thread_sub_ln1148_fu_1482_p2();
    void thread_tmp_11_fu_1436_p13();
    void thread_trunc_ln1265_1_fu_1743_p1();
    void thread_trunc_ln1265_fu_1413_p1();
    void thread_trunc_ln220_fu_1953_p1();
    void thread_v_cache_V_0_ce0();
    void thread_v_cache_V_1_ce0();
    void thread_v_cache_V_2_ce0();
    void thread_v_cache_V_3_ce0();
    void thread_v_cache_upd_0_V_address0();
    void thread_v_cache_upd_0_V_ce0();
    void thread_v_cache_upd_0_V_ce1();
    void thread_v_cache_upd_0_V_we0();
    void thread_v_cache_upd_1_V_address0();
    void thread_v_cache_upd_1_V_ce0();
    void thread_v_cache_upd_1_V_ce1();
    void thread_v_cache_upd_1_V_we0();
    void thread_v_cache_upd_2_V_address0();
    void thread_v_cache_upd_2_V_ce0();
    void thread_v_cache_upd_2_V_ce1();
    void thread_v_cache_upd_2_V_we0();
    void thread_v_cache_upd_3_V_address0();
    void thread_v_cache_upd_3_V_ce0();
    void thread_v_cache_upd_3_V_ce1();
    void thread_v_cache_upd_3_V_we0();
    void thread_v_proj_re_0_V_address0();
    void thread_v_proj_re_0_V_ce0();
    void thread_v_proj_re_0_V_d0();
    void thread_v_proj_re_0_V_we0();
    void thread_v_weights_0_ce0();
    void thread_v_weights_1_ce0();
    void thread_v_weights_2_ce0();
    void thread_v_weights_3_ce0();
    void thread_zext_ln1148_2_fu_1511_p1();
    void thread_zext_ln1148_fu_1508_p1();
    void thread_zext_ln220_1_fu_1987_p1();
    void thread_zext_ln220_2_fu_2008_p1();
    void thread_zext_ln220_3_fu_2028_p1();
    void thread_zext_ln220_fu_1965_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
