module partsel_00062(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire signed [0:24] x4;
  wire signed [26:6] x5;
  wire signed [6:29] x6;
  wire signed [24:2] x7;
  wire signed [2:29] x8;
  wire [30:3] x9;
  wire [29:1] x10;
  wire signed [26:1] x11;
  wire signed [5:28] x12;
  wire [5:31] x13;
  wire signed [1:24] x14;
  wire [31:5] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [24:2] p0 = 850695888;
  localparam [4:27] p1 = 363202197;
  localparam signed [26:3] p2 = 783113983;
  localparam signed [6:24] p3 = 542811000;
  assign x4 = p3[10 +: 1];
  assign x5 = p1[11 + s0];
  assign x6 = x1;
  assign x7 = (x0[18] - {(!ctrl[2] && !ctrl[0] || ctrl[2] ? {(x0[22 + s3 -: 4] ^ x2[13 -: 2]), (ctrl[1] && ctrl[0] || ctrl[1] ? ((x5[5 + s0 +: 7] + x5) + p2[24 + s3 +: 1]) : p2)} : {2{x4[20]}}), p0[22 -: 3]});
  assign x8 = (!ctrl[1] || ctrl[3] || ctrl[0] ? x0[16 +: 3] : x7);
  assign x9 = (x1 - (!ctrl[1] && ctrl[3] && !ctrl[3] ? p3[15 -: 4] : {{2{x1[29 + s0 +: 7]}}, x7}));
  assign x10 = (({((p2[14 + s0] ^ x5[7 + s1 -: 8]) - (x7[18 -: 3] & p0)), p1[11 + s1 -: 6]} | x6[1 + s2 -: 4]) + ((x1[11 + s1 -: 6] | p0[10 + s3 -: 8]) + p3[20 -: 3]));
  assign x11 = p3;
  assign x12 = x4;
  assign x13 = p2[15 + s1 +: 5];
  assign x14 = x13;
  assign x15 = ((p3[22] + p2[22 -: 3]) + {2{(ctrl[0] && !ctrl[1] || ctrl[0] ? p2 : (ctrl[2] || ctrl[0] || !ctrl[3] ? (p3 ^ p0) : {2{x4}}))}});
  assign y0 = {{2{({(p1 - (x3[4 + s1] - p1[4 + s1])), (ctrl[1] || !ctrl[0] || ctrl[2] ? x3 : (x14[18 +: 2] | x0))} | {2{x15[28 + s2 -: 7]}})}}, p0[25 + s0 -: 8]};
  assign y1 = p1[9 + s3 +: 4];
  assign y2 = x7;
  assign y3 = {2{x4[19 -: 3]}};
endmodule
