# ğŸŒ¦ï¸ Real-Time FPGA-Based Weather Classification System  
### Using Offline-Trained Decision Tree Logic

---

## ğŸš€ Project Overview  

This project presents a **real-time weather classification system** implemented entirely on an **FPGA (Basys3)** using custom **Verilog logic**, without any processor, Wi-Fi, or cloud dependency.  

The system classifies environmental conditions such as **Clear**, **Partly Cloudy**, **Mostly Cloudy**, **Overcast**, and **Foggy** based on real-time **temperature** and **humidity** readings from a **DHT11 sensor**.  

The classification logic is derived from an **offline-trained Decision Tree model** developed in **Python** and translated into **hardware logic** for FPGA deployment. The classified results are displayed both on an **LCD module** and via **UART** on a **PC terminal (PuTTY)**.  

---

## ğŸ’¡ Motivation  

Modern embedded systems often rely on processors or cloud-based inference for decision-making.  
This project demonstrates how **machine learning intelligence can be embedded directly into FPGA hardware**, eliminating the need for processors or internet connectivity.  

By integrating trained model thresholds directly into Verilog, the design achieves:  

- âš¡ **Ultra-low latency** real-time classification  
- ğŸŒ **Fully offline**, deterministic operation  
- ğŸ”‹ **Energy-efficient**, hardware-level intelligence  

This approach bridges the gap between **AI and digital design**, proving that ML models can be **implemented purely in hardware** for real-world, edge-level applications.  

---

## âš™ï¸ Methodology  

The entire workflow is shown below (ğŸ“¸ *Image 1 â€” Methodology Diagram*) and follows six systematic steps:  

### **Step 1 â€” Dataset Collection**  
Weather data containing **temperature** and **humidity** readings is collected and prepared for training.  

### **Step 2 â€” Training the Decision Tree Model**  
Using **Python** and **scikit-learn**, a **Decision Tree classifier** is trained to categorize weather conditions such as *Clear, Overcast, Partly Cloudy,* etc.  

### **Step 3 â€” Extracting Thresholds for Hardware Deployment**  
The **decision boundaries** (thresholds) generated by the trained model are extracted for hardware implementation.  

ğŸ“¸ **Image 1.1 â€” Thresholds Extracted from Trained Decision Tree (Python Output)**  
![Thresholds](https://github.com/Shanmukha190602/Weather-Classification-System/blob/main/Thresholds.png)  

### **Step 4 â€” Verilog Module Implementation**  
The extracted thresholds are **manually encoded** as `if-else` conditions in Verilog, forming the **weather classification logic**.  

### **Step 5 â€” Simulation and Verification**  
All Verilog modules are **simulated in Vivado** to verify accurate classification across various temperature and humidity inputs.  

### **Step 6 â€” Real-Time FPGA Deployment**  
The verified design is implemented on the **Basys3 FPGA**, interfaced with a **DHT11 sensor**, **LCD display**, and **UART** for real-time data visualization.  

ğŸ“¸ **Image 1 â€” Methodology Diagram**  
![Methodology](https://github.com/Shanmukha190602/Weather-Classification-System/blob/main/Methodology.png)  

---

## ğŸ§© RTL Schematic  

The **RTL schematic** (ğŸ“¸ *Image 2*) illustrates the internal module hierarchy and signal flow.  

**Main Verilog Modules:**  

- **`dht11_interface`** â€” Reads the 40-bit data frame from the DHT11 sensor and extracts temperature & humidity.  
- **`weather_classifier`** â€” Implements the threshold-based classification logic derived from the trained model.  
- **`lcd_display`** â€” Displays temperature, humidity, and weather condition on the LCD module.  
- **`uart_display`** â€” Transmits the same data to a PC terminal through UART for live monitoring.  

This modular structure ensures **clean data flow**, **easy debugging**, and **hardware-only classification** with no processor intervention.  

ğŸ“¸ **Image 2 â€” RTL Schematic from Vivado**  
![RTL Schematic](https://github.com/Shanmukha190602/Weather-Classification-System/blob/main/RTL%20Schematic.png)  

---

## ğŸ”Œ Hardware Design  

The **block diagram** (ğŸ“¸ *Image 3*) represents the overall hardware connections and signal routing.  

- **DHT11 Sensor** captures real-time temperature and humidity.  
- **Basys3 FPGA** processes data using Verilog-based classification logic.  
- Classified weather information is:  
  - Displayed on the **LCD module** through a level shifter.  
  - Transmitted to a **PC terminal via UART** for live monitoring.  

ğŸ“¸ **Image 3 â€” Block Diagram of Real-Time Weather Classification**  
![Block Diagram](https://github.com/Shanmukha190602/Weather-Classification-System/blob/main/Block%20Diagram.png)  

---

## ğŸ§ª Simulation Results  

Before implementation, simulations were carried out in **Vivado** to verify functional correctness.  
The simulation waveforms (ğŸ“¸ *Image 4*) confirm that for given temperature and humidity inputs, the system outputs the correct weather condition code and corresponding control signals.  

ğŸ“¸ **Image 4 â€” Simulation Result from Vivado**  
![Simulation](https://github.com/Shanmukha190602/Weather-Classification-System/blob/main/Simulation.png)  

---

## ğŸ–¥ï¸ Hardware Output  

### **LCD Display Output**  
The classified weather condition, along with real-time temperature and humidity values, is displayed on the LCD module.  

ğŸ“¸ **Image 5 â€” Real-Time LCD Output**  
![LCD Output](https://github.com/Shanmukha190602/Weather-Classification-System/blob/main/Circuit%20Result.png)  

---

### **UART Display Output**  
Simultaneously, the same data is transmitted via **UART** to a **PC terminal (PuTTY)** for real-time logging and monitoring.  

ğŸ“¸ **Image 6 â€” UART Output on PC Terminal**  
![UART Output](https://github.com/Shanmukha190602/Weather-Classification-System/blob/main/UART%20Output.png)  

---

## ğŸ§¾ Conclusion  

This project successfully demonstrates how **machine learning logic** can be translated into **FPGA hardware** to create a **real-time, processor-free, and localized weather classification system**.  

By embedding trained Decision Tree thresholds directly in Verilog, it achieves a fully deterministic, low-power, and offline operation â€” ideal for **smart sensing and environmental monitoring** at the edge.  

This work bridges the gap between **AI algorithms and digital hardware**, showcasing how data-driven intelligence can operate **without cloud or processors**, purely on **FPGA logic**.  

---

## ğŸ› ï¸ Tools and Components  

| **Category** | **Tools / Components** |
|---------------|------------------------|
| **Hardware** | Basys3 FPGA Board, DHT11 Sensor, LCD Module, Jumper Wires, Breadboard |
| **Software** | Xilinx Vivado, Jupyter Notebook, Python (Scikit-learn), PuTTY / Tera Term |

---

## âœï¸ Author  

**Maganti Shanmukha Sri Datta**  
M.Tech VLSI Design â€” Amrita Vishwa Vidyapeetham, Coimbatore  
ğŸ“§ [magantishanmukhasridatta@gmail.com](mailto:magantishanmukhasridatta@gmail.com)  
ğŸ”— [LinkedIn Profile](https://www.linkedin.com/in/maganti-shanmukha-sri-datta-72a408240/)  

---

â­ *If you found this project interesting, consider giving it a star on GitHub!*  
