

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Fri Dec  9 16:58:26 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mlp_base.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  7203423|  7267251|  7203424|  7267252|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+---------+---------+---------+
        |                         |              |      Latency      |      Interval     | Pipeline|
        |         Instance        |    Module    |   min   |   max   |   min   |   max   |   Type  |
        +-------------------------+--------------+---------+---------+---------+---------+---------+
        |grp_dut_mlp_xcel_fu_110  |dut_mlp_xcel  |  7200348|  7264176|  7200348|  7264176|   none  |
        +-------------------------+--------------+---------+---------+---------+---------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  3072|  3072|         1|          -|          -|  3072|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     18|
|FIFO             |        -|      -|       -|      -|
|Instance         |      204|     21|    2681|   4660|
|Memory           |        8|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     28|
|Register         |        -|      -|      49|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      212|     21|    2730|   4706|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       75|      9|       2|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+------+------+
    |         Instance        |    Module    | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+--------------+---------+-------+------+------+
    |grp_dut_mlp_xcel_fu_110  |dut_mlp_xcel  |      204|     21|  2681|  4660|
    +-------------------------+--------------+---------+-------+------+------+
    |Total                    |              |      204|     21|  2681|  4660|
    +-------------------------+--------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------+-----------+---------+---+----+------+-----+------+-------------+
    |  Memory |   Module  | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------+---------+---+----+------+-----+------+-------------+
    |input_U  |dut_input  |        8|  0|   0|  3072|   32|     1|        98304|
    +---------+-----------+---------+---+----+------+-----+------+-------------+
    |Total    |           |        8|  0|   0|  3072|   32|     1|        98304|
    +---------+-----------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_135_p2       |     +    |      0|  0|  12|          12|           1|
    |ap_sig_58           |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_129_p2  |   icmp   |      0|  0|   5|          12|          12|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  18|          25|          14|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |   1|          5|    1|          5|
    |i_reg_99          |  12|          2|   12|         24|
    |input_address0    |  12|          3|   12|         36|
    |input_ce0         |   1|          3|    1|          3|
    |strm_in_V_blk_n   |   1|          2|    1|          2|
    |strm_out_V_blk_n  |   1|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  28|         17|   28|         72|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |ap_reg_grp_dut_mlp_xcel_fu_110_ap_start  |   1|   0|    1|          0|
    |i_reg_99                                 |  12|   0|   12|          0|
    |mlp_result_reg_154                       |  32|   0|   32|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  49|   0|   49|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

