#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun 18 10:17:20 2020
# Process ID: 15456
# Current directory: /home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/impl_1
# Command line: vivado -log Base_Zynq_MPSoC_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Base_Zynq_MPSoC_wrapper.tcl -notrace
# Log file: /home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/impl_1/Base_Zynq_MPSoC_wrapper.vdi
# Journal file: /home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Base_Zynq_MPSoC_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top Base_Zynq_MPSoC_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_bram_ctrl_0_0/Base_Zynq_MPSoC_axi_bram_ctrl_0_0.dcp' for cell 'Base_Zynq_MPSoC_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0.dcp' for cell 'Base_Zynq_MPSoC_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_blk_mem_gen_0_0/Base_Zynq_MPSoC_blk_mem_gen_0_0.dcp' for cell 'Base_Zynq_MPSoC_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_99M_0/Base_Zynq_MPSoC_rst_ps8_0_99M_0.dcp' for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0.dcp' for cell 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xbar_0/Base_Zynq_MPSoC_xbar_0.dcp' for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0.dcp' for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_pc_0/Base_Zynq_MPSoC_auto_pc_0.dcp' for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_1/Base_Zynq_MPSoC_auto_ds_1.dcp' for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds'
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0.xdc] for cell 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0.xdc] for cell 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0_board.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0_board.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_0/U0'
Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_0/U0'
Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_99M_0/Base_Zynq_MPSoC_rst_ps8_0_99M_0_board.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_99M_0/Base_Zynq_MPSoC_rst_ps8_0_99M_0_board.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_99M_0/Base_Zynq_MPSoC_rst_ps8_0_99M_0.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_99M_0/Base_Zynq_MPSoC_rst_ps8_0_99M_0.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0_clocks.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0_clocks.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_1/Base_Zynq_MPSoC_auto_ds_1_clocks.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_1/Base_Zynq_MPSoC_auto_ds_1_clocks.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2711.059 ; gain = 331.812 ; free physical = 23462 ; free virtual = 28868
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.129 ; gain = 0.000 ; free physical = 23465 ; free virtual = 28873
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2855.129 ; gain = 1429.160 ; free physical = 23465 ; free virtual = 28873
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2020.06' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2855.129 ; gain = 0.000 ; free physical = 23463 ; free virtual = 28868

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b4d372cc

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2855.129 ; gain = 0.000 ; free physical = 23462 ; free virtual = 28867

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 11 inverter(s) to 1816 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e517446e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2876.891 ; gain = 0.000 ; free physical = 23295 ; free virtual = 28718
INFO: [Opt 31-389] Phase Retarget created 20 cells and removed 303 cells
INFO: [Opt 31-1021] In phase Retarget, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23969ea64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2876.891 ; gain = 0.000 ; free physical = 23301 ; free virtual = 28718
INFO: [Opt 31-389] Phase Constant propagation created 148 cells and removed 210 cells
INFO: [Opt 31-1021] In phase Constant propagation, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 25c703451

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2876.891 ; gain = 0.000 ; free physical = 23541 ; free virtual = 28963
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 1067 cells
INFO: [Opt 31-1021] In phase Sweep, 157 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 25c703451

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2876.891 ; gain = 0.000 ; free physical = 23542 ; free virtual = 28964
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 25c703451

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2876.891 ; gain = 0.000 ; free physical = 23542 ; free virtual = 28964
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1cd064686

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2876.891 ; gain = 0.000 ; free physical = 23542 ; free virtual = 28964
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              20  |             303  |                                             12  |
|  Constant propagation         |             148  |             210  |                                             12  |
|  Sweep                        |               8  |            1067  |                                            157  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             30  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2876.891 ; gain = 0.000 ; free physical = 23542 ; free virtual = 28964
Ending Logic Optimization Task | Checksum: 17c5a089d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2876.891 ; gain = 0.000 ; free physical = 23538 ; free virtual = 28953

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.080 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 17c5a089d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4451.531 ; gain = 0.000 ; free physical = 22631 ; free virtual = 28038
Ending Power Optimization Task | Checksum: 17c5a089d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 4451.531 ; gain = 1574.641 ; free physical = 22651 ; free virtual = 28058

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17c5a089d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4451.531 ; gain = 0.000 ; free physical = 22651 ; free virtual = 28058

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4451.531 ; gain = 0.000 ; free physical = 22651 ; free virtual = 28058
Ending Netlist Obfuscation Task | Checksum: 17c5a089d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4451.531 ; gain = 0.000 ; free physical = 22651 ; free virtual = 28058
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 4451.531 ; gain = 1596.402 ; free physical = 22653 ; free virtual = 28060
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4451.531 ; gain = 0.000 ; free physical = 22653 ; free virtual = 28060
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4451.531 ; gain = 0.000 ; free physical = 22646 ; free virtual = 28057
INFO: [Common 17-1381] The checkpoint '/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/impl_1/Base_Zynq_MPSoC_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Base_Zynq_MPSoC_wrapper_drc_opted.rpt -pb Base_Zynq_MPSoC_wrapper_drc_opted.pb -rpx Base_Zynq_MPSoC_wrapper_drc_opted.rpx
Command: report_drc -file Base_Zynq_MPSoC_wrapper_drc_opted.rpt -pb Base_Zynq_MPSoC_wrapper_drc_opted.pb -rpx Base_Zynq_MPSoC_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/impl_1/Base_Zynq_MPSoC_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2020.06' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22636 ; free virtual = 28045
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 177d9992f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22636 ; free virtual = 28045
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22637 ; free virtual = 28045

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c7210d41

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22604 ; free virtual = 28020

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b04cca1f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22600 ; free virtual = 28014

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b04cca1f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22600 ; free virtual = 28014
Phase 1 Placer Initialization | Checksum: 1b04cca1f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22600 ; free virtual = 28014

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17c0d0936

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22527 ; free virtual = 27945

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22511 ; free virtual = 27929

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 155723119

Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22510 ; free virtual = 27928
Phase 2.2 Global Placement Core | Checksum: 8b191b58

Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22503 ; free virtual = 27919
Phase 2 Global Placement | Checksum: 8b191b58

Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22510 ; free virtual = 27926

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13950f0d8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:14 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22509 ; free virtual = 27925

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a0c38a89

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22506 ; free virtual = 27924

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13d8fa3f5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22506 ; free virtual = 27924

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1252c892e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:15 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22501 ; free virtual = 27920

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: c821608c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:15 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22498 ; free virtual = 27916

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: efc4424c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:15 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22480 ; free virtual = 27895

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 10d614728

Time (s): cpu = 00:00:50 ; elapsed = 00:00:16 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22501 ; free virtual = 27919

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 147cdc3f8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:16 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22497 ; free virtual = 27916

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 202f1f451

Time (s): cpu = 00:00:51 ; elapsed = 00:00:16 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22497 ; free virtual = 27916
Phase 3 Detail Placement | Checksum: 202f1f451

Time (s): cpu = 00:00:51 ; elapsed = 00:00:16 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22497 ; free virtual = 27916

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22027a0f8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 22027a0f8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:17 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22504 ; free virtual = 27920
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.916. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c88cefac

Time (s): cpu = 00:00:54 ; elapsed = 00:00:17 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22505 ; free virtual = 27921
Phase 4.1 Post Commit Optimization | Checksum: 1c88cefac

Time (s): cpu = 00:00:54 ; elapsed = 00:00:17 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22505 ; free virtual = 27921

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c88cefac

Time (s): cpu = 00:00:55 ; elapsed = 00:00:17 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22517 ; free virtual = 27933
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22513 ; free virtual = 27931

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f3fccac8

Time (s): cpu = 00:01:00 ; elapsed = 00:00:23 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22513 ; free virtual = 27931

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22513 ; free virtual = 27931
Phase 4.4 Final Placement Cleanup | Checksum: 20e59df1e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:23 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22513 ; free virtual = 27931
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20e59df1e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:23 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22513 ; free virtual = 27931
Ending Placer Task | Checksum: 17ed15d4d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:23 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22513 ; free virtual = 27931
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:25 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22594 ; free virtual = 28012
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22594 ; free virtual = 28012
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22568 ; free virtual = 28003
INFO: [Common 17-1381] The checkpoint '/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/impl_1/Base_Zynq_MPSoC_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Base_Zynq_MPSoC_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22540 ; free virtual = 27972
INFO: [runtcl-4] Executing : report_utilization -file Base_Zynq_MPSoC_wrapper_utilization_placed.rpt -pb Base_Zynq_MPSoC_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Base_Zynq_MPSoC_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22557 ; free virtual = 27991
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2020.06' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ddec69ac ConstDB: 0 ShapeSum: 75751885 RouteDB: 2b6fdb1c

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1450210cf

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22292 ; free virtual = 27720
Post Restoration Checksum: NetGraph: 8a0665d4 NumContArr: 2c41202f Constraints: bee1fdee Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1752983f1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22221 ; free virtual = 27660

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1752983f1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22199 ; free virtual = 27638

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1752983f1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22196 ; free virtual = 27636

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 96bcc6bc

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22142 ; free virtual = 27584

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: fbf92eca

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22170 ; free virtual = 27628
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.077  | TNS=0.000  | WHS=-0.048 | THS=-6.279 |

Phase 2 Router Initialization | Checksum: d63766c9

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22105 ; free virtual = 27563

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7424
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5127
  Number of Partially Routed Nets     = 2297
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1be2cfa81

Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22175 ; free virtual = 27623

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1334
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.385  | TNS=0.000  | WHS=-0.007 | THS=-0.009 |

Phase 4.1 Global Iteration 0 | Checksum: 558a2218

Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22187 ; free virtual = 27631

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: a52ca2ed

Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22187 ; free virtual = 27631
Phase 4 Rip-up And Reroute | Checksum: a52ca2ed

Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22187 ; free virtual = 27631

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e9889aaa

Time (s): cpu = 00:01:14 ; elapsed = 00:00:48 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22189 ; free virtual = 27634
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.385  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: e9889aaa

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22189 ; free virtual = 27634

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e9889aaa

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22189 ; free virtual = 27634
Phase 5 Delay and Skew Optimization | Checksum: e9889aaa

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22189 ; free virtual = 27634

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: fba39596

Time (s): cpu = 00:01:15 ; elapsed = 00:00:49 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22188 ; free virtual = 27633
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.385  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d0c2a530

Time (s): cpu = 00:01:15 ; elapsed = 00:00:49 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22188 ; free virtual = 27633
Phase 6 Post Hold Fix | Checksum: d0c2a530

Time (s): cpu = 00:01:16 ; elapsed = 00:00:49 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22188 ; free virtual = 27633

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.679676 %
  Global Horizontal Routing Utilization  = 0.33734 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10c24bea8

Time (s): cpu = 00:01:16 ; elapsed = 00:00:49 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22185 ; free virtual = 27629

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10c24bea8

Time (s): cpu = 00:01:16 ; elapsed = 00:00:49 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22184 ; free virtual = 27629

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10c24bea8

Time (s): cpu = 00:01:17 ; elapsed = 00:00:50 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22184 ; free virtual = 27629

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.385  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10c24bea8

Time (s): cpu = 00:01:17 ; elapsed = 00:00:50 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22188 ; free virtual = 27632
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:17 ; elapsed = 00:00:50 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22266 ; free virtual = 27711

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:52 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22266 ; free virtual = 27711
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22267 ; free virtual = 27711
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 4515.562 ; gain = 0.000 ; free physical = 22237 ; free virtual = 27698
INFO: [Common 17-1381] The checkpoint '/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/impl_1/Base_Zynq_MPSoC_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Base_Zynq_MPSoC_wrapper_drc_routed.rpt -pb Base_Zynq_MPSoC_wrapper_drc_routed.pb -rpx Base_Zynq_MPSoC_wrapper_drc_routed.rpx
Command: report_drc -file Base_Zynq_MPSoC_wrapper_drc_routed.rpt -pb Base_Zynq_MPSoC_wrapper_drc_routed.pb -rpx Base_Zynq_MPSoC_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/impl_1/Base_Zynq_MPSoC_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Base_Zynq_MPSoC_wrapper_methodology_drc_routed.rpt -pb Base_Zynq_MPSoC_wrapper_methodology_drc_routed.pb -rpx Base_Zynq_MPSoC_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Base_Zynq_MPSoC_wrapper_methodology_drc_routed.rpt -pb Base_Zynq_MPSoC_wrapper_methodology_drc_routed.pb -rpx Base_Zynq_MPSoC_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/impl_1/Base_Zynq_MPSoC_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Base_Zynq_MPSoC_wrapper_power_routed.rpt -pb Base_Zynq_MPSoC_wrapper_power_summary_routed.pb -rpx Base_Zynq_MPSoC_wrapper_power_routed.rpx
Command: report_power -file Base_Zynq_MPSoC_wrapper_power_routed.rpt -pb Base_Zynq_MPSoC_wrapper_power_summary_routed.pb -rpx Base_Zynq_MPSoC_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4532.574 ; gain = 0.000 ; free physical = 22258 ; free virtual = 27714
INFO: [runtcl-4] Executing : report_route_status -file Base_Zynq_MPSoC_wrapper_route_status.rpt -pb Base_Zynq_MPSoC_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Base_Zynq_MPSoC_wrapper_timing_summary_routed.rpt -pb Base_Zynq_MPSoC_wrapper_timing_summary_routed.pb -rpx Base_Zynq_MPSoC_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Base_Zynq_MPSoC_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Base_Zynq_MPSoC_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Base_Zynq_MPSoC_wrapper_bus_skew_routed.rpt -pb Base_Zynq_MPSoC_wrapper_bus_skew_routed.pb -rpx Base_Zynq_MPSoC_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force Base_Zynq_MPSoC_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2020.06' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 30 net(s) have no routable loads. The problem bus(es) and/or net(s) are Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 30 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Base_Zynq_MPSoC_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/pabitra/workspace/zcu102-project/zcu102-master-project/zcu102-master-project.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jun 18 10:20:58 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
128 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 4540.020 ; gain = 7.445 ; free physical = 22190 ; free virtual = 27673
INFO: [Common 17-206] Exiting Vivado at Thu Jun 18 10:20:58 2020...
