"""IXF ICS CVE Module — CVE-2020-15782 (Siemens S7-1200/1500 CPU).

Vulnerability in S7-1200/1500 PLC allows bypassing memory protection. With network access, attacker can read/write arbitrary PLC memory without authentication.

CVSS: 8.1 (HIGH)
CWE: CWE-119
Affected: S7-1200/1500 CPU before patched TIA Portal
PoC reference: https://cert-portal.siemens.com/productcert/pdf/ssa-381684.pdf

simulate=True by default. Requires target authorization.
"""
import socket
import struct
import time
import urllib.request
import urllib.error

from industrialxpl.core.exploit import (
    Exploit, OptBool, OptIP, OptPort, OptInteger, OptString, mute,
    print_error, print_info, print_status, print_success, print_warning,
    DestructiveGate,
)


class Exploit(Exploit):
    __info__ = {
        "name":             "CVE-2020-15782 — Siemens S7-1200/1500 CPU Memory protection bypass — arbitrary read/write",
        "description":      "Siemens S7-1200/1500 memory protection bypass — read/write arbitrary PLC memory via network.",
        "authors":          ("Andre Henrique (@mrhenrike) | Uniao Geek",),
        "references":       ('https://cert-portal.siemens.com/productcert/pdf/ssa-381684.pdf',),
        "devices":          ("Siemens S7-1200/1500 CPU",),
        "impact":           "HIGH",
        "exploit_type":     "Memory Protection Bypass",
        "source_poc":       "https://cert-portal.siemens.com/productcert/pdf/ssa-381684.pdf",
        "cve":              "CVE-2020-15782",
        "cvss":             "8.1",
        "severity":         "HIGH",
        "mitre_techniques": ['T0832', 'T0836'],
        "mitre_tactics":    ['Collection'],
    }

    target   = OptIP("", "Target Siemens S7-1200/1500 CPU IP")
    port     = OptPort(102, "Target service port")
    simulate = OptBool(True, "Simulate attack (default: True)")
    destructive = OptBool(False, "Enable live exploitation — requires authorization")

    @mute
    def check(self):
        if not self.target: return False
        try:
            s = socket.socket(); s.settimeout(5)
            s.connect((self.target, self.port)); s.close(); return True
        except: return False

    def run(self):
        if not self.target:
            print_error("Set 'target' option.")
            return

        if self.simulate:
            DestructiveGate.print_simulation(
                description=(
                    "CVE-2020-15782 — Siemens S7-1200/1500 CPU\n"
                    "CVSS 8.1 (HIGH) | Memory protection bypass — arbitrary read/write\n\n"
                    "Step 1: Connect to S7-1200/1500 on port 102\nStep 2: Send crafted S7comm read request with crafted area code\nStep 3: Bypass memory protection boundary checks\nStep 4: Read/write arbitrary PLC memory — extract safety logic, alter setpoints"
                ),
                mitre_techniques=['T0832', 'T0836'],
            )
            print_info("Affected: S7-1200/1500 CPU before patched TIA Portal")
            print_info("PoC reference: https://cert-portal.siemens.com/productcert/pdf/ssa-381684.pdf")
            return

        print_status("[CVE-2020-15782] Exploiting {}:{}...".format(self.target, self.port))
        print_info('Live payload: implement protocol-specific exploit')
