============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/XILINX_EXE/TD_5.6/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     13456
   Run Date =   Sun Nov 12 18:32:31 2023

   Run on =     DESKTOP-1HJPLU7
============================================================
RUN-1002 : start command "open_project pwm_demo.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(98)
HDL-1007 : analyze verilog file ../../al_ip/rom_weight.v
HDL-1007 : analyze verilog file ../../SF1_SOC.v
HDL-1007 : analyze verilog file ../../ahb_pwm.v
HDL-5007 WARNING: identifier 'weight' is used before its declaration in ../../ahb_pwm.v(874)
HDL-5007 WARNING: identifier 'c' is used before its declaration in ../../ahb_pwm.v(875)
HDL-1007 : analyze verilog file ../../gpio_controler.v
HDL-1007 : analyze verilog file ../../vga_show.v
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SF1_SOC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ahb_pwm/I_ahb_clk driven by BUFG (587 clock/control pins, 1 other pins).
SYN-4027 : Net vga_show_inst/vga_clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/I_ahb_clk as clock net
SYN-4025 : Tag rtl::Net vga_show_inst/vga_clk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 1118 instances
RUN-0007 : 456 luts, 605 seqs, 6 mslices, 7 lslices, 35 pads, 1 brams, 2 dsps
RUN-1001 : There are total 1251 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1077 nets have 2 pins
RUN-1001 : 92 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 35 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     25      
RUN-1001 :   No   |  No   |  Yes  |     35      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     545     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  20   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 22
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1116 instances, 456 luts, 605 seqs, 13 slices, 3 macros(13 instances: 6 mslices 7 lslices)
PHY-0007 : Cell area utilization is 10%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 5601, tnet num: 1249, tinst num: 1116, tnode num: 7950, tedge num: 9191.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.423908s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 167317
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 129817, overlap = 6.25
PHY-3002 : Step(2): len = 115466, overlap = 6.25
PHY-3002 : Step(3): len = 78331.8, overlap = 6.25
PHY-3002 : Step(4): len = 76861.9, overlap = 4
PHY-3002 : Step(5): len = 60204.2, overlap = 6.25
PHY-3002 : Step(6): len = 55920.9, overlap = 6.25
PHY-3002 : Step(7): len = 52083.2, overlap = 4.25
PHY-3002 : Step(8): len = 49418.8, overlap = 6.25
PHY-3002 : Step(9): len = 45921.6, overlap = 4.25
PHY-3002 : Step(10): len = 41944.2, overlap = 5.5
PHY-3002 : Step(11): len = 38746.9, overlap = 8.59375
PHY-3002 : Step(12): len = 36686.9, overlap = 13.9688
PHY-3002 : Step(13): len = 34920.2, overlap = 13.375
PHY-3002 : Step(14): len = 34167.3, overlap = 16.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.8601e-05
PHY-3002 : Step(15): len = 33636.3, overlap = 14.375
PHY-3002 : Step(16): len = 33829.3, overlap = 18.375
PHY-3002 : Step(17): len = 33787.3, overlap = 18.1562
PHY-3002 : Step(18): len = 33739.1, overlap = 13.5938
PHY-3002 : Step(19): len = 33141.6, overlap = 16
PHY-3002 : Step(20): len = 33057.4, overlap = 15.9062
PHY-3002 : Step(21): len = 33038.7, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000137202
PHY-3002 : Step(22): len = 33196.2, overlap = 13.2188
PHY-3002 : Step(23): len = 33349.4, overlap = 13.1875
PHY-3002 : Step(24): len = 33730.2, overlap = 12.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000225025
PHY-3002 : Step(25): len = 33413.1, overlap = 10.1562
PHY-3002 : Step(26): len = 33417.3, overlap = 10.125
PHY-3002 : Step(27): len = 33366.6, overlap = 9.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003955s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024159s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (129.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.61115e-06
PHY-3002 : Step(28): len = 32083.5, overlap = 26.5625
PHY-3002 : Step(29): len = 32625.4, overlap = 28.1875
PHY-3002 : Step(30): len = 31421.2, overlap = 34.3438
PHY-3002 : Step(31): len = 31342.1, overlap = 36.8125
PHY-3002 : Step(32): len = 29577.9, overlap = 43
PHY-3002 : Step(33): len = 29890.7, overlap = 45.4688
PHY-3002 : Step(34): len = 28361.2, overlap = 46.75
PHY-3002 : Step(35): len = 28042.8, overlap = 46.5938
PHY-3002 : Step(36): len = 28724.6, overlap = 46.4062
PHY-3002 : Step(37): len = 27645.5, overlap = 46.5625
PHY-3002 : Step(38): len = 27290.8, overlap = 48.9688
PHY-3002 : Step(39): len = 27506.9, overlap = 49.625
PHY-3002 : Step(40): len = 26938.6, overlap = 49.4688
PHY-3002 : Step(41): len = 26591.1, overlap = 46.5312
PHY-3002 : Step(42): len = 26820.2, overlap = 43.4062
PHY-3002 : Step(43): len = 26676.7, overlap = 40.875
PHY-3002 : Step(44): len = 26865.5, overlap = 39.5938
PHY-3002 : Step(45): len = 26807.9, overlap = 39.75
PHY-3002 : Step(46): len = 25752.6, overlap = 40.875
PHY-3002 : Step(47): len = 25608.4, overlap = 41.1875
PHY-3002 : Step(48): len = 25294.4, overlap = 41.375
PHY-3002 : Step(49): len = 25225.7, overlap = 40.75
PHY-3002 : Step(50): len = 24887.1, overlap = 40.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.22229e-06
PHY-3002 : Step(51): len = 24504.6, overlap = 40.9062
PHY-3002 : Step(52): len = 24496.2, overlap = 40.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.10636e-06
PHY-3002 : Step(53): len = 24419, overlap = 39.5
PHY-3002 : Step(54): len = 24419, overlap = 39.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.47341e-05
PHY-3002 : Step(55): len = 24483.5, overlap = 38.2188
PHY-3002 : Step(56): len = 24603.1, overlap = 38.25
PHY-3002 : Step(57): len = 24483.6, overlap = 34.1875
PHY-3002 : Step(58): len = 24700, overlap = 30.2188
PHY-3002 : Step(59): len = 24799.6, overlap = 24.2188
PHY-3002 : Step(60): len = 24609.6, overlap = 26.4062
PHY-3002 : Step(61): len = 24633.5, overlap = 26.8438
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025042s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (124.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.21659e-05
PHY-3002 : Step(62): len = 24815.4, overlap = 44.4375
PHY-3002 : Step(63): len = 24953.6, overlap = 43.8125
PHY-3002 : Step(64): len = 25442.4, overlap = 41.375
PHY-3002 : Step(65): len = 25528.1, overlap = 39.875
PHY-3002 : Step(66): len = 24985.7, overlap = 41.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.43318e-05
PHY-3002 : Step(67): len = 24970.7, overlap = 38.2188
PHY-3002 : Step(68): len = 24989.6, overlap = 37.4062
PHY-3002 : Step(69): len = 24856.6, overlap = 33.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.86637e-05
PHY-3002 : Step(70): len = 25064.7, overlap = 29.75
PHY-3002 : Step(71): len = 25151.1, overlap = 29.0938
PHY-3002 : Step(72): len = 25257.5, overlap = 27.6562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.73273e-05
PHY-3002 : Step(73): len = 25310.8, overlap = 27.0312
PHY-3002 : Step(74): len = 25362.6, overlap = 26.9688
PHY-3002 : Step(75): len = 25500.5, overlap = 26.0938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000189006
PHY-3002 : Step(76): len = 25623.4, overlap = 26.2188
PHY-3002 : Step(77): len = 25665.2, overlap = 26.125
PHY-3002 : Step(78): len = 25889.6, overlap = 25.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000378012
PHY-3002 : Step(79): len = 26043.9, overlap = 23.8125
PHY-3002 : Step(80): len = 26043.9, overlap = 23.8125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000611623
PHY-3002 : Step(81): len = 26268.5, overlap = 22.6875
PHY-3002 : Step(82): len = 26268.5, overlap = 22.6875
PHY-3002 : Step(83): len = 26286.1, overlap = 22.3125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000989606
PHY-3002 : Step(84): len = 26656.5, overlap = 20.2812
PHY-3002 : Step(85): len = 26656.5, overlap = 20.2812
PHY-3002 : Step(86): len = 26632.3, overlap = 20.6875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00160118
PHY-3002 : Step(87): len = 26769.2, overlap = 19.2188
PHY-3002 : Step(88): len = 26805.2, overlap = 19.1562
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 5601, tnet num: 1249, tinst num: 1116, tnode num: 7950, tedge num: 9191.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 19.16 peak overflow 1.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1251.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 34904, over cnt = 160(1%), over = 554, worst = 17
PHY-1001 : End global iterations;  0.068468s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (114.1%)

PHY-1001 : Congestion index: top1 = 44.38, top5 = 35.39, top10 = 28.94, top15 = 23.69.
PHY-1001 : End incremental global routing;  0.094572s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039172s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (119.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.183710s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.1%)

OPT-1001 : Current memory(MB): used = 149, reserve = 120, peak = 149.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 783/1251.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 34904, over cnt = 160(1%), over = 554, worst = 17
PHY-1002 : len = 37920, over cnt = 71(0%), over = 194, worst = 17
PHY-1002 : len = 39888, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 39944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.096396s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.3%)

PHY-1001 : Congestion index: top1 = 40.76, top5 = 33.53, top10 = 28.96, top15 = 24.62.
OPT-1001 : End congestion update;  0.125566s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027391s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.1%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.153063s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.1%)

OPT-1001 : Current memory(MB): used = 150, reserve = 121, peak = 150.
OPT-1001 : End physical optimization;  0.785513s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (97.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 456 LUT to BLE ...
SYN-4008 : Packed 456 LUT and 51 SEQ to BLE.
SYN-4003 : Packing 554 remaining SEQ's ...
SYN-4005 : Packed 404 SEQ with LUT/SLICE
SYN-4006 : 5 single LUT's are left
SYN-4006 : 150 single SEQ's are left
SYN-4011 : Packing model "SF1_SOC" (AL_USER_NORMAL) with 606/733 primitive instances ...
PHY-3001 : End packing;  0.046418s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.0%)

PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 391 instances
RUN-1001 : 173 mslices, 174 lslices, 35 pads, 1 brams, 2 dsps
RUN-1001 : There are total 1200 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1025 nets have 2 pins
RUN-1001 : 94 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 389 instances, 347 slices, 3 macros(13 instances: 6 mslices 7 lslices)
PHY-3001 : Cell area utilization is 15%
PHY-3001 : After packing: Len = 28281.2, Over = 33.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 4731, tnet num: 1198, tinst num: 389, tnode num: 6300, tedge num: 7826.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.259806s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (102.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.34236e-05
PHY-3002 : Step(89): len = 27420.7, overlap = 34.5
PHY-3002 : Step(90): len = 27377.1, overlap = 37.5
PHY-3002 : Step(91): len = 26901.4, overlap = 38.5
PHY-3002 : Step(92): len = 26784.3, overlap = 39.5
PHY-3002 : Step(93): len = 26660.4, overlap = 39.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.63674e-05
PHY-3002 : Step(94): len = 27091.2, overlap = 37.75
PHY-3002 : Step(95): len = 27285.5, overlap = 37
PHY-3002 : Step(96): len = 27295.3, overlap = 34.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000132735
PHY-3002 : Step(97): len = 27654.7, overlap = 33
PHY-3002 : Step(98): len = 27825.6, overlap = 32.5
PHY-3002 : Step(99): len = 27859, overlap = 31.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000264198
PHY-3002 : Step(100): len = 28142.2, overlap = 30
PHY-3002 : Step(101): len = 28277, overlap = 29.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000427472
PHY-3002 : Step(102): len = 28227.8, overlap = 29
PHY-3002 : Step(103): len = 28581.2, overlap = 25
PHY-3002 : Step(104): len = 28789.3, overlap = 23.75
PHY-3002 : Step(105): len = 28722.7, overlap = 24
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.092527s wall, 0.031250s user + 0.171875s system = 0.203125s CPU (219.5%)

PHY-3001 : Trial Legalized: Len = 31387.2
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025059s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000164339
PHY-3002 : Step(106): len = 29540.1, overlap = 11.5
PHY-3002 : Step(107): len = 29074.7, overlap = 17.75
PHY-3002 : Step(108): len = 28759.7, overlap = 18.75
PHY-3002 : Step(109): len = 28692, overlap = 18.25
PHY-3002 : Step(110): len = 28569.9, overlap = 21.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000328679
PHY-3002 : Step(111): len = 28706.3, overlap = 20.5
PHY-3002 : Step(112): len = 28802.6, overlap = 21
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000531803
PHY-3002 : Step(113): len = 28851.8, overlap = 20
PHY-3002 : Step(114): len = 28988.2, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002822s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 30590.2, Over = 0
PHY-3001 : End spreading;  0.002324s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (672.3%)

PHY-3001 : Final: Len = 30590.2, Over = 0
RUN-1003 : finish command "place" in  3.481034s wall, 5.093750s user + 2.343750s system = 7.437500s CPU (213.7%)

RUN-1004 : used memory is 144 MB, reserved memory is 115 MB, peak memory is 153 MB
RUN-1002 : start command "export_db pwm_demo_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 391 instances
RUN-1001 : 173 mslices, 174 lslices, 35 pads, 1 brams, 2 dsps
RUN-1001 : There are total 1200 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1025 nets have 2 pins
RUN-1001 : 94 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 4731, tnet num: 1198, tinst num: 389, tnode num: 6300, tedge num: 7826.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 173 mslices, 174 lslices, 35 pads, 1 brams, 2 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 38800, over cnt = 160(1%), over = 256, worst = 8
PHY-1002 : len = 40376, over cnt = 60(0%), over = 78, worst = 8
PHY-1002 : len = 41288, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 41320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.126143s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.1%)

PHY-1001 : Congestion index: top1 = 40.14, top5 = 35.07, top10 = 30.02, top15 = 25.31.
PHY-1001 : End global routing;  0.150068s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 166, reserve = 137, peak = 169.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : net vga_show_inst/vga_clk will be routed on clock mesh
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 258, reserve = 229, peak = 258.
PHY-1001 : End build detailed router design. 1.373477s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 11776, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.203861s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 268, reserve = 240, peak = 268.
PHY-1001 : End phase 1; 0.205823s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 15% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Patch 834 net; 0.643892s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (99.5%)

PHY-1022 : len = 76704, over cnt = 283(0%), over = 289, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 269, reserve = 241, peak = 269.
PHY-1001 : End initial routed; 0.777187s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (106.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1156(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.287947s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (97.7%)

PHY-1001 : Current memory(MB): used = 273, reserve = 245, peak = 273.
PHY-1001 : End phase 2; 1.065192s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (104.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 76704, over cnt = 283(0%), over = 289, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.003247s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 77008, over cnt = 72(0%), over = 72, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.397930s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (98.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 77496, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.109984s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 77792, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.059992s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 77816, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.016349s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1156(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.299161s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-1001 : 123 feed throughs used by 62 nets
PHY-1001 : End commit to database; 0.116129s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (94.2%)

PHY-1001 : Current memory(MB): used = 284, reserve = 256, peak = 284.
PHY-1001 : End phase 3; 1.040188s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (97.6%)

PHY-1003 : Routed, final wirelength = 77816
PHY-1001 : Current memory(MB): used = 284, reserve = 257, peak = 284.
PHY-1001 : End export database. 0.005195s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (300.7%)

PHY-1001 : End detail routing;  3.765040s wall, 3.765625s user + 0.031250s system = 3.796875s CPU (100.8%)

RUN-1003 : finish command "route" in  4.197368s wall, 4.187500s user + 0.046875s system = 4.234375s CPU (100.9%)

RUN-1004 : used memory is 256 MB, reserved memory is 229 MB, peak memory is 284 MB
RUN-1002 : start command "report_area -io_info -file pwm_demo_phy.area"
RUN-1001 : standard
***Report Model: SF1_SOC Device: SF1S60CG121I***

IO Statistics
#IO                        29
  #input                    6
  #output                  23
  #inout                    0

Utilization Statistics
#lut                      485   out of   5824    8.33%
#reg                      605   out of   5824   10.39%
#le                       634
  #lut only                29   out of    634    4.57%
  #reg only               149   out of    634   23.50%
  #lut&reg                456   out of    634   71.92%
#dsp                        2   out of     10   20.00%
#bram                       1   out of     26    3.85%
  #bram9k                   1
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       29   out of     55   52.73%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                 Type               DriverType         Driver                  Fanout
#1        u_pll/clk0_buf           GCLK               pll                u_pll/pll_inst.clkc0    326
#2        vga_show_inst/vga_clk    GCLK               pll                u_pll/pll_inst.clkc1    12
#3        I_clk_25m_dup_1          GCLK               io                 I_clk_25m_syn_2.di      1


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   I_clk_25m        INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
   I_jtag_tck       INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
   I_jtag_tdi       INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
   I_jtag_tms       INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
    I_rst_n         INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
   I_uart_rx        INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
   O_jtag_tdo      OUTPUT         C6        LVCMOS18           8            NONE       NONE    
     O_led0        OUTPUT         J5        LVCMOS18           8            NONE       NONE    
     O_led1        OUTPUT         H5        LVCMOS18           8            NONE       NONE    
     O_led2        OUTPUT         G4        LVCMOS18           8            NONE       NONE    
   O_uart_tx       OUTPUT         A4        LVCMOS18           8            NONE       NONE    
  vga_blue[4]      OUTPUT         A9        LVCMOS18           8            NONE       NONE    
  vga_blue[3]      OUTPUT        A11        LVCMOS18           8            NONE       NONE    
  vga_blue[2]      OUTPUT         B8        LVCMOS18           8            NONE       NONE    
  vga_blue[1]      OUTPUT        A10        LVCMOS18           8            NONE       NONE    
  vga_blue[0]      OUTPUT         B9        LVCMOS18           8            NONE       NONE    
  vga_green[5]     OUTPUT         L1        LVCMOS18           8            NONE       NONE    
  vga_green[4]     OUTPUT        E10        LVCMOS18           8            NONE       NONE    
  vga_green[3]     OUTPUT         K1        LVCMOS18           8            NONE       NONE    
  vga_green[2]     OUTPUT        B11        LVCMOS18           8            NONE       NONE    
  vga_green[1]     OUTPUT         A8        LVCMOS18           8            NONE       NONE    
  vga_green[0]     OUTPUT        B10        LVCMOS18           8            NONE       NONE    
   vga_hsync       OUTPUT        C10        LVCMOS18           8            NONE       NONE    
   vga_red[4]      OUTPUT         F9        LVCMOS18           8            NONE       NONE    
   vga_red[3]      OUTPUT         L2        LVCMOS18           8            NONE       NONE    
   vga_red[2]      OUTPUT         E9        LVCMOS18           8            NONE       NONE    
   vga_red[1]      OUTPUT         K2        LVCMOS18           8            NONE       NONE    
   vga_red[0]      OUTPUT        F10        LVCMOS18           8            NONE       NONE    
   vga_vsync       OUTPUT         G3        LVCMOS18           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------+
|Instance        |Module     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------+
|top             |SF1_SOC    |634    |472     |13      |605     |1       |2       |
|  u_SF1_MCU     |SF1_MCU    |0      |0       |0       |0       |0       |0       |
|  u_ahb_pwm     |ahb_pwm    |589    |436     |4       |582     |1       |2       |
|    uut         |rom_weight |0      |0       |0       |0       |1       |0       |
|  u_pll         |pll        |0      |0       |0       |0       |0       |0       |
|  vga_show_inst |vga_show   |44     |35      |9       |23      |0       |0       |
+---------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       996   
    #2          2        24   
    #3          3        48   
    #4          4        21   
    #5        5-10       13   
    #6        11-50      56   
    #7       51-100      2    
    #8       101-500     3    
  Average     2.71            

RUN-1002 : start command "export_db pwm_demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid pwm_demo_inst.bid"
RUN-1002 : start command "bitgen -bit pwm_demo.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 389
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1200, pip num: 9772
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 123
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 451 valid insts, and 24929 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111010010000000000000000
BIT-1004 : Generate bits file pwm_demo.bit.
RUN-1003 : finish command "bitgen -bit pwm_demo.bit" in  1.352238s wall, 6.562500s user + 0.046875s system = 6.609375s CPU (488.8%)

RUN-1004 : used memory is 254 MB, reserved memory is 228 MB, peak memory is 418 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231112_183231.log"
