<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;16.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li><li class="navelem"><a class="el" href="dir_234f42f82b76b03f6101df18c668b2d0.html">Utils</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">AMDGPUBaseInfo.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="SIDefines_8h_source.html">SIDefines.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="FloatingPointMode_8h_source.html">llvm/ADT/FloatingPointMode.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CallingConv_8h_source.html">llvm/IR/CallingConv.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Alignment_8h_source.html">llvm/Support/Alignment.h</a>&quot;</code><br />
<code>#include &lt;array&gt;</code><br />
<code>#include &lt;functional&gt;</code><br />
<code>#include &lt;utility&gt;</code><br />
<code>#include &quot;AMDGPUGenSearchableTables.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDGPUBaseInfo.h:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUBaseInfo_8h__incl.png" border="0" usemap="#alib_2Target_2AMDGPU_2Utils_2AMDGPUBaseInfo_8h" alt=""/></div>
<map name="alib_2Target_2AMDGPU_2Utils_2AMDGPUBaseInfo_8h" id="alib_2Target_2AMDGPU_2Utils_2AMDGPUBaseInfo_8h">
<area shape="rect" title=" " alt="" coords="2800,5,2968,46"/>
<area shape="rect" href="SIDefines_8h.html" title=" " alt="" coords="2183,94,2273,120"/>
<area shape="poly" title=" " alt="" coords="2800,40,2288,101,2288,96,2799,34"/>
<area shape="rect" title=" " alt="" coords="1550,536,1602,562"/>
<area shape="poly" title=" " alt="" coords="2799,30,2162,33,1706,40,1224,52,764,71,558,83,375,97,223,114,106,134,64,145,33,156,14,168,8,180,8,329,12,367,24,395,43,417,68,434,132,460,209,485,242,494,293,501,439,514,839,532,1255,541,1535,545,1535,550,1255,547,839,537,439,519,292,507,241,499,207,491,130,465,65,439,39,421,20,398,7,368,3,329,3,179,10,164,30,151,62,140,105,129,222,109,375,92,557,78,764,65,1224,47,1706,35,2162,28,2799,24"/>
<area shape="rect" title=" " alt="" coords="1949,462,2027,488"/>
<area shape="poly" title=" " alt="" coords="2881,47,2868,106,2861,179,2861,256,2860,304,2852,324,2835,343,2798,362,2749,375,2690,382,2626,385,2500,386,2403,391,2203,428,2042,464,2041,459,2202,423,2402,386,2500,381,2626,380,2689,376,2748,370,2797,357,2832,339,2848,321,2855,303,2856,255,2856,179,2863,105,2876,46"/>
<area shape="rect" title=" " alt="" coords="2771,315,2821,341"/>
<area shape="poly" title=" " alt="" coords="2871,48,2855,70,2842,95,2824,151,2812,207,2800,300,2795,300,2807,207,2819,149,2838,93,2851,67,2866,45"/>
<area shape="rect" href="FloatingPointMode_8h.html" title="Utilities for dealing with flags related to floating point properties and mode controls." alt="" coords="3470,241,3669,267"/>
<area shape="poly" title=" " alt="" coords="2892,46,2908,83,2920,102,2936,118,2975,139,3029,159,3166,193,3318,219,3455,238,3455,243,3317,225,3165,198,3027,164,2973,144,2933,122,2916,105,2903,86,2887,48"/>
<area shape="rect" href="CallingConv_8h.html" title=" " alt="" coords="2946,94,3094,120"/>
<area shape="poly" title=" " alt="" coords="2919,44,2988,84,2986,89,2917,49"/>
<area shape="rect" href="Alignment_8h.html" title=" " alt="" coords="4128,389,4296,414"/>
<area shape="poly" title=" " alt="" coords="2969,26,3262,36,3448,46,3638,61,3815,80,3963,106,4020,121,4064,138,4092,157,4100,168,4103,179,4103,255,4105,275,4111,293,4131,327,4157,355,4183,378,4180,382,4153,359,4126,330,4106,295,4100,276,4097,256,4097,179,4095,170,4088,161,4061,143,4018,126,3961,111,3814,86,3637,66,3448,52,3262,42,2968,31"/>
<area shape="rect" title=" " alt="" coords="4138,94,4366,120"/>
<area shape="poly" title=" " alt="" coords="2969,28,3457,52,4119,91,4123,92,4123,97,4118,97,3457,57,2969,33"/>
<area shape="rect" href="MCInstrDesc_8h.html" title=" " alt="" coords="2089,168,2252,193"/>
<area shape="poly" title=" " alt="" coords="2221,122,2191,158,2187,154,2216,118"/>
<area shape="rect" href="ArrayRef_8h.html" title=" " alt="" coords="1854,241,1997,267"/>
<area shape="poly" title=" " alt="" coords="2130,196,1982,239,1980,234,2128,191"/>
<area shape="rect" href="iterator__range_8h.html" title="This provides a very simple, boring adaptor for a begin and end iterator into a range type." alt="" coords="246,462,416,488"/>
<area shape="poly" title=" " alt="" coords="2089,187,1781,200,1356,225,1136,242,930,263,755,288,623,318,545,347,471,385,407,424,360,456,357,452,404,420,468,381,543,343,622,312,754,283,930,258,1135,237,1355,219,1781,194,2088,182"/>
<area shape="rect" href="MCRegister_8h.html" title=" " alt="" coords="2896,315,3051,341"/>
<area shape="poly" title=" " alt="" coords="2239,191,2892,309,2891,314,2238,197"/>
<area shape="rect" href="Hashing_8h.html" title=" " alt="" coords="2414,389,2554,414"/>
<area shape="poly" title=" " alt="" coords="1998,258,2141,276,2224,291,2305,312,2385,344,2452,379,2450,383,2383,349,2303,318,2223,297,2140,281,1997,263"/>
<area shape="rect" href="Compiler_8h.html" title=" " alt="" coords="3724,610,3884,635"/>
<area shape="poly" title=" " alt="" coords="1998,258,2163,277,2260,292,2357,312,2464,342,2567,386,2609,410,2643,434,2696,480,2751,523,2786,542,2830,559,2942,569,3187,584,3709,613,3709,619,3186,589,2941,574,2829,564,2784,547,2748,527,2693,484,2639,438,2606,414,2564,391,2463,347,2355,318,2259,298,2162,282,1997,264"/>
<area shape="rect" title=" " alt="" coords="2452,610,2535,635"/>
<area shape="poly" title=" " alt="" coords="1853,259,1564,262,1158,272,749,289,578,302,450,318,373,324,310,327,283,333,257,344,231,362,206,390,193,414,191,436,196,459,206,487,217,513,229,531,245,546,269,559,306,568,377,575,602,588,910,598,1264,606,1970,615,2437,618,2437,624,1970,620,1264,611,910,604,602,593,376,580,305,573,267,564,242,550,225,535,213,515,202,489,191,461,186,436,188,413,202,387,228,358,254,339,281,328,310,322,373,319,449,312,578,297,748,284,1158,266,1564,257,1853,253"/>
<area shape="rect" title=" " alt="" coords="2581,536,2646,562"/>
<area shape="poly" title=" " alt="" coords="1853,258,1594,261,1238,270,882,288,734,301,623,318,465,342,384,354,309,368,250,386,229,398,214,411,207,426,207,443,216,463,235,486,265,493,338,500,588,511,1332,525,2444,533,2566,541,2566,546,2444,539,1332,530,588,516,338,505,264,498,232,490,212,466,202,444,202,424,210,408,226,393,248,381,308,363,383,348,465,337,622,312,734,296,882,283,1238,265,1594,256,1853,253"/>
<area shape="rect" title=" " alt="" coords="2051,462,2125,488"/>
<area shape="poly" title=" " alt="" coords="1936,266,2073,449,2069,452,1932,269"/>
<area shape="rect" title=" " alt="" coords="3352,536,3416,562"/>
<area shape="poly" title=" " alt="" coords="1997,255,2362,273,2559,290,2640,301,2702,312,2731,325,2760,338,2841,361,2912,373,3036,383,3096,389,3158,401,3225,423,3301,460,3340,490,3369,522,3365,526,3336,493,3299,465,3223,428,3157,406,3095,394,3036,388,2911,378,2840,366,2758,343,2729,330,2701,318,2640,306,2559,295,2362,279,1997,261"/>
<area shape="rect" href="SmallVector_8h.html" title="This file defines the SmallVector class." alt="" coords="1661,389,1822,414"/>
<area shape="poly" title=" " alt="" coords="1912,269,1770,381,1766,377,1909,265"/>
<area shape="rect" title=" " alt="" coords="533,462,630,488"/>
<area shape="poly" title=" " alt="" coords="1853,258,1622,261,1312,270,1004,288,876,301,781,318,730,329,690,340,654,357,617,390,599,419,589,449,583,447,594,416,613,387,651,353,688,335,728,324,779,312,876,296,1003,283,1312,265,1622,256,1853,253"/>
<area shape="rect" title=" " alt="" coords="989,462,1051,488"/>
<area shape="poly" title=" " alt="" coords="1876,270,1066,466,1065,460,1875,265"/>
<area shape="rect" title=" " alt="" coords="441,462,509,488"/>
<area shape="poly" title=" " alt="" coords="1853,259,1579,264,1212,274,871,292,748,303,677,318,621,346,570,382,528,420,496,453,492,449,524,417,567,378,618,341,675,312,748,298,871,286,1212,269,1579,259,1853,254"/>
<area shape="rect" href="STLExtras_8h.html" title="This file contains some templates that are useful if you are working with the STL at all." alt="" coords="793,315,946,341"/>
<area shape="poly" title=" " alt="" coords="1853,263,961,323,961,318,1853,258"/>
<area shape="poly" title=" " alt="" coords="1997,254,2137,257,2325,267,2538,284,2752,312,2757,313,2756,318,2752,318,2537,290,2325,272,2137,263,1997,259"/>
<area shape="rect" title=" " alt="" coords="2235,315,2293,341"/>
<area shape="poly" title=" " alt="" coords="1988,265,2217,312,2222,314,2221,319,2215,318,1987,270"/>
<area shape="rect" href="llvm_2Support_2DataTypes_8h.html" title=" " alt="" coords="2822,462,2994,488"/>
<area shape="poly" title=" " alt="" coords="2554,412,2822,457,2821,462,2554,417"/>
<area shape="rect" href="llvm_2Support_2ErrorHandling_8h.html" title=" " alt="" coords="1363,462,1552,488"/>
<area shape="poly" title=" " alt="" coords="2414,410,1566,469,1566,464,2414,405"/>
<area shape="rect" href="SwapByteOrder_8h.html" title=" " alt="" coords="2445,462,2646,488"/>
<area shape="poly" title=" " alt="" coords="2496,413,2528,449,2524,453,2492,416"/>
<area shape="rect" title=" " alt="" coords="4255,610,4316,635"/>
<area shape="poly" title=" " alt="" coords="2527,412,2590,433,2658,460,2708,488,2743,514,2779,539,2830,559,3031,571,3457,589,4241,617,4240,622,3457,594,3030,576,2829,564,2777,543,2740,519,2705,492,2656,465,2588,438,2526,417"/>
<area shape="rect" href="type__traits_8h.html" title=" " alt="" coords="2200,462,2371,488"/>
<area shape="poly" title=" " alt="" coords="2451,417,2334,459,2332,454,2449,412"/>
<area shape="poly" title=" " alt="" coords="2414,414,2307,433,2247,447,2189,465,2164,478,2138,491,2065,509,1990,524,1842,542,1711,549,1617,551,1617,546,1711,544,1841,537,1989,518,2064,504,2136,485,2162,473,2187,460,2246,442,2306,428,2413,409"/>
<area shape="poly" title=" " alt="" coords="2415,417,2144,465,2140,466,2139,461,2144,460,2414,412"/>
<area shape="poly" title=" " alt="" coords="2554,401,2715,405,2919,415,3117,432,3197,444,3258,460,3288,473,3317,490,3362,524,3359,528,3314,494,3286,478,3256,465,3196,450,3116,437,2919,420,2715,410,2554,406"/>
<area shape="rect" title=" " alt="" coords="3523,462,3589,488"/>
<area shape="poly" title=" " alt="" coords="2554,405,3508,468,3508,473,2554,410"/>
<area shape="rect" title=" " alt="" coords="3776,462,3829,488"/>
<area shape="poly" title=" " alt="" coords="2554,401,2802,406,3146,417,3495,434,3644,446,3761,460,3761,465,3644,451,3495,439,3146,422,2802,412,2554,407"/>
<area shape="rect" title=" " alt="" coords="2383,536,2433,562"/>
<area shape="poly" title=" " alt="" coords="2473,417,2454,438,2436,464,2423,493,2415,522,2410,521,2418,492,2431,461,2450,434,2469,413"/>
<area shape="rect" href="llvm-c_2DataTypes_8h.html" title=" " alt="" coords="2841,536,2975,562"/>
<area shape="poly" title=" " alt="" coords="2911,488,2911,521,2905,521,2905,488"/>
<area shape="poly" title=" " alt="" coords="1466,486,1494,525,1514,544,1538,559,1576,567,1650,574,1882,585,2548,599,3567,607,3709,613,3709,619,3567,612,2548,604,1882,591,1649,579,1575,572,1536,564,1511,548,1490,528,1462,490"/>
<area shape="rect" title=" " alt="" coords="3651,683,3816,709"/>
<area shape="poly" title=" " alt="" coords="3794,637,3757,674,3754,671,3790,634"/>
<area shape="rect" title=" " alt="" coords="3841,683,3909,709"/>
<area shape="poly" title=" " alt="" coords="3818,634,3854,671,3851,674,3814,637"/>
<area shape="rect" href="bit_8h.html" title="This file implements the C++20 &lt;bit&gt; header." alt="" coords="3897,536,4002,562"/>
<area shape="poly" title=" " alt="" coords="2646,479,3882,541,3882,547,2646,484"/>
<area shape="rect" title=" " alt="" coords="3127,610,3188,635"/>
<area shape="poly" title=" " alt="" coords="2547,488,2552,525,2559,544,2571,560,2600,571,2654,582,2808,599,2979,610,3113,617,3112,622,2978,616,2807,604,2653,587,2598,576,2568,564,2554,547,2546,526,2542,489"/>
<area shape="poly" title=" " alt="" coords="2544,489,2505,596,2500,595,2539,487"/>
<area shape="poly" title=" " alt="" coords="2558,486,2594,523,2590,527,2555,490"/>
<area shape="poly" title=" " alt="" coords="3926,565,3843,605,3840,600,3924,560"/>
<area shape="poly" title=" " alt="" coords="3897,562,3878,564,3681,585,3487,602,3203,621,3202,616,3487,597,3680,580,3877,559,3896,556"/>
<area shape="rect" title=" " alt="" coords="3502,610,3554,635"/>
<area shape="poly" title=" " alt="" coords="3897,562,3569,617,3568,612,3896,556"/>
<area shape="poly" title=" " alt="" coords="3896,558,3827,564,3444,587,3071,604,2549,622,2549,617,3071,599,3444,582,3826,559,3896,553"/>
<area shape="poly" title=" " alt="" coords="4003,559,4241,609,4240,614,4002,564"/>
<area shape="poly" title=" " alt="" coords="2295,487,2325,525,2347,544,2372,559,2403,568,2452,576,2590,588,2768,596,2965,601,3567,607,3709,614,3709,619,3567,612,2964,606,2768,601,2590,593,2451,581,2402,574,2370,564,2344,549,2321,528,2291,490"/>
<area shape="poly" title=" " alt="" coords="2286,489,2286,524,2290,543,2299,560,2329,585,2364,602,2402,612,2437,617,2437,622,2401,617,2362,607,2326,589,2295,563,2285,545,2280,524,2281,489"/>
<area shape="poly" title=" " alt="" coords="2200,489,2182,491,1617,546,1617,541,2181,485,2199,483"/>
<area shape="poly" title=" " alt="" coords="1764,413,1838,460,1868,489,1889,516,1911,539,1945,559,1988,571,2055,580,2243,594,2483,602,2750,606,3261,606,3567,607,3709,613,3709,619,3567,612,3261,611,2750,611,2483,608,2243,600,2054,586,1987,576,1943,564,1907,543,1885,519,1864,493,1834,464,1761,417"/>
<area shape="poly" title=" " alt="" coords="1733,416,1712,450,1707,469,1712,487,1737,520,1766,538,1800,548,1843,559,3487,617,3487,622,1842,564,1798,553,1763,542,1734,524,1707,489,1702,469,1707,448,1728,414"/>
<area shape="poly" title=" " alt="" coords="1661,407,1512,412,1340,423,1192,440,1142,451,1115,464,1111,475,1116,487,1131,507,1146,522,1180,540,1270,559,1376,578,1518,592,1683,603,1860,610,2199,617,2437,619,2437,624,2199,623,1860,615,1683,608,1518,597,1375,583,1269,564,1178,545,1143,526,1127,511,1111,489,1105,475,1111,461,1140,446,1191,435,1340,417,1512,407,1660,402"/>
<area shape="poly" title=" " alt="" coords="1768,412,1857,453,1938,485,2057,518,2152,536,2371,559,4240,617,4240,622,2370,564,2151,541,2056,523,1936,491,1855,458,1766,417"/>
<area shape="poly" title=" " alt="" coords="1736,416,1719,451,1717,470,1725,486,1740,496,1767,504,1848,517,1954,525,2074,529,2444,533,2566,542,2566,547,2444,539,2074,535,1954,530,1847,522,1766,509,1738,501,1721,490,1712,471,1714,450,1731,413"/>
<area shape="poly" title=" " alt="" coords="1823,411,2186,458,2185,463,1822,416"/>
<area shape="poly" title=" " alt="" coords="1704,417,1663,436,1623,464,1602,493,1587,524,1582,521,1597,490,1619,460,1660,431,1702,412"/>
<area shape="poly" title=" " alt="" coords="1805,412,2037,459,2036,464,1804,418"/>
<area shape="poly" title=" " alt="" coords="1744,414,1748,451,1755,470,1768,486,1828,491,1982,499,2458,516,3337,543,3337,549,2458,521,1981,504,1828,496,1765,490,1751,473,1743,452,1738,415"/>
<area shape="rect" title=" " alt="" coords="906,462,966,488"/>
<area shape="poly" title=" " alt="" coords="1660,407,1532,411,1364,421,1175,438,981,465,980,460,1174,432,1364,415,1532,406,1660,401"/>
<area shape="poly" title=" " alt="" coords="1784,412,1936,456,1934,461,1782,417"/>
<area shape="poly" title=" " alt="" coords="1660,410,645,473,645,467,1660,405"/>
<area shape="poly" title=" " alt="" coords="1660,409,1397,427,1233,443,1070,465,1066,466,1065,460,1069,460,1233,438,1396,421,1660,404"/>
<area shape="poly" title=" " alt="" coords="1660,407,1097,426,772,443,633,453,524,465,523,460,633,448,772,438,1097,421,1660,402"/>
<area shape="rect" title=" " alt="" coords="1779,462,1824,488"/>
<area shape="poly" title=" " alt="" coords="1753,413,1784,449,1780,452,1749,416"/>
<area shape="poly" title=" " alt="" coords="946,330,2400,394,2400,399,946,335"/>
<area shape="poly" title=" " alt="" coords="919,339,1395,456,1393,461,918,344"/>
<area shape="poly" title=" " alt="" coords="793,339,742,356,719,371,701,390,686,416,681,439,685,462,701,486,726,513,752,535,777,551,802,562,853,574,907,575,1027,562,1095,557,1171,559,1519,575,2112,593,3112,617,3112,623,2112,598,1519,580,1171,564,1095,562,1027,567,907,581,853,580,800,567,774,555,748,539,723,517,697,490,680,464,676,439,681,414,697,387,716,367,739,352,791,334"/>
<area shape="poly" title=" " alt="" coords="843,343,813,362,788,390,773,417,765,441,767,463,781,486,796,496,822,505,903,521,1009,533,1128,543,1359,554,1497,559,1976,584,2348,593,2721,596,3200,607,3487,617,3487,622,3200,612,2721,602,2348,598,1976,589,1497,564,1359,559,1128,548,1008,539,902,527,821,511,794,501,777,490,762,465,760,440,768,415,783,387,809,358,840,339"/>
<area shape="poly" title=" " alt="" coords="793,334,671,340,528,350,395,367,341,378,301,391,261,410,228,433,217,445,211,458,212,471,221,486,267,531,312,557,359,569,408,570,517,560,579,556,648,559,817,572,1042,583,1577,601,2437,618,2437,623,1577,606,1041,588,817,577,648,564,579,562,517,565,408,576,358,574,310,562,263,535,217,490,207,473,206,457,212,442,224,429,259,406,299,386,340,373,394,361,528,345,671,334,792,329"/>
<area shape="poly" title=" " alt="" coords="865,342,851,372,838,411,836,432,836,452,842,470,852,486,878,496,934,505,1113,519,1359,527,1637,532,2166,533,2444,533,2566,541,2566,546,2444,539,2166,538,1637,537,1359,533,1113,524,933,511,877,502,849,490,837,472,831,452,830,431,833,410,846,370,860,340"/>
<area shape="poly" title=" " alt="" coords="792,338,615,358,513,372,413,389,326,410,262,434,241,446,229,459,227,472,235,486,254,494,294,502,425,515,608,525,819,532,1246,541,1535,545,1535,550,1245,547,819,538,607,530,425,520,293,507,252,499,232,490,222,473,224,457,237,442,259,429,325,405,412,384,512,367,614,352,792,333"/>
<area shape="poly" title=" " alt="" coords="947,328,1154,333,1424,343,1689,360,1799,372,1882,386,1930,400,1977,417,2054,453,2052,458,1975,422,1928,405,1881,391,1798,377,1689,366,1424,348,1154,338,946,333"/>
<area shape="poly" title=" " alt="" coords="869,341,865,372,865,411,874,452,883,471,896,486,925,492,995,498,1232,509,1935,523,2987,533,3337,543,3337,549,2987,539,1935,528,1232,514,995,504,924,497,893,490,879,474,869,454,860,412,860,371,864,341"/>
<area shape="poly" title=" " alt="" coords="946,328,1612,344,2083,362,2565,386,2846,406,3119,429,3508,466,3508,471,3119,434,2845,411,2565,391,2083,367,1612,350,946,333"/>
<area shape="poly" title=" " alt="" coords="849,343,823,363,802,390,790,418,784,442,787,464,802,486,820,491,866,496,1023,506,1504,524,2369,544,2369,549,1503,529,1023,512,865,501,819,496,798,490,782,466,779,441,785,416,798,387,819,359,845,339"/>
<area shape="poly" title=" " alt="" coords="877,340,927,448,922,450,872,342"/>
<area shape="poly" title=" " alt="" coords="946,327,1145,330,1402,339,1653,357,1756,370,1834,386,1870,399,1905,416,1961,451,1959,456,1902,421,1868,404,1833,391,1755,375,1652,362,1402,344,1145,335,946,332"/>
<area shape="poly" title=" " alt="" coords="793,340,720,358,683,372,650,391,619,419,597,451,592,448,615,416,646,387,681,367,718,353,791,335"/>
<area shape="poly" title=" " alt="" coords="884,339,999,450,995,454,880,343"/>
<area shape="poly" title=" " alt="" coords="793,343,706,362,616,391,554,422,504,456,501,451,552,418,614,386,705,357,792,338"/>
<area shape="rect" href="STLFunctionalExtras_8h.html" title=" " alt="" coords="1125,462,1339,488"/>
<area shape="poly" title=" " alt="" coords="901,339,1189,454,1187,459,899,344"/>
<area shape="poly" title=" " alt="" coords="793,343,683,363,562,391,459,425,373,459,371,454,458,420,561,386,682,358,792,338"/>
<area shape="poly" title=" " alt="" coords="1258,486,1349,524,1407,544,1467,559,1575,571,1758,581,2257,599,3112,618,3112,623,2257,604,1758,586,1574,576,1466,564,1406,549,1347,529,1256,491"/>
<area shape="poly" title=" " alt="" coords="1240,487,1266,525,1284,544,1307,559,1333,568,1375,576,1495,589,1650,599,1827,607,2182,616,2438,618,2438,624,2182,621,1827,612,1650,605,1494,595,1374,581,1332,573,1304,564,1281,548,1261,528,1236,490"/>
<area shape="poly" title=" " alt="" coords="1291,486,1536,537,1535,542,1290,491"/>
<area shape="poly" title=" " alt="" coords="416,484,428,485,762,509,1088,527,1535,544,1535,549,1087,532,762,515,428,491,416,490"/>
<area shape="poly" title=" " alt="" coords="2896,343,2569,391,2568,385,2895,338"/>
<area shape="poly" title=" " alt="" coords="2948,344,2914,362,2876,389,2839,423,2812,463,2808,489,2813,519,2822,545,2831,560,2859,567,2923,576,3113,593,3487,616,3487,622,3113,598,2922,581,2858,572,2828,564,2817,548,2808,520,2803,489,2807,461,2835,419,2873,385,2912,358,2945,339"/>
<area shape="poly" title=" " alt="" coords="3052,336,3146,354,3196,368,3245,386,3306,415,3329,433,3354,461,3371,490,3381,520,3376,522,3366,493,3350,464,3326,437,3303,419,3243,391,3195,373,3144,359,3050,341"/>
<area shape="rect" href="DenseMapInfo_8h.html" title="This file defines DenseMapInfo traits for DenseMap." alt="" coords="3069,462,3246,488"/>
<area shape="poly" title=" " alt="" coords="2990,339,3132,451,3129,455,2987,343"/>
<area shape="poly" title=" " alt="" coords="3160,488,3160,595,3155,595,3155,488"/>
<area shape="poly" title=" " alt="" coords="3140,491,3075,528,3032,548,2987,564,2867,593,2745,610,2635,620,2549,623,2549,618,2635,614,2745,605,2866,587,2986,559,3030,543,3072,523,3137,486"/>
<area shape="poly" title=" " alt="" coords="3069,491,2660,544,2659,539,3068,485"/>
<area shape="poly" title=" " alt="" coords="3069,486,3007,491,2582,513,2170,530,1617,549,1617,544,2170,525,2582,507,3007,485,3068,481"/>
<area shape="poly" title=" " alt="" coords="3197,486,3338,530,3337,535,3195,491"/>
<area shape="poly" title=" " alt="" coords="3069,488,2447,546,2447,541,3069,482"/>
<area shape="rect" href="StringSwitch_8h.html" title="This file implements the StringSwitch template, which mimics a switch() statement whose cases are str..." alt="" coords="3897,315,4063,341"/>
<area shape="poly" title=" " alt="" coords="3640,265,3896,309,3895,315,3639,270"/>
<area shape="rect" href="raw__ostream_8h.html" title=" " alt="" coords="3477,315,3662,341"/>
<area shape="poly" title=" " alt="" coords="3572,267,3572,300,3567,300,3567,267"/>
<area shape="poly" title=" " alt="" coords="4063,332,4182,350,4246,365,4309,386,4376,412,4401,430,4424,461,4432,481,4436,509,4434,538,4421,564,4394,577,4346,588,4207,605,4045,615,3899,621,3899,616,4044,610,4207,599,4345,583,4392,572,4417,560,4429,536,4431,509,4426,483,4419,464,4398,434,4374,416,4307,391,4245,370,4181,355,4063,338"/>
<area shape="poly" title=" " alt="" coords="4064,330,4129,336,4205,346,4284,362,4361,386,4437,412,4498,436,4524,452,4549,472,4572,499,4594,535,4599,549,4594,563,4576,578,4549,589,4478,606,4399,617,4330,622,4330,617,4399,611,4477,601,4547,584,4573,573,4590,560,4594,549,4590,537,4568,502,4545,476,4521,456,4496,441,4435,417,4359,391,4283,368,4204,351,4129,341,4063,335"/>
<area shape="poly" title=" " alt="" coords="4010,339,4034,352,4057,370,4070,391,4071,403,4068,415,4048,446,4027,464,4000,477,3966,491,3920,504,3858,515,3707,532,3551,543,3431,549,3431,543,3551,538,3706,527,3857,510,3919,499,3964,485,3998,473,4024,460,4044,442,4063,413,4066,403,4065,393,4053,373,4031,357,4008,344"/>
<area shape="poly" title=" " alt="" coords="3964,343,3902,384,3845,417,3799,431,3735,445,3604,469,3603,463,3734,440,3798,425,3843,412,3899,380,3961,339"/>
<area shape="rect" href="StringRef_8h.html" title=" " alt="" coords="3907,389,4053,414"/>
<area shape="poly" title=" " alt="" coords="3983,341,3983,374,3977,374,3977,341"/>
<area shape="poly" title=" " alt="" coords="4054,408,4265,434,4355,448,4398,460,4409,478,4416,504,4413,533,4406,549,4395,564,4370,577,4325,587,4193,604,4038,615,3899,621,3899,616,4038,609,4193,598,4324,582,4368,572,4392,560,4402,546,4408,532,4410,504,4404,480,4394,464,4354,453,4264,439,4053,414"/>
<area shape="poly" title=" " alt="" coords="3999,413,4021,433,4040,461,4042,491,4035,523,4017,564,3991,575,3947,584,3821,601,3569,621,3569,616,3820,596,3946,579,3990,569,4013,560,4030,522,4037,490,4035,463,4017,437,3995,417"/>
<area shape="poly" title=" " alt="" coords="3984,415,3984,451,3979,472,3967,490,3938,504,3885,517,3741,539,3504,564,3224,590,2948,607,2549,622,2549,617,2948,601,3223,584,3504,559,3740,534,3884,511,3936,499,3964,486,3974,470,3979,451,3979,415"/>
<area shape="poly" title=" " alt="" coords="4054,408,4279,433,4377,448,4423,460,4433,476,4438,500,4436,530,4421,563,4402,583,4379,598,4331,616,4329,611,4377,594,4399,579,4416,560,4431,529,4433,501,4428,478,4420,464,4375,453,4278,439,4053,413"/>
<area shape="poly" title=" " alt="" coords="3973,417,3939,455,3914,475,3886,490,3857,498,3814,505,3691,516,3361,529,2829,539,2660,548,2660,542,2829,533,3360,524,3691,511,3813,500,3856,493,3884,486,3911,471,3935,451,3969,413"/>
<area shape="poly" title=" " alt="" coords="3963,417,3842,491,3742,498,3513,506,2822,524,1617,549,1617,544,2821,519,3513,501,3742,492,3841,485,3960,412"/>
<area shape="poly" title=" " alt="" coords="3906,412,3844,417,3592,429,3378,435,3016,437,2653,441,2440,449,2188,465,2140,470,2139,464,2188,460,2440,444,2653,436,3016,432,3378,429,3592,424,3844,412,3906,407"/>
<area shape="poly" title=" " alt="" coords="3980,415,3967,453,3955,473,3938,490,3897,509,3840,524,3772,534,3698,542,3549,549,3431,551,3431,545,3548,544,3697,536,3771,529,3839,518,3895,504,3934,486,3951,470,3962,451,3975,414"/>
<area shape="poly" title=" " alt="" coords="3951,417,3844,460,3843,455,3949,412"/>
<area shape="poly" title=" " alt="" coords="3906,413,3844,417,3466,433,3145,440,2600,439,2337,437,2054,439,1733,447,1353,465,1353,460,1732,442,2054,433,2337,432,2600,433,3145,434,3466,428,3844,412,3906,407"/>
<area shape="poly" title=" " alt="" coords="3906,413,3844,417,3326,436,2886,442,2499,439,2138,432,1778,426,1390,426,950,438,431,465,430,460,950,432,1390,421,1778,421,2139,426,2499,433,2886,437,3325,431,3844,412,3906,407"/>
<area shape="poly" title=" " alt="" coords="3906,412,3260,468,3260,462,3906,407"/>
<area shape="rect" title=" " alt="" coords="3664,462,3752,488"/>
<area shape="poly" title=" " alt="" coords="3935,417,3767,461,3766,456,3933,412"/>
<area shape="poly" title=" " alt="" coords="3515,344,2978,461,2977,456,3514,339"/>
<area shape="poly" title=" " alt="" coords="3579,340,3593,367,3607,405,3613,447,3611,469,3604,489,3585,519,3564,537,3505,564,3424,592,3341,609,3264,619,3202,623,3202,618,3263,613,3340,604,3423,586,3503,559,3561,533,3581,515,3599,487,3606,468,3608,448,3602,406,3588,369,3574,342"/>
<area shape="poly" title=" " alt="" coords="3566,342,3507,459,3467,524,3448,548,3429,564,3409,572,3377,580,3286,592,3032,610,2756,619,2549,623,2549,618,2756,614,3032,605,3286,587,3376,575,3407,567,3427,559,3444,544,3463,521,3503,457,3561,340"/>
<area shape="poly" title=" " alt="" coords="3662,329,3818,336,4005,347,4181,363,4254,374,4309,386,4389,408,4420,426,4448,461,4455,479,4460,505,4458,535,4445,563,4421,587,4392,603,4360,614,4330,620,4329,615,4359,609,4389,598,4418,583,4440,560,4452,533,4454,505,4450,481,4443,464,4416,431,4387,413,4307,391,4253,379,4181,369,4004,352,3818,341,3662,335"/>
<area shape="poly" title=" " alt="" coords="3527,344,3258,417,3157,438,3113,447,3058,465,3033,478,3008,491,2912,515,2816,532,2660,548,2660,543,2816,527,2911,510,3006,485,3031,473,3056,460,3112,442,3156,432,3257,412,3526,339"/>
<area shape="poly" title=" " alt="" coords="3506,344,3462,361,3443,374,3426,390,3413,414,3409,435,3409,459,3405,489,3395,523,3390,521,3400,487,3404,459,3404,435,3408,412,3422,387,3439,370,3460,357,3504,339"/>
<area shape="poly" title=" " alt="" coords="3571,341,3561,448,3556,447,3566,341"/>
<area shape="poly" title=" " alt="" coords="3590,339,3773,452,3770,457,3587,344"/>
<area shape="poly" title=" " alt="" coords="3477,335,1837,399,1837,394,3477,330"/>
<area shape="poly" title=" " alt="" coords="3640,339,3896,383,3895,388,3639,344"/>
<area shape="poly" title=" " alt="" coords="3583,339,3689,450,3685,453,3579,343"/>
<area shape="rect" title=" " alt="" coords="3734,389,3831,414"/>
<area shape="poly" title=" " alt="" coords="3606,339,3733,381,3732,386,3605,344"/>
<area shape="poly" title=" " alt="" coords="4201,417,4155,455,4123,475,4089,491,4031,505,3954,518,3766,535,3575,545,3431,549,3431,544,3574,540,3765,530,3953,512,4030,500,4087,485,4120,470,4151,450,4198,413"/>
<area shape="poly" title=" " alt="" coords="4128,414,3652,465,3604,471,3604,465,3652,460,4128,409"/>
<area shape="poly" title=" " alt="" coords="4143,418,3844,469,3843,464,4142,412"/>
<area shape="rect" href="MathExtras_8h.html" title=" " alt="" coords="4208,462,4384,488"/>
<area shape="poly" title=" " alt="" coords="4228,413,4273,451,4269,455,4225,417"/>
<area shape="poly" title=" " alt="" coords="4288,490,4252,527,4227,548,4198,564,4123,592,4044,609,3967,620,3899,624,3899,619,3967,614,4043,604,4121,586,4196,559,4224,543,4248,523,4285,486"/>
<area shape="poly" title=" " alt="" coords="4237,491,4017,536,4016,531,4236,486"/>
<area shape="poly" title=" " alt="" coords="4208,485,4056,503,3970,518,3886,539,3857,552,3827,564,3771,575,3698,585,3519,602,3202,622,3202,616,3518,597,3697,580,3771,570,3826,559,3855,547,3884,533,3969,513,4055,498,4207,480"/>
<area shape="poly" title=" " alt="" coords="4278,491,4206,532,4139,564,4045,579,3881,595,3569,621,3568,615,3881,590,4044,573,4138,559,4203,527,4275,486"/>
<area shape="poly" title=" " alt="" coords="4208,487,4000,509,3900,523,3828,539,3803,552,3777,564,3699,576,3567,586,3205,603,2550,623,2550,617,3205,598,3566,581,3698,570,3775,559,3800,547,3826,533,3899,518,3999,503,4207,481"/>
<area shape="poly" title=" " alt="" coords="4298,489,4290,595,4285,594,4292,488"/>
<area shape="poly" title=" " alt="" coords="4208,489,4190,491,3749,526,3431,547,3431,542,3749,521,4189,485,4207,484"/>
<area shape="rect" title=" " alt="" coords="4322,536,4382,562"/>
<area shape="poly" title=" " alt="" coords="4307,487,4336,522,4331,526,4303,490"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUBaseInfo_8h__dep__incl.png" border="0" usemap="#alib_2Target_2AMDGPU_2Utils_2AMDGPUBaseInfo_8hdep" alt=""/></div>
<map name="alib_2Target_2AMDGPU_2Utils_2AMDGPUBaseInfo_8hdep" id="alib_2Target_2AMDGPU_2Utils_2AMDGPUBaseInfo_8hdep">
<area shape="rect" title=" " alt="" coords="3570,5,3738,46"/>
<area shape="rect" href="AMDGPUAlwaysInlinePass_8cpp.html" title="This pass marks all internal functions as always_inline and creates duplicates of all other functions..." alt="" coords="5,94,249,135"/>
<area shape="poly" title=" " alt="" coords="3554,30,2928,34,1974,44,987,64,573,78,261,97,249,98,249,92,260,91,573,73,987,59,1974,39,2928,28,3554,25"/>
<area shape="rect" href="AMDGPUAnnotateUniformValues_8cpp.html" title="This pass adds amdgpu.uniform metadata to IR values so this information can be used during instructio..." alt="" coords="273,94,525,135"/>
<area shape="poly" title=" " alt="" coords="3555,30,2975,36,2103,48,1205,67,829,81,545,97,526,98,526,93,544,91,829,75,1205,62,2103,42,2975,30,3555,25"/>
<area shape="rect" href="AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="4681,271,4909,312"/>
<area shape="poly" title=" " alt="" coords="3752,25,4125,28,4615,38,4850,47,5051,58,5195,73,5239,82,5262,92,5279,114,5287,134,5287,154,5279,171,5265,187,5245,202,5192,226,5126,246,5053,262,4910,283,4909,278,5052,257,5124,241,5190,221,5242,197,5261,183,5275,168,5282,152,5282,135,5274,116,5259,96,5238,87,5194,78,5050,63,4850,52,4615,44,4125,34,3752,30"/>
<area shape="rect" href="AMDGPUAttributor_8cpp.html" title=" " alt="" coords="600,102,878,127"/>
<area shape="poly" title=" " alt="" coords="3555,31,2265,51,1476,71,1146,83,897,97,827,104,827,98,896,91,1146,78,1476,65,2265,46,3555,25"/>
<area shape="rect" href="AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs." alt="" coords="777,183,1003,223"/>
<area shape="poly" title=" " alt="" coords="3555,30,3115,34,2485,44,1845,64,1578,79,1377,97,1261,115,1147,138,959,185,958,179,1145,133,1260,109,1376,91,1578,73,1845,59,2485,39,3115,28,3555,25"/>
<area shape="rect" href="AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="74,271,335,312"/>
<area shape="poly" title=" " alt="" coords="3554,30,2895,34,1933,45,1455,53,1040,65,736,79,640,87,589,97,574,105,564,114,554,125,539,137,465,179,388,217,257,273,255,268,386,212,462,175,536,132,550,121,560,110,571,100,587,91,639,82,736,74,1040,59,1455,48,1933,39,2895,29,3554,25"/>
<area shape="rect" href="AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="360,271,612,312"/>
<area shape="poly" title=" " alt="" coords="3555,30,3077,32,2383,41,2018,49,1675,61,1380,77,1157,97,1045,113,959,130,765,185,637,230,531,273,529,268,635,225,764,180,957,125,1044,107,1156,91,1379,71,1675,56,2018,44,2383,36,3077,27,3555,24"/>
<area shape="rect" href="AMDGPULowerKernelAttributes_8cpp.html" title=" " alt="" coords="1663,94,1898,135"/>
<area shape="poly" title=" " alt="" coords="3555,30,3273,33,2867,42,2394,62,2150,77,1911,97,1899,98,1898,93,1911,91,2150,72,2393,57,2867,37,3273,27,3555,24"/>
<area shape="rect" href="AMDGPULowerModuleLDSPass_8cpp.html" title=" " alt="" coords="1923,94,2158,135"/>
<area shape="poly" title=" " alt="" coords="3555,31,3312,36,2970,47,2577,67,2177,97,2159,98,2158,93,2176,91,2576,61,2970,42,3311,31,3554,26"/>
<area shape="rect" href="AMDGPUMachineFunction_8h.html" title=" " alt="" coords="1389,94,1638,135"/>
<area shape="poly" title=" " alt="" coords="3555,29,3237,31,2767,40,2215,60,1930,76,1651,97,1639,98,1639,92,1651,91,1930,71,2215,54,2767,34,3237,26,3555,24"/>
<area shape="rect" href="AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for S..." alt="" coords="2306,271,2543,312"/>
<area shape="poly" title=" " alt="" coords="3554,32,3292,40,2969,53,2690,72,2599,84,2571,90,2558,96,2552,105,2551,113,2559,133,2568,144,2578,151,2603,156,2628,162,2640,169,2651,181,2659,203,2651,225,2629,247,2603,265,2574,277,2544,285,2542,280,2572,272,2600,260,2625,243,2646,222,2653,203,2646,184,2637,173,2626,167,2602,161,2576,156,2564,148,2554,136,2546,114,2547,103,2555,92,2569,85,2598,79,2689,67,2969,48,3292,35,3554,27"/>
<area shape="rect" href="AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="5444,279,5725,305"/>
<area shape="poly" title=" " alt="" coords="3753,24,4186,26,4774,35,5059,43,5302,55,5478,71,5533,81,5561,92,5578,113,5590,138,5596,164,5599,191,5596,242,5590,279,5585,278,5591,241,5593,191,5591,165,5585,139,5574,116,5557,96,5531,86,5477,76,5302,60,5058,49,4773,40,4186,32,3753,30"/>
<area shape="rect" href="SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="2599,271,2786,312"/>
<area shape="poly" title=" " alt="" coords="3555,32,3297,40,2981,54,2708,73,2619,84,2592,90,2579,96,2565,117,2565,129,2578,138,2599,144,2652,156,2677,165,2694,181,2704,204,2707,228,2701,271,2696,271,2701,228,2699,205,2690,184,2674,170,2651,161,2597,149,2575,143,2561,132,2560,115,2576,92,2590,85,2618,79,2707,67,2981,49,3297,35,3554,27"/>
<area shape="rect" href="SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="3460,271,3663,312"/>
<area shape="poly" title=" " alt="" coords="3753,30,3878,39,4014,52,4127,70,4166,80,4187,92,4195,103,4197,114,4188,136,4153,166,4101,192,4036,214,3961,233,3804,263,3664,283,3663,277,3803,258,3960,228,4034,209,4099,187,4150,161,4184,133,4192,114,4190,105,4184,96,4164,85,4126,75,4013,57,3878,44,3752,35"/>
<area shape="rect" href="AMDGPUPerfHintAnalysis_8cpp.html" title="Analyzes if a function potentially memory bound and if a kernel kernel may benefit from limiting numb..." alt="" coords="2590,94,2814,135"/>
<area shape="poly" title=" " alt="" coords="3554,35,3230,58,3029,75,2826,97,2815,98,2814,93,2825,91,3028,70,3230,53,3554,30"/>
<area shape="rect" href="AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="2838,94,3088,135"/>
<area shape="poly" title=" " alt="" coords="3555,41,3101,97,3088,98,3088,93,3100,91,3554,36"/>
<area shape="rect" href="AMDGPUPropagateAttributes_8cpp.html" title="This pass propagates attributes from kernels to the non&#45;entry functions." alt="" coords="3112,94,3371,135"/>
<area shape="poly" title=" " alt="" coords="3556,50,3336,96,3335,91,3554,45"/>
<area shape="rect" href="AMDGPUReplaceLDSUseWithPointer_8cpp.html" title=" " alt="" coords="3395,94,3643,135"/>
<area shape="poly" title=" " alt="" coords="3613,56,3551,96,3548,91,3610,52"/>
<area shape="rect" href="AMDGPURewriteOutArguments_8cpp.html" title=" " alt="" coords="3667,94,3912,135"/>
<area shape="poly" title=" " alt="" coords="3698,52,3760,91,3758,96,3695,56"/>
<area shape="rect" href="AMDGPUTargetObjectFile_8cpp.html" title=" " alt="" coords="3937,94,4173,135"/>
<area shape="poly" title=" " alt="" coords="3753,46,3964,91,3963,96,3752,51"/>
<area shape="rect" href="AMDGPUAsmParser_8cpp.html" title=" " alt="" coords="4248,183,4454,223"/>
<area shape="poly" title=" " alt="" coords="3753,25,3948,29,4178,39,4285,48,4377,59,4446,74,4469,82,4484,92,4492,106,4493,120,4487,133,4476,145,4444,167,4407,185,4405,180,4441,162,4472,141,4482,130,4488,119,4487,108,4480,96,4467,87,4444,79,4376,64,4285,53,4177,45,3948,34,3753,30"/>
<area shape="rect" href="AMDGPUDisassembler_8cpp.html" title="This file contains definition for AMDGPU ISA disassembler." alt="" coords="4248,94,4470,135"/>
<area shape="poly" title=" " alt="" coords="3753,35,4230,91,4248,94,4248,99,4229,97,3752,40"/>
<area shape="rect" href="GCNCreateVOPD_8cpp.html" title="Combine VALU pairs into VOPD instructions Only works on wave32 Has register requirements,..." alt="" coords="2090,183,2300,223"/>
<area shape="poly" title=" " alt="" coords="3555,31,3220,37,2788,50,2406,69,2280,82,2241,89,2222,96,2207,115,2199,137,2196,182,2191,182,2194,136,2203,112,2219,92,2240,84,2279,77,2406,64,2788,44,3220,32,3555,26"/>
<area shape="rect" href="GCNVOPDUtils_8cpp.html" title=" " alt="" coords="2375,190,2636,216"/>
<area shape="poly" title=" " alt="" coords="3555,32,3276,39,2930,52,2627,71,2529,83,2499,89,2485,96,2478,106,2475,117,2478,143,2488,168,2500,189,2495,191,2483,171,2473,144,2470,117,2473,104,2481,92,2497,84,2528,78,2627,66,2929,47,3276,34,3555,26"/>
<area shape="rect" href="AMDGPUAsmBackend_8cpp.html" title=" " alt="" coords="4782,94,5000,135"/>
<area shape="poly" title=" " alt="" coords="3753,27,4194,46,4480,65,4770,91,4782,93,4781,98,4769,97,4480,70,4194,52,3752,32"/>
<area shape="rect" href="AMDGPUInstPrinter_8cpp.html" title=" " alt="" coords="5025,94,5224,135"/>
<area shape="poly" title=" " alt="" coords="3753,25,3978,30,4291,40,4649,60,5013,91,5025,93,5024,98,5012,97,4649,65,4291,45,3978,35,3753,31"/>
<area shape="rect" href="AMDGPUTargetStreamer_8cpp.html" title=" " alt="" coords="4940,183,5168,223"/>
<area shape="poly" title=" " alt="" coords="3753,25,4121,29,4603,39,4834,47,5031,59,5172,73,5216,82,5238,92,5248,108,5249,123,5242,136,5229,148,5190,169,5142,185,5140,180,5187,164,5226,144,5238,133,5244,121,5243,109,5235,96,5214,87,5171,78,5030,64,4834,53,4602,44,4120,34,3753,30"/>
<area shape="rect" href="AMDGPUTargetStreamer_8h.html" title=" " alt="" coords="4544,94,4758,135"/>
<area shape="poly" title=" " alt="" coords="3752,30,4095,52,4310,70,4526,91,4544,94,4543,99,4525,97,4309,75,4095,57,3752,35"/>
<area shape="rect" href="SIMCCodeEmitter_8cpp.html" title="The SI code emitter produces machine code that can be executed directly on the GPU device." alt="" coords="5349,94,5548,135"/>
<area shape="poly" title=" " alt="" coords="3753,24,4025,26,4415,35,4869,56,5103,71,5331,91,5349,93,5348,99,5331,97,5102,77,4869,61,4415,41,4025,32,3753,29"/>
<area shape="rect" href="R600Subtarget_8h.html" title="AMDGPU R600 specific subclass of TargetSubtarget." alt="" coords="5622,190,5861,216"/>
<area shape="poly" title=" " alt="" coords="3753,24,4174,26,4752,34,5039,42,5293,54,5489,70,5558,80,5604,92,5660,132,5729,188,5726,192,5657,136,5602,96,5557,85,5488,76,5293,60,5039,48,4752,39,4174,31,3753,30"/>
<area shape="rect" href="SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo." alt="" coords="2233,94,2413,135"/>
<area shape="poly" title=" " alt="" coords="3555,31,3350,36,3071,48,2754,67,2433,97,2414,99,2413,94,2432,91,2753,62,3071,42,3350,31,3554,26"/>
<area shape="rect" href="SIProgramInfo_8cpp.html" title="The SIProgramInfo tracks resource usage and hardware flags for kernels and entry functions." alt="" coords="5672,94,5875,135"/>
<area shape="poly" title=" " alt="" coords="3753,26,4694,48,5248,67,5479,78,5654,91,5672,93,5671,99,5653,97,5478,84,5247,72,4693,53,3753,31"/>
<area shape="rect" href="SIShrinkInstructions_8cpp.html" title=" " alt="" coords="5899,94,6091,135"/>
<area shape="poly" title=" " alt="" coords="3753,25,4185,31,4802,44,5428,63,5689,76,5887,91,5899,93,5899,98,5887,97,5689,82,5428,69,4802,49,4185,37,3753,31"/>
<area shape="rect" href="AMDGPUAsmUtils_8cpp.html" title=" " alt="" coords="6115,94,6283,135"/>
<area shape="poly" title=" " alt="" coords="3752,25,4222,29,4902,39,5595,59,5884,74,6103,91,6115,93,6114,98,6103,97,5884,79,5594,65,4901,45,4221,34,3752,30"/>
<area shape="rect" href="AMDGPUBaseInfo_8cpp.html" title=" " alt="" coords="6307,94,6475,135"/>
<area shape="poly" title=" " alt="" coords="3752,25,4254,28,4990,37,5378,46,5743,57,6057,72,6295,91,6307,93,6306,98,6295,97,6057,78,5742,63,5378,51,4990,43,4254,33,3752,30"/>
<area shape="rect" href="AMDGPUMemoryUtils_8cpp.html" title=" " alt="" coords="6499,94,6683,135"/>
<area shape="poly" title=" " alt="" coords="3753,25,4287,28,5078,37,5497,46,5891,57,6231,72,6487,91,6499,93,6498,98,6487,97,6230,78,5890,63,5497,51,5078,43,4287,33,3753,30"/>
<area shape="rect" href="AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="1855,271,2079,312"/>
<area shape="poly" title=" " alt="" coords="1018,221,1250,239,1432,245,1613,250,1843,269,1855,270,1855,275,1843,274,1612,256,1431,250,1250,244,1017,226"/>
<area shape="rect" href="AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="1607,271,1831,312"/>
<area shape="poly" title=" " alt="" coords="1018,221,1180,237,1308,245,1434,253,1595,269,1607,270,1607,275,1595,274,1434,258,1307,250,1180,242,1017,226"/>
<area shape="rect" href="AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="887,271,1109,312"/>
<area shape="poly" title=" " alt="" coords="927,231,975,269,972,273,924,235"/>
<area shape="rect" href="AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs." alt="" coords="637,271,863,312"/>
<area shape="poly" title=" " alt="" coords="847,234,783,273,780,269,844,229"/>
<area shape="poly" title=" " alt="" coords="762,222,347,274,336,275,335,270,347,269,762,217"/>
<area shape="poly" title=" " alt="" coords="784,230,578,273,577,268,783,224"/>
<area shape="rect" href="AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="1133,271,1382,312"/>
<area shape="poly" title=" " alt="" coords="988,225,1175,268,1173,273,987,230"/>
<area shape="rect" href="SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="1406,271,1584,312"/>
<area shape="poly" title=" " alt="" coords="1018,221,1207,244,1394,269,1407,271,1406,276,1393,274,1207,249,1017,226"/>
<area shape="rect" href="SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="2102,271,2283,312"/>
<area shape="poly" title=" " alt="" coords="1018,221,1181,234,1320,240,1556,242,1791,245,1929,253,2091,269,2102,270,2101,275,2091,274,1929,258,1791,250,1556,247,1320,245,1181,239,1017,226"/>
<area shape="poly" title=" " alt="" coords="1538,145,1569,183,1607,221,1644,247,1680,269,1678,273,1641,252,1604,225,1565,187,1533,148"/>
<area shape="rect" href="AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst." alt="" coords="1300,183,1543,223"/>
<area shape="poly" title=" " alt="" coords="1484,147,1444,184,1441,180,1480,143"/>
<area shape="rect" href="AMDGPUMachineFunction_8cpp.html" title=" " alt="" coords="1026,183,1276,223"/>
<area shape="poly" title=" " alt="" coords="1417,141,1234,185,1233,180,1416,136"/>
<area shape="rect" href="R600MachineFunctionInfo_8h.html" title=" " alt="" coords="1844,183,2066,223"/>
<area shape="poly" title=" " alt="" coords="1629,135,1855,179,1854,185,1628,141"/>
<area shape="rect" href="SIMachineFunctionInfo_8h.html" title=" " alt="" coords="1617,183,1821,223"/>
<area shape="poly" title=" " alt="" coords="1575,138,1673,180,1671,185,1573,143"/>
<area shape="poly" title=" " alt="" coords="2077,224,2318,268,2317,273,2076,229"/>
<area shape="poly" title=" " alt="" coords="1835,221,2059,239,2263,252,2626,263,2946,261,3244,253,3542,243,3861,238,4224,245,4428,254,4651,269,4681,271,4681,277,4651,274,4428,259,4224,250,3861,243,3542,248,3244,258,2946,267,2626,268,2263,257,2058,244,1835,226"/>
<area shape="poly" title=" " alt="" coords="1790,226,1911,268,1910,273,1788,231"/>
<area shape="poly" title=" " alt="" coords="1722,238,1722,271,1716,271,1716,238"/>
<area shape="poly" title=" " alt="" coords="1603,222,1555,226,1371,238,1216,245,951,248,686,253,531,260,347,274,336,275,335,270,347,269,530,255,686,248,951,243,1215,239,1371,233,1555,221,1602,216"/>
<area shape="poly" title=" " alt="" coords="1603,221,1555,226,1294,243,1090,248,886,255,625,274,612,275,612,270,624,269,886,250,1089,243,1293,237,1555,221,1602,216"/>
<area shape="poly" title=" " alt="" coords="1604,229,1363,273,1362,268,1603,223"/>
<area shape="poly" title=" " alt="" coords="1656,231,1547,273,1545,268,1654,226"/>
<area shape="poly" title=" " alt="" coords="1836,222,2091,269,2102,271,2101,276,2091,274,1835,228"/>
<area shape="poly" title=" " alt="" coords="1836,221,1965,236,2067,246,2295,269,2306,270,2305,275,2295,274,2066,251,1965,242,1835,226"/>
<area shape="rect" href="AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="4357,271,4639,312"/>
<area shape="poly" title=" " alt="" coords="1836,220,2972,251,4356,284,4356,290,2972,257,1835,226"/>
<area shape="poly" title=" " alt="" coords="1835,221,2142,240,2519,252,2941,259,3386,262,4250,264,4920,269,5443,283,5443,288,4920,274,4250,269,3386,268,2941,264,2518,258,2142,245,1835,226"/>
<area shape="poly" title=" " alt="" coords="1836,221,2038,239,2197,246,2354,253,2555,269,2599,274,2598,279,2555,274,2354,258,2196,252,2038,245,1835,226"/>
<area shape="poly" title=" " alt="" coords="1835,221,1991,233,2190,244,2658,263,3460,285,3460,291,2658,268,2189,249,1991,238,1835,226"/>
<area shape="poly" title=" " alt="" coords="4714,140,4742,158,4765,181,4778,203,4787,227,4796,270,4791,271,4782,229,4774,205,4761,184,4738,162,4711,144"/>
<area shape="poly" title=" " alt="" coords="4691,143,4709,161,4723,182,4729,203,4721,225,4705,243,4685,258,4640,278,4638,273,4682,253,4701,239,4717,222,4723,203,4718,184,4705,164,4688,147"/>
<area shape="poly" title=" " alt="" coords="4570,142,4420,185,4418,180,4568,137"/>
<area shape="poly" title=" " alt="" coords="4758,136,4962,179,4961,185,4756,141"/>
<area shape="rect" href="AMDGPUMCTargetDesc_8cpp.html" title="This file provides AMDGPU specific target descriptions." alt="" coords="4478,183,4707,223"/>
<area shape="poly" title=" " alt="" coords="4632,149,4608,184,4603,181,4627,146"/>
<area shape="poly" title=" " alt="" coords="5708,226,5608,281,5605,276,5706,221"/>
<area shape="poly" title=" " alt="" coords="2330,150,2328,187,2323,207,2315,225,2287,253,2253,273,2250,269,2283,249,2310,222,2318,205,2323,187,2325,150"/>
<area shape="poly" title=" " alt="" coords="2219,132,1833,185,1821,187,1821,182,1832,180,2218,126"/>
<area shape="poly" title=" " alt="" coords="2428,122,2578,132,3068,156,3548,175,4248,196,4247,202,3548,180,3068,161,2578,137,2428,127"/>
<area shape="poly" title=" " alt="" coords="2284,145,2225,184,2222,180,2281,141"/>
<area shape="poly" title=" " alt="" coords="2379,139,2481,187,2479,192,2376,144"/>
</map>
</div>
</div>
<p><a href="AMDGPUBaseInfo_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">llvm::AMDGPU::GcnBufferFormatInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html">llvm::AMDGPU::MAIInstInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html">llvm::AMDGPU::IsaInfo::AMDGPUTargetID</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">llvm::AMDGPU::MIMGBaseOpcodeInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">llvm::AMDGPU::MIMGDimInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">llvm::AMDGPU::MIMGLZMappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">llvm::AMDGPU::MIMGMIPMappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html">llvm::AMDGPU::MIMGBiasMappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html">llvm::AMDGPU::MIMGOffsetMappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">llvm::AMDGPU::MIMGG16MappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo.html">llvm::AMDGPU::WMMAOpcodeMappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">llvm::AMDGPU::MIMGInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html">llvm::AMDGPU::CanBeVOPD</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html">llvm::AMDGPU::VOPD::ComponentProps</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html">llvm::AMDGPU::VOPD::ComponentLayout</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html">llvm::AMDGPU::VOPD::ComponentInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html">llvm::AMDGPU::VOPD::InstInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">llvm::AMDGPU::Waitcnt</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents the counter values to wait for in an s_waitcnt instruction.  <a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">llvm::AMDGPU::SIModeRegisterDefaults</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm" id="r_namespacellvm"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an optimization pass for GlobalISel generic memory operations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1amdhsa" id="r_namespacellvm_1_1amdhsa"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1amdhsa.html">llvm::amdhsa</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU" id="r_namespacellvm_1_1AMDGPU"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html">llvm::AMDGPU</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1IsaInfo" id="r_namespacellvm_1_1AMDGPU_1_1IsaInfo"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html">llvm::AMDGPU::IsaInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1VOPD" id="r_namespacellvm_1_1AMDGPU_1_1VOPD"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html">llvm::AMDGPU::VOPD</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1Hwreg" id="r_namespacellvm_1_1AMDGPU_1_1Hwreg"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html">llvm::AMDGPU::Hwreg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1DepCtr" id="r_namespacellvm_1_1AMDGPU_1_1DepCtr"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html">llvm::AMDGPU::DepCtr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1Exp" id="r_namespacellvm_1_1AMDGPU_1_1Exp"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Exp.html">llvm::AMDGPU::Exp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1MTBUFFormat" id="r_namespacellvm_1_1AMDGPU_1_1MTBUFFormat"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html">llvm::AMDGPU::MTBUFFormat</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1SendMsg" id="r_namespacellvm_1_1AMDGPU_1_1SendMsg"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html">llvm::AMDGPU::SendMsg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a2f5af33a4485637fb565fc73060f906e" id="r_a2f5af33a4485637fb565fc73060f906e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f5af33a4485637fb565fc73060f906e">GET_MIMGBaseOpcode_DECL</a></td></tr>
<tr class="separator:a2f5af33a4485637fb565fc73060f906e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6323578200a12f7c0c7d464b683665a4" id="r_a6323578200a12f7c0c7d464b683665a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6323578200a12f7c0c7d464b683665a4">GET_MIMGDim_DECL</a></td></tr>
<tr class="separator:a6323578200a12f7c0c7d464b683665a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a875d19c1b233067790f02ecdd787a093" id="r_a875d19c1b233067790f02ecdd787a093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a875d19c1b233067790f02ecdd787a093">GET_MIMGEncoding_DECL</a></td></tr>
<tr class="separator:a875d19c1b233067790f02ecdd787a093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cdd08feec2bab7ac62300cbe07de317" id="r_a0cdd08feec2bab7ac62300cbe07de317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0cdd08feec2bab7ac62300cbe07de317">GET_MIMGLZMapping_DECL</a></td></tr>
<tr class="separator:a0cdd08feec2bab7ac62300cbe07de317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e75421681bc971c531fa805d8d19f3e" id="r_a0e75421681bc971c531fa805d8d19f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0e75421681bc971c531fa805d8d19f3e">GET_MIMGMIPMapping_DECL</a></td></tr>
<tr class="separator:a0e75421681bc971c531fa805d8d19f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d15c396b094e252b1ab5bb744c856c8" id="r_a3d15c396b094e252b1ab5bb744c856c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d15c396b094e252b1ab5bb744c856c8">GET_MIMGBiASMapping_DECL</a></td></tr>
<tr class="separator:a3d15c396b094e252b1ab5bb744c856c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f40f2033d0d8260eabc2d178192006" id="r_a66f40f2033d0d8260eabc2d178192006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a66f40f2033d0d8260eabc2d178192006">GET_MAIInstInfoTable_DECL</a></td></tr>
<tr class="separator:a66f40f2033d0d8260eabc2d178192006"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:aef62bddddac964486f47b0ccafea1200" id="r_aef62bddddac964486f47b0ccafea1200"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aef62bddddac964486f47b0ccafea1200a5b5c7c0eaf47f7ad83186812ec4198b3">llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG</a> = 96
, <a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aef62bddddac964486f47b0ccafea1200a29e2fa927ce0f8856b11d9a1c4926253">llvm::AMDGPU::IsaInfo::TRAP_NUM_SGPRS</a> = 16
 }</td></tr>
<tr class="separator:aef62bddddac964486f47b0ccafea1200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e8b39aa26af871d8ede5fa8c791ee6" id="r_ab6e8b39aa26af871d8ede5fa8c791ee6"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">llvm::AMDGPU::IsaInfo::TargetIDSetting</a> { <a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f">llvm::AMDGPU::IsaInfo::Unsupported</a>
, <a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad">llvm::AMDGPU::IsaInfo::Any</a>
, <a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">llvm::AMDGPU::IsaInfo::Off</a>
, <a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">llvm::AMDGPU::IsaInfo::On</a>
 }</td></tr>
<tr class="separator:ab6e8b39aa26af871d8ede5fa8c791ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaea90d62530ed55360573a3373c684a6" id="r_aaea90d62530ed55360573a3373c684a6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6">llvm::AMDGPU::VOPD::Component</a> : unsigned { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a76cb45133a53e6f2778cf2138c2d71fe">llvm::AMDGPU::VOPD::DST</a> = 0
, <a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6ad301e397ceee340a4f879abc790c7caf">llvm::AMDGPU::VOPD::SRC0</a>
, <a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a9d4b6837cf9898ce162768c403aa7e52">llvm::AMDGPU::VOPD::SRC1</a>
, <a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a8035ef3e0cb913b1bdbffa5a58b53867">llvm::AMDGPU::VOPD::SRC2</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a8e19dc691619a7fc0ba9919e400a0ea2">llvm::AMDGPU::VOPD::DST_NUM</a> = 1
, <a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a1501ee58d7bfe804ac945b9a178b23c6">llvm::AMDGPU::VOPD::MAX_SRC_NUM</a> = 3
, <a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a742e01b153f4debc38a1b1ca1e6db5cd">llvm::AMDGPU::VOPD::MAX_OPR_NUM</a> = DST_NUM + MAX_SRC_NUM
<br />
 }</td></tr>
<tr class="separator:aaea90d62530ed55360573a3373c684a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f68895e93866682c2b33fc4e448470f" id="r_a1f68895e93866682c2b33fc4e448470f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470f">llvm::AMDGPU::VOPD::ComponentIndex</a> : unsigned { <a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470fa92ed12682d62f0016a86af134917f8a5">llvm::AMDGPU::VOPD::X</a> = 0
, <a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470fad237e2570cde52d583e77ab85891202a">llvm::AMDGPU::VOPD::Y</a> = 1
 }</td></tr>
<tr class="separator:a1f68895e93866682c2b33fc4e448470f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23df9e938f17c2808127d03b7e37f954" id="r_a23df9e938f17c2808127d03b7e37f954"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954">llvm::AMDGPU::VOPD::ComponentKind</a> : unsigned { <a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954a427e4032429af8594a5884a0d2007ba4">llvm::AMDGPU::VOPD::SINGLE</a> = 0
, <a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954a1aaf7b0f8957e7b63944d9da68c50bb6">llvm::AMDGPU::VOPD::COMPONENT_X</a>
, <a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954addfd84fe89a698d53ad53f43935d05ed">llvm::AMDGPU::VOPD::COMPONENT_Y</a>
, <a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954aac35998c5ba9568d3f3c9bc6670c28a5">llvm::AMDGPU::VOPD::MAX</a> = COMPONENT_Y
 }</td></tr>
<tr class="separator:a23df9e938f17c2808127d03b7e37f954"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ac252a91fbe876729643e58de5178fdf9" id="r_ac252a91fbe876729643e58de5178fdf9"><td class="memItemLeft" align="right" valign="top">std::optional&lt; uint8_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac252a91fbe876729643e58de5178fdf9">llvm::AMDGPU::getHsaAbiVersion</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:ac252a91fbe876729643e58de5178fdf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15e638c2c011a415eacb06cf4eea2cc4" id="r_a15e638c2c011a415eacb06cf4eea2cc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a15e638c2c011a415eacb06cf4eea2cc4">llvm::AMDGPU::isHsaAbiVersion2</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a15e638c2c011a415eacb06cf4eea2cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2306fa749fc7ba1d3742d7a4b030934e" id="r_a2306fa749fc7ba1d3742d7a4b030934e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a2306fa749fc7ba1d3742d7a4b030934e">llvm::AMDGPU::isHsaAbiVersion3</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a2306fa749fc7ba1d3742d7a4b030934e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6e39ef7fb8e68959a94cf9a4d6c8f8" id="r_a1d6e39ef7fb8e68959a94cf9a4d6c8f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1d6e39ef7fb8e68959a94cf9a4d6c8f8">llvm::AMDGPU::isHsaAbiVersion4</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a1d6e39ef7fb8e68959a94cf9a4d6c8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17fdd839fe8a33228f9a48fcb9016455" id="r_a17fdd839fe8a33228f9a48fcb9016455"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a17fdd839fe8a33228f9a48fcb9016455">llvm::AMDGPU::isHsaAbiVersion5</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a17fdd839fe8a33228f9a48fcb9016455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbc6fa4787a787ac3af16941661fd4b5" id="r_adbc6fa4787a787ac3af16941661fd4b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adbc6fa4787a787ac3af16941661fd4b5">llvm::AMDGPU::isHsaAbiVersion3AndAbove</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:adbc6fa4787a787ac3af16941661fd4b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5982c68ef00afc3da5f619984304a1f7" id="r_a5982c68ef00afc3da5f619984304a1f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5982c68ef00afc3da5f619984304a1f7">llvm::AMDGPU::getMultigridSyncArgImplicitArgPosition</a> ()</td></tr>
<tr class="separator:a5982c68ef00afc3da5f619984304a1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb57af15d8422308aad0c0b6072fea1a" id="r_acb57af15d8422308aad0c0b6072fea1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#acb57af15d8422308aad0c0b6072fea1a">llvm::AMDGPU::getHostcallImplicitArgPosition</a> ()</td></tr>
<tr class="separator:acb57af15d8422308aad0c0b6072fea1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62ca04096b550c587135a78cf571d8c5" id="r_a62ca04096b550c587135a78cf571d8c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a62ca04096b550c587135a78cf571d8c5">llvm::AMDGPU::getDefaultQueueImplicitArgPosition</a> ()</td></tr>
<tr class="separator:a62ca04096b550c587135a78cf571d8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6aeb1b4b85f4380492f629d67f2e2d0" id="r_aa6aeb1b4b85f4380492f629d67f2e2d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa6aeb1b4b85f4380492f629d67f2e2d0">llvm::AMDGPU::getCompletionActionImplicitArgPosition</a> ()</td></tr>
<tr class="separator:aa6aeb1b4b85f4380492f629d67f2e2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc01172d64d92bf6eab2f48b5a844d0" id="r_a7fc01172d64d92bf6eab2f48b5a844d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7fc01172d64d92bf6eab2f48b5a844d0">llvm::AMDGPU::getAmdhsaCodeObjectVersion</a> ()</td></tr>
<tr class="separator:a7fc01172d64d92bf6eab2f48b5a844d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20f21352639512a028b2297e3cba9094" id="r_a20f21352639512a028b2297e3cba9094"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">llvm::AMDGPU::IsaInfo::getWavefrontSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a20f21352639512a028b2297e3cba9094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a404dcfcc397b46c1658356bbae054f" id="r_a6a404dcfcc397b46c1658356bbae054f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6a404dcfcc397b46c1658356bbae054f">llvm::AMDGPU::IsaInfo::getLocalMemorySize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a6a404dcfcc397b46c1658356bbae054f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f199c1f3d13e403d252d9b028b4c7a0" id="r_a6f199c1f3d13e403d252d9b028b4c7a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6f199c1f3d13e403d252d9b028b4c7a0">llvm::AMDGPU::IsaInfo::getAddressableLocalMemorySize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a6f199c1f3d13e403d252d9b028b4c7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705a7512f5b23ec9b3bb19f032040285" id="r_a705a7512f5b23ec9b3bb19f032040285"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a705a7512f5b23ec9b3bb19f032040285">llvm::AMDGPU::IsaInfo::getEUsPerCU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a705a7512f5b23ec9b3bb19f032040285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d0c61cd3e4d53626ffdb34031766f08" id="r_a2d0c61cd3e4d53626ffdb34031766f08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a2d0c61cd3e4d53626ffdb34031766f08">llvm::AMDGPU::IsaInfo::getMaxWorkGroupsPerCU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatWorkGroupSize</a>)</td></tr>
<tr class="separator:a2d0c61cd3e4d53626ffdb34031766f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0082c7f646f15a4a1a7fe1bad0ec89" id="r_a9a0082c7f646f15a4a1a7fe1bad0ec89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a9a0082c7f646f15a4a1a7fe1bad0ec89">llvm::AMDGPU::IsaInfo::getMinWavesPerEU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a9a0082c7f646f15a4a1a7fe1bad0ec89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a62eaa48728ca1d52dda5d0a9b08c1" id="r_a41a62eaa48728ca1d52dda5d0a9b08c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a41a62eaa48728ca1d52dda5d0a9b08c1">llvm::AMDGPU::IsaInfo::getMaxWavesPerEU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a41a62eaa48728ca1d52dda5d0a9b08c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170ce837300501b1468ea55b3e5081a1" id="r_a170ce837300501b1468ea55b3e5081a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a170ce837300501b1468ea55b3e5081a1">llvm::AMDGPU::IsaInfo::getWavesPerEUForWorkGroup</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatWorkGroupSize</a>)</td></tr>
<tr class="separator:a170ce837300501b1468ea55b3e5081a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd1efaf10bea58df5259c9a0c223d9a" id="r_a8dd1efaf10bea58df5259c9a0c223d9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8dd1efaf10bea58df5259c9a0c223d9a">llvm::AMDGPU::IsaInfo::getMinFlatWorkGroupSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a8dd1efaf10bea58df5259c9a0c223d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a329b5f490df50f14bf5c359c0a01e99a" id="r_a329b5f490df50f14bf5c359c0a01e99a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a329b5f490df50f14bf5c359c0a01e99a">llvm::AMDGPU::IsaInfo::getMaxFlatWorkGroupSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a329b5f490df50f14bf5c359c0a01e99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4827353185cf1cc7bff9e44e818aa3a9" id="r_a4827353185cf1cc7bff9e44e818aa3a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4827353185cf1cc7bff9e44e818aa3a9">llvm::AMDGPU::IsaInfo::getWavesPerWorkGroup</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatWorkGroupSize</a>)</td></tr>
<tr class="separator:a4827353185cf1cc7bff9e44e818aa3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82573eec93913f61c5fe97062d60c7e" id="r_aa82573eec93913f61c5fe97062d60c7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aa82573eec93913f61c5fe97062d60c7e">llvm::AMDGPU::IsaInfo::getSGPRAllocGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:aa82573eec93913f61c5fe97062d60c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f89565a53fec2d53160be82c292202e" id="r_a4f89565a53fec2d53160be82c292202e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">llvm::AMDGPU::IsaInfo::getSGPREncodingGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a4f89565a53fec2d53160be82c292202e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb7e0bccf88c9d23d02454609eb431a" id="r_afeb7e0bccf88c9d23d02454609eb431a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">llvm::AMDGPU::IsaInfo::getTotalNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:afeb7e0bccf88c9d23d02454609eb431a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7baaa91927748c04ac388e82788a973d" id="r_a7baaa91927748c04ac388e82788a973d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a7baaa91927748c04ac388e82788a973d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8712096d79b8b76954f261f06351c34f" id="r_a8712096d79b8b76954f261f06351c34f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8712096d79b8b76954f261f06351c34f">llvm::AMDGPU::IsaInfo::getMinNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU)</td></tr>
<tr class="separator:a8712096d79b8b76954f261f06351c34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98803f3d3a9a7e50ad0f40bdf8cd8190" id="r_a98803f3d3a9a7e50ad0f40bdf8cd8190"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a98803f3d3a9a7e50ad0f40bdf8cd8190">llvm::AMDGPU::IsaInfo::getMaxNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU, <a class="el" href="classbool.html">bool</a> Addressable)</td></tr>
<tr class="separator:a98803f3d3a9a7e50ad0f40bdf8cd8190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f0de0c1180aa2d8965d9cdddfde84a5" id="r_a4f0de0c1180aa2d8965d9cdddfde84a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">llvm::AMDGPU::IsaInfo::getNumExtraSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classbool.html">bool</a> VCCUsed, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatScrUsed</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">XNACKUsed</a>)</td></tr>
<tr class="separator:a4f0de0c1180aa2d8965d9cdddfde84a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae419e2ff2e3882dd0d8e99c97add6b1" id="r_aae419e2ff2e3882dd0d8e99c97add6b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aae419e2ff2e3882dd0d8e99c97add6b1">llvm::AMDGPU::IsaInfo::getNumExtraSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classbool.html">bool</a> VCCUsed, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatScrUsed</a>)</td></tr>
<tr class="separator:aae419e2ff2e3882dd0d8e99c97add6b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99d8e5747c69e74d27f050f13c4809b3" id="r_a99d8e5747c69e74d27f050f13c4809b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99d8e5747c69e74d27f050f13c4809b3">llvm::AMDGPU::IsaInfo::getNumSGPRBlocks</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> NumSGPRs)</td></tr>
<tr class="separator:a99d8e5747c69e74d27f050f13c4809b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae47a2723f63ec4e85b4228b56e5d759c" id="r_ae47a2723f63ec4e85b4228b56e5d759c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ae47a2723f63ec4e85b4228b56e5d759c">llvm::AMDGPU::IsaInfo::getVGPRAllocGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, std::optional&lt; <a class="el" href="classbool.html">bool</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">EnableWavefrontSize32</a>)</td></tr>
<tr class="separator:ae47a2723f63ec4e85b4228b56e5d759c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00ddec6f625f5fdc41b2ee64b272b5b9" id="r_a00ddec6f625f5fdc41b2ee64b272b5b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a00ddec6f625f5fdc41b2ee64b272b5b9">llvm::AMDGPU::IsaInfo::getVGPREncodingGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, std::optional&lt; <a class="el" href="classbool.html">bool</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">EnableWavefrontSize32</a>)</td></tr>
<tr class="separator:a00ddec6f625f5fdc41b2ee64b272b5b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14accda22ecd133d48fa434165e690a0" id="r_a14accda22ecd133d48fa434165e690a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">llvm::AMDGPU::IsaInfo::getTotalNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a14accda22ecd133d48fa434165e690a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842a99d2928e264423f0ac73b0910ec9" id="r_a842a99d2928e264423f0ac73b0910ec9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">llvm::AMDGPU::IsaInfo::getAddressableNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a842a99d2928e264423f0ac73b0910ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd9b23b6adf6877d2baba38030b77c1" id="r_a6fd9b23b6adf6877d2baba38030b77c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6fd9b23b6adf6877d2baba38030b77c1">llvm::AMDGPU::IsaInfo::getMinNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU)</td></tr>
<tr class="separator:a6fd9b23b6adf6877d2baba38030b77c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac865befe5b2563e7df0c82f5ff5ba5f2" id="r_ac865befe5b2563e7df0c82f5ff5ba5f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ac865befe5b2563e7df0c82f5ff5ba5f2">llvm::AMDGPU::IsaInfo::getMaxNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU)</td></tr>
<tr class="separator:ac865befe5b2563e7df0c82f5ff5ba5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab56dd7bdfea0401c802b4c94cb76ef1e" id="r_ab56dd7bdfea0401c802b4c94cb76ef1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab56dd7bdfea0401c802b4c94cb76ef1e">llvm::AMDGPU::IsaInfo::getNumWavesPerEUWithNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> NumVGPRs)</td></tr>
<tr class="separator:ab56dd7bdfea0401c802b4c94cb76ef1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a428384bbf309ae613bace2f8d381dc8b" id="r_a428384bbf309ae613bace2f8d381dc8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a428384bbf309ae613bace2f8d381dc8b">llvm::AMDGPU::IsaInfo::getNumVGPRBlocks</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> NumVGPRs, std::optional&lt; <a class="el" href="classbool.html">bool</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">EnableWavefrontSize32</a>)</td></tr>
<tr class="separator:a428384bbf309ae613bace2f8d381dc8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27efe1286cc31f5fc95355af30b0356c" id="r_a27efe1286cc31f5fc95355af30b0356c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode, <a class="el" href="classuint16__t.html">uint16_t</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NamedIdx</a>)</td></tr>
<tr class="separator:a27efe1286cc31f5fc95355af30b0356c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f27aa11689bf9b12f6fb0e436e367c7" id="r_a8f27aa11689bf9b12f6fb0e436e367c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">llvm::AMDGPU::hasNamedOperand</a> (<a class="el" href="classuint64__t.html">uint64_t</a> Opcode, <a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NamedIdx</a>)</td></tr>
<tr class="separator:a8f27aa11689bf9b12f6fb0e436e367c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd28629781d92cc2a72eb6289e2db47c" id="r_afd28629781d92cc2a72eb6289e2db47c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#afd28629781d92cc2a72eb6289e2db47c">llvm::AMDGPU::getSOPPWithRelaxation</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:afd28629781d92cc2a72eb6289e2db47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad144bab75c70002b0b3227acf782ebc3" id="r_ad144bab75c70002b0b3227acf782ebc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad144bab75c70002b0b3227acf782ebc3">llvm::AMDGPU::getMIMGBaseOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:ad144bab75c70002b0b3227acf782ebc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1884e3318cb1f8a4465b1b4bd4d9827" id="r_ae1884e3318cb1f8a4465b1b4bd4d9827"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ae1884e3318cb1f8a4465b1b4bd4d9827">llvm::AMDGPU::getMIMGBaseOpcodeInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> BaseOpcode)</td></tr>
<tr class="separator:ae1884e3318cb1f8a4465b1b4bd4d9827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69abc53c68db78ad61f21abb89e7ea5" id="r_ad69abc53c68db78ad61f21abb89e7ea5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad69abc53c68db78ad61f21abb89e7ea5">llvm::AMDGPU::getMIMGDimInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">DimEnum</a>)</td></tr>
<tr class="separator:ad69abc53c68db78ad61f21abb89e7ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7967181b077a4a08f5baf9950e30660d" id="r_a7967181b077a4a08f5baf9950e30660d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7967181b077a4a08f5baf9950e30660d">llvm::AMDGPU::getMIMGDimInfoByEncoding</a> (uint8_t <a class="el" href="classllvm_1_1ilist__node__impl.html">DimEnc</a>)</td></tr>
<tr class="separator:a7967181b077a4a08f5baf9950e30660d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98923a223372aac9b7bbd61fde6142ab" id="r_a98923a223372aac9b7bbd61fde6142ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a98923a223372aac9b7bbd61fde6142ab">llvm::AMDGPU::getMIMGDimInfoByAsmSuffix</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> AsmSuffix)</td></tr>
<tr class="separator:a98923a223372aac9b7bbd61fde6142ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba47721658d57105018b536073ff5b65" id="r_aba47721658d57105018b536073ff5b65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">MIMGLZMappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aba47721658d57105018b536073ff5b65">llvm::AMDGPU::getMIMGLZMappingInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> L)</td></tr>
<tr class="separator:aba47721658d57105018b536073ff5b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d00fb8f6d351e866977b0209c47ac8f" id="r_a4d00fb8f6d351e866977b0209c47ac8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">MIMGMIPMappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4d00fb8f6d351e866977b0209c47ac8f">llvm::AMDGPU::getMIMGMIPMappingInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> MIP)</td></tr>
<tr class="separator:a4d00fb8f6d351e866977b0209c47ac8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a913ff7957dafc27d90f1f68b630c7560" id="r_a913ff7957dafc27d90f1f68b630c7560"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html">MIMGBiasMappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a913ff7957dafc27d90f1f68b630c7560">llvm::AMDGPU::getMIMGBiasMappingInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> Bias)</td></tr>
<tr class="separator:a913ff7957dafc27d90f1f68b630c7560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15c2685fdd459d0b1b9a6e9bc2c1679d" id="r_a15c2685fdd459d0b1b9a6e9bc2c1679d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html">MIMGOffsetMappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a15c2685fdd459d0b1b9a6e9bc2c1679d">llvm::AMDGPU::getMIMGOffsetMappingInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>)</td></tr>
<tr class="separator:a15c2685fdd459d0b1b9a6e9bc2c1679d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ae61d27fd3e265ad881a31a75b49f3" id="r_a03ae61d27fd3e265ad881a31a75b49f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">MIMGG16MappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a03ae61d27fd3e265ad881a31a75b49f3">llvm::AMDGPU::getMIMGG16MappingInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MD5_8cpp.html#ad96b7cf3182ce2ba85e5a7a93b12c441">G</a>)</td></tr>
<tr class="separator:a03ae61d27fd3e265ad881a31a75b49f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a176f799037e98f7743008924c4b72266" id="r_a176f799037e98f7743008924c4b72266"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">llvm::AMDGPU::getMIMGOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> BaseOpcode, <a class="el" href="classunsigned.html">unsigned</a> MIMGEncoding, <a class="el" href="classunsigned.html">unsigned</a> VDataDwords, <a class="el" href="classunsigned.html">unsigned</a> VAddrDwords)</td></tr>
<tr class="separator:a176f799037e98f7743008924c4b72266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb7e711869d94366080bcf9e7b8b1382" id="r_aeb7e711869d94366080bcf9e7b8b1382"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">llvm::AMDGPU::getMaskedMIMGOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NewChannels</a>)</td></tr>
<tr class="separator:aeb7e711869d94366080bcf9e7b8b1382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9af58a5d20f2215a00b675f34db92771" id="r_a9af58a5d20f2215a00b675f34db92771"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9af58a5d20f2215a00b675f34db92771">llvm::AMDGPU::getAddrSizeMIMGOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *BaseOpcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *Dim, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsA16</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsG16Supported</a>)</td></tr>
<tr class="separator:a9af58a5d20f2215a00b675f34db92771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5b29d1275f84b9e530fd2419cc03ac" id="r_a0b5b29d1275f84b9e530fd2419cc03ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0b5b29d1275f84b9e530fd2419cc03ac">llvm::AMDGPU::getMIMGInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a0b5b29d1275f84b9e530fd2419cc03ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a688f3c46ebc34c00ea80c22c15a0b0c1" id="r_a688f3c46ebc34c00ea80c22c15a0b0c1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">llvm::AMDGPU::getMTBUFBaseOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a688f3c46ebc34c00ea80c22c15a0b0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c26c5e0b091dffd780ac854e30a2d40" id="r_a9c26c5e0b091dffd780ac854e30a2d40"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9c26c5e0b091dffd780ac854e30a2d40">llvm::AMDGPU::getMTBUFOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">BaseOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> Elements)</td></tr>
<tr class="separator:a9c26c5e0b091dffd780ac854e30a2d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d9368d9915a85d5b54f9e0eda046dd" id="r_a23d9368d9915a85d5b54f9e0eda046dd"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a23d9368d9915a85d5b54f9e0eda046dd">llvm::AMDGPU::getMTBUFElements</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a23d9368d9915a85d5b54f9e0eda046dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee6b630ac15f65f731a072177d51207c" id="r_aee6b630ac15f65f731a072177d51207c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aee6b630ac15f65f731a072177d51207c">llvm::AMDGPU::getMTBUFHasVAddr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:aee6b630ac15f65f731a072177d51207c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a181d2e596332f4062206a62830426b86" id="r_a181d2e596332f4062206a62830426b86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a181d2e596332f4062206a62830426b86">llvm::AMDGPU::getMTBUFHasSrsrc</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a181d2e596332f4062206a62830426b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d33ed416833f75e97045b3ce8380132" id="r_a4d33ed416833f75e97045b3ce8380132"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4d33ed416833f75e97045b3ce8380132">llvm::AMDGPU::getMTBUFHasSoffset</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a4d33ed416833f75e97045b3ce8380132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f0dcf0fee31f552637de794eef6696e" id="r_a5f0dcf0fee31f552637de794eef6696e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">llvm::AMDGPU::getMUBUFBaseOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a5f0dcf0fee31f552637de794eef6696e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c87ec01cfedf7c509d68763d1e0ac3" id="r_a55c87ec01cfedf7c509d68763d1e0ac3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">llvm::AMDGPU::getMUBUFOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">BaseOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> Elements)</td></tr>
<tr class="separator:a55c87ec01cfedf7c509d68763d1e0ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ef23452a5c4ddf85e45cc9884ea3f4" id="r_af8ef23452a5c4ddf85e45cc9884ea3f4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af8ef23452a5c4ddf85e45cc9884ea3f4">llvm::AMDGPU::getMUBUFElements</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:af8ef23452a5c4ddf85e45cc9884ea3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723087d5f4635793f28b71ee6cdafecd" id="r_a723087d5f4635793f28b71ee6cdafecd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a723087d5f4635793f28b71ee6cdafecd">llvm::AMDGPU::getMUBUFHasVAddr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a723087d5f4635793f28b71ee6cdafecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9dbd4307d57a7043f5412176674de4" id="r_afd9dbd4307d57a7043f5412176674de4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#afd9dbd4307d57a7043f5412176674de4">llvm::AMDGPU::getMUBUFHasSrsrc</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:afd9dbd4307d57a7043f5412176674de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa303bfa4cd838f547ba84ab62cd93c95" id="r_aa303bfa4cd838f547ba84ab62cd93c95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa303bfa4cd838f547ba84ab62cd93c95">llvm::AMDGPU::getMUBUFHasSoffset</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:aa303bfa4cd838f547ba84ab62cd93c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c6b1894340016cee9e4b730ade8af6" id="r_ad6c6b1894340016cee9e4b730ade8af6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad6c6b1894340016cee9e4b730ade8af6">llvm::AMDGPU::getMUBUFIsBufferInv</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:ad6c6b1894340016cee9e4b730ade8af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406d4769ffa44a11df136d3ccd08e873" id="r_a406d4769ffa44a11df136d3ccd08e873"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a406d4769ffa44a11df136d3ccd08e873">llvm::AMDGPU::getSMEMIsBuffer</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a406d4769ffa44a11df136d3ccd08e873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6426a76cde8500099fed57ff9beeace5" id="r_a6426a76cde8500099fed57ff9beeace5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6426a76cde8500099fed57ff9beeace5">llvm::AMDGPU::getVOP1IsSingle</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a6426a76cde8500099fed57ff9beeace5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfd7285a06455bb3bec2d36b57380849" id="r_adfd7285a06455bb3bec2d36b57380849"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adfd7285a06455bb3bec2d36b57380849">llvm::AMDGPU::getVOP2IsSingle</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:adfd7285a06455bb3bec2d36b57380849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a613e1ffe13a3fd0effd5d299cb5b2665" id="r_a613e1ffe13a3fd0effd5d299cb5b2665"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a613e1ffe13a3fd0effd5d299cb5b2665">llvm::AMDGPU::getVOP3IsSingle</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a613e1ffe13a3fd0effd5d299cb5b2665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55212d9e75092af1bf2bee56503b1609" id="r_a55212d9e75092af1bf2bee56503b1609"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a55212d9e75092af1bf2bee56503b1609">llvm::AMDGPU::isVOPC64DPP</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a55212d9e75092af1bf2bee56503b1609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0ff550663df186d7412ff2860d337e0" id="r_ae0ff550663df186d7412ff2860d337e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ae0ff550663df186d7412ff2860d337e0">llvm::AMDGPU::getMAIIsDGEMM</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="memdesc:ae0ff550663df186d7412ff2860d337e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if MAI operation is a double precision GEMM.  <br /></td></tr>
<tr class="separator:ae0ff550663df186d7412ff2860d337e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a571ab690de666287c96ccb65d6e1b9c9" id="r_a571ab690de666287c96ccb65d6e1b9c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a571ab690de666287c96ccb65d6e1b9c9">llvm::AMDGPU::getMAIIsGFX940XDL</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a571ab690de666287c96ccb65d6e1b9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32f1c4783795ef5202498f5d21283564" id="r_a32f1c4783795ef5202498f5d21283564"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html">CanBeVOPD</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a32f1c4783795ef5202498f5d21283564">llvm::AMDGPU::getCanBeVOPD</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a32f1c4783795ef5202498f5d21283564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b193879809ccd5812dd91ec719fa1f" id="r_af9b193879809ccd5812dd91ec719fa1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">llvm::AMDGPU::getGcnBufferFormatInfo</a> (uint8_t BitsPerComp, uint8_t NumComponents, uint8_t NumFormat, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:af9b193879809ccd5812dd91ec719fa1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e6b695a4f4a36f151ce18252d4dde6f" id="r_a7e6b695a4f4a36f151ce18252d4dde6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7e6b695a4f4a36f151ce18252d4dde6f">llvm::AMDGPU::getGcnBufferFormatInfo</a> (uint8_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3a520d0db389f362bf79ef56ca0af3dcab">Format</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a7e6b695a4f4a36f151ce18252d4dde6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad079e8a6a0505ccce0ad2463d95aff73" id="r_ad079e8a6a0505ccce0ad2463d95aff73"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">llvm::AMDGPU::getMCOpcode</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> Gen)</td></tr>
<tr class="separator:ad079e8a6a0505ccce0ad2463d95aff73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5079de0e4b3493921d87dcee10f44253" id="r_a5079de0e4b3493921d87dcee10f44253"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5079de0e4b3493921d87dcee10f44253">llvm::AMDGPU::getVOPDOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a5079de0e4b3493921d87dcee10f44253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b1680210bbfa9ae76ec6520889ddf49" id="r_a0b1680210bbfa9ae76ec6520889ddf49"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0b1680210bbfa9ae76ec6520889ddf49">llvm::AMDGPU::getVOPDFull</a> (<a class="el" href="classunsigned.html">unsigned</a> OpX, <a class="el" href="classunsigned.html">unsigned</a> OpY)</td></tr>
<tr class="separator:a0b1680210bbfa9ae76ec6520889ddf49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68e3456906da8622ca38c2ed4c33553" id="r_ac68e3456906da8622ca38c2ed4c33553"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac68e3456906da8622ca38c2ed4c33553">llvm::AMDGPU::isVOPD</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:ac68e3456906da8622ca38c2ed4c33553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addb7ac73684b6266c9a9c177c602d603" id="r_addb7ac73684b6266c9a9c177c602d603"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#addb7ac73684b6266c9a9c177c602d603">llvm::AMDGPU::isMAC</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:addb7ac73684b6266c9a9c177c602d603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd1e21c871685dd9d9ea2d53cfe9b217" id="r_afd1e21c871685dd9d9ea2d53cfe9b217"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#afd1e21c871685dd9d9ea2d53cfe9b217">llvm::AMDGPU::isPermlane16</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:afd1e21c871685dd9d9ea2d53cfe9b217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a793e7e7fed833a9bb98eac96740e2338" id="r_a793e7e7fed833a9bb98eac96740e2338"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a793e7e7fed833a9bb98eac96740e2338">llvm::AMDGPU::getVOPDComponents</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">VOPDOpcode</a>)</td></tr>
<tr class="separator:a793e7e7fed833a9bb98eac96740e2338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8cf6481479c40f15c819868c13c7d97" id="r_ac8cf6481479c40f15c819868c13c7d97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html">VOPD::InstInfo</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac8cf6481479c40f15c819868c13c7d97">llvm::AMDGPU::getVOPDInstInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpX, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpY)</td></tr>
<tr class="separator:ac8cf6481479c40f15c819868c13c7d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad58e0884a6586d205265facbe920d335" id="r_ad58e0884a6586d205265facbe920d335"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html">VOPD::InstInfo</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad58e0884a6586d205265facbe920d335">llvm::AMDGPU::getVOPDInstInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">VOPDOpcode</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *InstrInfo)</td></tr>
<tr class="separator:ad58e0884a6586d205265facbe920d335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75b79141e48ddded5600396eeb38eb1c" id="r_a75b79141e48ddded5600396eeb38eb1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a75b79141e48ddded5600396eeb38eb1c">llvm::AMDGPU::isTrue16Inst</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a75b79141e48ddded5600396eeb38eb1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2006d74041f6c3411ccd43a4ce7e610b" id="r_a2006d74041f6c3411ccd43a4ce7e610b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a2006d74041f6c3411ccd43a4ce7e610b">llvm::AMDGPU::mapWMMA2AddrTo3AddrOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a2006d74041f6c3411ccd43a4ce7e610b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc428424126b53a5fe6f1004854803fe" id="r_afc428424126b53a5fe6f1004854803fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#afc428424126b53a5fe6f1004854803fe">llvm::AMDGPU::mapWMMA3AddrTo2AddrOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:afc428424126b53a5fe6f1004854803fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298e739dde06173007b96fbd230a4c42" id="r_a298e739dde06173007b96fbd230a4c42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a298e739dde06173007b96fbd230a4c42">llvm::AMDGPU::initDefaultAMDKernelCodeT</a> (<a class="el" href="structamd__kernel__code__t.html">amd_kernel_code_t</a> &amp;Header, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a298e739dde06173007b96fbd230a4c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf4bf704a730b8d3f9ce8497eddf5aee" id="r_adf4bf704a730b8d3f9ce8497eddf5aee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">amdhsa::kernel_descriptor_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adf4bf704a730b8d3f9ce8497eddf5aee">llvm::AMDGPU::getDefaultAmdhsaKernelDescriptor</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:adf4bf704a730b8d3f9ce8497eddf5aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49897e4c6b2b01d68f4cc65cbb4e93e7" id="r_a49897e4c6b2b01d68f4cc65cbb4e93e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a49897e4c6b2b01d68f4cc65cbb4e93e7">llvm::AMDGPU::isGroupSegment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:a49897e4c6b2b01d68f4cc65cbb4e93e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c030cff32b7d9d50fb47d37a1fcef6" id="r_ab3c030cff32b7d9d50fb47d37a1fcef6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab3c030cff32b7d9d50fb47d37a1fcef6">llvm::AMDGPU::isGlobalSegment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:ab3c030cff32b7d9d50fb47d37a1fcef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6a1089ecf2f169db2202ce3340c17b" id="r_a5b6a1089ecf2f169db2202ce3340c17b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5b6a1089ecf2f169db2202ce3340c17b">llvm::AMDGPU::isReadOnlySegment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:a5b6a1089ecf2f169db2202ce3340c17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21cbc76ff7fd60513dea122b45e00325" id="r_a21cbc76ff7fd60513dea122b45e00325"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a21cbc76ff7fd60513dea122b45e00325">llvm::AMDGPU::shouldEmitConstantsToTextSection</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;TT)</td></tr>
<tr class="separator:a21cbc76ff7fd60513dea122b45e00325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34bedf6819d66a1319b6509e6a0f14a1" id="r_a34bedf6819d66a1319b6509e6a0f14a1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">llvm::AMDGPU::getIntegerAttribute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, int <a class="el" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67">Default</a>)</td></tr>
<tr class="separator:a34bedf6819d66a1319b6509e6a0f14a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272fc2c1f64096529cd75dbf22890148" id="r_a272fc2c1f64096529cd75dbf22890148"><td class="memItemLeft" align="right" valign="top">std::pair&lt; int, int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a272fc2c1f64096529cd75dbf22890148">llvm::AMDGPU::getIntegerPairAttribute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, std::pair&lt; int, int &gt; <a class="el" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67">Default</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OnlyFirstRequired</a>)</td></tr>
<tr class="separator:a272fc2c1f64096529cd75dbf22890148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f97b2884502eab6b0196da9e29e178" id="r_a84f97b2884502eab6b0196da9e29e178"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a84f97b2884502eab6b0196da9e29e178">llvm::AMDGPU::getVmcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:a84f97b2884502eab6b0196da9e29e178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa214c98bde27112b9cec6bc4e1dba715" id="r_aa214c98bde27112b9cec6bc4e1dba715"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa214c98bde27112b9cec6bc4e1dba715">llvm::AMDGPU::getExpcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:aa214c98bde27112b9cec6bc4e1dba715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a906595c44094cbae6a0cca1b1a8b1304" id="r_a906595c44094cbae6a0cca1b1a8b1304"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a906595c44094cbae6a0cca1b1a8b1304">llvm::AMDGPU::getLgkmcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:a906595c44094cbae6a0cca1b1a8b1304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a602bf9c2a80b4f1561e755b693886e25" id="r_a602bf9c2a80b4f1561e755b693886e25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a602bf9c2a80b4f1561e755b693886e25">llvm::AMDGPU::getWaitcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:a602bf9c2a80b4f1561e755b693886e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef5f5f2f99f041ac50a50e80446dd80c" id="r_aef5f5f2f99f041ac50a50e80446dd80c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">llvm::AMDGPU::decodeVmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>)</td></tr>
<tr class="separator:aef5f5f2f99f041ac50a50e80446dd80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ad1c3b2c132bb923532658442fa53d" id="r_ac9ad1c3b2c132bb923532658442fa53d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">llvm::AMDGPU::decodeExpcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>)</td></tr>
<tr class="separator:ac9ad1c3b2c132bb923532658442fa53d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fb6ac70a302c2950012a955ef7b1d6a" id="r_a5fb6ac70a302c2950012a955ef7b1d6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">llvm::AMDGPU::decodeLgkmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>)</td></tr>
<tr class="separator:a5fb6ac70a302c2950012a955ef7b1d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3e0a75774a86f6c8302eee2dfe1326" id="r_a0d3e0a75774a86f6c8302eee2dfe1326"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">llvm::AMDGPU::decodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Vmcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Expcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Lgkmcnt</a>)</td></tr>
<tr class="memdesc:a0d3e0a75774a86f6c8302eee2dfe1326"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decodes Vmcnt, Expcnt and Lgkmcnt from given <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code> for given isa <code>Version</code>, and writes decoded values into <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> respectively.  <br /></td></tr>
<tr class="separator:a0d3e0a75774a86f6c8302eee2dfe1326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d4a37c23e1caabf8f64de0e64266f3a" id="r_a5d4a37c23e1caabf8f64de0e64266f3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5d4a37c23e1caabf8f64de0e64266f3a">llvm::AMDGPU::decodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> Encoded)</td></tr>
<tr class="separator:a5d4a37c23e1caabf8f64de0e64266f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95f41127d78da414e20eb091961726c" id="r_ac95f41127d78da414e20eb091961726c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac95f41127d78da414e20eb091961726c">llvm::AMDGPU::encodeVmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Vmcnt</a>)</td></tr>
<tr class="separator:ac95f41127d78da414e20eb091961726c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9da1d38203f7899139c8dedb15d97c" id="r_a7d9da1d38203f7899139c8dedb15d97c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7d9da1d38203f7899139c8dedb15d97c">llvm::AMDGPU::encodeExpcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Expcnt</a>)</td></tr>
<tr class="separator:a7d9da1d38203f7899139c8dedb15d97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade75980e3c0b71d253a7381a15d8ed00" id="r_ade75980e3c0b71d253a7381a15d8ed00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ade75980e3c0b71d253a7381a15d8ed00">llvm::AMDGPU::encodeLgkmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Lgkmcnt</a>)</td></tr>
<tr class="separator:ade75980e3c0b71d253a7381a15d8ed00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a538a5f491696e8b8ef0987e3aaedbb37" id="r_a538a5f491696e8b8ef0987e3aaedbb37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">llvm::AMDGPU::encodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Vmcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Expcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Lgkmcnt</a>)</td></tr>
<tr class="memdesc:a538a5f491696e8b8ef0987e3aaedbb37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Encodes <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> into <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a> for given isa <code>Version</code>.  <br /></td></tr>
<tr class="separator:a538a5f491696e8b8ef0987e3aaedbb37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f14260fd47f5c55b3d473291b81a302" id="r_a5f14260fd47f5c55b3d473291b81a302"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5f14260fd47f5c55b3d473291b81a302">llvm::AMDGPU::encodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Decoded</a>)</td></tr>
<tr class="separator:a5f14260fd47f5c55b3d473291b81a302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba49670e8edd2cb2d35ebda4f27c2321" id="r_aba49670e8edd2cb2d35ebda4f27c2321"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aba49670e8edd2cb2d35ebda4f27c2321">llvm::AMDGPU::Hwreg::getHwregId</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:aba49670e8edd2cb2d35ebda4f27c2321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a486fedaf3c912973ec197de1b37084" id="r_a0a486fedaf3c912973ec197de1b37084"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a0a486fedaf3c912973ec197de1b37084">llvm::AMDGPU::Hwreg::isValidHwreg</a> (int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>)</td></tr>
<tr class="separator:a0a486fedaf3c912973ec197de1b37084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a847f632e8de2b09521e5e9861ae3503f" id="r_a847f632e8de2b09521e5e9861ae3503f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a847f632e8de2b09521e5e9861ae3503f">llvm::AMDGPU::Hwreg::isValidHwregOffset</a> (int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)</td></tr>
<tr class="separator:a847f632e8de2b09521e5e9861ae3503f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78b630d1bc4436769105c87b8e6ffce" id="r_aa78b630d1bc4436769105c87b8e6ffce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aa78b630d1bc4436769105c87b8e6ffce">llvm::AMDGPU::Hwreg::isValidHwregWidth</a> (int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)</td></tr>
<tr class="separator:aa78b630d1bc4436769105c87b8e6ffce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e769562ff1c9df9cbc0330f8df589b2" id="r_a8e769562ff1c9df9cbc0330f8df589b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8e769562ff1c9df9cbc0330f8df589b2">llvm::AMDGPU::Hwreg::encodeHwreg</a> (<a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)</td></tr>
<tr class="separator:a8e769562ff1c9df9cbc0330f8df589b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac973cf6ead9a91dde90f88333cf3d885" id="r_ac973cf6ead9a91dde90f88333cf3d885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ac973cf6ead9a91dde90f88333cf3d885">llvm::AMDGPU::Hwreg::getHwreg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ac973cf6ead9a91dde90f88333cf3d885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd56d792a341cdace91959b9e34d5e24" id="r_afd56d792a341cdace91959b9e34d5e24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#afd56d792a341cdace91959b9e34d5e24">llvm::AMDGPU::Hwreg::decodeHwreg</a> (<a class="el" href="classunsigned.html">unsigned</a> Val, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)</td></tr>
<tr class="separator:afd56d792a341cdace91959b9e34d5e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed8a3720f645c7bbc2321b96e35d0db1" id="r_aed8a3720f645c7bbc2321b96e35d0db1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#aed8a3720f645c7bbc2321b96e35d0db1">llvm::AMDGPU::DepCtr::getDefaultDepCtrEncoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:aed8a3720f645c7bbc2321b96e35d0db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa21c648940433a5a427e164a2c2c825c" id="r_aa21c648940433a5a427e164a2c2c825c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#aa21c648940433a5a427e164a2c2c825c">llvm::AMDGPU::DepCtr::encodeDepCtr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, int64_t Val, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">UsedOprMask</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:aa21c648940433a5a427e164a2c2c825c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8e67eb826ed33ec20e1d0ed0ae7ea89" id="r_ac8e67eb826ed33ec20e1d0ed0ae7ea89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#ac8e67eb826ed33ec20e1d0ed0ae7ea89">llvm::AMDGPU::DepCtr::isSymbolicDepCtrEncoding</a> (<a class="el" href="classunsigned.html">unsigned</a> Code, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">HasNonDefaultVal</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ac8e67eb826ed33ec20e1d0ed0ae7ea89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32e99aad99ecf2ce78c854ce632097f5" id="r_a32e99aad99ecf2ce78c854ce632097f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#a32e99aad99ecf2ce78c854ce632097f5">llvm::AMDGPU::DepCtr::decodeDepCtr</a> (<a class="el" href="classunsigned.html">unsigned</a> Code, int &amp;Id, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;<a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;Val, <a class="el" href="classbool.html">bool</a> &amp;IsDefault, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a32e99aad99ecf2ce78c854ce632097f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0fcd9e7a60a23a941500f531dcc0379" id="r_ab0fcd9e7a60a23a941500f531dcc0379"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Exp.html#ab0fcd9e7a60a23a941500f531dcc0379">llvm::AMDGPU::Exp::getTgtName</a> (<a class="el" href="classunsigned.html">unsigned</a> Id, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;<a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, int &amp;<a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>)</td></tr>
<tr class="separator:ab0fcd9e7a60a23a941500f531dcc0379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac236558198da971873e571fa38d2b58a" id="r_ac236558198da971873e571fa38d2b58a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Exp.html#ac236558198da971873e571fa38d2b58a">llvm::AMDGPU::Exp::getTgtId</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>)</td></tr>
<tr class="separator:ac236558198da971873e571fa38d2b58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19cafb2b98160d416f6b684843fc4989" id="r_a19cafb2b98160d416f6b684843fc4989"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Exp.html#a19cafb2b98160d416f6b684843fc4989">llvm::AMDGPU::Exp::isSupportedTgtId</a> (<a class="el" href="classunsigned.html">unsigned</a> Id, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a19cafb2b98160d416f6b684843fc4989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88658310897a5ba8565bf1366213a307" id="r_a88658310897a5ba8565bf1366213a307"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a88658310897a5ba8565bf1366213a307">llvm::AMDGPU::MTBUFFormat::encodeDfmtNfmt</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Dfmt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Nfmt</a>)</td></tr>
<tr class="separator:a88658310897a5ba8565bf1366213a307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9954d5857cbb4abc0e38c222b5ef43d" id="r_af9954d5857cbb4abc0e38c222b5ef43d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#af9954d5857cbb4abc0e38c222b5ef43d">llvm::AMDGPU::MTBUFFormat::decodeDfmtNfmt</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3a520d0db389f362bf79ef56ca0af3dcab">Format</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Dfmt</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Nfmt</a>)</td></tr>
<tr class="separator:af9954d5857cbb4abc0e38c222b5ef43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace425756e45dc13fdd4ee49616cbe202" id="r_ace425756e45dc13fdd4ee49616cbe202"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ace425756e45dc13fdd4ee49616cbe202">llvm::AMDGPU::MTBUFFormat::getDfmt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>)</td></tr>
<tr class="separator:ace425756e45dc13fdd4ee49616cbe202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8578e709d958ea749140a3b350137805" id="r_a8578e709d958ea749140a3b350137805"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a8578e709d958ea749140a3b350137805">llvm::AMDGPU::MTBUFFormat::getDfmtName</a> (<a class="el" href="classunsigned.html">unsigned</a> Id)</td></tr>
<tr class="separator:a8578e709d958ea749140a3b350137805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ceeee60ddf9662daddba7a110cd607" id="r_ac4ceeee60ddf9662daddba7a110cd607"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ac4ceeee60ddf9662daddba7a110cd607">llvm::AMDGPU::MTBUFFormat::getNfmt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ac4ceeee60ddf9662daddba7a110cd607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadbb33a5e7684bfcb11a794b6baca824" id="r_aadbb33a5e7684bfcb11a794b6baca824"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aadbb33a5e7684bfcb11a794b6baca824">llvm::AMDGPU::MTBUFFormat::getNfmtName</a> (<a class="el" href="classunsigned.html">unsigned</a> Id, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:aadbb33a5e7684bfcb11a794b6baca824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74cb545dd808a8d80b3cddf27234fe5c" id="r_a74cb545dd808a8d80b3cddf27234fe5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a74cb545dd808a8d80b3cddf27234fe5c">llvm::AMDGPU::MTBUFFormat::isValidDfmtNfmt</a> (<a class="el" href="classunsigned.html">unsigned</a> Id, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a74cb545dd808a8d80b3cddf27234fe5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee42390df5ca4d0d3997dec2087c787" id="r_a5ee42390df5ca4d0d3997dec2087c787"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5ee42390df5ca4d0d3997dec2087c787">llvm::AMDGPU::MTBUFFormat::isValidNfmt</a> (<a class="el" href="classunsigned.html">unsigned</a> Id, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a5ee42390df5ca4d0d3997dec2087c787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa145eb4bbc534a2bae0b03059fad51b7" id="r_aa145eb4bbc534a2bae0b03059fad51b7"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aa145eb4bbc534a2bae0b03059fad51b7">llvm::AMDGPU::MTBUFFormat::getUnifiedFormat</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:aa145eb4bbc534a2bae0b03059fad51b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d81fc5bb6d434e310f66ff2abbfc5bc" id="r_a2d81fc5bb6d434e310f66ff2abbfc5bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2d81fc5bb6d434e310f66ff2abbfc5bc">llvm::AMDGPU::MTBUFFormat::getUnifiedFormatName</a> (<a class="el" href="classunsigned.html">unsigned</a> Id, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a2d81fc5bb6d434e310f66ff2abbfc5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21f353aad546880174de1b50609b0d18" id="r_a21f353aad546880174de1b50609b0d18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a21f353aad546880174de1b50609b0d18">llvm::AMDGPU::MTBUFFormat::isValidUnifiedFormat</a> (<a class="el" href="classunsigned.html">unsigned</a> Id, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a21f353aad546880174de1b50609b0d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81576381721fb9bbda2d0dbf37866dd6" id="r_a81576381721fb9bbda2d0dbf37866dd6"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a81576381721fb9bbda2d0dbf37866dd6">llvm::AMDGPU::MTBUFFormat::convertDfmtNfmt2Ufmt</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Dfmt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Nfmt</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a81576381721fb9bbda2d0dbf37866dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71ec16c7a2bb6aaeb19ca20d7cb7442" id="r_aa71ec16c7a2bb6aaeb19ca20d7cb7442"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aa71ec16c7a2bb6aaeb19ca20d7cb7442">llvm::AMDGPU::MTBUFFormat::isValidFormatEncoding</a> (<a class="el" href="classunsigned.html">unsigned</a> Val, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:aa71ec16c7a2bb6aaeb19ca20d7cb7442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2521888c0029b6776056a5b8d18ec449" id="r_a2521888c0029b6776056a5b8d18ec449"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2521888c0029b6776056a5b8d18ec449">llvm::AMDGPU::MTBUFFormat::getDefaultFormatEncoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a2521888c0029b6776056a5b8d18ec449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5262794b3c5fb2873b2191b0a085b522" id="r_a5262794b3c5fb2873b2191b0a085b522"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a5262794b3c5fb2873b2191b0a085b522">llvm::AMDGPU::SendMsg::getMsgId</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a5262794b3c5fb2873b2191b0a085b522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a786cf48409e2aaae4ed20445baaa2654" id="r_a786cf48409e2aaae4ed20445baaa2654"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a786cf48409e2aaae4ed20445baaa2654">llvm::AMDGPU::SendMsg::getMsgOpId</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>)</td></tr>
<tr class="separator:a786cf48409e2aaae4ed20445baaa2654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a387faadb7ec7b719988f7e6a8b4d0" id="r_a39a387faadb7ec7b719988f7e6a8b4d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a39a387faadb7ec7b719988f7e6a8b4d0">llvm::AMDGPU::SendMsg::getMsgName</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a39a387faadb7ec7b719988f7e6a8b4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e0790e3b4565a5a8bcef50a154c5325" id="r_a0e0790e3b4565a5a8bcef50a154c5325"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0e0790e3b4565a5a8bcef50a154c5325">llvm::AMDGPU::SendMsg::getMsgOpName</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a0e0790e3b4565a5a8bcef50a154c5325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a26b602f2fa523f75a842d92f39d84" id="r_a73a26b602f2fa523f75a842d92f39d84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a73a26b602f2fa523f75a842d92f39d84">llvm::AMDGPU::SendMsg::isValidMsgId</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a73a26b602f2fa523f75a842d92f39d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb10f56f9659f287512e286ededa608" id="r_adbb10f56f9659f287512e286ededa608"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#adbb10f56f9659f287512e286ededa608">llvm::AMDGPU::SendMsg::isValidMsgOp</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="el" href="classbool.html">bool</a> Strict)</td></tr>
<tr class="separator:adbb10f56f9659f287512e286ededa608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86dc96b598fc9ba95c907742f806948c" id="r_a86dc96b598fc9ba95c907742f806948c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a86dc96b598fc9ba95c907742f806948c">llvm::AMDGPU::SendMsg::isValidMsgStream</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>, int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="el" href="classbool.html">bool</a> Strict)</td></tr>
<tr class="separator:a86dc96b598fc9ba95c907742f806948c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad757192191690aa3a61170e7318e4587" id="r_ad757192191690aa3a61170e7318e4587"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad757192191690aa3a61170e7318e4587">llvm::AMDGPU::SendMsg::msgRequiresOp</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ad757192191690aa3a61170e7318e4587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b6a03b3419edd2172b652f66d836f67" id="r_a3b6a03b3419edd2172b652f66d836f67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3b6a03b3419edd2172b652f66d836f67">llvm::AMDGPU::SendMsg::msgSupportsStream</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a3b6a03b3419edd2172b652f66d836f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ab7c1da3520b18c5ef9c4de700615ca" id="r_a6ab7c1da3520b18c5ef9c4de700615ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a6ab7c1da3520b18c5ef9c4de700615ca">llvm::AMDGPU::SendMsg::decodeMsg</a> (<a class="el" href="classunsigned.html">unsigned</a> Val, <a class="el" href="classuint16__t.html">uint16_t</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, <a class="el" href="classuint16__t.html">uint16_t</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>, <a class="el" href="classuint16__t.html">uint16_t</a> &amp;<a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a6ab7c1da3520b18c5ef9c4de700615ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b32cda4aa104e7092cd79c9c234401" id="r_a18b32cda4aa104e7092cd79c9c234401"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a18b32cda4aa104e7092cd79c9c234401">llvm::AMDGPU::SendMsg::encodeMsg</a> (<a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, <a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>, <a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>)</td></tr>
<tr class="separator:a18b32cda4aa104e7092cd79c9c234401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b581c7318ec95ec6176a880d45a6f62" id="r_a7b581c7318ec95ec6176a880d45a6f62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62">llvm::AMDGPU::getInitialPSInputAddr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)</td></tr>
<tr class="separator:a7b581c7318ec95ec6176a880d45a6f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66b1de9355d54bba23d93f272e968829" id="r_a66b1de9355d54bba23d93f272e968829"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a66b1de9355d54bba23d93f272e968829">llvm::AMDGPU::getHasColorExport</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)</td></tr>
<tr class="separator:a66b1de9355d54bba23d93f272e968829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed491c31aa1929e6c3151b7ac201f9a" id="r_a6ed491c31aa1929e6c3151b7ac201f9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6ed491c31aa1929e6c3151b7ac201f9a">llvm::AMDGPU::getHasDepthExport</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)</td></tr>
<tr class="separator:a6ed491c31aa1929e6c3151b7ac201f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa813940c0ad88b3c4419f65af3e89e5e" id="r_aa813940c0ad88b3c4419f65af3e89e5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">llvm::AMDGPU::isShader</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">cc</a>)</td></tr>
<tr class="separator:aa813940c0ad88b3c4419f65af3e89e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9f05d3701d61f10054f263eec92da45" id="r_af9f05d3701d61f10054f263eec92da45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af9f05d3701d61f10054f263eec92da45">llvm::AMDGPU::isGraphics</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">cc</a>)</td></tr>
<tr class="separator:af9f05d3701d61f10054f263eec92da45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5688c3d8cf734f824f2637b7bc91e2cb" id="r_a5688c3d8cf734f824f2637b7bc91e2cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">llvm::AMDGPU::isCompute</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">cc</a>)</td></tr>
<tr class="separator:a5688c3d8cf734f824f2637b7bc91e2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c65c76a817d60e322ff750366674a92" id="r_a3c65c76a817d60e322ff750366674a92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">llvm::AMDGPU::isEntryFunctionCC</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</td></tr>
<tr class="separator:a3c65c76a817d60e322ff750366674a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed806a7ba6b394b96bf0ab66d1238ed4" id="r_aed806a7ba6b394b96bf0ab66d1238ed4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aed806a7ba6b394b96bf0ab66d1238ed4">llvm::AMDGPU::isModuleEntryFunctionCC</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</td></tr>
<tr class="separator:aed806a7ba6b394b96bf0ab66d1238ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b4a057c775e3d1c3d1f3d32abb1f648" id="r_a8b4a057c775e3d1c3d1f3d32abb1f648"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a8b4a057c775e3d1c3d1f3d32abb1f648">llvm::AMDGPU::isKernelCC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *Func)</td></tr>
<tr class="separator:a8b4a057c775e3d1c3d1f3d32abb1f648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc437d6699fb55c69e78b5d0cad641d" id="r_a3cc437d6699fb55c69e78b5d0cad641d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3cc437d6699fb55c69e78b5d0cad641d">llvm::AMDGPU::isKernel</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</td></tr>
<tr class="separator:a3cc437d6699fb55c69e78b5d0cad641d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db49adcedbc90eef2e5c105510f7811" id="r_a4db49adcedbc90eef2e5c105510f7811"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4db49adcedbc90eef2e5c105510f7811">llvm::AMDGPU::hasXNACK</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a4db49adcedbc90eef2e5c105510f7811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ce57c75a70c3b721b00dede60435d7a" id="r_a6ce57c75a70c3b721b00dede60435d7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6ce57c75a70c3b721b00dede60435d7a">llvm::AMDGPU::hasSRAMECC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a6ce57c75a70c3b721b00dede60435d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9896067acfdb72b73caeb1ede75c9479" id="r_a9896067acfdb72b73caeb1ede75c9479"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9896067acfdb72b73caeb1ede75c9479">llvm::AMDGPU::hasMIMG_R128</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a9896067acfdb72b73caeb1ede75c9479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3098cf72c541f769b52598ff4e7dba74" id="r_a3098cf72c541f769b52598ff4e7dba74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3098cf72c541f769b52598ff4e7dba74">llvm::AMDGPU::hasA16</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a3098cf72c541f769b52598ff4e7dba74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9adcf3cabdbd72a34b34f13f2826314b" id="r_a9adcf3cabdbd72a34b34f13f2826314b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9adcf3cabdbd72a34b34f13f2826314b">llvm::AMDGPU::hasG16</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a9adcf3cabdbd72a34b34f13f2826314b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3856884676648fe8f7af93f6c5e60e1f" id="r_a3856884676648fe8f7af93f6c5e60e1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">llvm::AMDGPU::hasPackedD16</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a3856884676648fe8f7af93f6c5e60e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f60f9ac04e27846a67a951d920837e" id="r_a58f60f9ac04e27846a67a951d920837e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">llvm::AMDGPU::isSI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a58f60f9ac04e27846a67a951d920837e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade135e9169df98a7457505a0ea5b6179" id="r_ade135e9169df98a7457505a0ea5b6179"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">llvm::AMDGPU::isCI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ade135e9169df98a7457505a0ea5b6179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad198ccff657f64471c12cc36d9aa1969" id="r_ad198ccff657f64471c12cc36d9aa1969"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">llvm::AMDGPU::isVI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ad198ccff657f64471c12cc36d9aa1969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626413fe751b97e13812bb7b635e6dd5" id="r_a626413fe751b97e13812bb7b635e6dd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">llvm::AMDGPU::isGFX9</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a626413fe751b97e13812bb7b635e6dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8a54ac41ca1a9ea47ddf7586896b792" id="r_af8a54ac41ca1a9ea47ddf7586896b792"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af8a54ac41ca1a9ea47ddf7586896b792">llvm::AMDGPU::isGFX9_GFX10</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:af8a54ac41ca1a9ea47ddf7586896b792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7081f8bd5a4295981c0f2cf7c3acc9f4" id="r_a7081f8bd5a4295981c0f2cf7c3acc9f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7081f8bd5a4295981c0f2cf7c3acc9f4">llvm::AMDGPU::isGFX8_GFX9_GFX10</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a7081f8bd5a4295981c0f2cf7c3acc9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eec4f4abc0b50117d7b44f1a44eba0a" id="r_a8eec4f4abc0b50117d7b44f1a44eba0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a8eec4f4abc0b50117d7b44f1a44eba0a">llvm::AMDGPU::isGFX8Plus</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a8eec4f4abc0b50117d7b44f1a44eba0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac251a1b5841022f34ff2791b1ce3b690" id="r_ac251a1b5841022f34ff2791b1ce3b690"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac251a1b5841022f34ff2791b1ce3b690">llvm::AMDGPU::isGFX9Plus</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ac251a1b5841022f34ff2791b1ce3b690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e5626ce22d0cd09916837dc88b7efe" id="r_a27e5626ce22d0cd09916837dc88b7efe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">llvm::AMDGPU::isGFX10</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a27e5626ce22d0cd09916837dc88b7efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab07da835cd8eddcfffcfb4192dff59a6" id="r_ab07da835cd8eddcfffcfb4192dff59a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">llvm::AMDGPU::isGFX10Plus</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ab07da835cd8eddcfffcfb4192dff59a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d3f9d8f1b254785b115b8ee26720a9" id="r_a86d3f9d8f1b254785b115b8ee26720a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a86d3f9d8f1b254785b115b8ee26720a9">llvm::AMDGPU::isNotGFX10Plus</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a86d3f9d8f1b254785b115b8ee26720a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c7defd095b189efb8d60e90556f2b21" id="r_a1c7defd095b189efb8d60e90556f2b21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1c7defd095b189efb8d60e90556f2b21">llvm::AMDGPU::isGFX10Before1030</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a1c7defd095b189efb8d60e90556f2b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d6f72ac6639b51b7a8a54368ad6332e" id="r_a3d6f72ac6639b51b7a8a54368ad6332e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3d6f72ac6639b51b7a8a54368ad6332e">llvm::AMDGPU::isGFX11</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a3d6f72ac6639b51b7a8a54368ad6332e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f3cd2ec6af3adbc143654720b1214b" id="r_aa5f3cd2ec6af3adbc143654720b1214b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa5f3cd2ec6af3adbc143654720b1214b">llvm::AMDGPU::isGFX11Plus</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:aa5f3cd2ec6af3adbc143654720b1214b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa546cb0f0b8bab54a22e1fed554f73ee" id="r_aa546cb0f0b8bab54a22e1fed554f73ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa546cb0f0b8bab54a22e1fed554f73ee">llvm::AMDGPU::isNotGFX11Plus</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:aa546cb0f0b8bab54a22e1fed554f73ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00cd25f8d9ef48abfa9b651262d6c741" id="r_a00cd25f8d9ef48abfa9b651262d6c741"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a00cd25f8d9ef48abfa9b651262d6c741">llvm::AMDGPU::isGCN3Encoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a00cd25f8d9ef48abfa9b651262d6c741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65249b090745fad14294b652b417566b" id="r_a65249b090745fad14294b652b417566b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a65249b090745fad14294b652b417566b">llvm::AMDGPU::isGFX10_AEncoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a65249b090745fad14294b652b417566b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03038e2ec3d91a361fbbb066e575de9a" id="r_a03038e2ec3d91a361fbbb066e575de9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a03038e2ec3d91a361fbbb066e575de9a">llvm::AMDGPU::isGFX10_BEncoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a03038e2ec3d91a361fbbb066e575de9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f3297011ab8da601c7cce576c3353f" id="r_a98f3297011ab8da601c7cce576c3353f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a98f3297011ab8da601c7cce576c3353f">llvm::AMDGPU::hasGFX10_3Insts</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a98f3297011ab8da601c7cce576c3353f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6927ea03a5a90995645230645e0fbd89" id="r_a6927ea03a5a90995645230645e0fbd89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6927ea03a5a90995645230645e0fbd89">llvm::AMDGPU::isGFX90A</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a6927ea03a5a90995645230645e0fbd89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa6cae3cc5611453bbb619f354ea415" id="r_a3aa6cae3cc5611453bbb619f354ea415"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3aa6cae3cc5611453bbb619f354ea415">llvm::AMDGPU::isGFX940</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a3aa6cae3cc5611453bbb619f354ea415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa22d12557395f76722ef205293aa4a3c" id="r_aa22d12557395f76722ef205293aa4a3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa22d12557395f76722ef205293aa4a3c">llvm::AMDGPU::hasArchitectedFlatScratch</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:aa22d12557395f76722ef205293aa4a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a870995a1f4af9ef3c31714595da7399f" id="r_a870995a1f4af9ef3c31714595da7399f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a870995a1f4af9ef3c31714595da7399f">llvm::AMDGPU::hasMAIInsts</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a870995a1f4af9ef3c31714595da7399f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af277efe76de2cd454da028d38646f2b5" id="r_af277efe76de2cd454da028d38646f2b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af277efe76de2cd454da028d38646f2b5">llvm::AMDGPU::hasVOPD</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:af277efe76de2cd454da028d38646f2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a0662e34c1a46f250ec687a1e6f07e" id="r_a27a0662e34c1a46f250ec687a1e6f07e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a27a0662e34c1a46f250ec687a1e6f07e">llvm::AMDGPU::getTotalNumVGPRs</a> (<a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">has90AInsts</a>, int32_t <a class="el" href="classllvm_1_1ilist__node__impl.html">ArgNumAGPR</a>, int32_t <a class="el" href="classllvm_1_1ilist__node__impl.html">ArgNumVGPR</a>)</td></tr>
<tr class="separator:a27a0662e34c1a46f250ec687a1e6f07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a938abb1637130185772f6e9d2b851841" id="r_a938abb1637130185772f6e9d2b851841"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">llvm::AMDGPU::isSGPR</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a938abb1637130185772f6e9d2b851841"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is Reg - scalar register.  <br /></td></tr>
<tr class="separator:a938abb1637130185772f6e9d2b851841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b1fa0e6e5c1b25ef79b0f7c121a6c1" id="r_ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">llvm::AMDGPU::getMCReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="memdesc:ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>Reg</code> is a pseudo reg, return the correct hardware register given <code>STI</code> otherwise return <code>Reg</code>.  <br /></td></tr>
<tr class="separator:ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3aae596e814997a248deb911f898d4" id="r_a2f3aae596e814997a248deb911f898d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4">llvm::AMDGPU::mc2PseudoReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:a2f3aae596e814997a248deb911f898d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert hardware register <code>Reg</code> to a pseudo register.  <br /></td></tr>
<tr class="separator:a2f3aae596e814997a248deb911f898d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa700c119e0f62d742e575aa66f8bd544" id="r_aa700c119e0f62d742e575aa66f8bd544"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa700c119e0f62d742e575aa66f8bd544">llvm::AMDGPU::isInlineValue</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:aa700c119e0f62d742e575aa66f8bd544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fba5af4359eeeef753f1c286ea8d0d7" id="r_a7fba5af4359eeeef753f1c286ea8d0d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">llvm::AMDGPU::isSISrcOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="memdesc:a7fba5af4359eeeef753f1c286ea8d0d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this an <a class="el" href="namespacellvm_1_1AMDGPU.html">AMDGPU</a> specific source operand? These include registers, inline constants, literals and mandatory literals (KImm).  <br /></td></tr>
<tr class="separator:a7fba5af4359eeeef753f1c286ea8d0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a654aeb7cff29cdb04bcb99c27d4b3db8" id="r_a654aeb7cff29cdb04bcb99c27d4b3db8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a654aeb7cff29cdb04bcb99c27d4b3db8">llvm::AMDGPU::isKImmOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="memdesc:a654aeb7cff29cdb04bcb99c27d4b3db8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this a KImm operand?  <br /></td></tr>
<tr class="separator:a654aeb7cff29cdb04bcb99c27d4b3db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa773b952c1097dcbb09e99bd4cd3b802" id="r_aa773b952c1097dcbb09e99bd4cd3b802"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa773b952c1097dcbb09e99bd4cd3b802">llvm::AMDGPU::isSISrcFPOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="memdesc:aa773b952c1097dcbb09e99bd4cd3b802"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this floating-point operand?  <br /></td></tr>
<tr class="separator:aa773b952c1097dcbb09e99bd4cd3b802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8110d15ce3aad630ec2e52906226da" id="r_a1f8110d15ce3aad630ec2e52906226da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1f8110d15ce3aad630ec2e52906226da">llvm::AMDGPU::isSISrcInlinableOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="memdesc:a1f8110d15ce3aad630ec2e52906226da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this operand support only inlinable literals?  <br /></td></tr>
<tr class="separator:a1f8110d15ce3aad630ec2e52906226da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8680fb761cf1d88232de86f8fcecba" id="r_a4d8680fb761cf1d88232de86f8fcecba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">llvm::AMDGPU::getRegBitWidth</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RCID</a>)</td></tr>
<tr class="memdesc:a4d8680fb761cf1d88232de86f8fcecba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size in bits of a register from the register class <code>RC</code>.  <br /></td></tr>
<tr class="separator:a4d8680fb761cf1d88232de86f8fcecba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66660cdfdd20a89a328844f1396a4269" id="r_a66660cdfdd20a89a328844f1396a4269"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a66660cdfdd20a89a328844f1396a4269">llvm::AMDGPU::getRegBitWidth</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;RC)</td></tr>
<tr class="memdesc:a66660cdfdd20a89a328844f1396a4269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size in bits of a register from the register class <code>RC</code>.  <br /></td></tr>
<tr class="separator:a66660cdfdd20a89a328844f1396a4269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b6787b5a5707dd03d00d305247873fe" id="r_a0b6787b5a5707dd03d00d305247873fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0b6787b5a5707dd03d00d305247873fe">llvm::AMDGPU::getRegOperandSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="memdesc:a0b6787b5a5707dd03d00d305247873fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get size of register operand.  <br /></td></tr>
<tr class="separator:a0b6787b5a5707dd03d00d305247873fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adddee5b33e7c032620042dfdb9fa1634" id="r_adddee5b33e7c032620042dfdb9fa1634"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adddee5b33e7c032620042dfdb9fa1634">llvm::AMDGPU::getOperandSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo)</td></tr>
<tr class="separator:adddee5b33e7c032620042dfdb9fa1634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaba9e2411db319b71f55d54ad0276c2" id="r_adaba9e2411db319b71f55d54ad0276c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adaba9e2411db319b71f55d54ad0276c2">llvm::AMDGPU::getOperandSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="separator:adaba9e2411db319b71f55d54ad0276c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a901ba4ff66898215882da41143ddf69a" id="r_a901ba4ff66898215882da41143ddf69a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a">llvm::AMDGPU::isInlinableIntLiteral</a> (int64_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>)</td></tr>
<tr class="memdesc:a901ba4ff66898215882da41143ddf69a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this literal inlinable, and not one of the values intended for floating point values.  <br /></td></tr>
<tr class="separator:a901ba4ff66898215882da41143ddf69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4cb2c8159c390d78b6a547ac87179ae" id="r_af4cb2c8159c390d78b6a547ac87179ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">llvm::AMDGPU::isInlinableLiteral64</a> (int64_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="memdesc:af4cb2c8159c390d78b6a547ac87179ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this literal inlinable.  <br /></td></tr>
<tr class="separator:af4cb2c8159c390d78b6a547ac87179ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ce723bbdcb8a66b32fec6499ecd9f9" id="r_a79ce723bbdcb8a66b32fec6499ecd9f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">llvm::AMDGPU::isInlinableLiteral32</a> (int32_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="separator:a79ce723bbdcb8a66b32fec6499ecd9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04097b4ec5e8da48a2fb3c407900f938" id="r_a04097b4ec5e8da48a2fb3c407900f938"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">llvm::AMDGPU::isInlinableLiteral16</a> (int16_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="separator:a04097b4ec5e8da48a2fb3c407900f938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0aedd4d5c55b5e5e71effbb234624b0" id="r_ae0aedd4d5c55b5e5e71effbb234624b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ae0aedd4d5c55b5e5e71effbb234624b0">llvm::AMDGPU::isInlinableLiteralV216</a> (int32_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="separator:ae0aedd4d5c55b5e5e71effbb234624b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1864fe2c262fc3ee74aad3ca3e7f70ea" id="r_a1864fe2c262fc3ee74aad3ca3e7f70ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1864fe2c262fc3ee74aad3ca3e7f70ea">llvm::AMDGPU::isInlinableIntLiteralV216</a> (int32_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>)</td></tr>
<tr class="separator:a1864fe2c262fc3ee74aad3ca3e7f70ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37a742496910c789120ff65389400c6" id="r_af37a742496910c789120ff65389400c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af37a742496910c789120ff65389400c6">llvm::AMDGPU::isFoldableLiteralV216</a> (int32_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="separator:af37a742496910c789120ff65389400c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7d70152f1d904df03f92ba26418387" id="r_a5d7d70152f1d904df03f92ba26418387"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5d7d70152f1d904df03f92ba26418387">llvm::AMDGPU::isArgPassedInSGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Argument.html">Argument</a> *<a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>)</td></tr>
<tr class="separator:a5d7d70152f1d904df03f92ba26418387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac081b93b5462f316ed0b76ff017205a1" id="r_ac081b93b5462f316ed0b76ff017205a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac081b93b5462f316ed0b76ff017205a1">llvm::AMDGPU::isLegalSMRDEncodedUnsignedOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">EncodedOffset</a>)</td></tr>
<tr class="separator:ac081b93b5462f316ed0b76ff017205a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31057daf8cf5e502174f7864e9ff099f" id="r_a31057daf8cf5e502174f7864e9ff099f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a31057daf8cf5e502174f7864e9ff099f">llvm::AMDGPU::isLegalSMRDEncodedSignedOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">EncodedOffset</a>, <a class="el" href="classbool.html">bool</a> IsBuffer)</td></tr>
<tr class="separator:a31057daf8cf5e502174f7864e9ff099f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa106b93c4ca352414b24967b385e27" id="r_a0fa106b93c4ca352414b24967b385e27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0fa106b93c4ca352414b24967b385e27">llvm::AMDGPU::convertSMRDOffsetUnits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, <a class="el" href="classuint64__t.html">uint64_t</a> ByteOffset)</td></tr>
<tr class="memdesc:a0fa106b93c4ca352414b24967b385e27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert <code>ByteOffset</code> to dwords if the subtarget uses dword SMRD immediate offsets.  <br /></td></tr>
<tr class="separator:a0fa106b93c4ca352414b24967b385e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90cfef7fb525f06c3b8f8b34f6f33698" id="r_a90cfef7fb525f06c3b8f8b34f6f33698"><td class="memItemLeft" align="right" valign="top">std::optional&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a90cfef7fb525f06c3b8f8b34f6f33698">llvm::AMDGPU::getSMRDEncodedOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t ByteOffset, <a class="el" href="classbool.html">bool</a> IsBuffer)</td></tr>
<tr class="separator:a90cfef7fb525f06c3b8f8b34f6f33698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1855014288dfc356a7ccdd821984a972" id="r_a1855014288dfc356a7ccdd821984a972"><td class="memItemLeft" align="right" valign="top">std::optional&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1855014288dfc356a7ccdd821984a972">llvm::AMDGPU::getSMRDEncodedLiteralOffset32</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t ByteOffset)</td></tr>
<tr class="separator:a1855014288dfc356a7ccdd821984a972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4f719c21c52424a5a4e87c0d77c9d8" id="r_a2e4f719c21c52424a5a4e87c0d77c9d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a2e4f719c21c52424a5a4e87c0d77c9d8">llvm::AMDGPU::getNumFlatOffsetBits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST)</td></tr>
<tr class="memdesc:a2e4f719c21c52424a5a4e87c0d77c9d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">For FLAT segment the offset must be positive; MSB is ignored and forced to zero.  <br /></td></tr>
<tr class="separator:a2e4f719c21c52424a5a4e87c0d77c9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff290402c84552fd9fd3caedb9b00e7" id="r_a7ff290402c84552fd9fd3caedb9b00e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7ff290402c84552fd9fd3caedb9b00e7">llvm::AMDGPU::isLegalSMRDImmOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t ByteOffset)</td></tr>
<tr class="separator:a7ff290402c84552fd9fd3caedb9b00e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f966c32e03bc8e84e63d3a6ea140e49" id="r_a1f966c32e03bc8e84e63d3a6ea140e49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1f966c32e03bc8e84e63d3a6ea140e49">llvm::AMDGPU::splitMUBUFOffset</a> (<a class="el" href="classuint32__t.html">uint32_t</a> Imm, <a class="el" href="classuint32__t.html">uint32_t</a> &amp;SOffset, <a class="el" href="classuint32__t.html">uint32_t</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *Subtarget, <a class="el" href="structllvm_1_1Align.html">Align</a> Alignment)</td></tr>
<tr class="separator:a1f966c32e03bc8e84e63d3a6ea140e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fc8a944aeefbf3eb23515c23da00306" id="r_a0fc8a944aeefbf3eb23515c23da00306"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0fc8a944aeefbf3eb23515c23da00306">llvm::AMDGPU::isLegal64BitDPPControl</a> (<a class="el" href="classunsigned.html">unsigned</a> DC)</td></tr>
<tr class="separator:a0fc8a944aeefbf3eb23515c23da00306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab2011ec30da8a5edbd54bf0e498363" id="r_a8ab2011ec30da8a5edbd54bf0e498363"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363">llvm::AMDGPU::isIntrinsicSourceOfDivergence</a> (<a class="el" href="classunsigned.html">unsigned</a> IntrID)</td></tr>
<tr class="separator:a8ab2011ec30da8a5edbd54bf0e498363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae875e7b33969a8ec2739229acd62fe08" id="r_ae875e7b33969a8ec2739229acd62fe08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ae875e7b33969a8ec2739229acd62fe08">llvm::operator&lt;&lt;</a> (<a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">AMDGPU::IsaInfo::TargetIDSetting</a> S)</td></tr>
<tr class="separator:ae875e7b33969a8ec2739229acd62fe08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a7248f882fbea825553e0f5507031eed2" id="r_a7248f882fbea825553e0f5507031eed2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a7248f882fbea825553e0f5507031eed2">llvm::AMDGPU::VOPD::BANKS_NUM</a> [] = {2, 4, 4, 2}</td></tr>
<tr class="separator:a7248f882fbea825553e0f5507031eed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a398bc0b5b6f80a8ebee6f6578149d50d" id="r_a398bc0b5b6f80a8ebee6f6578149d50d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a398bc0b5b6f80a8ebee6f6578149d50d">llvm::AMDGPU::VOPD::COMPONENTS</a> [] = {<a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470fa92ed12682d62f0016a86af134917f8a5">ComponentIndex::X</a>, <a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470fad237e2570cde52d583e77ab85891202a">ComponentIndex::Y</a>}</td></tr>
<tr class="separator:a398bc0b5b6f80a8ebee6f6578149d50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06b70edb634780514c138537654470bf" id="r_a06b70edb634780514c138537654470bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a06b70edb634780514c138537654470bf">llvm::AMDGPU::VOPD::COMPONENTS_NUM</a> = 2</td></tr>
<tr class="separator:a06b70edb634780514c138537654470bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a66f40f2033d0d8260eabc2d178192006" name="a66f40f2033d0d8260eabc2d178192006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f40f2033d0d8260eabc2d178192006">&#9670;&#160;</a></span>GET_MAIInstInfoTable_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MAIInstInfoTable_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00095">95</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
<a id="a2f5af33a4485637fb565fc73060f906e" name="a2f5af33a4485637fb565fc73060f906e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f5af33a4485637fb565fc73060f906e">&#9670;&#160;</a></span>GET_MIMGBaseOpcode_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGBaseOpcode_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00089">89</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
<a id="a3d15c396b094e252b1ab5bb744c856c8" name="a3d15c396b094e252b1ab5bb744c856c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d15c396b094e252b1ab5bb744c856c8">&#9670;&#160;</a></span>GET_MIMGBiASMapping_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGBiASMapping_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00094">94</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
<a id="a6323578200a12f7c0c7d464b683665a4" name="a6323578200a12f7c0c7d464b683665a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6323578200a12f7c0c7d464b683665a4">&#9670;&#160;</a></span>GET_MIMGDim_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGDim_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00090">90</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
<a id="a875d19c1b233067790f02ecdd787a093" name="a875d19c1b233067790f02ecdd787a093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a875d19c1b233067790f02ecdd787a093">&#9670;&#160;</a></span>GET_MIMGEncoding_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGEncoding_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00091">91</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
<a id="a0cdd08feec2bab7ac62300cbe07de317" name="a0cdd08feec2bab7ac62300cbe07de317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cdd08feec2bab7ac62300cbe07de317">&#9670;&#160;</a></span>GET_MIMGLZMapping_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGLZMapping_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00092">92</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
<a id="a0e75421681bc971c531fa805d8d19f3e" name="a0e75421681bc971c531fa805d8d19f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e75421681bc971c531fa805d8d19f3e">&#9670;&#160;</a></span>GET_MIMGMIPMapping_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGMIPMapping_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00093">93</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 22:51:51 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
