git clone --depth 1 --no-tags https://github.com/UJ-SIAO/UART-TX-IP.git f:/verilog_sva_gh_scraper/data/full_repos/334649986
git clone --depth 1 --no-tags https://github.com/UJ-SIAO/Serial-Interface-transmitterreceiver.git f:/verilog_sva_gh_scraper/data/full_repos/334659064
git clone --depth 1 --no-tags https://github.com/andrewb1999/symbiflow-arch-defs-formal.git f:/verilog_sva_gh_scraper/data/full_repos/335836106
git clone --depth 1 --no-tags https://github.com/Vinitha14/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/338410424
git clone --depth 1 --no-tags https://github.com/bellis14/8-bit_Four_Function_Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/338198362
git clone --depth 1 --no-tags https://github.com/VasilisMpletsos/Clock_Divider_VLSI_AUTH.git f:/verilog_sva_gh_scraper/data/full_repos/339214874
git clone --depth 1 --no-tags https://github.com/raja-aadhithan/RTL-design-for-MATLAB-model.git f:/verilog_sva_gh_scraper/data/full_repos/340563727
git clone --depth 1 --no-tags https://github.com/Leavrth/mips-5-stage-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/340409127
git clone --depth 1 --no-tags https://github.com/VasiliyMatr/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/341169917
git clone --depth 1 --no-tags https://github.com/lskating/work_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/334592455
git clone --depth 1 --no-tags https://github.com/lone-lobo/verilog_codes.git f:/verilog_sva_gh_scraper/data/full_repos/336035897
git clone --depth 1 --no-tags https://github.com/alexiaperezv/ECEN350.git f:/verilog_sva_gh_scraper/data/full_repos/336359032
git clone --depth 1 --no-tags https://github.com/horsada/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/336297087
git clone --depth 1 --no-tags https://github.com/AkarshNKolekar/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/340485602
git clone --depth 1 --no-tags https://github.com/giulio-naggi/isa33Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/340467467
git clone --depth 1 --no-tags https://github.com/quangmnh/String-Recognition-HCMUT-2019-Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/340559916
git clone --depth 1 --no-tags https://github.com/kksweet8845/RISC-V-5-stage-pipeline-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/335340096
git clone --depth 1 --no-tags https://github.com/alexandreremondini/RSA-GDHL.git f:/verilog_sva_gh_scraper/data/full_repos/332026660
git clone --depth 1 --no-tags https://github.com/swapnilphalke97/4bit-ALU-design-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/340148177
git clone --depth 1 --no-tags https://github.com/hyunatic/cz3003lab.git f:/verilog_sva_gh_scraper/data/full_repos/339919154
git clone --depth 1 --no-tags https://github.com/jalexnoel/verilog-code-.git f:/verilog_sva_gh_scraper/data/full_repos/334376295
git clone --depth 1 --no-tags https://github.com/Computer-Engineering-Department-Archive/CE201-LC.git f:/verilog_sva_gh_scraper/data/full_repos/339367211
git clone --depth 1 --no-tags https://github.com/Shayshu-NR/ECE243.git f:/verilog_sva_gh_scraper/data/full_repos/338674343
git clone --depth 1 --no-tags https://github.com/Q-b1t/ALU-DI.git f:/verilog_sva_gh_scraper/data/full_repos/339807856
git clone --depth 1 --no-tags https://github.com/ramb182k/Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/339712283
git clone --depth 1 --no-tags https://github.com/ramb182k/Synthesis-of-Processor-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/339713665
git clone --depth 1 --no-tags https://github.com/ipekcaglayan/2-Factor-Authentication-Key-Fob.git f:/verilog_sva_gh_scraper/data/full_repos/339557250
git clone --depth 1 --no-tags https://github.com/bogdanmm97/Implementation-on-FPGA-of-a-system-for-detecting-a-signal-source-based-on-the-CORDIC-method.git f:/verilog_sva_gh_scraper/data/full_repos/331211603
git clone --depth 1 --no-tags https://github.com/silent-github/UART.git f:/verilog_sva_gh_scraper/data/full_repos/331501199
git clone --depth 1 --no-tags https://github.com/RYANLMJ/onesensor.git f:/verilog_sva_gh_scraper/data/full_repos/332663258
git clone --depth 1 --no-tags https://github.com/ronhadri12/Digital_Design.git f:/verilog_sva_gh_scraper/data/full_repos/333854698
git clone --depth 1 --no-tags https://github.com/Muzammil-ux/XADC-Demo.git f:/verilog_sva_gh_scraper/data/full_repos/340915895
git clone --depth 1 --no-tags https://github.com/UJ-SIAO/Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/334651394
git clone --depth 1 --no-tags https://github.com/yuanerandlee2/CPU-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/337896615
git clone --depth 1 --no-tags https://github.com/kokhayas/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/335924760
git clone --depth 1 --no-tags https://github.com/PE-611/OSG-based-FPGA-Cyclone-4.git f:/verilog_sva_gh_scraper/data/full_repos/335635503
git clone --depth 1 --no-tags https://github.com/MeliRoseJ/Car_Dash.git f:/verilog_sva_gh_scraper/data/full_repos/338382439
git clone --depth 1 --no-tags https://github.com/masoompanda/32bit_MAC_architecture.git f:/verilog_sva_gh_scraper/data/full_repos/337961478
git clone --depth 1 --no-tags https://github.com/BlunderBoy/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/341301763
git clone --depth 1 --no-tags https://github.com/petru420/spi_master.git f:/verilog_sva_gh_scraper/data/full_repos/337161642
git clone --depth 1 --no-tags https://github.com/adithyasunil26/Verilog-modules.git f:/verilog_sva_gh_scraper/data/full_repos/337339883
git clone --depth 1 --no-tags https://github.com/armenuhiarakelyan1978/transport_delay.git f:/verilog_sva_gh_scraper/data/full_repos/336921015
git clone --depth 1 --no-tags https://github.com/himanshupahwa/HDL.git f:/verilog_sva_gh_scraper/data/full_repos/333844053
git clone --depth 1 --no-tags https://github.com/HateHanzo/sync_pulse.git f:/verilog_sva_gh_scraper/data/full_repos/336469094
git clone --depth 1 --no-tags https://github.com/Ericsun01/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/336411018
git clone --depth 1 --no-tags https://github.com/adiswami14/arithmetic-logic-unit.git f:/verilog_sva_gh_scraper/data/full_repos/337943081
git clone --depth 1 --no-tags https://github.com/kksweet8845/RISC-V-single-cycle-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/335338162
git clone --depth 1 --no-tags https://github.com/xehovah/ip-2.git f:/verilog_sva_gh_scraper/data/full_repos/339657645
git clone --depth 1 --no-tags https://github.com/CMcCrorey/Basys3Board.git f:/verilog_sva_gh_scraper/data/full_repos/337844629
git clone --depth 1 --no-tags https://github.com/CMcCrorey/Micro_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/337845057
git clone --depth 1 --no-tags https://github.com/karanmohite1994/CDAC_ACTS_project.git f:/verilog_sva_gh_scraper/data/full_repos/340997248
git clone --depth 1 --no-tags https://github.com/15895885352/uart.git f:/verilog_sva_gh_scraper/data/full_repos/340040181
git clone --depth 1 --no-tags https://github.com/jsl28/Hw3.git f:/verilog_sva_gh_scraper/data/full_repos/338240856
git clone --depth 1 --no-tags https://github.com/Kugy/Programmable-Logic-Components.git f:/verilog_sva_gh_scraper/data/full_repos/340925800
git clone --depth 1 --no-tags https://github.com/wxwvaldz/learngit.git f:/verilog_sva_gh_scraper/data/full_repos/334796573
git clone --depth 1 --no-tags https://github.com/Do1e/FPGA_DDS.git f:/verilog_sva_gh_scraper/data/full_repos/334884622
git clone --depth 1 --no-tags https://github.com/WeEatBox/HDLBits-Verilog-practice-solution.git f:/verilog_sva_gh_scraper/data/full_repos/335510110
git clone --depth 1 --no-tags https://github.com/Hasan-PH/Verilog_IEEE_to_Bin.git f:/verilog_sva_gh_scraper/data/full_repos/337218927
git clone --depth 1 --no-tags https://github.com/cpen391-21/firmware.git f:/verilog_sva_gh_scraper/data/full_repos/337572354
git clone --depth 1 --no-tags https://github.com/cedard234/MIPS32CPU.git f:/verilog_sva_gh_scraper/data/full_repos/334423930
git clone --depth 1 --no-tags https://github.com/Fang-2000/cpu-design.git f:/verilog_sva_gh_scraper/data/full_repos/336135963
git clone --depth 1 --no-tags https://github.com/Winters123/bv_lookup.git f:/verilog_sva_gh_scraper/data/full_repos/336308045
git clone --depth 1 --no-tags https://github.com/UJ-SIAO/Full-color-LED-combine-with-DW8051-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/334651843
git clone --depth 1 --no-tags https://github.com/bdealmeida/SingleCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/334666821
git clone --depth 1 --no-tags https://github.com/csardana/Saw-Tooth-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/339540811
git clone --depth 1 --no-tags https://github.com/quangtran2796/Pulse-Oxymetry-IC.git f:/verilog_sva_gh_scraper/data/full_repos/340024753
git clone --depth 1 --no-tags https://github.com/0xvon/logical-gate.git f:/verilog_sva_gh_scraper/data/full_repos/331171423
git clone --depth 1 --no-tags https://github.com/FJAM1309/Sistemas-Digitales.git f:/verilog_sva_gh_scraper/data/full_repos/333265405
git clone --depth 1 --no-tags https://github.com/shikata-nidek/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/331156834
git clone --depth 1 --no-tags https://github.com/fatemedbghi/4-4-multiplier-gate-level.git f:/verilog_sva_gh_scraper/data/full_repos/331944790
git clone --depth 1 --no-tags https://github.com/Smile834/5-stage-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/332358270
git clone --depth 1 --no-tags https://github.com/shikata-nidek/test_bench_practice.git f:/verilog_sva_gh_scraper/data/full_repos/331465621
git clone --depth 1 --no-tags https://github.com/Muhammad-Junaid-Ahmad/8-bit-Prime-Number-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/331672304
git clone --depth 1 --no-tags https://github.com/YunlinXie/ComputerArchitecture_ALUBehavioralModeling.git f:/verilog_sva_gh_scraper/data/full_repos/333595039
git clone --depth 1 --no-tags https://github.com/SARAMAG/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/339723526
git clone --depth 1 --no-tags https://github.com/alikro2000/FPGA-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/338675061
git clone --depth 1 --no-tags https://github.com/alcor146/Verilog-project.git f:/verilog_sva_gh_scraper/data/full_repos/339841695
git clone --depth 1 --no-tags https://github.com/IshMehta/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/333307662
git clone --depth 1 --no-tags https://github.com/armenuhiarakelyan1978/syn.git f:/verilog_sva_gh_scraper/data/full_repos/333453452
git clone --depth 1 --no-tags https://github.com/mohammad-babaei/RSA-encryptor-decryptor.git f:/verilog_sva_gh_scraper/data/full_repos/335424762
git clone --depth 1 --no-tags https://github.com/OmamaElrefaei/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/336179025
git clone --depth 1 --no-tags https://github.com/yashcern/mip.git f:/verilog_sva_gh_scraper/data/full_repos/337046075
git clone --depth 1 --no-tags https://github.com/StreetsJ/Finite-State-Machine-Intersection.git f:/verilog_sva_gh_scraper/data/full_repos/336907612
git clone --depth 1 --no-tags https://github.com/salmasoliman23/Computer-Architecture-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/336220351
git clone --depth 1 --no-tags https://github.com/MaxTheWhale/picorv32-compose.git f:/verilog_sva_gh_scraper/data/full_repos/336308531
git clone --depth 1 --no-tags https://github.com/b07902040/RISC-V-CPU-Core.git f:/verilog_sva_gh_scraper/data/full_repos/336527540
git clone --depth 1 --no-tags https://github.com/JonathanF98/Digital_Systems_Design.git f:/verilog_sva_gh_scraper/data/full_repos/337259172
git clone --depth 1 --no-tags https://github.com/amirhossein-alizad/Direct-Mapped-Memory-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/337180286
git clone --depth 1 --no-tags https://github.com/HieuNguyenHuu/fpga_caralarm.git f:/verilog_sva_gh_scraper/data/full_repos/338114615
git clone --depth 1 --no-tags https://github.com/abdullahyazgy/logical_lab.git f:/verilog_sva_gh_scraper/data/full_repos/332240633
git clone --depth 1 --no-tags https://github.com/cccisi/OpenSource.git f:/verilog_sva_gh_scraper/data/full_repos/333283005
git clone --depth 1 --no-tags https://github.com/Limmeee/PWM_1.git f:/verilog_sva_gh_scraper/data/full_repos/332884025
git clone --depth 1 --no-tags https://github.com/Mohammed-Salama/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/332243299
git clone --depth 1 --no-tags https://github.com/Ryan-Lukas/VerilogDesign-2bit-vector-control-instr.git f:/verilog_sva_gh_scraper/data/full_repos/332349895
git clone --depth 1 --no-tags https://github.com/UJ-SIAO/DW8051---I2C-Master.git f:/verilog_sva_gh_scraper/data/full_repos/334651015
git clone --depth 1 --no-tags https://github.com/narendiran1996/ProjectZ.git f:/verilog_sva_gh_scraper/data/full_repos/334787530
git clone --depth 1 --no-tags https://github.com/uangjw/Simple-MIPS-Multicycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/335635002
git clone --depth 1 --no-tags https://github.com/MRNafisiA/Computer-Arch-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/335639164
git clone --depth 1 --no-tags https://github.com/BlineraHysenaj/ArchitectureOfComputers.git f:/verilog_sva_gh_scraper/data/full_repos/335957028
git clone --depth 1 --no-tags https://github.com/sumair-aziz/4-bit-simple-multiplier-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/335981010
