	component nios_system is
		port (
			clk_clk                                            : in    std_logic                     := 'X';             -- clk
			reset_reset_n                                      : in    std_logic                     := 'X';             -- reset_n
			new_sdram_controller_0_wire_addr                   : out   std_logic_vector(12 downto 0);                    -- addr
			new_sdram_controller_0_wire_ba                     : out   std_logic_vector(1 downto 0);                     -- ba
			new_sdram_controller_0_wire_cas_n                  : out   std_logic;                                        -- cas_n
			new_sdram_controller_0_wire_cke                    : out   std_logic;                                        -- cke
			new_sdram_controller_0_wire_cs_n                   : out   std_logic;                                        -- cs_n
			new_sdram_controller_0_wire_dq                     : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			new_sdram_controller_0_wire_dqm                    : out   std_logic_vector(3 downto 0);                     -- dqm
			new_sdram_controller_0_wire_ras_n                  : out   std_logic;                                        -- ras_n
			new_sdram_controller_0_wire_we_n                   : out   std_logic;                                        -- we_n
			clk_0_clk                                          : in    std_logic                     := 'X';             -- clk
			reset_0_reset_n                                    : in    std_logic                     := 'X';             -- reset_n
			tristate_conduit_bridge_0_out_tcm_address_out      : out   std_logic_vector(22 downto 0);                    -- tcm_address_out
			tristate_conduit_bridge_0_out_tcm_read_n_out       : out   std_logic_vector(0 downto 0);                     -- tcm_read_n_out
			tristate_conduit_bridge_0_out_tcm_write_n_out      : out   std_logic_vector(0 downto 0);                     -- tcm_write_n_out
			tristate_conduit_bridge_0_out_tcm_data_out         : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- tcm_data_out
			tristate_conduit_bridge_0_out_tcm_chipselect_n_out : out   std_logic_vector(0 downto 0);                     -- tcm_chipselect_n_out
			rleds_external_connection_export                   : out   std_logic_vector(17 downto 0);                    -- export
			gleds_external_connection_export                   : out   std_logic_vector(7 downto 0);                     -- export
			video_vga_controller_0_external_interface_CLK      : out   std_logic;                                        -- CLK
			video_vga_controller_0_external_interface_HS       : out   std_logic;                                        -- HS
			video_vga_controller_0_external_interface_VS       : out   std_logic;                                        -- VS
			video_vga_controller_0_external_interface_BLANK    : out   std_logic;                                        -- BLANK
			video_vga_controller_0_external_interface_SYNC     : out   std_logic;                                        -- SYNC
			video_vga_controller_0_external_interface_R        : out   std_logic_vector(7 downto 0);                     -- R
			video_vga_controller_0_external_interface_G        : out   std_logic_vector(7 downto 0);                     -- G
			video_vga_controller_0_external_interface_B        : out   std_logic_vector(7 downto 0);                     -- B
			switches_external_connection_export                : in    std_logic_vector(17 downto 0) := (others => 'X')  -- export
		);
	end component nios_system;

