Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 78EF5B38D42
	for <lists+amd-gfx@lfdr.de>; Thu, 28 Aug 2025 00:12:51 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 1E0F410E90F;
	Wed, 27 Aug 2025 22:12:50 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="OhTELCWb";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-pl1-f174.google.com (mail-pl1-f174.google.com
 [209.85.214.174])
 by gabe.freedesktop.org (Postfix) with ESMTPS id EBBBD10E90F
 for <amd-gfx@lists.freedesktop.org>; Wed, 27 Aug 2025 22:12:48 +0000 (UTC)
Received: by mail-pl1-f174.google.com with SMTP id
 d9443c01a7336-248887257e0so646585ad.2
 for <amd-gfx@lists.freedesktop.org>; Wed, 27 Aug 2025 15:12:48 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1756332768; x=1756937568; darn=lists.freedesktop.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=4YD1hupZLQDOV/5zpIQYt7xAYtzRXT2vwrDJGGvhIBY=;
 b=OhTELCWbFZzFhq7ITZCau3XsDrIH+yKDoSTJH6cBgxzyKhDnWwjPzOoxEHg4fXxlpP
 tu/ZvWmNIw+M7MBi6OhultkSHzA+xmhZ3OaFv07qQSnThSzzZOobihQkP79CUk90klBz
 x1W+pakxojwCimXVVvVcwOElrs4c9s2bjAMsVhuee1vC2Fzvx8wTXCiJ615H9a1hvmT5
 /jW9Vflc3xffKKCc0zYkdjB59YeCmi2xpkLcFZeZKFC9SohPgHyYz5E+PcdZG3MkX+8G
 OEZz21npX4vmWQeO/mFdC1RQ95VE99Sp0O+/Ozzwhl6fy/5OLTElFcubJ+Y3P6cbbmw0
 ZqbQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1756332768; x=1756937568;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=4YD1hupZLQDOV/5zpIQYt7xAYtzRXT2vwrDJGGvhIBY=;
 b=WbppvPy9PIiz2btxkaRHtVtGPn9aIztoM+7Al1VBpxi8FtjWLsYNqxqDmIqSlZUri7
 tud5kJt1C8jvn+xxn/WZqaZbAka2E4hEQXsGfBXfBRTtEc9mxJkEVIM1eOOORFqZ2WOg
 q/+sy5D01XoQqNR62Gd5Yu8Zwul3DWTMS0e3daE0wNr50FvTF8PZxvQ1hdPKkQwbQsQF
 38l8VwlqH8CTC7FRfZHdl+qhzBgZ5y9EoaRV0p4d5IruKJPfhiy7Zuuw2dToLtINzih/
 QZ/gVlXe2Xl/QCRg+FsyrSxP3pekwxByydQxTmMWl22HTPRNcEzpVEj0vz/j7EwHx/ea
 a2ow==
X-Gm-Message-State: AOJu0Yy9pKwOWeKNGHRHBwL8z9ZTTTlkYp1f3P4yQJohLxJ+4LAdU3dw
 7kTyaidWS9kx72hQCjAOq7deiWRwcASwqVBizZ1R3H3r2PikEslLhclu9GaaQKu/b1P6QS4oYrX
 TZfqqSBL+3I8zid0vgldExPKxCBmD7Hqyjg==
X-Gm-Gg: ASbGncvBiTtSpHud8b2po+wb78x+6q/Up+CQSwRnbA5rUd+e2KBB/YQsKnzT1WnAb5h
 cDacx6HXBSRarjk8xKZTm4k4AeYFndCDUpvnjzeE2p2FEiLJZIFu6WTvXX5FU3BEB6LLkPgel3X
 V25OZG7j8CwzgxHO0dkGJmEBryLGoWklYdCwhx4Sunu/l1f9RuEMaB/PYj2Td4omu7oxOz5iFKw
 LH/kgPepo1hGuGbmQ==
X-Google-Smtp-Source: AGHT+IFLbscZvhLJu8ITmCsPXVisc/zPA5IMVVWThZvZsaqlpPyKIvn7Zr9hZKnP9XZiYffOUKnqelH6jFwTVlWas28=
X-Received: by 2002:a17:903:3ba5:b0:248:bac6:4fc6 with SMTP id
 d9443c01a7336-248bac65515mr16781525ad.1.1756332768339; Wed, 27 Aug 2025
 15:12:48 -0700 (PDT)
MIME-Version: 1.0
References: <20250826074646.1775241-1-Prike.Liang@amd.com>
 <20250826074646.1775241-8-Prike.Liang@amd.com>
 <CADnq5_PDwsgY-sjkeCQ=eiiCF4Z4XXcGN3Q5d5D05obr6BXeZQ@mail.gmail.com>
 <PH7PR12MB600043FCEDC15FB294FB7966FB38A@PH7PR12MB6000.namprd12.prod.outlook.com>
In-Reply-To: <PH7PR12MB600043FCEDC15FB294FB7966FB38A@PH7PR12MB6000.namprd12.prod.outlook.com>
From: Alex Deucher <alexdeucher@gmail.com>
Date: Wed, 27 Aug 2025 18:12:36 -0400
X-Gm-Features: Ac12FXy7KU8lmmoqVHMLkNfTSqEJ9dZpr9q920vGd2tVugQGWAaAIxq6CRMwaj4
Message-ID: <CADnq5_P0so23DcH3+JO70RYxDDGWYdofeQJkrzCWy+PHOUyMPw@mail.gmail.com>
Subject: Re: [PATCH v9 08/14] drm/amdgpu: add userq object va track helpers
To: "Liang, Prike" <Prike.Liang@amd.com>,
 Christian Koenig <christian.koenig@amd.com>
Cc: "amd-gfx@lists.freedesktop.org" <amd-gfx@lists.freedesktop.org>, 
 "Deucher, Alexander" <Alexander.Deucher@amd.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

On Wed, Aug 27, 2025 at 8:07=E2=80=AFAM Liang, Prike <Prike.Liang@amd.com> =
wrote:
>
> [Public]
>
> Regards,
>       Prike
>
> > -----Original Message-----
> > From: Alex Deucher <alexdeucher@gmail.com>
> > Sent: Tuesday, August 26, 2025 11:22 PM
> > To: Liang, Prike <Prike.Liang@amd.com>
> > Cc: amd-gfx@lists.freedesktop.org; Deucher, Alexander
> > <Alexander.Deucher@amd.com>; Koenig, Christian <Christian.Koenig@amd.co=
m>
> > Subject: Re: [PATCH v9 08/14] drm/amdgpu: add userq object va track hel=
pers
> >
> > On Tue, Aug 26, 2025 at 3:47=E2=80=AFAM Prike Liang <Prike.Liang@amd.co=
m> wrote:
> > >
> > > Add the userq object virtual address get(),mapped() and put() helpers
> > > for tracking the userq obj va address usage.
> > >
> > > Signed-off-by: Prike Liang <Prike.Liang@amd.com>
> > > ---
> > >  drivers/gpu/drm/amd/amdgpu/amdgpu_userq.c  | 172
> > > ++++++++++++++++++++-  drivers/gpu/drm/amd/amdgpu/amdgpu_userq.h  |  =
14
> > ++
> > >  drivers/gpu/drm/amd/amdgpu/mes_userqueue.c |   4 +
> > >  3 files changed, 189 insertions(+), 1 deletion(-)
> > >
> > > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_userq.c
> > > b/drivers/gpu/drm/amd/amdgpu/amdgpu_userq.c
> > > index 0aeb7a96ccbf..562d12f9d0d2 100644
> > > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_userq.c
> > > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_userq.c
> > > @@ -76,6 +76,174 @@ int amdgpu_userq_input_va_validate(struct amdgpu_=
vm
> > *vm, u64 addr,
> > >         return r;
> > >  }
> > >
> > > +int amdgpu_userq_buffer_va_get(struct amdgpu_vm *vm, u64 addr) {
> > > +       struct amdgpu_bo_va_mapping *mapping;
> > > +       u64 user_addr;
> > > +       int r;
> > > +
> > > +       user_addr =3D (addr & AMDGPU_GMC_HOLE_MASK) >>
> > AMDGPU_GPU_PAGE_SHIFT;
> > > +       r =3D amdgpu_bo_reserve(vm->root.bo, false);
> > > +       if (r)
> > > +               return r;
> > > +
> > > +       mapping =3D amdgpu_vm_bo_lookup_mapping(vm, user_addr);
> > > +       if (!mapping)
> > > +               goto out_err;
> > > +
> > > +       /*
> > > +        * Need to unify the following userq va reference.
> > > +        *  mqd  bo
> > > +        *  rptr bo
> > > +        *  wptr bo
> > > +        *  eop  bo
> > > +        *  shadow bo
> > > +        *  csa bo
> > > +        */
> > > +       /*amdgpu_bo_ref(mapping->bo_va->base.bo);*/
> > > +       mapping->bo_va->queue_refcount++;
> > > +
> > > +       amdgpu_bo_unreserve(vm->root.bo);
> > > +       return 0;
> > > +
> > > +out_err:
> > > +       amdgpu_bo_unreserve(vm->root.bo);
> > > +       return -EINVAL;
> > > +}
> > > +
> > > +bool amdgpu_userq_buffer_va_mapped(struct amdgpu_vm *vm, u64 addr) {
> > > +       struct amdgpu_bo_va_mapping *mapping;
> > > +       u64 user_addr;
> > > +       bool r;
> > > +
> > > +       user_addr =3D (addr & AMDGPU_GMC_HOLE_MASK) >>
> > > + AMDGPU_GPU_PAGE_SHIFT;
> > > +
> > > +       if (amdgpu_bo_reserve(vm->root.bo, false))
> > > +               return false;
> > > +
> > > +       mapping =3D amdgpu_vm_bo_lookup_mapping(vm, user_addr);
> > > +       if (!IS_ERR_OR_NULL(mapping) && mapping->bo_va->queue_refcoun=
t > 0)
> > > +               r =3D true;
> > > +       else
> > > +               r =3D false;
> > > +       amdgpu_bo_unreserve(vm->root.bo);
> > > +
> > > +       return r;
> > > +}
> > > +
> > > +bool amdgpu_userq_buffer_vas_mapped(struct amdgpu_vm *vm,
> > > +                       struct amdgpu_usermode_queue *queue) {
> > > +
> > > +       switch (queue->queue_type) {
> > > +       case AMDGPU_HW_IP_GFX:
> > > +               if (amdgpu_userq_buffer_va_mapped(vm, queue->queue_va=
) ||
> > > +                   amdgpu_userq_buffer_va_mapped(vm, queue->rptr_va)=
 ||
> > > +                   amdgpu_userq_buffer_va_mapped(vm, queue->wptr_va)=
 ||
> > > +                   amdgpu_userq_buffer_va_mapped(vm, queue->shadow_v=
a) ||
> > > +                   amdgpu_userq_buffer_va_mapped(vm, queue->csa_va))
> > > +                       return true;
> > > +               break;
> > > +       case AMDGPU_HW_IP_COMPUTE:
> > > +               if (amdgpu_userq_buffer_va_mapped(vm, queue->queue_va=
) ||
> > > +                   amdgpu_userq_buffer_va_mapped(vm, queue->rptr_va)=
 ||
> > > +                   amdgpu_userq_buffer_va_mapped(vm, queue->wptr_va)=
 ||
> > > +                   amdgpu_userq_buffer_va_mapped(vm, queue->eop_va))
> > > +                       return true;
> > > +               break;
> > > +       case AMDGPU_HW_IP_DMA:
> > > +               if (amdgpu_userq_buffer_va_mapped(vm, queue->queue_va=
) ||
> > > +                   amdgpu_userq_buffer_va_mapped(vm, queue->rptr_va)=
 ||
> > > +                   amdgpu_userq_buffer_va_mapped(vm, queue->wptr_va)=
 ||
> > > +                   amdgpu_userq_buffer_va_mapped(vm, queue->csa_va))
> > > +                       return true;
> > > +               break;
> > > +       default:
> > > +               break;
> > > +       }
> > > +
> > > +       return false;
> > > +}
> > > +
> > > +int amdgpu_userq_buffer_va_put(struct amdgpu_vm *vm, u64 addr) {
> > > +       struct amdgpu_bo_va_mapping *mapping;
> > > +       u64 user_addr;
> > > +       int r;
> > > +
> > > +       user_addr =3D (addr & AMDGPU_GMC_HOLE_MASK) >>
> > AMDGPU_GPU_PAGE_SHIFT;
> > > +       r =3D amdgpu_bo_reserve(vm->root.bo, false);
> > > +       if (r)
> > > +               return r;
> > > +
> > > +       mapping =3D amdgpu_vm_bo_lookup_mapping(vm, user_addr);
> > > +       if (!mapping)
> > > +               goto out_err;
> > > +       /*
> > > +        * TODO: It requires figuring out the root cause of userq va =
mapping
> > > +        * reference imbalance issue.
> > > +        */
> > > +       /*amdgpu_bo_unref(&mapping->bo_va->base.bo);*/
> > > +       mapping->bo_va->queue_refcount--;
> > > +
> > > +       amdgpu_bo_unreserve(vm->root.bo);
> > > +       return 0;
> > > +
> > > +out_err:
> > > +       amdgpu_bo_unreserve(vm->root.bo);
> > > +       return -EINVAL;
> > > +}
> > > +
> > > +static void amdgpu_userq_buffer_vas_get(struct amdgpu_vm *vm,
> > > +                       struct amdgpu_usermode_queue *queue) {
> > > +
> > > +
> > > +       amdgpu_userq_buffer_va_get(vm, queue->queue_va);
> > > +       amdgpu_userq_buffer_va_get(vm, queue->rptr_va);
> > > +       amdgpu_userq_buffer_va_get(vm, queue->wptr_va);
> > > +
> > > +       switch (queue->queue_type) {
> > > +       case AMDGPU_HW_IP_GFX:
> > > +               amdgpu_userq_buffer_va_get(vm, queue->shadow_va);
> > > +               amdgpu_userq_buffer_va_get(vm, queue->csa_va);
> > > +               break;
> > > +       case AMDGPU_HW_IP_COMPUTE:
> > > +               amdgpu_userq_buffer_va_get(vm, queue->eop_va);
> > > +               break;
> > > +       case AMDGPU_HW_IP_DMA:
> > > +               amdgpu_userq_buffer_va_get(vm, queue->csa_va);
> > > +               break;
> > > +       default:
> > > +               break;
> > > +       }
> > > +}
> > > +
> > > +int amdgpu_userq_buffer_vas_put(struct amdgpu_vm *vm,
> > > +                       struct amdgpu_usermode_queue *queue) {
> > > +       amdgpu_userq_buffer_va_put(vm, queue->queue_va);
> > > +       amdgpu_userq_buffer_va_put(vm, queue->rptr_va);
> > > +       amdgpu_userq_buffer_va_put(vm, queue->wptr_va);
> > > +
> > > +       switch (queue->queue_type) {
> > > +       case AMDGPU_HW_IP_GFX:
> > > +               amdgpu_userq_buffer_va_put(vm, queue->shadow_va);
> > > +               amdgpu_userq_buffer_va_put(vm, queue->csa_va);
> > > +               break;
> > > +       case AMDGPU_HW_IP_COMPUTE:
> > > +               amdgpu_userq_buffer_va_put(vm, queue->eop_va);
> > > +               break;
> > > +       case AMDGPU_HW_IP_DMA:
> > > +               amdgpu_userq_buffer_va_put(vm, queue->csa_va);
> > > +               break;
> > > +       default:
> > > +               break;
> > > +       }
> > > +       return 0;
> > > +}
> > > +
> > >  static int
> > >  amdgpu_userq_unmap_helper(struct amdgpu_userq_mgr *uq_mgr,
> > >                           struct amdgpu_usermode_queue *queue) @@
> > > -445,6 +613,9 @@ amdgpu_userq_create(struct drm_file *filp, union
> > drm_amdgpu_userq *args)
> > >         queue->vm =3D &fpriv->vm;
> > >         queue->priority =3D priority;
> > >         queue->generation =3D amdgpu_vm_generation(adev, &fpriv->vm);
> > > +       queue->queue_va =3D args->in.queue_va;
> > > +       queue->rptr_va =3D args->in.rptr_va;
> > > +       queue->wptr_va =3D args->in.wptr_va;
> > >
> > >         db_info.queue_type =3D queue->queue_type;
> > >         db_info.doorbell_handle =3D queue->doorbell_handle; @@ -475,7
> > > +646,6 @@ amdgpu_userq_create(struct drm_file *filp, union drm_amdgpu=
_userq
> > *args)
> > >                 goto unlock;
> > >         }
> > >
> > > -
> > >         qid =3D idr_alloc(&uq_mgr->userq_idr, queue, 1,
> > AMDGPU_MAX_USERQ_COUNT, GFP_KERNEL);
> > >         if (qid < 0) {
> > >                 drm_file_err(uq_mgr->file, "Failed to allocate a queu=
e
> > > id\n"); diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_userq.h
> > > b/drivers/gpu/drm/amd/amdgpu/amdgpu_userq.h
> > > index 0eb2a9c2e340..30067f80eadf 100644
> > > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_userq.h
> > > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_userq.h
> > > @@ -54,6 +54,13 @@ struct amdgpu_usermode_queue {
> > >         enum amdgpu_userq_state state;
> > >         uint64_t                doorbell_handle;
> > >         uint64_t                doorbell_index;
> > > +       uint64_t                queue_va;
> > > +       uint64_t                rptr_va;
> > > +       uint64_t                wptr_va;
> > > +       uint64_t                eop_va;
> > > +       uint64_t                shadow_va;
> > > +       uint64_t                csa_va;
> >
> > Just store a list of critical virtual addresses.  Otherwise we are goin=
g to have a ton of
> > IP specific things in here.  For each critical address, just push the a=
ddress on the list.
> > Then in the VM unmap code, just walk the list for each queue and if the=
 user tries to
> > umap a critical buffer, preempt the queue and set an error on it.
> Is enough to track the queue_va for validating the userq VA unmap operati=
on?
> I proposed a similar solution for retrieving the userq by walking over VA=
 list, but Christian rejected this for the overhead cause.
>

I think queue creation and unmap are the only cases that we care
about.  We don't want to create a queue with an invalid addresses and
we don't want to unmap a virtual address that is critical for the
queue before the queue is destroyed.

I think all we need to do in the unmap case is to walk the critical VA
lists for each user queue associated with the VM and check it.
@Christian Koenig did you have something else in mind?

Thanks,

Alex

> > Alex
> >
> > > +
> > >         uint64_t                flags;
> > >         struct amdgpu_mqd_prop  *userq_prop;
> > >         struct amdgpu_userq_mgr *userq_mgr; @@ -137,4 +144,11 @@ int
> > > amdgpu_userq_start_sched_for_enforce_isolation(struct amdgpu_device
> > > *adev,
> > >
> > >  int amdgpu_userq_input_va_validate(struct amdgpu_vm *vm, u64 addr,
> > >                         u64 expected_size);
> > > +int amdgpu_userq_buffer_va_get(struct amdgpu_vm *vm, u64 addr); bool
> > > +amdgpu_userq_buffer_va_mapped(struct amdgpu_vm *vm, u64 addr); bool
> > > +amdgpu_userq_buffer_vas_mapped(struct amdgpu_vm *vm,
> > > +                       struct amdgpu_usermode_queue *queue); int
> > > +amdgpu_userq_buffer_va_put(struct amdgpu_vm *vm, u64 addr); int
> > > +amdgpu_userq_buffer_vas_put(struct amdgpu_vm *vm,
> > > +                       struct amdgpu_usermode_queue *queue);
> > >  #endif
> > > diff --git a/drivers/gpu/drm/amd/amdgpu/mes_userqueue.c
> > > b/drivers/gpu/drm/amd/amdgpu/mes_userqueue.c
> > > index 6e29e85bbf9f..42d6cd90be59 100644
> > > --- a/drivers/gpu/drm/amd/amdgpu/mes_userqueue.c
> > > +++ b/drivers/gpu/drm/amd/amdgpu/mes_userqueue.c
> > > @@ -262,6 +262,7 @@ static int mes_userq_mqd_create(struct
> > amdgpu_userq_mgr *uq_mgr,
> > >                 userq_props->hqd_active =3D false;
> > >                 userq_props->tmz_queue =3D
> > >                         mqd_user->flags &
> > > AMDGPU_USERQ_CREATE_FLAGS_QUEUE_SECURE;
> > > +               queue->eop_va =3D compute_mqd->eop_va;
> > >                 kfree(compute_mqd);
> > >         } else if (queue->queue_type =3D=3D AMDGPU_HW_IP_GFX) {
> > >                 struct drm_amdgpu_userq_mqd_gfx11 *mqd_gfx_v11; @@
> > > -283,6 +284,8 @@ static int mes_userq_mqd_create(struct amdgpu_userq_=
mgr
> > *uq_mgr,
> > >                 userq_props->csa_addr =3D mqd_gfx_v11->csa_va;
> > >                 userq_props->tmz_queue =3D
> > >                         mqd_user->flags &
> > > AMDGPU_USERQ_CREATE_FLAGS_QUEUE_SECURE;
> > > +               queue->shadow_va =3D mqd_gfx_v11->shadow_va;
> > > +               queue->csa_va =3D mqd_gfx_v11->csa_va;
> > >
> > >                 if (amdgpu_userq_input_va_validate(queue->vm, mqd_gfx=
_v11-
> > >shadow_va,
> > >                                         shadow_info.shadow_size)) { @=
@
> > > -314,6 +317,7 @@ static int mes_userq_mqd_create(struct amdgpu_userq_=
mgr
> > *uq_mgr,
> > >                 }
> > >
> > >                 userq_props->csa_addr =3D mqd_sdma_v11->csa_va;
> > > +               queue->csa_va =3D mqd_sdma_v11->csa_va;
> > >                 kfree(mqd_sdma_v11);
> > >         }
> > >
> > > --
> > > 2.34.1
> > >
