#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr 15 20:26:18 2021
# Process ID: 2668
# Current directory: C:/Users/bgreenwood22/Desktop/arch_fp2/fp_2_micro-pirate-processor
# Command line: vivado.exe -mode batch -source ./setup_project.tcl
# Log file: C:/Users/bgreenwood22/Desktop/arch_fp2/fp_2_micro-pirate-processor/vivado.log
# Journal file: C:/Users/bgreenwood22/Desktop/arch_fp2/fp_2_micro-pirate-processor\vivado.jou
#-----------------------------------------------------------
source ./setup_project.tcl
# set outputdir "./generated"
# set projectName "FP2"
# set topLevelModuleName "computer_top" 
# set topLevelTestbenchModuleName "alu_testbench"
# set simulationTestbench "./alu_testbench.vhd"
# set generateBitStream "true"
# set fpgaPart "xc7a35tcpg236-1"
# set constraintsFile "./Basys3_Master.xdc"
# if { [file isdirectory "$outputdir"] } {
#     # if the directory exists, make sure it is empty
#     puts "$outputdir exists! Emptying it! --------------------------"
#     set files [glob -nocomplain "$outputdir/*"]
#     if {[llength $files] != 0} {
#         # clear folder contents if not empty
#         puts "deleting contents of $outputdir ----------------------"
#         file delete -force {*}[glob -directory $outputdir *]; 
# 
#         # clean up any log and jou files
#         file delete -force {*}[glob *.backup.log *.backup.jou ]
#     }
# } else {
#     # make the output folder since it does not exist
#     file mkdir "$outputdir"   
# }
./generated exists! Emptying it! --------------------------
deleting contents of ./generated ----------------------
# puts "Creating project inside $outputdir --------------------------"
Creating project inside ./generated --------------------------
# create_project -part $fpgaPart $projectName $outputdir
# if {$simulationTestbench ne ""} {
#     add_files -fileset sim_1 $simulationTestbench
# }
# add_files [glob ./*.vhd ]
# add_files -fileset constrs_1 $constraintsFile
# set_property top $topLevelModuleName [current_fileset]
# if {$topLevelTestbenchModuleName ne ""} {
#     set_property top $topLevelTestbenchModuleName [get_fileset sim_1]
# }
# update_compile_order -fileset sources_1
CRITICAL WARNING: [filemgmt 20-742] The top module "computer_top" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
# update_compile_order -fileset sim_1
CRITICAL WARNING: [filemgmt 20-742] The top module "alu_testbench" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sim_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
# if {$topLevelTestbenchModuleName ne ""} {
#     puts "\n\nLaunching Simulation ----------------------------------------"
#     # set_property runtime {$simulationTimeNS} [get_filesets sim_1]
#     launch_simulation -simset sim_1 -mode behavioral
# }


Launching Simulation ----------------------------------------
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bgreenwood22/Desktop/arch_fp2/fp_2_micro-pirate-processor/generated/FP2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bgreenwood22/Desktop/arch_fp2/fp_2_micro-pirate-processor/generated/FP2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bgreenwood22/Desktop/arch_fp2/fp_2_micro-pirate-processor/generated/FP2.sim/sim_1/behav/xsim'
"xelab -wto 1a37538abd774cf99988fe2eb0736534 --incr --debug typical --relax --mt 2 -L secureip --snapshot alu_testbench_behav xil_defaultlib.alu_testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1a37538abd774cf99988fe2eb0736534 --incr --debug typical --relax --mt 2 -L secureip --snapshot alu_testbench_behav xil_defaultlib.alu_testbench -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.alu_testbench in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/bgreenwood22/Desktop/arch_fp2/fp_2_micro-pirate-processor/generated/FP2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/bgreenwood22/Desktop/arch_fp2/fp_2_micro-pirate-processor/generated/FP2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 300.848 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation -simset sim_1 -mode behavioral"
    invoked from within
"if {$topLevelTestbenchModuleName ne ""} {
    puts "\n\nLaunching Simulation ----------------------------------------"
    # set_property runtime {$si..."
    (file "./setup_project.tcl" line 96)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 15 20:26:34 2021...
