

================================================================
== Vivado HLS Report for 'send_output'
================================================================
* Date:           Tue Jan 23 17:37:10 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_axi
* Solution:       KCU035
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.00|     1.385|        0.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10242|  10242|  10242|  10242|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  10240|  10240|         2|          1|          1|  10240|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      50|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      81|
|Register         |        -|      -|      21|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      21|     131|
+-----------------+---------+-------+--------+--------+
|Available        |     1080|   1700|  406256|  203128|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_111_p2                     |     +    |      0|  0|  21|          14|           1|
    |StreamIn_V_Data_V0_status         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |tmp_fu_105_p2                     |   icmp   |      0|  0|  13|          14|          14|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  50|          37|          24|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |StreamIn_V_Data_V_blk_n  |   9|          2|    1|          2|
    |StreamIn_V_User_V_blk_n  |   9|          2|    1|          2|
    |VideoOut_TDATA_blk_n     |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_reg_94                 |   9|          2|   14|         28|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         17|   20|         43|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_reg_94                 |  14|   0|   14|          0|
    |tmp_reg_127              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  21|   0|   21|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     send_output    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     send_output    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     send_output    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     send_output    | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |     send_output    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     send_output    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     send_output    | return value |
|StreamIn_V_Data_V_dout     |  in |  128|   ap_fifo  |  StreamIn_V_Data_V |    pointer   |
|StreamIn_V_Data_V_empty_n  |  in |    1|   ap_fifo  |  StreamIn_V_Data_V |    pointer   |
|StreamIn_V_Data_V_read     | out |    1|   ap_fifo  |  StreamIn_V_Data_V |    pointer   |
|StreamIn_V_User_V_dout     |  in |    4|   ap_fifo  |  StreamIn_V_User_V |    pointer   |
|StreamIn_V_User_V_empty_n  |  in |    1|   ap_fifo  |  StreamIn_V_User_V |    pointer   |
|StreamIn_V_User_V_read     | out |    1|   ap_fifo  |  StreamIn_V_User_V |    pointer   |
|VideoOut_TDATA             | out |  128|    axis    | StreamOut_V_Data_V |    pointer   |
|VideoOut_TREADY            |  in |    1|    axis    | StreamOut_V_Data_V |    pointer   |
|VideoOut_TVALID            | out |    1|    axis    | StreamOut_V_User_V |    pointer   |
|VideoOut_TUSER             | out |    4|    axis    | StreamOut_V_User_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

