;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LCD */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

/* Hall */
Hall__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
Hall__0__MASK EQU 0x40
Hall__0__PC EQU CYREG_PRT4_PC6
Hall__0__PORT EQU 4
Hall__0__SHIFT EQU 6
Hall__AG EQU CYREG_PRT4_AG
Hall__AMUX EQU CYREG_PRT4_AMUX
Hall__BIE EQU CYREG_PRT4_BIE
Hall__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Hall__BYP EQU CYREG_PRT4_BYP
Hall__CTL EQU CYREG_PRT4_CTL
Hall__DM0 EQU CYREG_PRT4_DM0
Hall__DM1 EQU CYREG_PRT4_DM1
Hall__DM2 EQU CYREG_PRT4_DM2
Hall__DR EQU CYREG_PRT4_DR
Hall__INP_DIS EQU CYREG_PRT4_INP_DIS
Hall__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Hall__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Hall__LCD_EN EQU CYREG_PRT4_LCD_EN
Hall__MASK EQU 0x40
Hall__PORT EQU 4
Hall__PRT EQU CYREG_PRT4_PRT
Hall__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Hall__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Hall__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Hall__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Hall__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Hall__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Hall__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Hall__PS EQU CYREG_PRT4_PS
Hall__SHIFT EQU 6
Hall__SLW EQU CYREG_PRT4_SLW
Hall_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Hall_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Hall_Interrupt__INTC_MASK EQU 0x08
Hall_Interrupt__INTC_NUMBER EQU 3
Hall_Interrupt__INTC_PRIOR_NUM EQU 7
Hall_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
Hall_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Hall_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LED3 */
LED3__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
LED3__0__MASK EQU 0x04
LED3__0__PC EQU CYREG_PRT6_PC2
LED3__0__PORT EQU 6
LED3__0__SHIFT EQU 2
LED3__AG EQU CYREG_PRT6_AG
LED3__AMUX EQU CYREG_PRT6_AMUX
LED3__BIE EQU CYREG_PRT6_BIE
LED3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED3__BYP EQU CYREG_PRT6_BYP
LED3__CTL EQU CYREG_PRT6_CTL
LED3__DM0 EQU CYREG_PRT6_DM0
LED3__DM1 EQU CYREG_PRT6_DM1
LED3__DM2 EQU CYREG_PRT6_DM2
LED3__DR EQU CYREG_PRT6_DR
LED3__INP_DIS EQU CYREG_PRT6_INP_DIS
LED3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED3__LCD_EN EQU CYREG_PRT6_LCD_EN
LED3__MASK EQU 0x04
LED3__PORT EQU 6
LED3__PRT EQU CYREG_PRT6_PRT
LED3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED3__PS EQU CYREG_PRT6_PS
LED3__SHIFT EQU 2
LED3__SLW EQU CYREG_PRT6_SLW

/* LED4 */
LED4__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
LED4__0__MASK EQU 0x08
LED4__0__PC EQU CYREG_PRT6_PC3
LED4__0__PORT EQU 6
LED4__0__SHIFT EQU 3
LED4__AG EQU CYREG_PRT6_AG
LED4__AMUX EQU CYREG_PRT6_AMUX
LED4__BIE EQU CYREG_PRT6_BIE
LED4__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED4__BYP EQU CYREG_PRT6_BYP
LED4__CTL EQU CYREG_PRT6_CTL
LED4__DM0 EQU CYREG_PRT6_DM0
LED4__DM1 EQU CYREG_PRT6_DM1
LED4__DM2 EQU CYREG_PRT6_DM2
LED4__DR EQU CYREG_PRT6_DR
LED4__INP_DIS EQU CYREG_PRT6_INP_DIS
LED4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED4__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED4__LCD_EN EQU CYREG_PRT6_LCD_EN
LED4__MASK EQU 0x08
LED4__PORT EQU 6
LED4__PRT EQU CYREG_PRT6_PRT
LED4__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED4__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED4__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED4__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED4__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED4__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED4__PS EQU CYREG_PRT6_PS
LED4__SHIFT EQU 3
LED4__SLW EQU CYREG_PRT6_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
Rx_1__0__MASK EQU 0x01
Rx_1__0__PC EQU CYREG_PRT6_PC0
Rx_1__0__PORT EQU 6
Rx_1__0__SHIFT EQU 0
Rx_1__AG EQU CYREG_PRT6_AG
Rx_1__AMUX EQU CYREG_PRT6_AMUX
Rx_1__BIE EQU CYREG_PRT6_BIE
Rx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rx_1__BYP EQU CYREG_PRT6_BYP
Rx_1__CTL EQU CYREG_PRT6_CTL
Rx_1__DM0 EQU CYREG_PRT6_DM0
Rx_1__DM1 EQU CYREG_PRT6_DM1
Rx_1__DM2 EQU CYREG_PRT6_DM2
Rx_1__DR EQU CYREG_PRT6_DR
Rx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Rx_1__MASK EQU 0x01
Rx_1__PORT EQU 6
Rx_1__PRT EQU CYREG_PRT6_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rx_1__PS EQU CYREG_PRT6_PS
Rx_1__SHIFT EQU 0
Rx_1__SLW EQU CYREG_PRT6_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
Tx_1__0__MASK EQU 0x40
Tx_1__0__PC EQU CYREG_PRT6_PC6
Tx_1__0__PORT EQU 6
Tx_1__0__SHIFT EQU 6
Tx_1__AG EQU CYREG_PRT6_AG
Tx_1__AMUX EQU CYREG_PRT6_AMUX
Tx_1__BIE EQU CYREG_PRT6_BIE
Tx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Tx_1__BYP EQU CYREG_PRT6_BYP
Tx_1__CTL EQU CYREG_PRT6_CTL
Tx_1__DM0 EQU CYREG_PRT6_DM0
Tx_1__DM1 EQU CYREG_PRT6_DM1
Tx_1__DM2 EQU CYREG_PRT6_DM2
Tx_1__DR EQU CYREG_PRT6_DR
Tx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Tx_1__MASK EQU 0x40
Tx_1__PORT EQU 6
Tx_1__PRT EQU CYREG_PRT6_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Tx_1__PS EQU CYREG_PRT6_PS
Tx_1__SHIFT EQU 6
Tx_1__SLW EQU CYREG_PRT6_SLW

/* Vref */
Vref__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
Vref__0__MASK EQU 0x02
Vref__0__PC EQU CYREG_PRT4_PC1
Vref__0__PORT EQU 4
Vref__0__SHIFT EQU 1
Vref__AG EQU CYREG_PRT4_AG
Vref__AMUX EQU CYREG_PRT4_AMUX
Vref__BIE EQU CYREG_PRT4_BIE
Vref__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Vref__BYP EQU CYREG_PRT4_BYP
Vref__CTL EQU CYREG_PRT4_CTL
Vref__DM0 EQU CYREG_PRT4_DM0
Vref__DM1 EQU CYREG_PRT4_DM1
Vref__DM2 EQU CYREG_PRT4_DM2
Vref__DR EQU CYREG_PRT4_DR
Vref__INP_DIS EQU CYREG_PRT4_INP_DIS
Vref__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Vref__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Vref__LCD_EN EQU CYREG_PRT4_LCD_EN
Vref__MASK EQU 0x02
Vref__PORT EQU 4
Vref__PRT EQU CYREG_PRT4_PRT
Vref__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Vref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Vref__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Vref__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Vref__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Vref__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Vref__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Vref__PS EQU CYREG_PRT4_PS
Vref__SHIFT EQU 1
Vref__SLW EQU CYREG_PRT4_SLW

/* XBEE */
XBEE_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
XBEE_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
XBEE_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
XBEE_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
XBEE_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
XBEE_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
XBEE_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
XBEE_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
XBEE_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
XBEE_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
XBEE_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
XBEE_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
XBEE_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
XBEE_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
XBEE_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
XBEE_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
XBEE_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
XBEE_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
XBEE_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
XBEE_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB13_MSK
XBEE_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
XBEE_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
XBEE_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
XBEE_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
XBEE_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
XBEE_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB13_ST
XBEE_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
XBEE_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
XBEE_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
XBEE_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
XBEE_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
XBEE_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
XBEE_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
XBEE_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
XBEE_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
XBEE_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
XBEE_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
XBEE_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
XBEE_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
XBEE_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
XBEE_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
XBEE_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
XBEE_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
XBEE_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
XBEE_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
XBEE_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
XBEE_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
XBEE_BUART_sRX_RxSts__3__MASK EQU 0x08
XBEE_BUART_sRX_RxSts__3__POS EQU 3
XBEE_BUART_sRX_RxSts__4__MASK EQU 0x10
XBEE_BUART_sRX_RxSts__4__POS EQU 4
XBEE_BUART_sRX_RxSts__5__MASK EQU 0x20
XBEE_BUART_sRX_RxSts__5__POS EQU 5
XBEE_BUART_sRX_RxSts__MASK EQU 0x38
XBEE_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB14_MSK
XBEE_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
XBEE_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB14_ST
XBEE_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
XBEE_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB11_A0
XBEE_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB11_A1
XBEE_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
XBEE_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB11_D0
XBEE_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB11_D1
XBEE_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
XBEE_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
XBEE_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB11_F0
XBEE_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB11_F1
XBEE_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
XBEE_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
XBEE_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
XBEE_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
XBEE_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
XBEE_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
XBEE_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
XBEE_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
XBEE_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
XBEE_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
XBEE_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
XBEE_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
XBEE_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
XBEE_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
XBEE_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
XBEE_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
XBEE_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
XBEE_BUART_sTX_TxSts__0__MASK EQU 0x01
XBEE_BUART_sTX_TxSts__0__POS EQU 0
XBEE_BUART_sTX_TxSts__1__MASK EQU 0x02
XBEE_BUART_sTX_TxSts__1__POS EQU 1
XBEE_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
XBEE_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
XBEE_BUART_sTX_TxSts__2__MASK EQU 0x04
XBEE_BUART_sTX_TxSts__2__POS EQU 2
XBEE_BUART_sTX_TxSts__3__MASK EQU 0x08
XBEE_BUART_sTX_TxSts__3__POS EQU 3
XBEE_BUART_sTX_TxSts__MASK EQU 0x0F
XBEE_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
XBEE_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
XBEE_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
XBEE_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
XBEE_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
XBEE_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
XBEE_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
XBEE_IntClock__INDEX EQU 0x02
XBEE_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
XBEE_IntClock__PM_ACT_MSK EQU 0x04
XBEE_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
XBEE_IntClock__PM_STBY_MSK EQU 0x04

/* Clock */
Clock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x03
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x08
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x08
Clock_1__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
Clock_1__CFG3_PHASE_DLY_MASK EQU 0x0F
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
Clock_1__PM_STBY_MSK EQU 0x01

/* To_Pi */
To_Pi__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
To_Pi__0__MASK EQU 0x04
To_Pi__0__PC EQU CYREG_PRT5_PC2
To_Pi__0__PORT EQU 5
To_Pi__0__SHIFT EQU 2
To_Pi__AG EQU CYREG_PRT5_AG
To_Pi__AMUX EQU CYREG_PRT5_AMUX
To_Pi__BIE EQU CYREG_PRT5_BIE
To_Pi__BIT_MASK EQU CYREG_PRT5_BIT_MASK
To_Pi__BYP EQU CYREG_PRT5_BYP
To_Pi__CTL EQU CYREG_PRT5_CTL
To_Pi__DM0 EQU CYREG_PRT5_DM0
To_Pi__DM1 EQU CYREG_PRT5_DM1
To_Pi__DM2 EQU CYREG_PRT5_DM2
To_Pi__DR EQU CYREG_PRT5_DR
To_Pi__INP_DIS EQU CYREG_PRT5_INP_DIS
To_Pi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
To_Pi__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
To_Pi__LCD_EN EQU CYREG_PRT5_LCD_EN
To_Pi__MASK EQU 0x04
To_Pi__PORT EQU 5
To_Pi__PRT EQU CYREG_PRT5_PRT
To_Pi__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
To_Pi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
To_Pi__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
To_Pi__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
To_Pi__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
To_Pi__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
To_Pi__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
To_Pi__PS EQU CYREG_PRT5_PS
To_Pi__SHIFT EQU 2
To_Pi__SLW EQU CYREG_PRT5_SLW

/* H_Sync */
H_Sync__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
H_Sync__0__MASK EQU 0x20
H_Sync__0__PC EQU CYREG_PRT4_PC5
H_Sync__0__PORT EQU 4
H_Sync__0__SHIFT EQU 5
H_Sync__AG EQU CYREG_PRT4_AG
H_Sync__AMUX EQU CYREG_PRT4_AMUX
H_Sync__BIE EQU CYREG_PRT4_BIE
H_Sync__BIT_MASK EQU CYREG_PRT4_BIT_MASK
H_Sync__BYP EQU CYREG_PRT4_BYP
H_Sync__CTL EQU CYREG_PRT4_CTL
H_Sync__DM0 EQU CYREG_PRT4_DM0
H_Sync__DM1 EQU CYREG_PRT4_DM1
H_Sync__DM2 EQU CYREG_PRT4_DM2
H_Sync__DR EQU CYREG_PRT4_DR
H_Sync__INP_DIS EQU CYREG_PRT4_INP_DIS
H_Sync__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
H_Sync__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
H_Sync__LCD_EN EQU CYREG_PRT4_LCD_EN
H_Sync__MASK EQU 0x20
H_Sync__PORT EQU 4
H_Sync__PRT EQU CYREG_PRT4_PRT
H_Sync__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
H_Sync__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
H_Sync__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
H_Sync__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
H_Sync__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
H_Sync__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
H_Sync__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
H_Sync__PS EQU CYREG_PRT4_PS
H_Sync__SHIFT EQU 5
H_Sync__SLW EQU CYREG_PRT4_SLW
H_Sync_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
H_Sync_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
H_Sync_Int__INTC_MASK EQU 0x04
H_Sync_Int__INTC_NUMBER EQU 2
H_Sync_Int__INTC_PRIOR_NUM EQU 7
H_Sync_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
H_Sync_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
H_Sync_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* V_Sync */
V_Sync__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
V_Sync__0__MASK EQU 0x08
V_Sync__0__PC EQU CYREG_PRT4_PC3
V_Sync__0__PORT EQU 4
V_Sync__0__SHIFT EQU 3
V_Sync__AG EQU CYREG_PRT4_AG
V_Sync__AMUX EQU CYREG_PRT4_AMUX
V_Sync__BIE EQU CYREG_PRT4_BIE
V_Sync__BIT_MASK EQU CYREG_PRT4_BIT_MASK
V_Sync__BYP EQU CYREG_PRT4_BYP
V_Sync__CTL EQU CYREG_PRT4_CTL
V_Sync__DM0 EQU CYREG_PRT4_DM0
V_Sync__DM1 EQU CYREG_PRT4_DM1
V_Sync__DM2 EQU CYREG_PRT4_DM2
V_Sync__DR EQU CYREG_PRT4_DR
V_Sync__INP_DIS EQU CYREG_PRT4_INP_DIS
V_Sync__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
V_Sync__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
V_Sync__LCD_EN EQU CYREG_PRT4_LCD_EN
V_Sync__MASK EQU 0x08
V_Sync__PORT EQU 4
V_Sync__PRT EQU CYREG_PRT4_PRT
V_Sync__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
V_Sync__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
V_Sync__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
V_Sync__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
V_Sync__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
V_Sync__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
V_Sync__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
V_Sync__PS EQU CYREG_PRT4_PS
V_Sync__SHIFT EQU 3
V_Sync__SLW EQU CYREG_PRT4_SLW
V_Sync_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
V_Sync_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
V_Sync_Int__INTC_MASK EQU 0x40
V_Sync_Int__INTC_NUMBER EQU 6
V_Sync_Int__INTC_PRIOR_NUM EQU 7
V_Sync_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
V_Sync_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
V_Sync_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Counter */
Counter_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Counter_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Counter_Interrupt__INTC_MASK EQU 0x01
Counter_Interrupt__INTC_NUMBER EQU 0
Counter_Interrupt__INTC_PRIOR_NUM EQU 7
Counter_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Counter_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Counter_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
Counter_Reset_Sync_ctrl_reg__0__MASK EQU 0x01
Counter_Reset_Sync_ctrl_reg__0__POS EQU 0
Counter_Reset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Counter_Reset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Counter_Reset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Counter_Reset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Counter_Reset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Counter_Reset_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Counter_Reset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Counter_Reset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Counter_Reset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Counter_Reset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Counter_Reset_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Counter_Reset_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Counter_Reset_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
Counter_Reset_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Counter_Reset_Sync_ctrl_reg__MASK EQU 0x01
Counter_Reset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Counter_Reset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Counter_Reset_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
Counter_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Counter_TimerUDB_rstSts_stsreg__0__POS EQU 0
Counter_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Counter_TimerUDB_rstSts_stsreg__1__POS EQU 1
Counter_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Counter_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
Counter_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Counter_TimerUDB_rstSts_stsreg__2__POS EQU 2
Counter_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Counter_TimerUDB_rstSts_stsreg__3__POS EQU 3
Counter_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Counter_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
Counter_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Counter_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Counter_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Counter_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
Counter_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
Counter_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
Counter_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Counter_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Counter_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Counter_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Counter_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Counter_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Counter_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Counter_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Counter_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
Counter_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
Counter_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Counter_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
Counter_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
Counter_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Counter_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Counter_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
Counter_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
Counter_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Counter_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Counter_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Counter_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Counter_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Counter_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Counter_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Counter_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Counter_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Counter_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Counter_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
Counter_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
Counter_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Counter_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
Counter_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
Counter_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Counter_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Counter_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
Counter_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
Counter_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Counter_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

/* From_Pi */
From_Pi__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
From_Pi__0__MASK EQU 0x01
From_Pi__0__PC EQU CYREG_PRT5_PC0
From_Pi__0__PORT EQU 5
From_Pi__0__SHIFT EQU 0
From_Pi__AG EQU CYREG_PRT5_AG
From_Pi__AMUX EQU CYREG_PRT5_AMUX
From_Pi__BIE EQU CYREG_PRT5_BIE
From_Pi__BIT_MASK EQU CYREG_PRT5_BIT_MASK
From_Pi__BYP EQU CYREG_PRT5_BYP
From_Pi__CTL EQU CYREG_PRT5_CTL
From_Pi__DM0 EQU CYREG_PRT5_DM0
From_Pi__DM1 EQU CYREG_PRT5_DM1
From_Pi__DM2 EQU CYREG_PRT5_DM2
From_Pi__DR EQU CYREG_PRT5_DR
From_Pi__INP_DIS EQU CYREG_PRT5_INP_DIS
From_Pi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
From_Pi__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
From_Pi__LCD_EN EQU CYREG_PRT5_LCD_EN
From_Pi__MASK EQU 0x01
From_Pi__PORT EQU 5
From_Pi__PRT EQU CYREG_PRT5_PRT
From_Pi__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
From_Pi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
From_Pi__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
From_Pi__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
From_Pi__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
From_Pi__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
From_Pi__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
From_Pi__PS EQU CYREG_PRT5_PS
From_Pi__SHIFT EQU 0
From_Pi__SLW EQU CYREG_PRT5_SLW

/* Line_Int */
Line_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Line_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Line_Int__INTC_MASK EQU 0x10
Line_Int__INTC_NUMBER EQU 4
Line_Int__INTC_PRIOR_NUM EQU 7
Line_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
Line_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Line_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Composite */
Composite__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
Composite__0__MASK EQU 0x80
Composite__0__PC EQU CYREG_PRT4_PC7
Composite__0__PORT EQU 4
Composite__0__SHIFT EQU 7
Composite__AG EQU CYREG_PRT4_AG
Composite__AMUX EQU CYREG_PRT4_AMUX
Composite__BIE EQU CYREG_PRT4_BIE
Composite__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Composite__BYP EQU CYREG_PRT4_BYP
Composite__CTL EQU CYREG_PRT4_CTL
Composite__DM0 EQU CYREG_PRT4_DM0
Composite__DM1 EQU CYREG_PRT4_DM1
Composite__DM2 EQU CYREG_PRT4_DM2
Composite__DR EQU CYREG_PRT4_DR
Composite__INP_DIS EQU CYREG_PRT4_INP_DIS
Composite__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Composite__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Composite__LCD_EN EQU CYREG_PRT4_LCD_EN
Composite__MASK EQU 0x80
Composite__PORT EQU 4
Composite__PRT EQU CYREG_PRT4_PRT
Composite__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Composite__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Composite__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Composite__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Composite__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Composite__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Composite__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Composite__PS EQU CYREG_PRT4_PS
Composite__SHIFT EQU 7
Composite__SLW EQU CYREG_PRT4_SLW

/* PWM_Clock */
PWM_Clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
PWM_Clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
PWM_Clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
PWM_Clock__CFG2_SRC_SEL_MASK EQU 0x07
PWM_Clock__INDEX EQU 0x04
PWM_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_Clock__PM_ACT_MSK EQU 0x10
PWM_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_Clock__PM_STBY_MSK EQU 0x10

/* PWM_Motor */
PWM_Motor_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Motor_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Motor_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
PWM_Motor_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Motor_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Motor_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Motor_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Motor_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Motor_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Motor_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Motor_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
PWM_Motor_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_Motor_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
PWM_Motor_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB15_A0
PWM_Motor_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB15_A1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB15_D0
PWM_Motor_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB15_D1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_Motor_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB15_F0
PWM_Motor_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB15_F1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_Motor_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL

/* Porch_Int */
Porch_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Porch_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Porch_Int__INTC_MASK EQU 0x20
Porch_Int__INTC_NUMBER EQU 5
Porch_Int__INTC_PRIOR_NUM EQU 7
Porch_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
Porch_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Porch_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Servo_Clk */
Servo_Clk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Servo_Clk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Servo_Clk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Servo_Clk__CFG2_SRC_SEL_MASK EQU 0x07
Servo_Clk__INDEX EQU 0x01
Servo_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Servo_Clk__PM_ACT_MSK EQU 0x02
Servo_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Servo_Clk__PM_STBY_MSK EQU 0x02

/* Servo_PWM */
Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Servo_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Servo_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Servo_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Servo_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Servo_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Servo_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Servo_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Servo_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Servo_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Servo_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Servo_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Servo_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Servo_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
Servo_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Servo_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Servo_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Servo_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
Servo_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Servo_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
Servo_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
Servo_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Servo_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Servo_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Servo_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Servo_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
Servo_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
Servo_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Servo_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Servo_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Servo_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Servo_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Servo_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Servo_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Servo_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Servo_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Servo_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Servo_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Servo_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Servo_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Servo_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Servo_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Servo_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Servo_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Servo_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Servo_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Servo_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Servo_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Servo_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Servo_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Servo_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Servo_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Servo_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Servo_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Servo_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Servo_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Servo_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Servo_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Servo_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

/* Line_Timer */
Line_Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Line_Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Line_Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Line_Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Line_Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Line_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Line_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Line_Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Line_Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Line_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Line_Timer_TimerHW__PM_ACT_MSK EQU 0x01
Line_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Line_Timer_TimerHW__PM_STBY_MSK EQU 0x01
Line_Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Line_Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Line_Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* PWM_Output */
PWM_Output__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
PWM_Output__0__MASK EQU 0x10
PWM_Output__0__PC EQU CYREG_PRT4_PC4
PWM_Output__0__PORT EQU 4
PWM_Output__0__SHIFT EQU 4
PWM_Output__AG EQU CYREG_PRT4_AG
PWM_Output__AMUX EQU CYREG_PRT4_AMUX
PWM_Output__BIE EQU CYREG_PRT4_BIE
PWM_Output__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PWM_Output__BYP EQU CYREG_PRT4_BYP
PWM_Output__CTL EQU CYREG_PRT4_CTL
PWM_Output__DM0 EQU CYREG_PRT4_DM0
PWM_Output__DM1 EQU CYREG_PRT4_DM1
PWM_Output__DM2 EQU CYREG_PRT4_DM2
PWM_Output__DR EQU CYREG_PRT4_DR
PWM_Output__INP_DIS EQU CYREG_PRT4_INP_DIS
PWM_Output__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
PWM_Output__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PWM_Output__LCD_EN EQU CYREG_PRT4_LCD_EN
PWM_Output__MASK EQU 0x10
PWM_Output__PORT EQU 4
PWM_Output__PRT EQU CYREG_PRT4_PRT
PWM_Output__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PWM_Output__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PWM_Output__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PWM_Output__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PWM_Output__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PWM_Output__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PWM_Output__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PWM_Output__PS EQU CYREG_PRT4_PS
PWM_Output__SHIFT EQU 4
PWM_Output__SLW EQU CYREG_PRT4_SLW

/* Out_Compare */
Out_Compare__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
Out_Compare__0__MASK EQU 0x01
Out_Compare__0__PC EQU CYREG_PRT4_PC0
Out_Compare__0__PORT EQU 4
Out_Compare__0__SHIFT EQU 0
Out_Compare__AG EQU CYREG_PRT4_AG
Out_Compare__AMUX EQU CYREG_PRT4_AMUX
Out_Compare__BIE EQU CYREG_PRT4_BIE
Out_Compare__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Out_Compare__BYP EQU CYREG_PRT4_BYP
Out_Compare__CTL EQU CYREG_PRT4_CTL
Out_Compare__DM0 EQU CYREG_PRT4_DM0
Out_Compare__DM1 EQU CYREG_PRT4_DM1
Out_Compare__DM2 EQU CYREG_PRT4_DM2
Out_Compare__DR EQU CYREG_PRT4_DR
Out_Compare__INP_DIS EQU CYREG_PRT4_INP_DIS
Out_Compare__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Out_Compare__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Out_Compare__LCD_EN EQU CYREG_PRT4_LCD_EN
Out_Compare__MASK EQU 0x01
Out_Compare__PORT EQU 4
Out_Compare__PRT EQU CYREG_PRT4_PRT
Out_Compare__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Out_Compare__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Out_Compare__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Out_Compare__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Out_Compare__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Out_Compare__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Out_Compare__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Out_Compare__PS EQU CYREG_PRT4_PS
Out_Compare__SHIFT EQU 0
Out_Compare__SLW EQU CYREG_PRT4_SLW

/* Reset_Clock */
Reset_Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Reset_Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Reset_Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Reset_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Reset_Clock__INDEX EQU 0x00
Reset_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Reset_Clock__PM_ACT_MSK EQU 0x01
Reset_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Reset_Clock__PM_STBY_MSK EQU 0x01

/* Go_Again_Int */
Go_Again_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Go_Again_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Go_Again_Int__INTC_MASK EQU 0x02
Go_Again_Int__INTC_NUMBER EQU 1
Go_Again_Int__INTC_PRIOR_NUM EQU 7
Go_Again_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Go_Again_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Go_Again_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SERVO_output */
SERVO_output__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
SERVO_output__0__MASK EQU 0x04
SERVO_output__0__PC EQU CYREG_PRT4_PC2
SERVO_output__0__PORT EQU 4
SERVO_output__0__SHIFT EQU 2
SERVO_output__AG EQU CYREG_PRT4_AG
SERVO_output__AMUX EQU CYREG_PRT4_AMUX
SERVO_output__BIE EQU CYREG_PRT4_BIE
SERVO_output__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SERVO_output__BYP EQU CYREG_PRT4_BYP
SERVO_output__CTL EQU CYREG_PRT4_CTL
SERVO_output__DM0 EQU CYREG_PRT4_DM0
SERVO_output__DM1 EQU CYREG_PRT4_DM1
SERVO_output__DM2 EQU CYREG_PRT4_DM2
SERVO_output__DR EQU CYREG_PRT4_DR
SERVO_output__INP_DIS EQU CYREG_PRT4_INP_DIS
SERVO_output__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SERVO_output__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SERVO_output__LCD_EN EQU CYREG_PRT4_LCD_EN
SERVO_output__MASK EQU 0x04
SERVO_output__PORT EQU 4
SERVO_output__PRT EQU CYREG_PRT4_PRT
SERVO_output__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SERVO_output__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SERVO_output__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SERVO_output__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SERVO_output__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SERVO_output__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SERVO_output__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SERVO_output__PS EQU CYREG_PRT4_PS
SERVO_output__SHIFT EQU 2
SERVO_output__SLW EQU CYREG_PRT4_SLW

/* Line_Time_Int */
Line_Time_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Line_Time_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Line_Time_Int__INTC_MASK EQU 0x20000
Line_Time_Int__INTC_NUMBER EQU 17
Line_Time_Int__INTC_PRIOR_NUM EQU 7
Line_Time_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
Line_Time_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Line_Time_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Line_Time_Reset */
Line_Time_Reset_Sync_ctrl_reg__0__MASK EQU 0x01
Line_Time_Reset_Sync_ctrl_reg__0__POS EQU 0
Line_Time_Reset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Line_Time_Reset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Line_Time_Reset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Line_Time_Reset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Line_Time_Reset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Line_Time_Reset_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Line_Time_Reset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Line_Time_Reset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Line_Time_Reset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Line_Time_Reset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Line_Time_Reset_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Line_Time_Reset_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Line_Time_Reset_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Line_Time_Reset_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Line_Time_Reset_Sync_ctrl_reg__MASK EQU 0x01
Line_Time_Reset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Line_Time_Reset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Line_Time_Reset_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

/* Threshold_Comparator */
Threshold_Comparator_ctComp__CLK EQU CYREG_CMP2_CLK
Threshold_Comparator_ctComp__CMP_MASK EQU 0x04
Threshold_Comparator_ctComp__CMP_NUMBER EQU 2
Threshold_Comparator_ctComp__CR EQU CYREG_CMP2_CR
Threshold_Comparator_ctComp__LUT__CR EQU CYREG_LUT2_CR
Threshold_Comparator_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Threshold_Comparator_ctComp__LUT__MSK_MASK EQU 0x04
Threshold_Comparator_ctComp__LUT__MSK_SHIFT EQU 2
Threshold_Comparator_ctComp__LUT__MX EQU CYREG_LUT2_MX
Threshold_Comparator_ctComp__LUT__SR EQU CYREG_LUT_SR
Threshold_Comparator_ctComp__LUT__SR_MASK EQU 0x04
Threshold_Comparator_ctComp__LUT__SR_SHIFT EQU 2
Threshold_Comparator_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Threshold_Comparator_ctComp__PM_ACT_MSK EQU 0x04
Threshold_Comparator_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Threshold_Comparator_ctComp__PM_STBY_MSK EQU 0x04
Threshold_Comparator_ctComp__SW0 EQU CYREG_CMP2_SW0
Threshold_Comparator_ctComp__SW2 EQU CYREG_CMP2_SW2
Threshold_Comparator_ctComp__SW3 EQU CYREG_CMP2_SW3
Threshold_Comparator_ctComp__SW4 EQU CYREG_CMP2_SW4
Threshold_Comparator_ctComp__SW6 EQU CYREG_CMP2_SW6
Threshold_Comparator_ctComp__TR0 EQU CYREG_CMP2_TR0
Threshold_Comparator_ctComp__TR1 EQU CYREG_CMP2_TR1
Threshold_Comparator_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
Threshold_Comparator_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
Threshold_Comparator_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
Threshold_Comparator_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
Threshold_Comparator_ctComp__WRK EQU CYREG_CMP_WRK
Threshold_Comparator_ctComp__WRK_MASK EQU 0x04
Threshold_Comparator_ctComp__WRK_SHIFT EQU 2

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0002007F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
