// Seed: 3309617347
module module_0 ();
  wire id_1;
  ;
  module_2 modCall_1 ();
  logic id_2 = id_1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_1,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  module_0 modCall_1 ();
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_10, id_11;
endmodule
module module_2 ();
endmodule
module module_3 (
    input supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    output logic id_3,
    input tri0 id_4,
    input tri1 id_5,
    input supply0 id_6,
    output logic id_7
    , id_19,
    input tri1 id_8,
    inout logic id_9,
    input tri0 id_10,
    input wor id_11,
    input tri0 id_12,
    input supply0 id_13,
    input tri id_14,
    output tri id_15,
    input supply0 id_16,
    output logic id_17
);
  reg  id_20;
  wire id_21 [1 : -1];
  always @(id_5) id_9 <= 1;
  initial begin : LABEL_0
    id_20 <= id_9;
    id_19 <= -1;
    id_20 = id_9;
    id_7 = -1;
    id_3#(.id_20(-1)) = 1;
    if (1 || -1) begin : LABEL_1
      id_17 <= 1;
    end
  end
  wire id_22;
  ;
  module_2 modCall_1 ();
  wire [1 : 1  !=  1] id_23;
  wire id_24;
  wire id_25;
  localparam id_26 = -1;
  assign id_24 = -1;
endmodule
